
micromouse v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020b34  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007274  08020d90  08020d90  00021d90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08028004  08028004  0002a2cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08028004  08028004  00029004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802800c  0802800c  0002a2cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802800c  0802800c  0002900c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08028010  08028010  00029010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002cc  20000000  08028014  0002a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007cec  200002d0  080282e0  0002a2d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20007fbc  080282e0  0002afbc  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0002a2cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005f0e9  00000000  00000000  0002a302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c70  00000000  00000000  000893eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002940  00000000  00000000  00090060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001fb3  00000000  00000000  000929a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003aefd  00000000  00000000  00094953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003a849  00000000  00000000  000cf850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001629d8  00000000  00000000  0010a099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0026ca71  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c270  00000000  00000000  0026cab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  00278d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200002d0 	.word	0x200002d0
 8000274:	00000000 	.word	0x00000000
 8000278:	08020d74 	.word	0x08020d74

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200002d4 	.word	0x200002d4
 8000294:	08020d74 	.word	0x08020d74

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2iz>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b88:	d215      	bcs.n	8000bb6 <__aeabi_d2iz+0x36>
 8000b8a:	d511      	bpl.n	8000bb0 <__aeabi_d2iz+0x30>
 8000b8c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b90:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b94:	d912      	bls.n	8000bbc <__aeabi_d2iz+0x3c>
 8000b96:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d105      	bne.n	8000bc8 <__aeabi_d2iz+0x48>
 8000bbc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2f>:
 8000bd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd8:	bf24      	itt	cs
 8000bda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000be2:	d90d      	bls.n	8000c00 <__aeabi_d2f+0x30>
 8000be4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bf4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf8:	bf08      	it	eq
 8000bfa:	f020 0001 	biceq.w	r0, r0, #1
 8000bfe:	4770      	bx	lr
 8000c00:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c04:	d121      	bne.n	8000c4a <__aeabi_d2f+0x7a>
 8000c06:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c0a:	bfbc      	itt	lt
 8000c0c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	4770      	bxlt	lr
 8000c12:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c16:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1a:	f1c2 0218 	rsb	r2, r2, #24
 8000c1e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c22:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c26:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2a:	bf18      	it	ne
 8000c2c:	f040 0001 	orrne.w	r0, r0, #1
 8000c30:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c34:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c38:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c3c:	ea40 000c 	orr.w	r0, r0, ip
 8000c40:	fa23 f302 	lsr.w	r3, r3, r2
 8000c44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c48:	e7cc      	b.n	8000be4 <__aeabi_d2f+0x14>
 8000c4a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4e:	d107      	bne.n	8000c60 <__aeabi_d2f+0x90>
 8000c50:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c54:	bf1e      	ittt	ne
 8000c56:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c5a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c5e:	4770      	bxne	lr
 8000c60:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c64:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c68:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop

08000c70 <__aeabi_ldivmod>:
 8000c70:	b97b      	cbnz	r3, 8000c92 <__aeabi_ldivmod+0x22>
 8000c72:	b972      	cbnz	r2, 8000c92 <__aeabi_ldivmod+0x22>
 8000c74:	2900      	cmp	r1, #0
 8000c76:	bfbe      	ittt	lt
 8000c78:	2000      	movlt	r0, #0
 8000c7a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c7e:	e006      	blt.n	8000c8e <__aeabi_ldivmod+0x1e>
 8000c80:	bf08      	it	eq
 8000c82:	2800      	cmpeq	r0, #0
 8000c84:	bf1c      	itt	ne
 8000c86:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c8a:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8e:	f000 b9fb 	b.w	8001088 <__aeabi_idiv0>
 8000c92:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c96:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	db09      	blt.n	8000cb2 <__aeabi_ldivmod+0x42>
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	db1a      	blt.n	8000cd8 <__aeabi_ldivmod+0x68>
 8000ca2:	f000 f84d 	bl	8000d40 <__udivmoddi4>
 8000ca6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000caa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cae:	b004      	add	sp, #16
 8000cb0:	4770      	bx	lr
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	db1b      	blt.n	8000cf4 <__aeabi_ldivmod+0x84>
 8000cbc:	f000 f840 	bl	8000d40 <__udivmoddi4>
 8000cc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc8:	b004      	add	sp, #16
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	4252      	negs	r2, r2
 8000cd2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd6:	4770      	bx	lr
 8000cd8:	4252      	negs	r2, r2
 8000cda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cde:	f000 f82f 	bl	8000d40 <__udivmoddi4>
 8000ce2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cea:	b004      	add	sp, #16
 8000cec:	4240      	negs	r0, r0
 8000cee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf2:	4770      	bx	lr
 8000cf4:	4252      	negs	r2, r2
 8000cf6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfa:	f000 f821 	bl	8000d40 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4252      	negs	r2, r2
 8000d0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_uldivmod>:
 8000d10:	b953      	cbnz	r3, 8000d28 <__aeabi_uldivmod+0x18>
 8000d12:	b94a      	cbnz	r2, 8000d28 <__aeabi_uldivmod+0x18>
 8000d14:	2900      	cmp	r1, #0
 8000d16:	bf08      	it	eq
 8000d18:	2800      	cmpeq	r0, #0
 8000d1a:	bf1c      	itt	ne
 8000d1c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d20:	f04f 30ff 	movne.w	r0, #4294967295
 8000d24:	f000 b9b0 	b.w	8001088 <__aeabi_idiv0>
 8000d28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d30:	f000 f806 	bl	8000d40 <__udivmoddi4>
 8000d34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d3c:	b004      	add	sp, #16
 8000d3e:	4770      	bx	lr

08000d40 <__udivmoddi4>:
 8000d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d44:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d46:	4688      	mov	r8, r1
 8000d48:	4604      	mov	r4, r0
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14a      	bne.n	8000de6 <__udivmoddi4+0xa6>
 8000d50:	428a      	cmp	r2, r1
 8000d52:	4617      	mov	r7, r2
 8000d54:	d95f      	bls.n	8000e16 <__udivmoddi4+0xd6>
 8000d56:	fab2 f682 	clz	r6, r2
 8000d5a:	b14e      	cbz	r6, 8000d70 <__udivmoddi4+0x30>
 8000d5c:	f1c6 0320 	rsb	r3, r6, #32
 8000d60:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d64:	40b7      	lsls	r7, r6
 8000d66:	40b4      	lsls	r4, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d70:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d74:	fa1f fc87 	uxth.w	ip, r7
 8000d78:	0c23      	lsrs	r3, r4, #16
 8000d7a:	fbbe f1f8 	udiv	r1, lr, r8
 8000d7e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d82:	fb01 f20c 	mul.w	r2, r1, ip
 8000d86:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d907      	bls.n	8000d9e <__udivmoddi4+0x5e>
 8000d8e:	18fb      	adds	r3, r7, r3
 8000d90:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d94:	d202      	bcs.n	8000d9c <__udivmoddi4+0x5c>
 8000d96:	429a      	cmp	r2, r3
 8000d98:	f200 8154 	bhi.w	8001044 <__udivmoddi4+0x304>
 8000d9c:	4601      	mov	r1, r0
 8000d9e:	1a9b      	subs	r3, r3, r2
 8000da0:	b2a2      	uxth	r2, r4
 8000da2:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da6:	fb08 3310 	mls	r3, r8, r0, r3
 8000daa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000db2:	4594      	cmp	ip, r2
 8000db4:	d90b      	bls.n	8000dce <__udivmoddi4+0x8e>
 8000db6:	18ba      	adds	r2, r7, r2
 8000db8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dbc:	bf2c      	ite	cs
 8000dbe:	2401      	movcs	r4, #1
 8000dc0:	2400      	movcc	r4, #0
 8000dc2:	4594      	cmp	ip, r2
 8000dc4:	d902      	bls.n	8000dcc <__udivmoddi4+0x8c>
 8000dc6:	2c00      	cmp	r4, #0
 8000dc8:	f000 813f 	beq.w	800104a <__udivmoddi4+0x30a>
 8000dcc:	4618      	mov	r0, r3
 8000dce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd2:	eba2 020c 	sub.w	r2, r2, ip
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	b11d      	cbz	r5, 8000de2 <__udivmoddi4+0xa2>
 8000dda:	40f2      	lsrs	r2, r6
 8000ddc:	2300      	movs	r3, #0
 8000dde:	e9c5 2300 	strd	r2, r3, [r5]
 8000de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000de6:	428b      	cmp	r3, r1
 8000de8:	d905      	bls.n	8000df6 <__udivmoddi4+0xb6>
 8000dea:	b10d      	cbz	r5, 8000df0 <__udivmoddi4+0xb0>
 8000dec:	e9c5 0100 	strd	r0, r1, [r5]
 8000df0:	2100      	movs	r1, #0
 8000df2:	4608      	mov	r0, r1
 8000df4:	e7f5      	b.n	8000de2 <__udivmoddi4+0xa2>
 8000df6:	fab3 f183 	clz	r1, r3
 8000dfa:	2900      	cmp	r1, #0
 8000dfc:	d14e      	bne.n	8000e9c <__udivmoddi4+0x15c>
 8000dfe:	4543      	cmp	r3, r8
 8000e00:	f0c0 8112 	bcc.w	8001028 <__udivmoddi4+0x2e8>
 8000e04:	4282      	cmp	r2, r0
 8000e06:	f240 810f 	bls.w	8001028 <__udivmoddi4+0x2e8>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	2d00      	cmp	r5, #0
 8000e0e:	d0e8      	beq.n	8000de2 <__udivmoddi4+0xa2>
 8000e10:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e14:	e7e5      	b.n	8000de2 <__udivmoddi4+0xa2>
 8000e16:	2a00      	cmp	r2, #0
 8000e18:	f000 80ac 	beq.w	8000f74 <__udivmoddi4+0x234>
 8000e1c:	fab2 f682 	clz	r6, r2
 8000e20:	2e00      	cmp	r6, #0
 8000e22:	f040 80bb 	bne.w	8000f9c <__udivmoddi4+0x25c>
 8000e26:	1a8b      	subs	r3, r1, r2
 8000e28:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e2c:	b2bc      	uxth	r4, r7
 8000e2e:	2101      	movs	r1, #1
 8000e30:	0c02      	lsrs	r2, r0, #16
 8000e32:	b280      	uxth	r0, r0
 8000e34:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e38:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e3c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e40:	fb04 f20c 	mul.w	r2, r4, ip
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d90e      	bls.n	8000e66 <__udivmoddi4+0x126>
 8000e48:	18fb      	adds	r3, r7, r3
 8000e4a:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e4e:	bf2c      	ite	cs
 8000e50:	f04f 0901 	movcs.w	r9, #1
 8000e54:	f04f 0900 	movcc.w	r9, #0
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d903      	bls.n	8000e64 <__udivmoddi4+0x124>
 8000e5c:	f1b9 0f00 	cmp.w	r9, #0
 8000e60:	f000 80ec 	beq.w	800103c <__udivmoddi4+0x2fc>
 8000e64:	46c4      	mov	ip, r8
 8000e66:	1a9b      	subs	r3, r3, r2
 8000e68:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e6c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e70:	fb04 f408 	mul.w	r4, r4, r8
 8000e74:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e78:	4294      	cmp	r4, r2
 8000e7a:	d90b      	bls.n	8000e94 <__udivmoddi4+0x154>
 8000e7c:	18ba      	adds	r2, r7, r2
 8000e7e:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e82:	bf2c      	ite	cs
 8000e84:	2001      	movcs	r0, #1
 8000e86:	2000      	movcc	r0, #0
 8000e88:	4294      	cmp	r4, r2
 8000e8a:	d902      	bls.n	8000e92 <__udivmoddi4+0x152>
 8000e8c:	2800      	cmp	r0, #0
 8000e8e:	f000 80d1 	beq.w	8001034 <__udivmoddi4+0x2f4>
 8000e92:	4698      	mov	r8, r3
 8000e94:	1b12      	subs	r2, r2, r4
 8000e96:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e9a:	e79d      	b.n	8000dd8 <__udivmoddi4+0x98>
 8000e9c:	f1c1 0620 	rsb	r6, r1, #32
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	fa08 f401 	lsl.w	r4, r8, r1
 8000ea6:	fa00 f901 	lsl.w	r9, r0, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	fa28 f806 	lsr.w	r8, r8, r6
 8000eb2:	408a      	lsls	r2, r1
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	fa20 f306 	lsr.w	r3, r0, r6
 8000eba:	0c38      	lsrs	r0, r7, #16
 8000ebc:	4323      	orrs	r3, r4
 8000ebe:	fa1f fc87 	uxth.w	ip, r7
 8000ec2:	0c1c      	lsrs	r4, r3, #16
 8000ec4:	fbb8 fef0 	udiv	lr, r8, r0
 8000ec8:	fb00 881e 	mls	r8, r0, lr, r8
 8000ecc:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ed0:	fb0e f80c 	mul.w	r8, lr, ip
 8000ed4:	45a0      	cmp	r8, r4
 8000ed6:	d90e      	bls.n	8000ef6 <__udivmoddi4+0x1b6>
 8000ed8:	193c      	adds	r4, r7, r4
 8000eda:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ede:	bf2c      	ite	cs
 8000ee0:	f04f 0b01 	movcs.w	fp, #1
 8000ee4:	f04f 0b00 	movcc.w	fp, #0
 8000ee8:	45a0      	cmp	r8, r4
 8000eea:	d903      	bls.n	8000ef4 <__udivmoddi4+0x1b4>
 8000eec:	f1bb 0f00 	cmp.w	fp, #0
 8000ef0:	f000 80b8 	beq.w	8001064 <__udivmoddi4+0x324>
 8000ef4:	46d6      	mov	lr, sl
 8000ef6:	eba4 0408 	sub.w	r4, r4, r8
 8000efa:	fa1f f883 	uxth.w	r8, r3
 8000efe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f02:	fb00 4413 	mls	r4, r0, r3, r4
 8000f06:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d90e      	bls.n	8000f30 <__udivmoddi4+0x1f0>
 8000f12:	193c      	adds	r4, r7, r4
 8000f14:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f18:	bf2c      	ite	cs
 8000f1a:	f04f 0801 	movcs.w	r8, #1
 8000f1e:	f04f 0800 	movcc.w	r8, #0
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d903      	bls.n	8000f2e <__udivmoddi4+0x1ee>
 8000f26:	f1b8 0f00 	cmp.w	r8, #0
 8000f2a:	f000 809f 	beq.w	800106c <__udivmoddi4+0x32c>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f34:	eba4 040c 	sub.w	r4, r4, ip
 8000f38:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3c:	4564      	cmp	r4, ip
 8000f3e:	4673      	mov	r3, lr
 8000f40:	46e0      	mov	r8, ip
 8000f42:	d302      	bcc.n	8000f4a <__udivmoddi4+0x20a>
 8000f44:	d107      	bne.n	8000f56 <__udivmoddi4+0x216>
 8000f46:	45f1      	cmp	r9, lr
 8000f48:	d205      	bcs.n	8000f56 <__udivmoddi4+0x216>
 8000f4a:	ebbe 0302 	subs.w	r3, lr, r2
 8000f4e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f52:	3801      	subs	r0, #1
 8000f54:	46e0      	mov	r8, ip
 8000f56:	b15d      	cbz	r5, 8000f70 <__udivmoddi4+0x230>
 8000f58:	ebb9 0203 	subs.w	r2, r9, r3
 8000f5c:	eb64 0408 	sbc.w	r4, r4, r8
 8000f60:	fa04 f606 	lsl.w	r6, r4, r6
 8000f64:	fa22 f301 	lsr.w	r3, r2, r1
 8000f68:	40cc      	lsrs	r4, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	e9c5 6400 	strd	r6, r4, [r5]
 8000f70:	2100      	movs	r1, #0
 8000f72:	e736      	b.n	8000de2 <__udivmoddi4+0xa2>
 8000f74:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f78:	0c01      	lsrs	r1, r0, #16
 8000f7a:	4614      	mov	r4, r2
 8000f7c:	b280      	uxth	r0, r0
 8000f7e:	4696      	mov	lr, r2
 8000f80:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f84:	2620      	movs	r6, #32
 8000f86:	4690      	mov	r8, r2
 8000f88:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f92:	eba3 0308 	sub.w	r3, r3, r8
 8000f96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9a:	e74b      	b.n	8000e34 <__udivmoddi4+0xf4>
 8000f9c:	40b7      	lsls	r7, r6
 8000f9e:	f1c6 0320 	rsb	r3, r6, #32
 8000fa2:	fa01 f206 	lsl.w	r2, r1, r6
 8000fa6:	fa21 f803 	lsr.w	r8, r1, r3
 8000faa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fae:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	40b0      	lsls	r0, r6
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	0c02      	lsrs	r2, r0, #16
 8000fba:	0c19      	lsrs	r1, r3, #16
 8000fbc:	b280      	uxth	r0, r0
 8000fbe:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fc2:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fc6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fca:	fb09 f804 	mul.w	r8, r9, r4
 8000fce:	4588      	cmp	r8, r1
 8000fd0:	d951      	bls.n	8001076 <__udivmoddi4+0x336>
 8000fd2:	1879      	adds	r1, r7, r1
 8000fd4:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fd8:	bf2c      	ite	cs
 8000fda:	f04f 0a01 	movcs.w	sl, #1
 8000fde:	f04f 0a00 	movcc.w	sl, #0
 8000fe2:	4588      	cmp	r8, r1
 8000fe4:	d902      	bls.n	8000fec <__udivmoddi4+0x2ac>
 8000fe6:	f1ba 0f00 	cmp.w	sl, #0
 8000fea:	d031      	beq.n	8001050 <__udivmoddi4+0x310>
 8000fec:	eba1 0108 	sub.w	r1, r1, r8
 8000ff0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff4:	fb09 f804 	mul.w	r8, r9, r4
 8000ff8:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001002:	4543      	cmp	r3, r8
 8001004:	d235      	bcs.n	8001072 <__udivmoddi4+0x332>
 8001006:	18fb      	adds	r3, r7, r3
 8001008:	f109 31ff 	add.w	r1, r9, #4294967295
 800100c:	bf2c      	ite	cs
 800100e:	f04f 0a01 	movcs.w	sl, #1
 8001012:	f04f 0a00 	movcc.w	sl, #0
 8001016:	4543      	cmp	r3, r8
 8001018:	d2bb      	bcs.n	8000f92 <__udivmoddi4+0x252>
 800101a:	f1ba 0f00 	cmp.w	sl, #0
 800101e:	d1b8      	bne.n	8000f92 <__udivmoddi4+0x252>
 8001020:	f1a9 0102 	sub.w	r1, r9, #2
 8001024:	443b      	add	r3, r7
 8001026:	e7b4      	b.n	8000f92 <__udivmoddi4+0x252>
 8001028:	1a84      	subs	r4, r0, r2
 800102a:	eb68 0203 	sbc.w	r2, r8, r3
 800102e:	2001      	movs	r0, #1
 8001030:	4696      	mov	lr, r2
 8001032:	e6eb      	b.n	8000e0c <__udivmoddi4+0xcc>
 8001034:	443a      	add	r2, r7
 8001036:	f1a8 0802 	sub.w	r8, r8, #2
 800103a:	e72b      	b.n	8000e94 <__udivmoddi4+0x154>
 800103c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001040:	443b      	add	r3, r7
 8001042:	e710      	b.n	8000e66 <__udivmoddi4+0x126>
 8001044:	3902      	subs	r1, #2
 8001046:	443b      	add	r3, r7
 8001048:	e6a9      	b.n	8000d9e <__udivmoddi4+0x5e>
 800104a:	443a      	add	r2, r7
 800104c:	3802      	subs	r0, #2
 800104e:	e6be      	b.n	8000dce <__udivmoddi4+0x8e>
 8001050:	eba7 0808 	sub.w	r8, r7, r8
 8001054:	f1a9 0c02 	sub.w	ip, r9, #2
 8001058:	4441      	add	r1, r8
 800105a:	fbb1 f9fe 	udiv	r9, r1, lr
 800105e:	fb09 f804 	mul.w	r8, r9, r4
 8001062:	e7c9      	b.n	8000ff8 <__udivmoddi4+0x2b8>
 8001064:	f1ae 0e02 	sub.w	lr, lr, #2
 8001068:	443c      	add	r4, r7
 800106a:	e744      	b.n	8000ef6 <__udivmoddi4+0x1b6>
 800106c:	3b02      	subs	r3, #2
 800106e:	443c      	add	r4, r7
 8001070:	e75e      	b.n	8000f30 <__udivmoddi4+0x1f0>
 8001072:	4649      	mov	r1, r9
 8001074:	e78d      	b.n	8000f92 <__udivmoddi4+0x252>
 8001076:	eba1 0108 	sub.w	r1, r1, r8
 800107a:	46cc      	mov	ip, r9
 800107c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001080:	fb09 f804 	mul.w	r8, r9, r4
 8001084:	e7b8      	b.n	8000ff8 <__udivmoddi4+0x2b8>
 8001086:	bf00      	nop

08001088 <__aeabi_idiv0>:
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b088      	sub	sp, #32
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001092:	463b      	mov	r3, r7
 8001094:	2220      	movs	r2, #32
 8001096:	2100      	movs	r1, #0
 8001098:	4618      	mov	r0, r3
 800109a:	f01d fd81 	bl	801eba0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800109e:	4b2b      	ldr	r3, [pc, #172]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001150 <MX_ADC1_Init+0xc4>)
 80010a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80010a4:	4b29      	ldr	r3, [pc, #164]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010a6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80010aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010ac:	4b27      	ldr	r3, [pc, #156]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b2:	4b26      	ldr	r3, [pc, #152]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010b8:	4b24      	ldr	r3, [pc, #144]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010be:	4b23      	ldr	r3, [pc, #140]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010c0:	2204      	movs	r2, #4
 80010c2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010c4:	4b21      	ldr	r3, [pc, #132]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ca:	4b20      	ldr	r3, [pc, #128]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010d0:	4b1e      	ldr	r3, [pc, #120]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010d6:	4b1d      	ldr	r3, [pc, #116]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010d8:	2200      	movs	r2, #0
 80010da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010de:	4b1b      	ldr	r3, [pc, #108]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e4:	4b19      	ldr	r3, [pc, #100]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ea:	4b18      	ldr	r3, [pc, #96]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80010f2:	4b16      	ldr	r3, [pc, #88]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010f8:	4b14      	ldr	r3, [pc, #80]	@ (800114c <MX_ADC1_Init+0xc0>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80010fe:	4b13      	ldr	r3, [pc, #76]	@ (800114c <MX_ADC1_Init+0xc0>)
 8001100:	2200      	movs	r2, #0
 8001102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001106:	4811      	ldr	r0, [pc, #68]	@ (800114c <MX_ADC1_Init+0xc0>)
 8001108:	f015 fc4c 	bl	80169a4 <HAL_ADC_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001112:	f000 fce3 	bl	8001adc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001116:	2301      	movs	r3, #1
 8001118:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800111a:	2306      	movs	r3, #6
 800111c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800111e:	2300      	movs	r3, #0
 8001120:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001122:	237f      	movs	r3, #127	@ 0x7f
 8001124:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001126:	2304      	movs	r3, #4
 8001128:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800112e:	463b      	mov	r3, r7
 8001130:	4619      	mov	r1, r3
 8001132:	4806      	ldr	r0, [pc, #24]	@ (800114c <MX_ADC1_Init+0xc0>)
 8001134:	f015 fd8a 	bl	8016c4c <HAL_ADC_ConfigChannel>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800113e:	f000 fccd 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	3720      	adds	r7, #32
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	200002ec 	.word	0x200002ec
 8001150:	42028000 	.word	0x42028000

08001154 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800115a:	463b      	mov	r3, r7
 800115c:	2220      	movs	r2, #32
 800115e:	2100      	movs	r1, #0
 8001160:	4618      	mov	r0, r3
 8001162:	f01d fd1d 	bl	801eba0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001166:	4b2b      	ldr	r3, [pc, #172]	@ (8001214 <MX_ADC2_Init+0xc0>)
 8001168:	4a2b      	ldr	r2, [pc, #172]	@ (8001218 <MX_ADC2_Init+0xc4>)
 800116a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800116c:	4b29      	ldr	r3, [pc, #164]	@ (8001214 <MX_ADC2_Init+0xc0>)
 800116e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001172:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001174:	4b27      	ldr	r3, [pc, #156]	@ (8001214 <MX_ADC2_Init+0xc0>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800117a:	4b26      	ldr	r3, [pc, #152]	@ (8001214 <MX_ADC2_Init+0xc0>)
 800117c:	2200      	movs	r2, #0
 800117e:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001180:	4b24      	ldr	r3, [pc, #144]	@ (8001214 <MX_ADC2_Init+0xc0>)
 8001182:	2200      	movs	r2, #0
 8001184:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001186:	4b23      	ldr	r3, [pc, #140]	@ (8001214 <MX_ADC2_Init+0xc0>)
 8001188:	2204      	movs	r2, #4
 800118a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800118c:	4b21      	ldr	r3, [pc, #132]	@ (8001214 <MX_ADC2_Init+0xc0>)
 800118e:	2200      	movs	r2, #0
 8001190:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001192:	4b20      	ldr	r3, [pc, #128]	@ (8001214 <MX_ADC2_Init+0xc0>)
 8001194:	2200      	movs	r2, #0
 8001196:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8001198:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <MX_ADC2_Init+0xc0>)
 800119a:	2201      	movs	r2, #1
 800119c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800119e:	4b1d      	ldr	r3, [pc, #116]	@ (8001214 <MX_ADC2_Init+0xc0>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <MX_ADC2_Init+0xc0>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011ac:	4b19      	ldr	r3, [pc, #100]	@ (8001214 <MX_ADC2_Init+0xc0>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80011b2:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <MX_ADC2_Init+0xc0>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc2.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80011ba:	4b16      	ldr	r3, [pc, #88]	@ (8001214 <MX_ADC2_Init+0xc0>)
 80011bc:	2200      	movs	r2, #0
 80011be:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <MX_ADC2_Init+0xc0>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc2.Init.OversamplingMode = DISABLE;
 80011c6:	4b13      	ldr	r3, [pc, #76]	@ (8001214 <MX_ADC2_Init+0xc0>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011ce:	4811      	ldr	r0, [pc, #68]	@ (8001214 <MX_ADC2_Init+0xc0>)
 80011d0:	f015 fbe8 	bl	80169a4 <HAL_ADC_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80011da:	f000 fc7f 	bl	8001adc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80011de:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_ADC2_Init+0xc8>)
 80011e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011e2:	2306      	movs	r3, #6
 80011e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011ea:	237f      	movs	r3, #127	@ 0x7f
 80011ec:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011ee:	2304      	movs	r3, #4
 80011f0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011f6:	463b      	mov	r3, r7
 80011f8:	4619      	mov	r1, r3
 80011fa:	4806      	ldr	r0, [pc, #24]	@ (8001214 <MX_ADC2_Init+0xc0>)
 80011fc:	f015 fd26 	bl	8016c4c <HAL_ADC_ConfigChannel>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001206:	f000 fc69 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	3720      	adds	r7, #32
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000354 	.word	0x20000354
 8001218:	42028100 	.word	0x42028100
 800121c:	2a000400 	.word	0x2a000400

08001220 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b0c2      	sub	sp, #264	@ 0x108
 8001224:	af00      	add	r7, sp, #0
 8001226:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800122a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800122e:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001240:	f107 0320 	add.w	r3, r7, #32
 8001244:	22d0      	movs	r2, #208	@ 0xd0
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f01d fca9 	bl	801eba0 <memset>
  if(adcHandle->Instance==ADC1)
 800124e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001252:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a61      	ldr	r2, [pc, #388]	@ (80013e0 <HAL_ADC_MspInit+0x1c0>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d167      	bne.n	8001330 <HAL_ADC_MspInit+0x110>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001260:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001264:	f04f 0300 	mov.w	r3, #0
 8001268:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 800126c:	2300      	movs	r3, #0
 800126e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001272:	f107 0320 	add.w	r3, r7, #32
 8001276:	4618      	mov	r0, r3
 8001278:	f018 fa22 	bl	80196c0 <HAL_RCCEx_PeriphCLKConfig>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8001282:	f000 fc2b 	bl	8001adc <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001286:	4b57      	ldr	r3, [pc, #348]	@ (80013e4 <HAL_ADC_MspInit+0x1c4>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	3301      	adds	r3, #1
 800128c:	4a55      	ldr	r2, [pc, #340]	@ (80013e4 <HAL_ADC_MspInit+0x1c4>)
 800128e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001290:	4b54      	ldr	r3, [pc, #336]	@ (80013e4 <HAL_ADC_MspInit+0x1c4>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d10e      	bne.n	80012b6 <HAL_ADC_MspInit+0x96>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001298:	4b53      	ldr	r3, [pc, #332]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 800129a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800129e:	4a52      	ldr	r2, [pc, #328]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80012a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012a8:	4b4f      	ldr	r3, [pc, #316]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80012aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012b2:	61fb      	str	r3, [r7, #28]
 80012b4:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b6:	4b4c      	ldr	r3, [pc, #304]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80012b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012bc:	4a4a      	ldr	r2, [pc, #296]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80012be:	f043 0304 	orr.w	r3, r3, #4
 80012c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012c6:	4b48      	ldr	r3, [pc, #288]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80012c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012cc:	f003 0304 	and.w	r3, r3, #4
 80012d0:	61bb      	str	r3, [r7, #24]
 80012d2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d4:	4b44      	ldr	r3, [pc, #272]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80012d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012da:	4a43      	ldr	r2, [pc, #268]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012e4:	4b40      	ldr	r3, [pc, #256]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80012e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	617b      	str	r3, [r7, #20]
 80012f0:	697b      	ldr	r3, [r7, #20]
    PC3     ------> ADC1_INP13
    PA0     ------> ADC1_INP0
    PA1     ------> ADC1_INP1
    PA2     ------> ADC1_INP14
    */
    GPIO_InitStruct.Pin = SOA_L_Pin|SOB_L_Pin|SOC_L_Pin;
 80012f2:	230e      	movs	r3, #14
 80012f4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012f8:	2303      	movs	r3, #3
 80012fa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001304:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001308:	4619      	mov	r1, r3
 800130a:	4838      	ldr	r0, [pc, #224]	@ (80013ec <HAL_ADC_MspInit+0x1cc>)
 800130c:	f016 fa3e 	bl	801778c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SOA_R_Pin|SOB_R_Pin|SOC_R_Pin;
 8001310:	2307      	movs	r3, #7
 8001312:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001316:	2303      	movs	r3, #3
 8001318:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001322:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001326:	4619      	mov	r1, r3
 8001328:	4831      	ldr	r0, [pc, #196]	@ (80013f0 <HAL_ADC_MspInit+0x1d0>)
 800132a:	f016 fa2f 	bl	801778c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800132e:	e051      	b.n	80013d4 <HAL_ADC_MspInit+0x1b4>
  else if(adcHandle->Instance==ADC2)
 8001330:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001334:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a2d      	ldr	r2, [pc, #180]	@ (80013f4 <HAL_ADC_MspInit+0x1d4>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d148      	bne.n	80013d4 <HAL_ADC_MspInit+0x1b4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001342:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001346:	f04f 0300 	mov.w	r3, #0
 800134a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 800134e:	2300      	movs	r3, #0
 8001350:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001354:	f107 0320 	add.w	r3, r7, #32
 8001358:	4618      	mov	r0, r3
 800135a:	f018 f9b1 	bl	80196c0 <HAL_RCCEx_PeriphCLKConfig>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <HAL_ADC_MspInit+0x148>
      Error_Handler();
 8001364:	f000 fbba 	bl	8001adc <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001368:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <HAL_ADC_MspInit+0x1c4>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	3301      	adds	r3, #1
 800136e:	4a1d      	ldr	r2, [pc, #116]	@ (80013e4 <HAL_ADC_MspInit+0x1c4>)
 8001370:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001372:	4b1c      	ldr	r3, [pc, #112]	@ (80013e4 <HAL_ADC_MspInit+0x1c4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d10e      	bne.n	8001398 <HAL_ADC_MspInit+0x178>
      __HAL_RCC_ADC_CLK_ENABLE();
 800137a:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 800137c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001380:	4a19      	ldr	r2, [pc, #100]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 8001382:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001386:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800138a:	4b17      	ldr	r3, [pc, #92]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 800138c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001398:	4b13      	ldr	r3, [pc, #76]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 800139a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800139e:	4a12      	ldr	r2, [pc, #72]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013a8:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <HAL_ADC_MspInit+0x1c8>)
 80013aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013ae:	f003 0304 	and.w	r3, r3, #4
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC_BAT_Pin;
 80013b6:	2301      	movs	r3, #1
 80013b8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013bc:	2303      	movs	r3, #3
 80013be:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(ADC_BAT_GPIO_Port, &GPIO_InitStruct);
 80013c8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80013cc:	4619      	mov	r1, r3
 80013ce:	4807      	ldr	r0, [pc, #28]	@ (80013ec <HAL_ADC_MspInit+0x1cc>)
 80013d0:	f016 f9dc 	bl	801778c <HAL_GPIO_Init>
}
 80013d4:	bf00      	nop
 80013d6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	42028000 	.word	0x42028000
 80013e4:	200003bc 	.word	0x200003bc
 80013e8:	44020c00 	.word	0x44020c00
 80013ec:	42020800 	.word	0x42020800
 80013f0:	42020000 	.word	0x42020000
 80013f4:	42028100 	.word	0x42028100

080013f8 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 80013fe:	2300      	movs	r3, #0
 8001400:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8001402:	4b19      	ldr	r3, [pc, #100]	@ (8001468 <BSP_I2C2_Init+0x70>)
 8001404:	4a19      	ldr	r2, [pc, #100]	@ (800146c <BSP_I2C2_Init+0x74>)
 8001406:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8001408:	4b19      	ldr	r3, [pc, #100]	@ (8001470 <BSP_I2C2_Init+0x78>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	1c5a      	adds	r2, r3, #1
 800140e:	4918      	ldr	r1, [pc, #96]	@ (8001470 <BSP_I2C2_Init+0x78>)
 8001410:	600a      	str	r2, [r1, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d122      	bne.n	800145c <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8001416:	4814      	ldr	r0, [pc, #80]	@ (8001468 <BSP_I2C2_Init+0x70>)
 8001418:	f016 feb2 	bl	8018180 <HAL_I2C_GetState>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d11c      	bne.n	800145c <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8001422:	4811      	ldr	r0, [pc, #68]	@ (8001468 <BSP_I2C2_Init+0x70>)
 8001424:	f000 f8ee 	bl	8001604 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d116      	bne.n	800145c <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 800142e:	480e      	ldr	r0, [pc, #56]	@ (8001468 <BSP_I2C2_Init+0x70>)
 8001430:	f000 f8a4 	bl	800157c <MX_I2C2_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 800143a:	f06f 0307 	mvn.w	r3, #7
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	e00c      	b.n	800145c <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001442:	2100      	movs	r1, #0
 8001444:	4808      	ldr	r0, [pc, #32]	@ (8001468 <BSP_I2C2_Init+0x70>)
 8001446:	f017 f95b 	bl	8018700 <HAL_I2CEx_ConfigAnalogFilter>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d003      	beq.n	8001458 <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8001450:	f06f 0307 	mvn.w	r3, #7
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	e001      	b.n	800145c <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8001458:	2300      	movs	r3, #0
 800145a:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 800145c:	687b      	ldr	r3, [r7, #4]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	200003c0 	.word	0x200003c0
 800146c:	40005800 	.word	0x40005800
 8001470:	20000414 	.word	0x20000414

08001474 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 800147e:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <BSP_I2C2_DeInit+0x48>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d014      	beq.n	80014b0 <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 8001486:	4b0d      	ldr	r3, [pc, #52]	@ (80014bc <BSP_I2C2_DeInit+0x48>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	3b01      	subs	r3, #1
 800148c:	4a0b      	ldr	r2, [pc, #44]	@ (80014bc <BSP_I2C2_DeInit+0x48>)
 800148e:	6013      	str	r3, [r2, #0]
 8001490:	4b0a      	ldr	r3, [pc, #40]	@ (80014bc <BSP_I2C2_DeInit+0x48>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d10b      	bne.n	80014b0 <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 8001498:	4809      	ldr	r0, [pc, #36]	@ (80014c0 <BSP_I2C2_DeInit+0x4c>)
 800149a:	f000 f91f 	bl	80016dc <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 800149e:	4808      	ldr	r0, [pc, #32]	@ (80014c0 <BSP_I2C2_DeInit+0x4c>)
 80014a0:	f016 fc41 	bl	8017d26 <HAL_I2C_DeInit>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d002      	beq.n	80014b0 <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 80014aa:	f06f 0307 	mvn.w	r3, #7
 80014ae:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 80014b0:	687b      	ldr	r3, [r7, #4]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000414 	.word	0x20000414
 80014c0:	200003c0 	.word	0x200003c0

080014c4 <BSP_I2C2_Send>:
  * @param  DevAddr: Device address on Bus.
  * @param  pData: Data pointer
  * @param  Length: Data length
  * @retval BSP status
  */
int32_t BSP_I2C2_Send(uint16_t DevAddr, uint8_t *pData, uint16_t Length) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af02      	add	r7, sp, #8
 80014ca:	4603      	mov	r3, r0
 80014cc:	6039      	str	r1, [r7, #0]
 80014ce:	80fb      	strh	r3, [r7, #6]
 80014d0:	4613      	mov	r3, r2
 80014d2:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80014d4:	2300      	movs	r3, #0
 80014d6:	60fb      	str	r3, [r7, #12]

  if (HAL_I2C_Master_Transmit(&hi2c2, DevAddr, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 80014d8:	88bb      	ldrh	r3, [r7, #4]
 80014da:	88f9      	ldrh	r1, [r7, #6]
 80014dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014e0:	9200      	str	r2, [sp, #0]
 80014e2:	683a      	ldr	r2, [r7, #0]
 80014e4:	480b      	ldr	r0, [pc, #44]	@ (8001514 <BSP_I2C2_Send+0x50>)
 80014e6:	f016 fc61 	bl	8017dac <HAL_I2C_Master_Transmit>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d00c      	beq.n	800150a <BSP_I2C2_Send+0x46>
  {
    if (HAL_I2C_GetError(&hi2c2) != HAL_I2C_ERROR_AF)
 80014f0:	4808      	ldr	r0, [pc, #32]	@ (8001514 <BSP_I2C2_Send+0x50>)
 80014f2:	f016 fe53 	bl	801819c <HAL_I2C_GetError>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b04      	cmp	r3, #4
 80014fa:	d003      	beq.n	8001504 <BSP_I2C2_Send+0x40>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80014fc:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	e002      	b.n	800150a <BSP_I2C2_Send+0x46>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001504:	f06f 0303 	mvn.w	r3, #3
 8001508:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800150a:	68fb      	ldr	r3, [r7, #12]
}
 800150c:	4618      	mov	r0, r3
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	200003c0 	.word	0x200003c0

08001518 <BSP_I2C2_Recv>:
  * @param  DevAddr: Device address on Bus.
  * @param  pData: Data pointer
  * @param  Length: Data length
  * @retval BSP status
  */
int32_t BSP_I2C2_Recv(uint16_t DevAddr, uint8_t *pData, uint16_t Length) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af02      	add	r7, sp, #8
 800151e:	4603      	mov	r3, r0
 8001520:	6039      	str	r1, [r7, #0]
 8001522:	80fb      	strh	r3, [r7, #6]
 8001524:	4613      	mov	r3, r2
 8001526:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]

  if (HAL_I2C_Master_Receive(&hi2c2, DevAddr, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 800152c:	88bb      	ldrh	r3, [r7, #4]
 800152e:	88f9      	ldrh	r1, [r7, #6]
 8001530:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001534:	9200      	str	r2, [sp, #0]
 8001536:	683a      	ldr	r2, [r7, #0]
 8001538:	480b      	ldr	r0, [pc, #44]	@ (8001568 <BSP_I2C2_Recv+0x50>)
 800153a:	f016 fd2b 	bl	8017f94 <HAL_I2C_Master_Receive>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d00c      	beq.n	800155e <BSP_I2C2_Recv+0x46>
  {
    if (HAL_I2C_GetError(&hi2c2) != HAL_I2C_ERROR_AF)
 8001544:	4808      	ldr	r0, [pc, #32]	@ (8001568 <BSP_I2C2_Recv+0x50>)
 8001546:	f016 fe29 	bl	801819c <HAL_I2C_GetError>
 800154a:	4603      	mov	r3, r0
 800154c:	2b04      	cmp	r3, #4
 800154e:	d003      	beq.n	8001558 <BSP_I2C2_Recv+0x40>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001550:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	e002      	b.n	800155e <BSP_I2C2_Recv+0x46>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001558:	f06f 0303 	mvn.w	r3, #3
 800155c:	60fb      	str	r3, [r7, #12]
    }
  }
  return ret;
 800155e:	68fb      	ldr	r3, [r7, #12]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	200003c0 	.word	0x200003c0

0800156c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001570:	f014 ffec 	bl	801654c <HAL_GetTick>
 8001574:	4603      	mov	r3, r0
}
 8001576:	4618      	mov	r0, r3
 8001578:	bd80      	pop	{r7, pc}
	...

0800157c <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001584:	2300      	movs	r3, #0
 8001586:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a1c      	ldr	r2, [pc, #112]	@ (80015fc <MX_I2C2_Init+0x80>)
 800158c:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x00707CBB;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a1b      	ldr	r2, [pc, #108]	@ (8001600 <MX_I2C2_Init+0x84>)
 8001592:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2200      	movs	r2, #0
 8001598:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2201      	movs	r2, #1
 800159e:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2200      	movs	r2, #0
 80015b0:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f016 fb16 	bl	8017bf0 <HAL_I2C_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015ce:	2100      	movs	r1, #0
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f017 f895 	bl	8018700 <HAL_I2CEx_ConfigAnalogFilter>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 80015e0:	2100      	movs	r1, #0
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f017 f8d7 	bl	8018796 <HAL_I2CEx_ConfigDigitalFilter>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40005800 	.word	0x40005800
 8001600:	00707cbb 	.word	0x00707cbb

08001604 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b0be      	sub	sp, #248	@ 0xf8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800160c:	f107 0310 	add.w	r3, r7, #16
 8001610:	22d0      	movs	r2, #208	@ 0xd0
 8001612:	2100      	movs	r1, #0
 8001614:	4618      	mov	r0, r3
 8001616:	f01d fac3 	bl	801eba0 <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800161a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 8001626:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800162a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 800162e:	f107 0310 	add.w	r3, r7, #16
 8001632:	4618      	mov	r0, r3
 8001634:	f018 f844 	bl	80196c0 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001638:	4b26      	ldr	r3, [pc, #152]	@ (80016d4 <I2C2_MspInit+0xd0>)
 800163a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800163e:	4a25      	ldr	r2, [pc, #148]	@ (80016d4 <I2C2_MspInit+0xd0>)
 8001640:	f043 0302 	orr.w	r3, r3, #2
 8001644:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001648:	4b22      	ldr	r3, [pc, #136]	@ (80016d4 <I2C2_MspInit+0xd0>)
 800164a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8001656:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800165a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800165e:	2312      	movs	r3, #18
 8001660:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2300      	movs	r3, #0
 800166c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8001670:	2304      	movs	r3, #4
 8001672:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001676:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800167a:	4619      	mov	r1, r3
 800167c:	4816      	ldr	r0, [pc, #88]	@ (80016d8 <I2C2_MspInit+0xd4>)
 800167e:	f016 f885 	bl	801778c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 8001682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001686:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800168a:	2312      	movs	r3, #18
 800168c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001696:	2300      	movs	r3, #0
 8001698:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 800169c:	2304      	movs	r3, #4
 800169e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 80016a2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80016a6:	4619      	mov	r1, r3
 80016a8:	480b      	ldr	r0, [pc, #44]	@ (80016d8 <I2C2_MspInit+0xd4>)
 80016aa:	f016 f86f 	bl	801778c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80016ae:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <I2C2_MspInit+0xd0>)
 80016b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80016b4:	4a07      	ldr	r2, [pc, #28]	@ (80016d4 <I2C2_MspInit+0xd0>)
 80016b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016ba:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80016be:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <I2C2_MspInit+0xd0>)
 80016c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80016c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 80016cc:	bf00      	nop
 80016ce:	37f8      	adds	r7, #248	@ 0xf8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	44020c00 	.word	0x44020c00
 80016d8:	42020400 	.word	0x42020400

080016dc <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80016e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001710 <I2C2_MspDeInit+0x34>)
 80016e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80016ea:	4a09      	ldr	r2, [pc, #36]	@ (8001710 <I2C2_MspDeInit+0x34>)
 80016ec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80016f0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB12     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 80016f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016f8:	4806      	ldr	r0, [pc, #24]	@ (8001714 <I2C2_MspDeInit+0x38>)
 80016fa:	f016 f9a5 	bl	8017a48 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 80016fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001702:	4804      	ldr	r0, [pc, #16]	@ (8001714 <I2C2_MspDeInit+0x38>)
 8001704:	f016 f9a0 	bl	8017a48 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8001708:	bf00      	nop
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	44020c00 	.word	0x44020c00
 8001714:	42020400 	.word	0x42020400

08001718 <MX_GPIO_Init>:
     PH1-OSC_OUT(PH1)   ------> RCC_OSC_OUT
     PA13(JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14(JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b08a      	sub	sp, #40	@ 0x28
 800171c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171e:	f107 0314 	add.w	r3, r7, #20
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
 800172c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800172e:	4b5e      	ldr	r3, [pc, #376]	@ (80018a8 <MX_GPIO_Init+0x190>)
 8001730:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001734:	4a5c      	ldr	r2, [pc, #368]	@ (80018a8 <MX_GPIO_Init+0x190>)
 8001736:	f043 0304 	orr.w	r3, r3, #4
 800173a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800173e:	4b5a      	ldr	r3, [pc, #360]	@ (80018a8 <MX_GPIO_Init+0x190>)
 8001740:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	613b      	str	r3, [r7, #16]
 800174a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800174c:	4b56      	ldr	r3, [pc, #344]	@ (80018a8 <MX_GPIO_Init+0x190>)
 800174e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001752:	4a55      	ldr	r2, [pc, #340]	@ (80018a8 <MX_GPIO_Init+0x190>)
 8001754:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001758:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800175c:	4b52      	ldr	r3, [pc, #328]	@ (80018a8 <MX_GPIO_Init+0x190>)
 800175e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800176a:	4b4f      	ldr	r3, [pc, #316]	@ (80018a8 <MX_GPIO_Init+0x190>)
 800176c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001770:	4a4d      	ldr	r2, [pc, #308]	@ (80018a8 <MX_GPIO_Init+0x190>)
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800177a:	4b4b      	ldr	r3, [pc, #300]	@ (80018a8 <MX_GPIO_Init+0x190>)
 800177c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001788:	4b47      	ldr	r3, [pc, #284]	@ (80018a8 <MX_GPIO_Init+0x190>)
 800178a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800178e:	4a46      	ldr	r2, [pc, #280]	@ (80018a8 <MX_GPIO_Init+0x190>)
 8001790:	f043 0302 	orr.w	r3, r3, #2
 8001794:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001798:	4b43      	ldr	r3, [pc, #268]	@ (80018a8 <MX_GPIO_Init+0x190>)
 800179a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017a6:	4b40      	ldr	r3, [pc, #256]	@ (80018a8 <MX_GPIO_Init+0x190>)
 80017a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017ac:	4a3e      	ldr	r2, [pc, #248]	@ (80018a8 <MX_GPIO_Init+0x190>)
 80017ae:	f043 0308 	orr.w	r3, r3, #8
 80017b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017b6:	4b3c      	ldr	r3, [pc, #240]	@ (80018a8 <MX_GPIO_Init+0x190>)
 80017b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017bc:	f003 0308 	and.w	r3, r3, #8
 80017c0:	603b      	str	r3, [r7, #0]
 80017c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MTR_CS_R_Pin|MTR_CS_L_Pin|IMU_CS_Pin|SNR1_Pin
 80017c4:	2200      	movs	r2, #0
 80017c6:	f44f 6163 	mov.w	r1, #3632	@ 0xe30
 80017ca:	4838      	ldr	r0, [pc, #224]	@ (80018ac <MX_GPIO_Init+0x194>)
 80017cc:	f016 f9f8 	bl	8017bc0 <HAL_GPIO_WritePin>
                          |SNR0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SNR_MUX_Pin|SNR3_Pin|SNR2_Pin, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 80017d6:	4836      	ldr	r0, [pc, #216]	@ (80018b0 <MX_GPIO_Init+0x198>)
 80017d8:	f016 f9f2 	bl	8017bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80017dc:	2200      	movs	r2, #0
 80017de:	2104      	movs	r1, #4
 80017e0:	4834      	ldr	r0, [pc, #208]	@ (80018b4 <MX_GPIO_Init+0x19c>)
 80017e2:	f016 f9ed 	bl	8017bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 80017e6:	2200      	movs	r2, #0
 80017e8:	2110      	movs	r1, #16
 80017ea:	4833      	ldr	r0, [pc, #204]	@ (80018b8 <MX_GPIO_Init+0x1a0>)
 80017ec:	f016 f9e8 	bl	8017bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MTR_CS_R_Pin MTR_CS_L_Pin */
  GPIO_InitStruct.Pin = MTR_CS_R_Pin|MTR_CS_L_Pin;
 80017f0:	2330      	movs	r3, #48	@ 0x30
 80017f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f4:	2301      	movs	r3, #1
 80017f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fc:	2300      	movs	r3, #0
 80017fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	4619      	mov	r1, r3
 8001806:	4829      	ldr	r0, [pc, #164]	@ (80018ac <MX_GPIO_Init+0x194>)
 8001808:	f015 ffc0 	bl	801778c <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 800180c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001812:	2301      	movs	r3, #1
 8001814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001816:	2301      	movs	r3, #1
 8001818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 800181e:	f107 0314 	add.w	r3, r7, #20
 8001822:	4619      	mov	r1, r3
 8001824:	4821      	ldr	r0, [pc, #132]	@ (80018ac <MX_GPIO_Init+0x194>)
 8001826:	f015 ffb1 	bl	801778c <HAL_GPIO_Init>

  /*Configure GPIO pins : SNR_MUX_Pin SNR3_Pin SNR2_Pin */
  GPIO_InitStruct.Pin = SNR_MUX_Pin|SNR3_Pin|SNR2_Pin;
 800182a:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 800182e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001830:	2301      	movs	r3, #1
 8001832:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001834:	2302      	movs	r3, #2
 8001836:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001838:	2300      	movs	r3, #0
 800183a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	4619      	mov	r1, r3
 8001842:	481b      	ldr	r0, [pc, #108]	@ (80018b0 <MX_GPIO_Init+0x198>)
 8001844:	f015 ffa2 	bl	801778c <HAL_GPIO_Init>

  /*Configure GPIO pins : SNR1_Pin SNR0_Pin */
  GPIO_InitStruct.Pin = SNR1_Pin|SNR0_Pin;
 8001848:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800184c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001852:	2302      	movs	r3, #2
 8001854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	4619      	mov	r1, r3
 8001860:	4812      	ldr	r0, [pc, #72]	@ (80018ac <MX_GPIO_Init+0x194>)
 8001862:	f015 ff93 	bl	801778c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8001866:	2304      	movs	r3, #4
 8001868:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186a:	2301      	movs	r3, #1
 800186c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001872:	2300      	movs	r3, #0
 8001874:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	480d      	ldr	r0, [pc, #52]	@ (80018b4 <MX_GPIO_Init+0x19c>)
 800187e:	f015 ff85 	bl	801778c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 8001882:	2310      	movs	r3, #16
 8001884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001886:	2301      	movs	r3, #1
 8001888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2300      	movs	r3, #0
 8001890:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8001892:	f107 0314 	add.w	r3, r7, #20
 8001896:	4619      	mov	r1, r3
 8001898:	4807      	ldr	r0, [pc, #28]	@ (80018b8 <MX_GPIO_Init+0x1a0>)
 800189a:	f015 ff77 	bl	801778c <HAL_GPIO_Init>

}
 800189e:	bf00      	nop
 80018a0:	3728      	adds	r7, #40	@ 0x28
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	44020c00 	.word	0x44020c00
 80018ac:	42020800 	.word	0x42020800
 80018b0:	42020000 	.word	0x42020000
 80018b4:	42020c00 	.word	0x42020c00
 80018b8:	42020400 	.word	0x42020400

080018bc <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80018c0:	f016 ffb6 	bl	8018830 <HAL_ICACHE_Enable>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80018ca:	f000 f907 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
	...

080018d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
	if (htim == LSM6DS3TR_TIM) {
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a04      	ldr	r2, [pc, #16]	@ (80018f0 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d101      	bne.n	80018e8 <HAL_TIM_PeriodElapsedCallback+0x14>
		LSM6DS3TR_C_IRQ();
 80018e4:	f001 fd3e 	bl	8003364 <LSM6DS3TR_C_IRQ>
	}
}
 80018e8:	bf00      	nop
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	200006fc 	.word	0x200006fc

080018f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018f8:	f014 fd76 	bl	80163e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018fc:	f000 f85a 	bl	80019b4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001900:	f000 f8ce 	bl	8001aa0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001904:	f7ff ff08 	bl	8001718 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001908:	f7ff fbc0 	bl	800108c <MX_ADC1_Init>
  MX_SPI1_Init();
 800190c:	f000 f8ec 	bl	8001ae8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001910:	f000 f942 	bl	8001b98 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001914:	f000 f996 	bl	8001c44 <MX_SPI3_Init>
  MX_TIM1_Init();
 8001918:	f000 fcca 	bl	80022b0 <MX_TIM1_Init>
  MX_TIM2_Init();
 800191c:	f000 fd74 	bl	8002408 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001920:	f000 fdca 	bl	80024b8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001924:	f000 fe1e 	bl	8002564 <MX_TIM4_Init>
  MX_TIM8_Init();
 8001928:	f000 fede 	bl	80026e8 <MX_TIM8_Init>
  MX_TIM15_Init();
 800192c:	f000 ffc2 	bl	80028b4 <MX_TIM15_Init>
  MX_ADC2_Init();
 8001930:	f7ff fc10 	bl	8001154 <MX_ADC2_Init>
  MX_ICACHE_Init();
 8001934:	f7ff ffc2 	bl	80018bc <MX_ICACHE_Init>
  MX_TIM12_Init();
 8001938:	f000 ff82 	bl	8002840 <MX_TIM12_Init>
  MX_TIM6_Init();
 800193c:	f000 fe68 	bl	8002610 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001940:	f000 fe9c 	bl	800267c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	DRV8316C_Init(&DRV8316C_L, &hspi3, MTR_CS_L_GPIO_Port, MTR_CS_L_Pin);
 8001944:	2320      	movs	r3, #32
 8001946:	4a16      	ldr	r2, [pc, #88]	@ (80019a0 <main+0xac>)
 8001948:	4916      	ldr	r1, [pc, #88]	@ (80019a4 <main+0xb0>)
 800194a:	4817      	ldr	r0, [pc, #92]	@ (80019a8 <main+0xb4>)
 800194c:	f001 fab1 	bl	8002eb2 <DRV8316C_Init>
	DRV8316C_Init(&DRV8316C_R, &hspi3, MTR_CS_R_GPIO_Port, MTR_CS_R_Pin);
 8001950:	2310      	movs	r3, #16
 8001952:	4a13      	ldr	r2, [pc, #76]	@ (80019a0 <main+0xac>)
 8001954:	4913      	ldr	r1, [pc, #76]	@ (80019a4 <main+0xb0>)
 8001956:	4815      	ldr	r0, [pc, #84]	@ (80019ac <main+0xb8>)
 8001958:	f001 faab 	bl	8002eb2 <DRV8316C_Init>

	DRV8316C_UnlockRegister(&DRV8316C_L);
 800195c:	4812      	ldr	r0, [pc, #72]	@ (80019a8 <main+0xb4>)
 800195e:	f001 faf6 	bl	8002f4e <DRV8316C_UnlockRegister>
	DRV8316C_UnlockRegister(&DRV8316C_R);
 8001962:	4812      	ldr	r0, [pc, #72]	@ (80019ac <main+0xb8>)
 8001964:	f001 faf3 	bl	8002f4e <DRV8316C_UnlockRegister>
	DRV8316C_ApplyDefaultConfig(&DRV8316C_L);
 8001968:	480f      	ldr	r0, [pc, #60]	@ (80019a8 <main+0xb4>)
 800196a:	f001 fb10 	bl	8002f8e <DRV8316C_ApplyDefaultConfig>
	DRV8316C_ApplyDefaultConfig(&DRV8316C_R);
 800196e:	480f      	ldr	r0, [pc, #60]	@ (80019ac <main+0xb8>)
 8001970:	f001 fb0d 	bl	8002f8e <DRV8316C_ApplyDefaultConfig>
	DRV8316C_LockRegister(&DRV8316C_L);
 8001974:	480c      	ldr	r0, [pc, #48]	@ (80019a8 <main+0xb4>)
 8001976:	f001 fafa 	bl	8002f6e <DRV8316C_LockRegister>
	DRV8316C_LockRegister(&DRV8316C_R);
 800197a:	480c      	ldr	r0, [pc, #48]	@ (80019ac <main+0xb8>)
 800197c:	f001 faf7 	bl	8002f6e <DRV8316C_LockRegister>

	Custom_LCD_Clear();
 8001980:	f013 f9c8 	bl	8014d14 <Custom_LCD_Clear>
	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8001984:	2100      	movs	r1, #0
 8001986:	480a      	ldr	r0, [pc, #40]	@ (80019b0 <main+0xbc>)
 8001988:	f01a fc7e 	bl	801c288 <HAL_TIM_PWM_Start>
	LCD_Test();
 800198c:	f012 fcc0 	bl	8014310 <LCD_Test>

	LSM6DS3TR_C_Init();
 8001990:	f001 fcd0 	bl	8003334 <LSM6DS3TR_C_Init>
	Sensor_Init();
 8001994:	f01c f9bc 	bl	801dd10 <Sensor_Init>

	Sensor_Start();
 8001998:	f01c fa90 	bl	801debc <Sensor_Start>
//	Custom_LCD_Printf(0, 0, "yaw");
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <main+0xa8>
 80019a0:	42020800 	.word	0x42020800
 80019a4:	20000538 	.word	0x20000538
 80019a8:	20000878 	.word	0x20000878
 80019ac:	2000088c 	.word	0x2000088c
 80019b0:	2000082c 	.word	0x2000082c

080019b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b09c      	sub	sp, #112	@ 0x70
 80019b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ba:	f107 0320 	add.w	r3, r7, #32
 80019be:	2250      	movs	r2, #80	@ 0x50
 80019c0:	2100      	movs	r1, #0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f01d f8ec 	bl	801eba0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c8:	f107 0308 	add.w	r3, r7, #8
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
 80019d8:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80019da:	4b2f      	ldr	r3, [pc, #188]	@ (8001a98 <SystemClock_Config+0xe4>)
 80019dc:	691b      	ldr	r3, [r3, #16]
 80019de:	4a2e      	ldr	r2, [pc, #184]	@ (8001a98 <SystemClock_Config+0xe4>)
 80019e0:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80019e4:	6113      	str	r3, [r2, #16]
 80019e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001a98 <SystemClock_Config+0xe4>)
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80019f2:	bf00      	nop
 80019f4:	4b28      	ldr	r3, [pc, #160]	@ (8001a98 <SystemClock_Config+0xe4>)
 80019f6:	695b      	ldr	r3, [r3, #20]
 80019f8:	f003 0308 	and.w	r3, r3, #8
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d1f9      	bne.n	80019f4 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001a00:	2303      	movs	r3, #3
 8001a02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a08:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8001a0e:	2308      	movs	r3, #8
 8001a10:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a12:	2340      	movs	r3, #64	@ 0x40
 8001a14:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a16:	2302      	movs	r3, #2
 8001a18:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001a1e:	2305      	movs	r3, #5
 8001a20:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001a22:	2364      	movs	r3, #100	@ 0x64
 8001a24:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001a26:	2302      	movs	r3, #2
 8001a28:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a2e:	2302      	movs	r3, #2
 8001a30:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8001a32:	2308      	movs	r3, #8
 8001a34:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a3e:	f107 0320 	add.w	r3, r7, #32
 8001a42:	4618      	mov	r0, r3
 8001a44:	f016 ff04 	bl	8018850 <HAL_RCC_OscConfig>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001a4e:	f000 f845 	bl	8001adc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a52:	231f      	movs	r3, #31
 8001a54:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a56:	2303      	movs	r3, #3
 8001a58:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a62:	2300      	movs	r3, #0
 8001a64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a6a:	f107 0308 	add.w	r3, r7, #8
 8001a6e:	2105      	movs	r1, #5
 8001a70:	4618      	mov	r0, r3
 8001a72:	f017 fb25 	bl	80190c0 <HAL_RCC_ClockConfig>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001a7c:	f000 f82e 	bl	8001adc <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <SystemClock_Config+0xe8>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001a88:	4a04      	ldr	r2, [pc, #16]	@ (8001a9c <SystemClock_Config+0xe8>)
 8001a8a:	f043 0320 	orr.w	r3, r3, #32
 8001a8e:	6013      	str	r3, [r2, #0]
}
 8001a90:	bf00      	nop
 8001a92:	3770      	adds	r7, #112	@ 0x70
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	44020800 	.word	0x44020800
 8001a9c:	40022000 	.word	0x40022000

08001aa0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b0b4      	sub	sp, #208	@ 0xd0
 8001aa4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	22d0      	movs	r2, #208	@ 0xd0
 8001aaa:	2100      	movs	r1, #0
 8001aac:	4618      	mov	r0, r3
 8001aae:	f01d f877 	bl	801eba0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8001ab2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ac2:	463b      	mov	r3, r7
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f017 fdfb 	bl	80196c0 <HAL_RCCEx_PeriphCLKConfig>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8001ad0:	f000 f804 	bl	8001adc <Error_Handler>
  }
}
 8001ad4:	bf00      	nop
 8001ad6:	37d0      	adds	r7, #208	@ 0xd0
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae0:	b672      	cpsid	i
}
 8001ae2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <Error_Handler+0x8>

08001ae8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001aec:	4b28      	ldr	r3, [pc, #160]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001aee:	4a29      	ldr	r2, [pc, #164]	@ (8001b94 <MX_SPI1_Init+0xac>)
 8001af0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001af2:	4b27      	ldr	r3, [pc, #156]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001af4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001af8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001afa:	4b25      	ldr	r3, [pc, #148]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001afc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b00:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b02:	4b23      	ldr	r3, [pc, #140]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b04:	2207      	movs	r2, #7
 8001b06:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b08:	4b21      	ldr	r3, [pc, #132]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b0e:	4b20      	ldr	r3, [pc, #128]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b14:	4b1e      	ldr	r3, [pc, #120]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b16:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001b1a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b22:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b24:	4b1a      	ldr	r3, [pc, #104]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b2a:	4b19      	ldr	r3, [pc, #100]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b30:	4b17      	ldr	r3, [pc, #92]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8001b36:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b38:	2207      	movs	r2, #7
 8001b3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b3c:	4b14      	ldr	r3, [pc, #80]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b3e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b42:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001b44:	4b12      	ldr	r3, [pc, #72]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001b4a:	4b11      	ldr	r3, [pc, #68]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001b50:	4b0f      	ldr	r3, [pc, #60]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001b56:	4b0e      	ldr	r3, [pc, #56]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001b62:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001b68:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001b6e:	4b08      	ldr	r3, [pc, #32]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001b74:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b7a:	4805      	ldr	r0, [pc, #20]	@ (8001b90 <MX_SPI1_Init+0xa8>)
 8001b7c:	f019 f890 	bl	801aca0 <HAL_SPI_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8001b86:	f7ff ffa9 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000418 	.word	0x20000418
 8001b94:	40013000 	.word	0x40013000

08001b98 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001b9c:	4b27      	ldr	r3, [pc, #156]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001b9e:	4a28      	ldr	r2, [pc, #160]	@ (8001c40 <MX_SPI2_Init+0xa8>)
 8001ba0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ba2:	4b26      	ldr	r3, [pc, #152]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001ba4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001ba8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001baa:	4b24      	ldr	r3, [pc, #144]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bb0:	4b22      	ldr	r3, [pc, #136]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bb2:	2207      	movs	r2, #7
 8001bb4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bb6:	4b21      	ldr	r3, [pc, #132]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bbc:	4b1f      	ldr	r3, [pc, #124]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001bc2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bc4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001bc8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001bca:	4b1c      	ldr	r3, [pc, #112]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bcc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001bd0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bd8:	4b18      	ldr	r3, [pc, #96]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bde:	4b17      	ldr	r3, [pc, #92]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001be4:	4b15      	ldr	r3, [pc, #84]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001be6:	2207      	movs	r2, #7
 8001be8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001bea:	4b14      	ldr	r3, [pc, #80]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bf0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001bf2:	4b12      	ldr	r3, [pc, #72]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001bf8:	4b10      	ldr	r3, [pc, #64]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001c04:	4b0d      	ldr	r3, [pc, #52]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001c10:	4b0a      	ldr	r3, [pc, #40]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001c16:	4b09      	ldr	r3, [pc, #36]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001c1c:	4b07      	ldr	r3, [pc, #28]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001c22:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c28:	4804      	ldr	r0, [pc, #16]	@ (8001c3c <MX_SPI2_Init+0xa4>)
 8001c2a:	f019 f839 	bl	801aca0 <HAL_SPI_Init>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001c34:	f7ff ff52 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	200004a8 	.word	0x200004a8
 8001c40:	40003800 	.word	0x40003800

08001c44 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001c48:	4b27      	ldr	r3, [pc, #156]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c4a:	4a28      	ldr	r2, [pc, #160]	@ (8001cec <MX_SPI3_Init+0xa8>)
 8001c4c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001c4e:	4b26      	ldr	r3, [pc, #152]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c50:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c54:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001c56:	4b24      	ldr	r3, [pc, #144]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001c5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c5e:	220f      	movs	r2, #15
 8001c60:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c62:	4b21      	ldr	r3, [pc, #132]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c68:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c6a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c6e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001c70:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c72:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c76:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001c78:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c7a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001c7e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c80:	4b19      	ldr	r3, [pc, #100]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c86:	4b18      	ldr	r3, [pc, #96]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c8c:	4b16      	ldr	r3, [pc, #88]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x7;
 8001c92:	4b15      	ldr	r3, [pc, #84]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c94:	2207      	movs	r2, #7
 8001c96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c98:	4b13      	ldr	r3, [pc, #76]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001c9e:	4b12      	ldr	r3, [pc, #72]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001ca4:	4b10      	ldr	r3, [pc, #64]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001caa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001cc2:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi3.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001cc8:	4b07      	ldr	r3, [pc, #28]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi3.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001cce:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001cd4:	4804      	ldr	r0, [pc, #16]	@ (8001ce8 <MX_SPI3_Init+0xa4>)
 8001cd6:	f018 ffe3 	bl	801aca0 <HAL_SPI_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001ce0:	f7ff fefc 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000538 	.word	0x20000538
 8001cec:	40003c00 	.word	0x40003c00

08001cf0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b0c2      	sub	sp, #264	@ 0x108
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001cfa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001cfe:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d10:	f107 0320 	add.w	r3, r7, #32
 8001d14:	22d0      	movs	r2, #208	@ 0xd0
 8001d16:	2100      	movs	r1, #0
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f01c ff41 	bl	801eba0 <memset>
  if(spiHandle->Instance==SPI1)
 8001d1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001d22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a91      	ldr	r2, [pc, #580]	@ (8001f70 <HAL_SPI_MspInit+0x280>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d146      	bne.n	8001dbe <HAL_SPI_MspInit+0xce>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001d30:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_CLKP;
 8001d3c:	2304      	movs	r3, #4
 8001d3e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d42:	f107 0320 	add.w	r3, r7, #32
 8001d46:	4618      	mov	r0, r3
 8001d48:	f017 fcba 	bl	80196c0 <HAL_RCCEx_PeriphCLKConfig>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <HAL_SPI_MspInit+0x66>
    {
      Error_Handler();
 8001d52:	f7ff fec3 	bl	8001adc <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d56:	4b87      	ldr	r3, [pc, #540]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001d58:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001d5c:	4a85      	ldr	r2, [pc, #532]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001d5e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d62:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001d66:	4b83      	ldr	r3, [pc, #524]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001d68:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001d6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d70:	61fb      	str	r3, [r7, #28]
 8001d72:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d74:	4b7f      	ldr	r3, [pc, #508]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001d76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d7a:	4a7e      	ldr	r2, [pc, #504]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001d7c:	f043 0302 	orr.w	r3, r3, #2
 8001d80:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d84:	4b7b      	ldr	r3, [pc, #492]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001d86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	61bb      	str	r3, [r7, #24]
 8001d90:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 8001d92:	2328      	movs	r3, #40	@ 0x28
 8001d94:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da4:	2300      	movs	r3, #0
 8001da6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001daa:	2305      	movs	r3, #5
 8001dac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db0:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001db4:	4619      	mov	r1, r3
 8001db6:	4870      	ldr	r0, [pc, #448]	@ (8001f78 <HAL_SPI_MspInit+0x288>)
 8001db8:	f015 fce8 	bl	801778c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001dbc:	e0d2      	b.n	8001f64 <HAL_SPI_MspInit+0x274>
  else if(spiHandle->Instance==SPI2)
 8001dbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001dc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a6c      	ldr	r2, [pc, #432]	@ (8001f7c <HAL_SPI_MspInit+0x28c>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d147      	bne.n	8001e60 <HAL_SPI_MspInit+0x170>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001dd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001dd4:	f04f 0300 	mov.w	r3, #0
 8001dd8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_CLKP;
 8001ddc:	2320      	movs	r3, #32
 8001dde:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001de2:	f107 0320 	add.w	r3, r7, #32
 8001de6:	4618      	mov	r0, r3
 8001de8:	f017 fc6a 	bl	80196c0 <HAL_RCCEx_PeriphCLKConfig>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <HAL_SPI_MspInit+0x106>
      Error_Handler();
 8001df2:	f7ff fe73 	bl	8001adc <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001df6:	4b5f      	ldr	r3, [pc, #380]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001df8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001dfc:	4a5d      	ldr	r2, [pc, #372]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001dfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e02:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001e06:	4b5b      	ldr	r3, [pc, #364]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001e08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e14:	4b57      	ldr	r3, [pc, #348]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001e16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e1a:	4a56      	ldr	r2, [pc, #344]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001e1c:	f043 0302 	orr.w	r3, r3, #2
 8001e20:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e24:	4b53      	ldr	r3, [pc, #332]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001e26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8001e32:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001e36:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e46:	2300      	movs	r3, #0
 8001e48:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e4c:	2305      	movs	r3, #5
 8001e4e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e52:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001e56:	4619      	mov	r1, r3
 8001e58:	4847      	ldr	r0, [pc, #284]	@ (8001f78 <HAL_SPI_MspInit+0x288>)
 8001e5a:	f015 fc97 	bl	801778c <HAL_GPIO_Init>
}
 8001e5e:	e081      	b.n	8001f64 <HAL_SPI_MspInit+0x274>
  else if(spiHandle->Instance==SPI3)
 8001e60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001e64:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a44      	ldr	r2, [pc, #272]	@ (8001f80 <HAL_SPI_MspInit+0x290>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d178      	bne.n	8001f64 <HAL_SPI_MspInit+0x274>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001e72:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001e76:	f04f 0300 	mov.w	r3, #0
 8001e7a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi3ClockSelection = RCC_SPI3CLKSOURCE_CLKP;
 8001e7e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e86:	f107 0320 	add.w	r3, r7, #32
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f017 fc18 	bl	80196c0 <HAL_RCCEx_PeriphCLKConfig>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_SPI_MspInit+0x1aa>
      Error_Handler();
 8001e96:	f7ff fe21 	bl	8001adc <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001e9a:	4b36      	ldr	r3, [pc, #216]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001e9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ea0:	4a34      	ldr	r2, [pc, #208]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001ea2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ea6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001eaa:	4b32      	ldr	r3, [pc, #200]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001eac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001eb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb8:	4b2e      	ldr	r3, [pc, #184]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001eba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ebe:	4a2d      	ldr	r2, [pc, #180]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001ec0:	f043 0302 	orr.w	r3, r3, #2
 8001ec4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8001f74 <HAL_SPI_MspInit+0x284>)
 8001eca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ece:	f003 0202 	and.w	r2, r3, #2
 8001ed2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001ed6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001ee0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001ee4:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = MTR_MISO_Pin;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eec:	2302      	movs	r3, #2
 8001eee:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 8001efe:	2305      	movs	r3, #5
 8001f00:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_MISO_GPIO_Port, &GPIO_InitStruct);
 8001f04:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001f08:	4619      	mov	r1, r3
 8001f0a:	481b      	ldr	r0, [pc, #108]	@ (8001f78 <HAL_SPI_MspInit+0x288>)
 8001f0c:	f015 fc3e 	bl	801778c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MTR_SCK_Pin;
 8001f10:	2302      	movs	r3, #2
 8001f12:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f16:	2302      	movs	r3, #2
 8001f18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f22:	2300      	movs	r3, #0
 8001f24:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI3;
 8001f28:	2304      	movs	r3, #4
 8001f2a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_SCK_GPIO_Port, &GPIO_InitStruct);
 8001f2e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001f32:	4619      	mov	r1, r3
 8001f34:	4810      	ldr	r0, [pc, #64]	@ (8001f78 <HAL_SPI_MspInit+0x288>)
 8001f36:	f015 fc29 	bl	801778c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MTR_MOSI_Pin;
 8001f3a:	2304      	movs	r3, #4
 8001f3c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001f52:	2307      	movs	r3, #7
 8001f54:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(MTR_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001f58:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4806      	ldr	r0, [pc, #24]	@ (8001f78 <HAL_SPI_MspInit+0x288>)
 8001f60:	f015 fc14 	bl	801778c <HAL_GPIO_Init>
}
 8001f64:	bf00      	nop
 8001f66:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40013000 	.word	0x40013000
 8001f74:	44020c00 	.word	0x44020c00
 8001f78:	42020400 	.word	0x42020400
 8001f7c:	40003800 	.word	0x40003800
 8001f80:	40003c00 	.word	0x40003c00

08001f84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f96:	bf00      	nop
 8001f98:	e7fd      	b.n	8001f96 <NMI_Handler+0x4>

08001f9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f9e:	bf00      	nop
 8001fa0:	e7fd      	b.n	8001f9e <HardFault_Handler+0x4>

08001fa2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fa6:	bf00      	nop
 8001fa8:	e7fd      	b.n	8001fa6 <MemManage_Handler+0x4>

08001faa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001faa:	b480      	push	{r7}
 8001fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fae:	bf00      	nop
 8001fb0:	e7fd      	b.n	8001fae <BusFault_Handler+0x4>

08001fb2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fb6:	bf00      	nop
 8001fb8:	e7fd      	b.n	8001fb6 <UsageFault_Handler+0x4>

08001fba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fe8:	f014 fa9c 	bl	8016524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ff4:	4802      	ldr	r0, [pc, #8]	@ (8002000 <TIM6_IRQHandler+0x10>)
 8001ff6:	f01a fb31 	bl	801c65c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	200006fc 	.word	0x200006fc

08002004 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002008:	4802      	ldr	r0, [pc, #8]	@ (8002014 <TIM7_IRQHandler+0x10>)
 800200a:	f01a fb27 	bl	801c65c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	20000748 	.word	0x20000748

08002018 <TIM12_IRQHandler>:

/**
  * @brief This function handles TIM12 global interrupt.
  */
void TIM12_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM12_IRQn 0 */

  /* USER CODE END TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 800201c:	4802      	ldr	r0, [pc, #8]	@ (8002028 <TIM12_IRQHandler+0x10>)
 800201e:	f01a fb1d 	bl	801c65c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM12_IRQn 1 */

  /* USER CODE END TIM12_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	200007e0 	.word	0x200007e0

0800202c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  return 1;
 8002030:	2301      	movs	r3, #1
}
 8002032:	4618      	mov	r0, r3
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <_kill>:

int _kill(int pid, int sig)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002046:	f01c fe21 	bl	801ec8c <__errno>
 800204a:	4603      	mov	r3, r0
 800204c:	2216      	movs	r2, #22
 800204e:	601a      	str	r2, [r3, #0]
  return -1;
 8002050:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002054:	4618      	mov	r0, r3
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <_exit>:

void _exit (int status)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002064:	f04f 31ff 	mov.w	r1, #4294967295
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f7ff ffe7 	bl	800203c <_kill>
  while (1) {}    /* Make sure we hang here */
 800206e:	bf00      	nop
 8002070:	e7fd      	b.n	800206e <_exit+0x12>

08002072 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b086      	sub	sp, #24
 8002076:	af00      	add	r7, sp, #0
 8002078:	60f8      	str	r0, [r7, #12]
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	e00a      	b.n	800209a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002084:	f3af 8000 	nop.w
 8002088:	4601      	mov	r1, r0
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	60ba      	str	r2, [r7, #8]
 8002090:	b2ca      	uxtb	r2, r1
 8002092:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	3301      	adds	r3, #1
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	697a      	ldr	r2, [r7, #20]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	429a      	cmp	r2, r3
 80020a0:	dbf0      	blt.n	8002084 <_read+0x12>
  }

  return len;
 80020a2:	687b      	ldr	r3, [r7, #4]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]
 80020bc:	e009      	b.n	80020d2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	1c5a      	adds	r2, r3, #1
 80020c2:	60ba      	str	r2, [r7, #8]
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	3301      	adds	r3, #1
 80020d0:	617b      	str	r3, [r7, #20]
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	dbf1      	blt.n	80020be <_write+0x12>
  }
  return len;
 80020da:	687b      	ldr	r3, [r7, #4]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3718      	adds	r7, #24
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <_close>:

int _close(int file)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800210c:	605a      	str	r2, [r3, #4]
  return 0;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <_isatty>:

int _isatty(int file)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002124:	2301      	movs	r3, #1
}
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002132:	b480      	push	{r7}
 8002134:	b085      	sub	sp, #20
 8002136:	af00      	add	r7, sp, #0
 8002138:	60f8      	str	r0, [r7, #12]
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3714      	adds	r7, #20
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002154:	4a14      	ldr	r2, [pc, #80]	@ (80021a8 <_sbrk+0x5c>)
 8002156:	4b15      	ldr	r3, [pc, #84]	@ (80021ac <_sbrk+0x60>)
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002160:	4b13      	ldr	r3, [pc, #76]	@ (80021b0 <_sbrk+0x64>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d102      	bne.n	800216e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002168:	4b11      	ldr	r3, [pc, #68]	@ (80021b0 <_sbrk+0x64>)
 800216a:	4a12      	ldr	r2, [pc, #72]	@ (80021b4 <_sbrk+0x68>)
 800216c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800216e:	4b10      	ldr	r3, [pc, #64]	@ (80021b0 <_sbrk+0x64>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	429a      	cmp	r2, r3
 800217a:	d207      	bcs.n	800218c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800217c:	f01c fd86 	bl	801ec8c <__errno>
 8002180:	4603      	mov	r3, r0
 8002182:	220c      	movs	r2, #12
 8002184:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002186:	f04f 33ff 	mov.w	r3, #4294967295
 800218a:	e009      	b.n	80021a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800218c:	4b08      	ldr	r3, [pc, #32]	@ (80021b0 <_sbrk+0x64>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002192:	4b07      	ldr	r3, [pc, #28]	@ (80021b0 <_sbrk+0x64>)
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	4a05      	ldr	r2, [pc, #20]	@ (80021b0 <_sbrk+0x64>)
 800219c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800219e:	68fb      	ldr	r3, [r7, #12]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3718      	adds	r7, #24
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20044000 	.word	0x20044000
 80021ac:	00000400 	.word	0x00000400
 80021b0:	200005c8 	.word	0x200005c8
 80021b4:	20007fc0 	.word	0x20007fc0

080021b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80021be:	4b35      	ldr	r3, [pc, #212]	@ (8002294 <SystemInit+0xdc>)
 80021c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021c4:	4a33      	ldr	r2, [pc, #204]	@ (8002294 <SystemInit+0xdc>)
 80021c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021ca:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80021ce:	4b32      	ldr	r3, [pc, #200]	@ (8002298 <SystemInit+0xe0>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80021d4:	4b30      	ldr	r3, [pc, #192]	@ (8002298 <SystemInit+0xe0>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80021da:	4b2f      	ldr	r3, [pc, #188]	@ (8002298 <SystemInit+0xe0>)
 80021dc:	2200      	movs	r2, #0
 80021de:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80021e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002298 <SystemInit+0xe0>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	492c      	ldr	r1, [pc, #176]	@ (8002298 <SystemInit+0xe0>)
 80021e6:	4b2d      	ldr	r3, [pc, #180]	@ (800229c <SystemInit+0xe4>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80021ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002298 <SystemInit+0xe0>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80021f2:	4b29      	ldr	r3, [pc, #164]	@ (8002298 <SystemInit+0xe0>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 80021f8:	4b27      	ldr	r3, [pc, #156]	@ (8002298 <SystemInit+0xe0>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80021fe:	4b26      	ldr	r3, [pc, #152]	@ (8002298 <SystemInit+0xe0>)
 8002200:	4a27      	ldr	r2, [pc, #156]	@ (80022a0 <SystemInit+0xe8>)
 8002202:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8002204:	4b24      	ldr	r3, [pc, #144]	@ (8002298 <SystemInit+0xe0>)
 8002206:	2200      	movs	r2, #0
 8002208:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800220a:	4b23      	ldr	r3, [pc, #140]	@ (8002298 <SystemInit+0xe0>)
 800220c:	4a24      	ldr	r2, [pc, #144]	@ (80022a0 <SystemInit+0xe8>)
 800220e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8002210:	4b21      	ldr	r3, [pc, #132]	@ (8002298 <SystemInit+0xe0>)
 8002212:	2200      	movs	r2, #0
 8002214:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8002216:	4b20      	ldr	r3, [pc, #128]	@ (8002298 <SystemInit+0xe0>)
 8002218:	4a21      	ldr	r2, [pc, #132]	@ (80022a0 <SystemInit+0xe8>)
 800221a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 800221c:	4b1e      	ldr	r3, [pc, #120]	@ (8002298 <SystemInit+0xe0>)
 800221e:	2200      	movs	r2, #0
 8002220:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002222:	4b1d      	ldr	r3, [pc, #116]	@ (8002298 <SystemInit+0xe0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a1c      	ldr	r2, [pc, #112]	@ (8002298 <SystemInit+0xe0>)
 8002228:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800222c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800222e:	4b1a      	ldr	r3, [pc, #104]	@ (8002298 <SystemInit+0xe0>)
 8002230:	2200      	movs	r2, #0
 8002232:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002234:	4b17      	ldr	r3, [pc, #92]	@ (8002294 <SystemInit+0xdc>)
 8002236:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800223a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800223c:	4b19      	ldr	r3, [pc, #100]	@ (80022a4 <SystemInit+0xec>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002244:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800224c:	d003      	beq.n	8002256 <SystemInit+0x9e>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002254:	d117      	bne.n	8002286 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8002256:	4b13      	ldr	r3, [pc, #76]	@ (80022a4 <SystemInit+0xec>)
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	f003 0301 	and.w	r3, r3, #1
 800225e:	2b00      	cmp	r3, #0
 8002260:	d005      	beq.n	800226e <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002262:	4b10      	ldr	r3, [pc, #64]	@ (80022a4 <SystemInit+0xec>)
 8002264:	4a10      	ldr	r2, [pc, #64]	@ (80022a8 <SystemInit+0xf0>)
 8002266:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8002268:	4b0e      	ldr	r3, [pc, #56]	@ (80022a4 <SystemInit+0xec>)
 800226a:	4a10      	ldr	r2, [pc, #64]	@ (80022ac <SystemInit+0xf4>)
 800226c:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800226e:	4b0d      	ldr	r3, [pc, #52]	@ (80022a4 <SystemInit+0xec>)
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	4a0c      	ldr	r2, [pc, #48]	@ (80022a4 <SystemInit+0xec>)
 8002274:	f043 0302 	orr.w	r3, r3, #2
 8002278:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800227a:	4b0a      	ldr	r3, [pc, #40]	@ (80022a4 <SystemInit+0xec>)
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	4a09      	ldr	r2, [pc, #36]	@ (80022a4 <SystemInit+0xec>)
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	61d3      	str	r3, [r2, #28]
  }
}
 8002286:	bf00      	nop
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	e000ed00 	.word	0xe000ed00
 8002298:	44020c00 	.word	0x44020c00
 800229c:	eae2eae3 	.word	0xeae2eae3
 80022a0:	01010280 	.word	0x01010280
 80022a4:	40022000 	.word	0x40022000
 80022a8:	08192a3b 	.word	0x08192a3b
 80022ac:	4c5d6e7f 	.word	0x4c5d6e7f

080022b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim12;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b098      	sub	sp, #96	@ 0x60
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022b6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	605a      	str	r2, [r3, #4]
 80022c0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022c2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80022c6:	2200      	movs	r2, #0
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	605a      	str	r2, [r3, #4]
 80022cc:	609a      	str	r2, [r3, #8]
 80022ce:	60da      	str	r2, [r3, #12]
 80022d0:	611a      	str	r2, [r3, #16]
 80022d2:	615a      	str	r2, [r3, #20]
 80022d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80022d6:	1d3b      	adds	r3, r7, #4
 80022d8:	2234      	movs	r2, #52	@ 0x34
 80022da:	2100      	movs	r1, #0
 80022dc:	4618      	mov	r0, r3
 80022de:	f01c fc5f 	bl	801eba0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022e2:	4b47      	ldr	r3, [pc, #284]	@ (8002400 <MX_TIM1_Init+0x150>)
 80022e4:	4a47      	ldr	r2, [pc, #284]	@ (8002404 <MX_TIM1_Init+0x154>)
 80022e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80022e8:	4b45      	ldr	r3, [pc, #276]	@ (8002400 <MX_TIM1_Init+0x150>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ee:	4b44      	ldr	r3, [pc, #272]	@ (8002400 <MX_TIM1_Init+0x150>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80022f4:	4b42      	ldr	r3, [pc, #264]	@ (8002400 <MX_TIM1_Init+0x150>)
 80022f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80022fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022fc:	4b40      	ldr	r3, [pc, #256]	@ (8002400 <MX_TIM1_Init+0x150>)
 80022fe:	2200      	movs	r2, #0
 8002300:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002302:	4b3f      	ldr	r3, [pc, #252]	@ (8002400 <MX_TIM1_Init+0x150>)
 8002304:	2200      	movs	r2, #0
 8002306:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002308:	4b3d      	ldr	r3, [pc, #244]	@ (8002400 <MX_TIM1_Init+0x150>)
 800230a:	2280      	movs	r2, #128	@ 0x80
 800230c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800230e:	483c      	ldr	r0, [pc, #240]	@ (8002400 <MX_TIM1_Init+0x150>)
 8002310:	f019 ff62 	bl	801c1d8 <HAL_TIM_PWM_Init>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800231a:	f7ff fbdf 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800231e:	2300      	movs	r3, #0
 8002320:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002322:	2300      	movs	r3, #0
 8002324:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002326:	2300      	movs	r3, #0
 8002328:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800232a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800232e:	4619      	mov	r1, r3
 8002330:	4833      	ldr	r0, [pc, #204]	@ (8002400 <MX_TIM1_Init+0x150>)
 8002332:	f01b fb17 	bl	801d964 <HAL_TIMEx_MasterConfigSynchronization>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800233c:	f7ff fbce 	bl	8001adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002340:	2360      	movs	r3, #96	@ 0x60
 8002342:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002344:	2300      	movs	r3, #0
 8002346:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002348:	2300      	movs	r3, #0
 800234a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800234c:	2300      	movs	r3, #0
 800234e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002350:	2300      	movs	r3, #0
 8002352:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002354:	2300      	movs	r3, #0
 8002356:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002358:	2300      	movs	r3, #0
 800235a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800235c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002360:	2200      	movs	r2, #0
 8002362:	4619      	mov	r1, r3
 8002364:	4826      	ldr	r0, [pc, #152]	@ (8002400 <MX_TIM1_Init+0x150>)
 8002366:	f01a fac9 	bl	801c8fc <HAL_TIM_PWM_ConfigChannel>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002370:	f7ff fbb4 	bl	8001adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002374:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002378:	2204      	movs	r2, #4
 800237a:	4619      	mov	r1, r3
 800237c:	4820      	ldr	r0, [pc, #128]	@ (8002400 <MX_TIM1_Init+0x150>)
 800237e:	f01a fabd 	bl	801c8fc <HAL_TIM_PWM_ConfigChannel>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8002388:	f7ff fba8 	bl	8001adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800238c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002390:	2208      	movs	r2, #8
 8002392:	4619      	mov	r1, r3
 8002394:	481a      	ldr	r0, [pc, #104]	@ (8002400 <MX_TIM1_Init+0x150>)
 8002396:	f01a fab1 	bl	801c8fc <HAL_TIM_PWM_ConfigChannel>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80023a0:	f7ff fb9c 	bl	8001adc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80023a4:	2300      	movs	r3, #0
 80023a6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80023b0:	2300      	movs	r3, #0
 80023b2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80023b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023bc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80023be:	2300      	movs	r3, #0
 80023c0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80023c2:	2300      	movs	r3, #0
 80023c4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80023c6:	2300      	movs	r3, #0
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80023ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80023d4:	2300      	movs	r3, #0
 80023d6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80023d8:	2300      	movs	r3, #0
 80023da:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80023dc:	1d3b      	adds	r3, r7, #4
 80023de:	4619      	mov	r1, r3
 80023e0:	4807      	ldr	r0, [pc, #28]	@ (8002400 <MX_TIM1_Init+0x150>)
 80023e2:	f01b fb8f 	bl	801db04 <HAL_TIMEx_ConfigBreakDeadTime>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80023ec:	f7ff fb76 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80023f0:	4803      	ldr	r0, [pc, #12]	@ (8002400 <MX_TIM1_Init+0x150>)
 80023f2:	f000 fc33 	bl	8002c5c <HAL_TIM_MspPostInit>

}
 80023f6:	bf00      	nop
 80023f8:	3760      	adds	r7, #96	@ 0x60
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	200005cc 	.word	0x200005cc
 8002404:	40012c00 	.word	0x40012c00

08002408 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08a      	sub	sp, #40	@ 0x28
 800240c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800240e:	f107 031c 	add.w	r3, r7, #28
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800241a:	463b      	mov	r3, r7
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	605a      	str	r2, [r3, #4]
 8002422:	609a      	str	r2, [r3, #8]
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	611a      	str	r2, [r3, #16]
 8002428:	615a      	str	r2, [r3, #20]
 800242a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800242c:	4b21      	ldr	r3, [pc, #132]	@ (80024b4 <MX_TIM2_Init+0xac>)
 800242e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002432:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002434:	4b1f      	ldr	r3, [pc, #124]	@ (80024b4 <MX_TIM2_Init+0xac>)
 8002436:	2200      	movs	r2, #0
 8002438:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243a:	4b1e      	ldr	r3, [pc, #120]	@ (80024b4 <MX_TIM2_Init+0xac>)
 800243c:	2200      	movs	r2, #0
 800243e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8002440:	4b1c      	ldr	r3, [pc, #112]	@ (80024b4 <MX_TIM2_Init+0xac>)
 8002442:	2263      	movs	r2, #99	@ 0x63
 8002444:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002446:	4b1b      	ldr	r3, [pc, #108]	@ (80024b4 <MX_TIM2_Init+0xac>)
 8002448:	2200      	movs	r2, #0
 800244a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244c:	4b19      	ldr	r3, [pc, #100]	@ (80024b4 <MX_TIM2_Init+0xac>)
 800244e:	2200      	movs	r2, #0
 8002450:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002452:	4818      	ldr	r0, [pc, #96]	@ (80024b4 <MX_TIM2_Init+0xac>)
 8002454:	f019 fec0 	bl	801c1d8 <HAL_TIM_PWM_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800245e:	f7ff fb3d 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002462:	2300      	movs	r3, #0
 8002464:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002466:	2300      	movs	r3, #0
 8002468:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800246a:	f107 031c 	add.w	r3, r7, #28
 800246e:	4619      	mov	r1, r3
 8002470:	4810      	ldr	r0, [pc, #64]	@ (80024b4 <MX_TIM2_Init+0xac>)
 8002472:	f01b fa77 	bl	801d964 <HAL_TIMEx_MasterConfigSynchronization>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800247c:	f7ff fb2e 	bl	8001adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002480:	2360      	movs	r3, #96	@ 0x60
 8002482:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002488:	2300      	movs	r3, #0
 800248a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800248c:	2300      	movs	r3, #0
 800248e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002490:	463b      	mov	r3, r7
 8002492:	2200      	movs	r2, #0
 8002494:	4619      	mov	r1, r3
 8002496:	4807      	ldr	r0, [pc, #28]	@ (80024b4 <MX_TIM2_Init+0xac>)
 8002498:	f01a fa30 	bl	801c8fc <HAL_TIM_PWM_ConfigChannel>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80024a2:	f7ff fb1b 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80024a6:	4803      	ldr	r0, [pc, #12]	@ (80024b4 <MX_TIM2_Init+0xac>)
 80024a8:	f000 fbd8 	bl	8002c5c <HAL_TIM_MspPostInit>

}
 80024ac:	bf00      	nop
 80024ae:	3728      	adds	r7, #40	@ 0x28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20000618 	.word	0x20000618

080024b8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08c      	sub	sp, #48	@ 0x30
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024be:	f107 030c 	add.w	r3, r7, #12
 80024c2:	2224      	movs	r2, #36	@ 0x24
 80024c4:	2100      	movs	r1, #0
 80024c6:	4618      	mov	r0, r3
 80024c8:	f01c fb6a 	bl	801eba0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024cc:	463b      	mov	r3, r7
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80024d6:	4b21      	ldr	r3, [pc, #132]	@ (800255c <MX_TIM3_Init+0xa4>)
 80024d8:	4a21      	ldr	r2, [pc, #132]	@ (8002560 <MX_TIM3_Init+0xa8>)
 80024da:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80024dc:	4b1f      	ldr	r3, [pc, #124]	@ (800255c <MX_TIM3_Init+0xa4>)
 80024de:	2200      	movs	r2, #0
 80024e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024e2:	4b1e      	ldr	r3, [pc, #120]	@ (800255c <MX_TIM3_Init+0xa4>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80024e8:	4b1c      	ldr	r3, [pc, #112]	@ (800255c <MX_TIM3_Init+0xa4>)
 80024ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024ee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024f0:	4b1a      	ldr	r3, [pc, #104]	@ (800255c <MX_TIM3_Init+0xa4>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024f6:	4b19      	ldr	r3, [pc, #100]	@ (800255c <MX_TIM3_Init+0xa4>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80024fc:	2301      	movs	r3, #1
 80024fe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002500:	2300      	movs	r3, #0
 8002502:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002504:	2301      	movs	r3, #1
 8002506:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002508:	2300      	movs	r3, #0
 800250a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800250c:	2300      	movs	r3, #0
 800250e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002510:	2300      	movs	r3, #0
 8002512:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002514:	2301      	movs	r3, #1
 8002516:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002518:	2300      	movs	r3, #0
 800251a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800251c:	2300      	movs	r3, #0
 800251e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002520:	f107 030c 	add.w	r3, r7, #12
 8002524:	4619      	mov	r1, r3
 8002526:	480d      	ldr	r0, [pc, #52]	@ (800255c <MX_TIM3_Init+0xa4>)
 8002528:	f019 fff2 	bl	801c510 <HAL_TIM_Encoder_Init>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002532:	f7ff fad3 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002536:	2300      	movs	r3, #0
 8002538:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800253a:	2300      	movs	r3, #0
 800253c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800253e:	463b      	mov	r3, r7
 8002540:	4619      	mov	r1, r3
 8002542:	4806      	ldr	r0, [pc, #24]	@ (800255c <MX_TIM3_Init+0xa4>)
 8002544:	f01b fa0e 	bl	801d964 <HAL_TIMEx_MasterConfigSynchronization>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800254e:	f7ff fac5 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002552:	bf00      	nop
 8002554:	3730      	adds	r7, #48	@ 0x30
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	20000664 	.word	0x20000664
 8002560:	40000400 	.word	0x40000400

08002564 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b08c      	sub	sp, #48	@ 0x30
 8002568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800256a:	f107 030c 	add.w	r3, r7, #12
 800256e:	2224      	movs	r2, #36	@ 0x24
 8002570:	2100      	movs	r1, #0
 8002572:	4618      	mov	r0, r3
 8002574:	f01c fb14 	bl	801eba0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002578:	463b      	mov	r3, r7
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	605a      	str	r2, [r3, #4]
 8002580:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002582:	4b21      	ldr	r3, [pc, #132]	@ (8002608 <MX_TIM4_Init+0xa4>)
 8002584:	4a21      	ldr	r2, [pc, #132]	@ (800260c <MX_TIM4_Init+0xa8>)
 8002586:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002588:	4b1f      	ldr	r3, [pc, #124]	@ (8002608 <MX_TIM4_Init+0xa4>)
 800258a:	2200      	movs	r2, #0
 800258c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800258e:	4b1e      	ldr	r3, [pc, #120]	@ (8002608 <MX_TIM4_Init+0xa4>)
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002594:	4b1c      	ldr	r3, [pc, #112]	@ (8002608 <MX_TIM4_Init+0xa4>)
 8002596:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800259a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800259c:	4b1a      	ldr	r3, [pc, #104]	@ (8002608 <MX_TIM4_Init+0xa4>)
 800259e:	2200      	movs	r2, #0
 80025a0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025a2:	4b19      	ldr	r3, [pc, #100]	@ (8002608 <MX_TIM4_Init+0xa4>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80025a8:	2301      	movs	r3, #1
 80025aa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025b0:	2301      	movs	r3, #1
 80025b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025b4:	2300      	movs	r3, #0
 80025b6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80025b8:	2300      	movs	r3, #0
 80025ba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025bc:	2300      	movs	r3, #0
 80025be:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025c0:	2301      	movs	r3, #1
 80025c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025c4:	2300      	movs	r3, #0
 80025c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80025cc:	f107 030c 	add.w	r3, r7, #12
 80025d0:	4619      	mov	r1, r3
 80025d2:	480d      	ldr	r0, [pc, #52]	@ (8002608 <MX_TIM4_Init+0xa4>)
 80025d4:	f019 ff9c 	bl	801c510 <HAL_TIM_Encoder_Init>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80025de:	f7ff fa7d 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e2:	2300      	movs	r3, #0
 80025e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e6:	2300      	movs	r3, #0
 80025e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025ea:	463b      	mov	r3, r7
 80025ec:	4619      	mov	r1, r3
 80025ee:	4806      	ldr	r0, [pc, #24]	@ (8002608 <MX_TIM4_Init+0xa4>)
 80025f0:	f01b f9b8 	bl	801d964 <HAL_TIMEx_MasterConfigSynchronization>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80025fa:	f7ff fa6f 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80025fe:	bf00      	nop
 8002600:	3730      	adds	r7, #48	@ 0x30
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	200006b0 	.word	0x200006b0
 800260c:	40000800 	.word	0x40000800

08002610 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]
 800261e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002620:	4b14      	ldr	r3, [pc, #80]	@ (8002674 <MX_TIM6_Init+0x64>)
 8002622:	4a15      	ldr	r2, [pc, #84]	@ (8002678 <MX_TIM6_Init+0x68>)
 8002624:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 249;
 8002626:	4b13      	ldr	r3, [pc, #76]	@ (8002674 <MX_TIM6_Init+0x64>)
 8002628:	22f9      	movs	r2, #249	@ 0xf9
 800262a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800262c:	4b11      	ldr	r3, [pc, #68]	@ (8002674 <MX_TIM6_Init+0x64>)
 800262e:	2200      	movs	r2, #0
 8002630:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 499;
 8002632:	4b10      	ldr	r3, [pc, #64]	@ (8002674 <MX_TIM6_Init+0x64>)
 8002634:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002638:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800263a:	4b0e      	ldr	r3, [pc, #56]	@ (8002674 <MX_TIM6_Init+0x64>)
 800263c:	2200      	movs	r2, #0
 800263e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002640:	480c      	ldr	r0, [pc, #48]	@ (8002674 <MX_TIM6_Init+0x64>)
 8002642:	f019 fd72 	bl	801c12a <HAL_TIM_Base_Init>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800264c:	f7ff fa46 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002650:	2300      	movs	r3, #0
 8002652:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	4619      	mov	r1, r3
 800265c:	4805      	ldr	r0, [pc, #20]	@ (8002674 <MX_TIM6_Init+0x64>)
 800265e:	f01b f981 	bl	801d964 <HAL_TIMEx_MasterConfigSynchronization>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002668:	f7ff fa38 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800266c:	bf00      	nop
 800266e:	3710      	adds	r7, #16
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	200006fc 	.word	0x200006fc
 8002678:	40001000 	.word	0x40001000

0800267c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002682:	1d3b      	adds	r3, r7, #4
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	605a      	str	r2, [r3, #4]
 800268a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800268c:	4b14      	ldr	r3, [pc, #80]	@ (80026e0 <MX_TIM7_Init+0x64>)
 800268e:	4a15      	ldr	r2, [pc, #84]	@ (80026e4 <MX_TIM7_Init+0x68>)
 8002690:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 249;
 8002692:	4b13      	ldr	r3, [pc, #76]	@ (80026e0 <MX_TIM7_Init+0x64>)
 8002694:	22f9      	movs	r2, #249	@ 0xf9
 8002696:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002698:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <MX_TIM7_Init+0x64>)
 800269a:	2200      	movs	r2, #0
 800269c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 499;
 800269e:	4b10      	ldr	r3, [pc, #64]	@ (80026e0 <MX_TIM7_Init+0x64>)
 80026a0:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80026a4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80026a6:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <MX_TIM7_Init+0x64>)
 80026a8:	2280      	movs	r2, #128	@ 0x80
 80026aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80026ac:	480c      	ldr	r0, [pc, #48]	@ (80026e0 <MX_TIM7_Init+0x64>)
 80026ae:	f019 fd3c 	bl	801c12a <HAL_TIM_Base_Init>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80026b8:	f7ff fa10 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026bc:	2300      	movs	r3, #0
 80026be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026c0:	2300      	movs	r3, #0
 80026c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80026c4:	1d3b      	adds	r3, r7, #4
 80026c6:	4619      	mov	r1, r3
 80026c8:	4805      	ldr	r0, [pc, #20]	@ (80026e0 <MX_TIM7_Init+0x64>)
 80026ca:	f01b f94b 	bl	801d964 <HAL_TIMEx_MasterConfigSynchronization>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80026d4:	f7ff fa02 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80026d8:	bf00      	nop
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20000748 	.word	0x20000748
 80026e4:	40001400 	.word	0x40001400

080026e8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b098      	sub	sp, #96	@ 0x60
 80026ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	605a      	str	r2, [r3, #4]
 80026f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	605a      	str	r2, [r3, #4]
 8002704:	609a      	str	r2, [r3, #8]
 8002706:	60da      	str	r2, [r3, #12]
 8002708:	611a      	str	r2, [r3, #16]
 800270a:	615a      	str	r2, [r3, #20]
 800270c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800270e:	1d3b      	adds	r3, r7, #4
 8002710:	2234      	movs	r2, #52	@ 0x34
 8002712:	2100      	movs	r1, #0
 8002714:	4618      	mov	r0, r3
 8002716:	f01c fa43 	bl	801eba0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800271a:	4b47      	ldr	r3, [pc, #284]	@ (8002838 <MX_TIM8_Init+0x150>)
 800271c:	4a47      	ldr	r2, [pc, #284]	@ (800283c <MX_TIM8_Init+0x154>)
 800271e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002720:	4b45      	ldr	r3, [pc, #276]	@ (8002838 <MX_TIM8_Init+0x150>)
 8002722:	2200      	movs	r2, #0
 8002724:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002726:	4b44      	ldr	r3, [pc, #272]	@ (8002838 <MX_TIM8_Init+0x150>)
 8002728:	2200      	movs	r2, #0
 800272a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 9999;
 800272c:	4b42      	ldr	r3, [pc, #264]	@ (8002838 <MX_TIM8_Init+0x150>)
 800272e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002732:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002734:	4b40      	ldr	r3, [pc, #256]	@ (8002838 <MX_TIM8_Init+0x150>)
 8002736:	2200      	movs	r2, #0
 8002738:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800273a:	4b3f      	ldr	r3, [pc, #252]	@ (8002838 <MX_TIM8_Init+0x150>)
 800273c:	2200      	movs	r2, #0
 800273e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002740:	4b3d      	ldr	r3, [pc, #244]	@ (8002838 <MX_TIM8_Init+0x150>)
 8002742:	2280      	movs	r2, #128	@ 0x80
 8002744:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002746:	483c      	ldr	r0, [pc, #240]	@ (8002838 <MX_TIM8_Init+0x150>)
 8002748:	f019 fd46 	bl	801c1d8 <HAL_TIM_PWM_Init>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8002752:	f7ff f9c3 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002756:	2300      	movs	r3, #0
 8002758:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800275a:	2300      	movs	r3, #0
 800275c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275e:	2300      	movs	r3, #0
 8002760:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002762:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002766:	4619      	mov	r1, r3
 8002768:	4833      	ldr	r0, [pc, #204]	@ (8002838 <MX_TIM8_Init+0x150>)
 800276a:	f01b f8fb 	bl	801d964 <HAL_TIMEx_MasterConfigSynchronization>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8002774:	f7ff f9b2 	bl	8001adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002778:	2360      	movs	r3, #96	@ 0x60
 800277a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002780:	2300      	movs	r3, #0
 8002782:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002784:	2300      	movs	r3, #0
 8002786:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002788:	2300      	movs	r3, #0
 800278a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800278c:	2300      	movs	r3, #0
 800278e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002790:	2300      	movs	r3, #0
 8002792:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002794:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002798:	2200      	movs	r2, #0
 800279a:	4619      	mov	r1, r3
 800279c:	4826      	ldr	r0, [pc, #152]	@ (8002838 <MX_TIM8_Init+0x150>)
 800279e:	f01a f8ad 	bl	801c8fc <HAL_TIM_PWM_ConfigChannel>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80027a8:	f7ff f998 	bl	8001adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027ac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80027b0:	2204      	movs	r2, #4
 80027b2:	4619      	mov	r1, r3
 80027b4:	4820      	ldr	r0, [pc, #128]	@ (8002838 <MX_TIM8_Init+0x150>)
 80027b6:	f01a f8a1 	bl	801c8fc <HAL_TIM_PWM_ConfigChannel>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 80027c0:	f7ff f98c 	bl	8001adc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027c4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80027c8:	2208      	movs	r2, #8
 80027ca:	4619      	mov	r1, r3
 80027cc:	481a      	ldr	r0, [pc, #104]	@ (8002838 <MX_TIM8_Init+0x150>)
 80027ce:	f01a f895 	bl	801c8fc <HAL_TIM_PWM_ConfigChannel>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_TIM8_Init+0xf4>
  {
    Error_Handler();
 80027d8:	f7ff f980 	bl	8001adc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027dc:	2300      	movs	r3, #0
 80027de:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027e4:	2300      	movs	r3, #0
 80027e6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027e8:	2300      	movs	r3, #0
 80027ea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027f4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027f6:	2300      	movs	r3, #0
 80027f8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80027fa:	2300      	movs	r3, #0
 80027fc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80027fe:	2300      	movs	r3, #0
 8002800:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002802:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002806:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800280c:	2300      	movs	r3, #0
 800280e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002810:	2300      	movs	r3, #0
 8002812:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002814:	1d3b      	adds	r3, r7, #4
 8002816:	4619      	mov	r1, r3
 8002818:	4807      	ldr	r0, [pc, #28]	@ (8002838 <MX_TIM8_Init+0x150>)
 800281a:	f01b f973 	bl	801db04 <HAL_TIMEx_ConfigBreakDeadTime>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8002824:	f7ff f95a 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002828:	4803      	ldr	r0, [pc, #12]	@ (8002838 <MX_TIM8_Init+0x150>)
 800282a:	f000 fa17 	bl	8002c5c <HAL_TIM_MspPostInit>

}
 800282e:	bf00      	nop
 8002830:	3760      	adds	r7, #96	@ 0x60
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	20000794 	.word	0x20000794
 800283c:	40013400 	.word	0x40013400

08002840 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002846:	463b      	mov	r3, r7
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	609a      	str	r2, [r3, #8]
 8002850:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002852:	4b16      	ldr	r3, [pc, #88]	@ (80028ac <MX_TIM12_Init+0x6c>)
 8002854:	4a16      	ldr	r2, [pc, #88]	@ (80028b0 <MX_TIM12_Init+0x70>)
 8002856:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8002858:	4b14      	ldr	r3, [pc, #80]	@ (80028ac <MX_TIM12_Init+0x6c>)
 800285a:	2200      	movs	r2, #0
 800285c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800285e:	4b13      	ldr	r3, [pc, #76]	@ (80028ac <MX_TIM12_Init+0x6c>)
 8002860:	2200      	movs	r2, #0
 8002862:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8002864:	4b11      	ldr	r3, [pc, #68]	@ (80028ac <MX_TIM12_Init+0x6c>)
 8002866:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800286a:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800286c:	4b0f      	ldr	r3, [pc, #60]	@ (80028ac <MX_TIM12_Init+0x6c>)
 800286e:	2200      	movs	r2, #0
 8002870:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002872:	4b0e      	ldr	r3, [pc, #56]	@ (80028ac <MX_TIM12_Init+0x6c>)
 8002874:	2200      	movs	r2, #0
 8002876:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002878:	480c      	ldr	r0, [pc, #48]	@ (80028ac <MX_TIM12_Init+0x6c>)
 800287a:	f019 fc56 	bl	801c12a <HAL_TIM_Base_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 8002884:	f7ff f92a 	bl	8001adc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002888:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800288c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800288e:	463b      	mov	r3, r7
 8002890:	4619      	mov	r1, r3
 8002892:	4806      	ldr	r0, [pc, #24]	@ (80028ac <MX_TIM12_Init+0x6c>)
 8002894:	f01a f946 	bl	801cb24 <HAL_TIM_ConfigClockSource>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 800289e:	f7ff f91d 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80028a2:	bf00      	nop
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	200007e0 	.word	0x200007e0
 80028b0:	40001800 	.word	0x40001800

080028b4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b098      	sub	sp, #96	@ 0x60
 80028b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028ba:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	605a      	str	r2, [r3, #4]
 80028c4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028c6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	605a      	str	r2, [r3, #4]
 80028d0:	609a      	str	r2, [r3, #8]
 80028d2:	60da      	str	r2, [r3, #12]
 80028d4:	611a      	str	r2, [r3, #16]
 80028d6:	615a      	str	r2, [r3, #20]
 80028d8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028da:	1d3b      	adds	r3, r7, #4
 80028dc:	2234      	movs	r2, #52	@ 0x34
 80028de:	2100      	movs	r1, #0
 80028e0:	4618      	mov	r0, r3
 80028e2:	f01c f95d 	bl	801eba0 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80028e6:	4b34      	ldr	r3, [pc, #208]	@ (80029b8 <MX_TIM15_Init+0x104>)
 80028e8:	4a34      	ldr	r2, [pc, #208]	@ (80029bc <MX_TIM15_Init+0x108>)
 80028ea:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 249;
 80028ec:	4b32      	ldr	r3, [pc, #200]	@ (80029b8 <MX_TIM15_Init+0x104>)
 80028ee:	22f9      	movs	r2, #249	@ 0xf9
 80028f0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f2:	4b31      	ldr	r3, [pc, #196]	@ (80029b8 <MX_TIM15_Init+0x104>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 80028f8:	4b2f      	ldr	r3, [pc, #188]	@ (80029b8 <MX_TIM15_Init+0x104>)
 80028fa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80028fe:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002900:	4b2d      	ldr	r3, [pc, #180]	@ (80029b8 <MX_TIM15_Init+0x104>)
 8002902:	2200      	movs	r2, #0
 8002904:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002906:	4b2c      	ldr	r3, [pc, #176]	@ (80029b8 <MX_TIM15_Init+0x104>)
 8002908:	2200      	movs	r2, #0
 800290a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800290c:	4b2a      	ldr	r3, [pc, #168]	@ (80029b8 <MX_TIM15_Init+0x104>)
 800290e:	2280      	movs	r2, #128	@ 0x80
 8002910:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002912:	4829      	ldr	r0, [pc, #164]	@ (80029b8 <MX_TIM15_Init+0x104>)
 8002914:	f019 fc60 	bl	801c1d8 <HAL_TIM_PWM_Init>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 800291e:	f7ff f8dd 	bl	8001adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002922:	2300      	movs	r3, #0
 8002924:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002926:	2300      	movs	r3, #0
 8002928:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800292a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800292e:	4619      	mov	r1, r3
 8002930:	4821      	ldr	r0, [pc, #132]	@ (80029b8 <MX_TIM15_Init+0x104>)
 8002932:	f01b f817 	bl	801d964 <HAL_TIMEx_MasterConfigSynchronization>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 800293c:	f7ff f8ce 	bl	8001adc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002940:	2360      	movs	r3, #96	@ 0x60
 8002942:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002948:	2300      	movs	r3, #0
 800294a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800294c:	2300      	movs	r3, #0
 800294e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002950:	2300      	movs	r3, #0
 8002952:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002954:	2300      	movs	r3, #0
 8002956:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002958:	2300      	movs	r3, #0
 800295a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800295c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002960:	2200      	movs	r2, #0
 8002962:	4619      	mov	r1, r3
 8002964:	4814      	ldr	r0, [pc, #80]	@ (80029b8 <MX_TIM15_Init+0x104>)
 8002966:	f019 ffc9 	bl	801c8fc <HAL_TIM_PWM_ConfigChannel>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8002970:	f7ff f8b4 	bl	8001adc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002974:	2300      	movs	r3, #0
 8002976:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002978:	2300      	movs	r3, #0
 800297a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800297c:	2300      	movs	r3, #0
 800297e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002980:	2300      	movs	r3, #0
 8002982:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002984:	2300      	movs	r3, #0
 8002986:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002988:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800298c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800298e:	2300      	movs	r3, #0
 8002990:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002992:	2300      	movs	r3, #0
 8002994:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002996:	1d3b      	adds	r3, r7, #4
 8002998:	4619      	mov	r1, r3
 800299a:	4807      	ldr	r0, [pc, #28]	@ (80029b8 <MX_TIM15_Init+0x104>)
 800299c:	f01b f8b2 	bl	801db04 <HAL_TIMEx_ConfigBreakDeadTime>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 80029a6:	f7ff f899 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80029aa:	4803      	ldr	r0, [pc, #12]	@ (80029b8 <MX_TIM15_Init+0x104>)
 80029ac:	f000 f956 	bl	8002c5c <HAL_TIM_MspPostInit>

}
 80029b0:	bf00      	nop
 80029b2:	3760      	adds	r7, #96	@ 0x60
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	2000082c 	.word	0x2000082c
 80029bc:	40014000 	.word	0x40014000

080029c0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b087      	sub	sp, #28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a2b      	ldr	r2, [pc, #172]	@ (8002a7c <HAL_TIM_PWM_MspInit+0xbc>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d10f      	bne.n	80029f2 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 80029d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80029d8:	4a29      	ldr	r2, [pc, #164]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 80029da:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029de:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80029e2:	4b27      	ldr	r3, [pc, #156]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 80029e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80029e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029ec:	617b      	str	r3, [r7, #20]
 80029ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80029f0:	e03d      	b.n	8002a6e <HAL_TIM_PWM_MspInit+0xae>
  else if(tim_pwmHandle->Instance==TIM2)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029fa:	d10f      	bne.n	8002a1c <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029fc:	4b20      	ldr	r3, [pc, #128]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 80029fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a02:	4a1f      	ldr	r2, [pc, #124]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002a0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 8002a0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	693b      	ldr	r3, [r7, #16]
}
 8002a1a:	e028      	b.n	8002a6e <HAL_TIM_PWM_MspInit+0xae>
  else if(tim_pwmHandle->Instance==TIM8)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a18      	ldr	r2, [pc, #96]	@ (8002a84 <HAL_TIM_PWM_MspInit+0xc4>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d10f      	bne.n	8002a46 <HAL_TIM_PWM_MspInit+0x86>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002a26:	4b16      	ldr	r3, [pc, #88]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 8002a28:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002a2c:	4a14      	ldr	r2, [pc, #80]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 8002a2e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a32:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002a36:	4b12      	ldr	r3, [pc, #72]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 8002a38:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002a3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	68fb      	ldr	r3, [r7, #12]
}
 8002a44:	e013      	b.n	8002a6e <HAL_TIM_PWM_MspInit+0xae>
  else if(tim_pwmHandle->Instance==TIM15)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a0f      	ldr	r2, [pc, #60]	@ (8002a88 <HAL_TIM_PWM_MspInit+0xc8>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d10e      	bne.n	8002a6e <HAL_TIM_PWM_MspInit+0xae>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002a50:	4b0b      	ldr	r3, [pc, #44]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 8002a52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002a56:	4a0a      	ldr	r2, [pc, #40]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 8002a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a5c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002a60:	4b07      	ldr	r3, [pc, #28]	@ (8002a80 <HAL_TIM_PWM_MspInit+0xc0>)
 8002a62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002a66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a6a:	60bb      	str	r3, [r7, #8]
 8002a6c:	68bb      	ldr	r3, [r7, #8]
}
 8002a6e:	bf00      	nop
 8002a70:	371c      	adds	r7, #28
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	40012c00 	.word	0x40012c00
 8002a80:	44020c00 	.word	0x44020c00
 8002a84:	40013400 	.word	0x40013400
 8002a88:	40014000 	.word	0x40014000

08002a8c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b08c      	sub	sp, #48	@ 0x30
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a94:	f107 031c 	add.w	r3, r7, #28
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	605a      	str	r2, [r3, #4]
 8002a9e:	609a      	str	r2, [r3, #8]
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a34      	ldr	r2, [pc, #208]	@ (8002b7c <HAL_TIM_Encoder_MspInit+0xf0>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d12e      	bne.n	8002b0c <HAL_TIM_Encoder_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aae:	4b34      	ldr	r3, [pc, #208]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002ab0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ab4:	4a32      	ldr	r2, [pc, #200]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002ab6:	f043 0302 	orr.w	r3, r3, #2
 8002aba:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002abe:	4b30      	ldr	r3, [pc, #192]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002ac0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	61bb      	str	r3, [r7, #24]
 8002aca:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002acc:	4b2c      	ldr	r3, [pc, #176]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002ace:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ad2:	4a2b      	ldr	r2, [pc, #172]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002adc:	4b28      	ldr	r3, [pc, #160]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002ade:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	617b      	str	r3, [r7, #20]
 8002ae8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_R1_Pin|ENC_R2_Pin;
 8002aea:	23c0      	movs	r3, #192	@ 0xc0
 8002aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aee:	2302      	movs	r3, #2
 8002af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af2:	2300      	movs	r3, #0
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af6:	2300      	movs	r3, #0
 8002af8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002afa:	2302      	movs	r3, #2
 8002afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002afe:	f107 031c 	add.w	r3, r7, #28
 8002b02:	4619      	mov	r1, r3
 8002b04:	481f      	ldr	r0, [pc, #124]	@ (8002b84 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002b06:	f014 fe41 	bl	801778c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002b0a:	e032      	b.n	8002b72 <HAL_TIM_Encoder_MspInit+0xe6>
  else if(tim_encoderHandle->Instance==TIM4)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a1d      	ldr	r2, [pc, #116]	@ (8002b88 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d12d      	bne.n	8002b72 <HAL_TIM_Encoder_MspInit+0xe6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b16:	4b1a      	ldr	r3, [pc, #104]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002b18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b1c:	4a18      	ldr	r2, [pc, #96]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002b1e:	f043 0304 	orr.w	r3, r3, #4
 8002b22:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002b26:	4b16      	ldr	r3, [pc, #88]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002b28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b2c:	f003 0304 	and.w	r3, r3, #4
 8002b30:	613b      	str	r3, [r7, #16]
 8002b32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b34:	4b12      	ldr	r3, [pc, #72]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002b36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b3a:	4a11      	ldr	r2, [pc, #68]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002b3c:	f043 0302 	orr.w	r3, r3, #2
 8002b40:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002b44:	4b0e      	ldr	r3, [pc, #56]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002b46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC_L1_Pin|ENC_L2_Pin;
 8002b52:	23c0      	movs	r3, #192	@ 0xc0
 8002b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b56:	2302      	movs	r3, #2
 8002b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002b62:	2302      	movs	r3, #2
 8002b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b66:	f107 031c 	add.w	r3, r7, #28
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4807      	ldr	r0, [pc, #28]	@ (8002b8c <HAL_TIM_Encoder_MspInit+0x100>)
 8002b6e:	f014 fe0d 	bl	801778c <HAL_GPIO_Init>
}
 8002b72:	bf00      	nop
 8002b74:	3730      	adds	r7, #48	@ 0x30
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40000400 	.word	0x40000400
 8002b80:	44020c00 	.word	0x44020c00
 8002b84:	42020000 	.word	0x42020000
 8002b88:	40000800 	.word	0x40000800
 8002b8c:	42020400 	.word	0x42020400

08002b90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a2b      	ldr	r2, [pc, #172]	@ (8002c4c <HAL_TIM_Base_MspInit+0xbc>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d117      	bne.n	8002bd2 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ba2:	4b2b      	ldr	r3, [pc, #172]	@ (8002c50 <HAL_TIM_Base_MspInit+0xc0>)
 8002ba4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ba8:	4a29      	ldr	r2, [pc, #164]	@ (8002c50 <HAL_TIM_Base_MspInit+0xc0>)
 8002baa:	f043 0310 	orr.w	r3, r3, #16
 8002bae:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002bb2:	4b27      	ldr	r3, [pc, #156]	@ (8002c50 <HAL_TIM_Base_MspInit+0xc0>)
 8002bb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002bb8:	f003 0310 	and.w	r3, r3, #16
 8002bbc:	617b      	str	r3, [r7, #20]
 8002bbe:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	2031      	movs	r0, #49	@ 0x31
 8002bc6:	f014 fd09 	bl	80175dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002bca:	2031      	movs	r0, #49	@ 0x31
 8002bcc:	f014 fd20 	bl	8017610 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8002bd0:	e038      	b.n	8002c44 <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM7)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002c54 <HAL_TIM_Base_MspInit+0xc4>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d117      	bne.n	8002c0c <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8002c50 <HAL_TIM_Base_MspInit+0xc0>)
 8002bde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002be2:	4a1b      	ldr	r2, [pc, #108]	@ (8002c50 <HAL_TIM_Base_MspInit+0xc0>)
 8002be4:	f043 0320 	orr.w	r3, r3, #32
 8002be8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002bec:	4b18      	ldr	r3, [pc, #96]	@ (8002c50 <HAL_TIM_Base_MspInit+0xc0>)
 8002bee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002bf2:	f003 0320 	and.w	r3, r3, #32
 8002bf6:	613b      	str	r3, [r7, #16]
 8002bf8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	2032      	movs	r0, #50	@ 0x32
 8002c00:	f014 fcec 	bl	80175dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002c04:	2032      	movs	r0, #50	@ 0x32
 8002c06:	f014 fd03 	bl	8017610 <HAL_NVIC_EnableIRQ>
}
 8002c0a:	e01b      	b.n	8002c44 <HAL_TIM_Base_MspInit+0xb4>
  else if(tim_baseHandle->Instance==TIM12)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a11      	ldr	r2, [pc, #68]	@ (8002c58 <HAL_TIM_Base_MspInit+0xc8>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d116      	bne.n	8002c44 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002c16:	4b0e      	ldr	r3, [pc, #56]	@ (8002c50 <HAL_TIM_Base_MspInit+0xc0>)
 8002c18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c1c:	4a0c      	ldr	r2, [pc, #48]	@ (8002c50 <HAL_TIM_Base_MspInit+0xc0>)
 8002c1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c22:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002c26:	4b0a      	ldr	r3, [pc, #40]	@ (8002c50 <HAL_TIM_Base_MspInit+0xc0>)
 8002c28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c30:	60fb      	str	r3, [r7, #12]
 8002c32:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM12_IRQn, 0, 0);
 8002c34:	2200      	movs	r2, #0
 8002c36:	2100      	movs	r1, #0
 8002c38:	2078      	movs	r0, #120	@ 0x78
 8002c3a:	f014 fccf 	bl	80175dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM12_IRQn);
 8002c3e:	2078      	movs	r0, #120	@ 0x78
 8002c40:	f014 fce6 	bl	8017610 <HAL_NVIC_EnableIRQ>
}
 8002c44:	bf00      	nop
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	40001000 	.word	0x40001000
 8002c50:	44020c00 	.word	0x44020c00
 8002c54:	40001400 	.word	0x40001400
 8002c58:	40001800 	.word	0x40001800

08002c5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b08c      	sub	sp, #48	@ 0x30
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c64:	f107 031c 	add.w	r3, r7, #28
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	605a      	str	r2, [r3, #4]
 8002c6e:	609a      	str	r2, [r3, #8]
 8002c70:	60da      	str	r2, [r3, #12]
 8002c72:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a4b      	ldr	r2, [pc, #300]	@ (8002da8 <HAL_TIM_MspPostInit+0x14c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d120      	bne.n	8002cc0 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c7e:	4b4b      	ldr	r3, [pc, #300]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002c80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c84:	4a49      	ldr	r2, [pc, #292]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002c86:	f043 0301 	orr.w	r3, r3, #1
 8002c8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002c8e:	4b47      	ldr	r3, [pc, #284]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002c90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c94:	f003 0301 	and.w	r3, r3, #1
 8002c98:	61bb      	str	r3, [r7, #24]
 8002c9a:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = MTR_U_L_Pin|MTR_V_L_Pin|MTR_W_L_Pin;
 8002c9c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002ca0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002caa:	2300      	movs	r3, #0
 8002cac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb2:	f107 031c 	add.w	r3, r7, #28
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	483d      	ldr	r0, [pc, #244]	@ (8002db0 <HAL_TIM_MspPostInit+0x154>)
 8002cba:	f014 fd67 	bl	801778c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002cbe:	e06f      	b.n	8002da0 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM2)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cc8:	d11f      	bne.n	8002d0a <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cca:	4b38      	ldr	r3, [pc, #224]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002ccc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002cd0:	4a36      	ldr	r2, [pc, #216]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002cd2:	f043 0301 	orr.w	r3, r3, #1
 8002cd6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002cda:	4b34      	ldr	r3, [pc, #208]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 8002ce8:	2320      	movs	r3, #32
 8002cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cec:	2302      	movs	r3, #2
 8002cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8002cfc:	f107 031c 	add.w	r3, r7, #28
 8002d00:	4619      	mov	r1, r3
 8002d02:	482b      	ldr	r0, [pc, #172]	@ (8002db0 <HAL_TIM_MspPostInit+0x154>)
 8002d04:	f014 fd42 	bl	801778c <HAL_GPIO_Init>
}
 8002d08:	e04a      	b.n	8002da0 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM8)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a29      	ldr	r2, [pc, #164]	@ (8002db4 <HAL_TIM_MspPostInit+0x158>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d120      	bne.n	8002d56 <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d14:	4b25      	ldr	r3, [pc, #148]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002d16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d1a:	4a24      	ldr	r2, [pc, #144]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002d1c:	f043 0304 	orr.w	r3, r3, #4
 8002d20:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d24:	4b21      	ldr	r3, [pc, #132]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002d26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MTR_U_R_Pin|MTR_V_R_Pin|MTR_W_R_Pin;
 8002d32:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d40:	2300      	movs	r3, #0
 8002d42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002d44:	2303      	movs	r3, #3
 8002d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d48:	f107 031c 	add.w	r3, r7, #28
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	481a      	ldr	r0, [pc, #104]	@ (8002db8 <HAL_TIM_MspPostInit+0x15c>)
 8002d50:	f014 fd1c 	bl	801778c <HAL_GPIO_Init>
}
 8002d54:	e024      	b.n	8002da0 <HAL_TIM_MspPostInit+0x144>
  else if(timHandle->Instance==TIM15)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a18      	ldr	r2, [pc, #96]	@ (8002dbc <HAL_TIM_MspPostInit+0x160>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d11f      	bne.n	8002da0 <HAL_TIM_MspPostInit+0x144>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d60:	4b12      	ldr	r3, [pc, #72]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002d62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d66:	4a11      	ldr	r2, [pc, #68]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002d68:	f043 0304 	orr.w	r3, r3, #4
 8002d6c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d70:	4b0e      	ldr	r3, [pc, #56]	@ (8002dac <HAL_TIM_MspPostInit+0x150>)
 8002d72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_BK_Pin;
 8002d7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d84:	2302      	movs	r3, #2
 8002d86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 8002d90:	2302      	movs	r3, #2
 8002d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LCD_BK_GPIO_Port, &GPIO_InitStruct);
 8002d94:	f107 031c 	add.w	r3, r7, #28
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4807      	ldr	r0, [pc, #28]	@ (8002db8 <HAL_TIM_MspPostInit+0x15c>)
 8002d9c:	f014 fcf6 	bl	801778c <HAL_GPIO_Init>
}
 8002da0:	bf00      	nop
 8002da2:	3730      	adds	r7, #48	@ 0x30
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40012c00 	.word	0x40012c00
 8002dac:	44020c00 	.word	0x44020c00
 8002db0:	42020000 	.word	0x42020000
 8002db4:	40013400 	.word	0x40013400
 8002db8:	42020800 	.word	0x42020800
 8002dbc:	40014000 	.word	0x40014000

08002dc0 <Reset_Handler>:
 8002dc0:	480d      	ldr	r0, [pc, #52]	@ (8002df8 <LoopForever+0x2>)
 8002dc2:	4685      	mov	sp, r0
 8002dc4:	f7ff f9f8 	bl	80021b8 <SystemInit>
 8002dc8:	480c      	ldr	r0, [pc, #48]	@ (8002dfc <LoopForever+0x6>)
 8002dca:	490d      	ldr	r1, [pc, #52]	@ (8002e00 <LoopForever+0xa>)
 8002dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8002e04 <LoopForever+0xe>)
 8002dce:	2300      	movs	r3, #0
 8002dd0:	e002      	b.n	8002dd8 <LoopCopyDataInit>

08002dd2 <CopyDataInit>:
 8002dd2:	58d4      	ldr	r4, [r2, r3]
 8002dd4:	50c4      	str	r4, [r0, r3]
 8002dd6:	3304      	adds	r3, #4

08002dd8 <LoopCopyDataInit>:
 8002dd8:	18c4      	adds	r4, r0, r3
 8002dda:	428c      	cmp	r4, r1
 8002ddc:	d3f9      	bcc.n	8002dd2 <CopyDataInit>
 8002dde:	4a0a      	ldr	r2, [pc, #40]	@ (8002e08 <LoopForever+0x12>)
 8002de0:	4c0a      	ldr	r4, [pc, #40]	@ (8002e0c <LoopForever+0x16>)
 8002de2:	2300      	movs	r3, #0
 8002de4:	e001      	b.n	8002dea <LoopFillZerobss>

08002de6 <FillZerobss>:
 8002de6:	6013      	str	r3, [r2, #0]
 8002de8:	3204      	adds	r2, #4

08002dea <LoopFillZerobss>:
 8002dea:	42a2      	cmp	r2, r4
 8002dec:	d3fb      	bcc.n	8002de6 <FillZerobss>
 8002dee:	f01b ff53 	bl	801ec98 <__libc_init_array>
 8002df2:	f7fe fd7f 	bl	80018f4 <main>

08002df6 <LoopForever>:
 8002df6:	e7fe      	b.n	8002df6 <LoopForever>
 8002df8:	20044000 	.word	0x20044000
 8002dfc:	20000000 	.word	0x20000000
 8002e00:	200002cc 	.word	0x200002cc
 8002e04:	08028014 	.word	0x08028014
 8002e08:	200002d0 	.word	0x200002d0
 8002e0c:	20007fbc 	.word	0x20007fbc

08002e10 <ADC1_IRQHandler>:
 8002e10:	e7fe      	b.n	8002e10 <ADC1_IRQHandler>

08002e12 <DRV8316C_CalculateEvenParity>:
 * @note   Datasheet 8.5.1.1: "Parity bit is set such that the SDI input data word has even number of 1s"
 * @param  data: 16-bit SPI frame with parity bit (B8) cleared to 0.
 * @return 1 (if 1s count is odd), 0 (if 1s count is even)
 */
static uint8_t DRV8316C_CalculateEvenParity(uint16_t data)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b085      	sub	sp, #20
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	80fb      	strh	r3, [r7, #6]
    uint8_t one_count = 0;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	73fb      	strb	r3, [r7, #15]
    // Clear the parity bit (B8) just in case, to count the other 15 bits
    data &= ~DRV_SPI_PARITY_BIT;
 8002e20:	88fb      	ldrh	r3, [r7, #6]
 8002e22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e26:	80fb      	strh	r3, [r7, #6]

    for (int i = 0; i < 16; i++)
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60bb      	str	r3, [r7, #8]
 8002e2c:	e00d      	b.n	8002e4a <DRV8316C_CalculateEvenParity+0x38>
    {
        if ((data >> i) & 0x01)
 8002e2e:	88fa      	ldrh	r2, [r7, #6]
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	fa42 f303 	asr.w	r3, r2, r3
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d002      	beq.n	8002e44 <DRV8316C_CalculateEvenParity+0x32>
        {
            one_count++;
 8002e3e:	7bfb      	ldrb	r3, [r7, #15]
 8002e40:	3301      	adds	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 16; i++)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	3301      	adds	r3, #1
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	2b0f      	cmp	r3, #15
 8002e4e:	ddee      	ble.n	8002e2e <DRV8316C_CalculateEvenParity+0x1c>
        }
    }

    // If the count of 1s is odd, return 1 to make the total count even.
    return (one_count % 2);
 8002e50:	7bfb      	ldrb	r3, [r7, #15]
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	b2db      	uxtb	r3, r3
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <DRV8316C_SPI_TxRx>:

/**
 * @brief  Internal helper function to perform SPI transmit/receive
 */
static HAL_StatusTypeDef DRV8316C_SPI_TxRx(DRV8316C_Handle_t* hdrv, uint16_t* pTxData, uint16_t* pRxData)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b088      	sub	sp, #32
 8002e68:	af02      	add	r7, sp, #8
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef status;

    DRV8316C_CS_LOW(hdrv); // Activate Chip Select (LOW)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6858      	ldr	r0, [r3, #4]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	891b      	ldrh	r3, [r3, #8]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	f014 fea0 	bl	8017bc0 <HAL_GPIO_WritePin>

    // Transmit 1 frame of 16 bits (size=1) and receive 1 frame simultaneously
    status = HAL_SPI_TransmitReceive(hdrv->hspi, (uint8_t*)pTxData, (uint8_t*)pRxData, 1, HAL_MAX_DELAY);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6818      	ldr	r0, [r3, #0]
 8002e84:	f04f 33ff 	mov.w	r3, #4294967295
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	68b9      	ldr	r1, [r7, #8]
 8002e90:	f018 fcf0 	bl	801b874 <HAL_SPI_TransmitReceive>
 8002e94:	4603      	mov	r3, r0
 8002e96:	75fb      	strb	r3, [r7, #23]

    DRV8316C_CS_HIGH(hdrv); // Deactivate Chip Select (HIGH)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6858      	ldr	r0, [r3, #4]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	891b      	ldrh	r3, [r3, #8]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	f014 fe8c 	bl	8017bc0 <HAL_GPIO_WritePin>

    return status;
 8002ea8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3718      	adds	r7, #24
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <DRV8316C_Init>:
/**
 * @brief  Initializes the DRV8316C handle.
 */
void DRV8316C_Init(DRV8316C_Handle_t* hdrv, SPI_HandleTypeDef* hspi,
                   GPIO_TypeDef* nCS_Port, uint16_t nCS_Pin)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b084      	sub	sp, #16
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	60f8      	str	r0, [r7, #12]
 8002eba:	60b9      	str	r1, [r7, #8]
 8002ebc:	607a      	str	r2, [r7, #4]
 8002ebe:	807b      	strh	r3, [r7, #2]
    hdrv->hspi = hspi;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	68ba      	ldr	r2, [r7, #8]
 8002ec4:	601a      	str	r2, [r3, #0]
    hdrv->nCS_Port = nCS_Port;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	605a      	str	r2, [r3, #4]
    hdrv->nCS_Pin = nCS_Pin;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	887a      	ldrh	r2, [r7, #2]
 8002ed0:	811a      	strh	r2, [r3, #8]

    // Set initial pin states
    DRV8316C_CS_HIGH(hdrv);  // nCS starts inactive (HIGH)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6858      	ldr	r0, [r3, #4]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	891b      	ldrh	r3, [r3, #8]
 8002eda:	2201      	movs	r2, #1
 8002edc:	4619      	mov	r1, r3
 8002ede:	f014 fe6f 	bl	8017bc0 <HAL_GPIO_WritePin>
}
 8002ee2:	bf00      	nop
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <DRV8316C_WriteRegister>:

/**
 * @brief  Writes 8 bits of data to a specific DRV8316C register.
 */
HAL_StatusTypeDef DRV8316C_WriteRegister(DRV8316C_Handle_t* hdrv, uint8_t regAddr, uint8_t data)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b084      	sub	sp, #16
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	70fb      	strb	r3, [r7, #3]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	70bb      	strb	r3, [r7, #2]
    uint16_t tx_frame = 0;
 8002efa:	2300      	movs	r3, #0
 8002efc:	81fb      	strh	r3, [r7, #14]
    uint16_t rx_frame = 0; // SDO returns the *previous* value of the register being written
 8002efe:	2300      	movs	r3, #0
 8002f00:	81bb      	strh	r3, [r7, #12]

    // 1. Construct the basic frame with R/W=0, address, and data
    tx_frame = DRV_SPI_WRITE_MASK |
 8002f02:	78fb      	ldrb	r3, [r7, #3]
 8002f04:	b21b      	sxth	r3, r3
 8002f06:	025b      	lsls	r3, r3, #9
 8002f08:	b21b      	sxth	r3, r3
 8002f0a:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8002f0e:	b21a      	sxth	r2, r3
               ((regAddr << DRV_SPI_ADDR_SHIFT) & DRV_SPI_ADDR_MASK) |
 8002f10:	78bb      	ldrb	r3, [r7, #2]
 8002f12:	b21b      	sxth	r3, r3
 8002f14:	4313      	orrs	r3, r2
 8002f16:	b21b      	sxth	r3, r3
 8002f18:	b29b      	uxth	r3, r3
    tx_frame = DRV_SPI_WRITE_MASK |
 8002f1a:	81fb      	strh	r3, [r7, #14]
               (data & DRV_SPI_DATA_MASK);

    // 2. Calculate and set the even parity bit
    if (DRV8316C_CalculateEvenParity(tx_frame))
 8002f1c:	89fb      	ldrh	r3, [r7, #14]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff ff77 	bl	8002e12 <DRV8316C_CalculateEvenParity>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d004      	beq.n	8002f34 <DRV8316C_WriteRegister+0x4a>
    {
        tx_frame |= DRV_SPI_PARITY_BIT;
 8002f2a:	89fb      	ldrh	r3, [r7, #14]
 8002f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	81fb      	strh	r3, [r7, #14]
    }

    // 3. Transmit the frame
    return DRV8316C_SPI_TxRx(hdrv, &tx_frame, &rx_frame);
 8002f34:	f107 020c 	add.w	r2, r7, #12
 8002f38:	f107 030e 	add.w	r3, r7, #14
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f7ff ff90 	bl	8002e64 <DRV8316C_SPI_TxRx>
 8002f44:	4603      	mov	r3, r0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <DRV8316C_UnlockRegister>:
/**
 * @brief  Unlock DRV8316C register.
 */

HAL_StatusTypeDef DRV8316C_UnlockRegister(DRV8316C_Handle_t* hdrv)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b084      	sub	sp, #16
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
    status = DRV8316C_WriteRegister(hdrv, 0x3, 0x3);
 8002f56:	2203      	movs	r2, #3
 8002f58:	2103      	movs	r1, #3
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7ff ffc5 	bl	8002eea <DRV8316C_WriteRegister>
 8002f60:	4603      	mov	r3, r0
 8002f62:	73fb      	strb	r3, [r7, #15]
    return status;
 8002f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <DRV8316C_LockRegister>:
/**
 * @brief  Lock DRV8316C register.
 */

HAL_StatusTypeDef DRV8316C_LockRegister(DRV8316C_Handle_t* hdrv)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b084      	sub	sp, #16
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
    status = DRV8316C_WriteRegister(hdrv, 0x3, 0x6);
 8002f76:	2206      	movs	r2, #6
 8002f78:	2103      	movs	r1, #3
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7ff ffb5 	bl	8002eea <DRV8316C_WriteRegister>
 8002f80:	4603      	mov	r3, r0
 8002f82:	73fb      	strb	r3, [r7, #15]
    return status;
 8002f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <DRV8316C_ApplyDefaultConfig>:
/**
 * @brief  Applies a common default configuration to the DRV8316C.
 * (For FOC: 6x PWM, 0.6V/V Gain, OCP Auto-Retry, 125V/us Slew)
 */
HAL_StatusTypeDef DRV8316C_ApplyDefaultConfig(DRV8316C_Handle_t* hdrv)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b084      	sub	sp, #16
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t reg_val;

    // --- CTRL_2 (0x04): 3x PWM Mode, Slew Rate 125V/us, SDO Push-Pull ---
    reg_val = DRV_CTRL2_SDO_MODE_PP |
 8002f96:	2334      	movs	r3, #52	@ 0x34
 8002f98:	73fb      	strb	r3, [r7, #15]
              DRV_CTRL2_SLEW_125V_us |
              DRV_CTRL2_PWM_MODE_3X;
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_2, reg_val);
 8002f9a:	7bfb      	ldrb	r3, [r7, #15]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	2104      	movs	r1, #4
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f7ff ffa2 	bl	8002eea <DRV8316C_WriteRegister>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8002faa:	7bbb      	ldrb	r3, [r7, #14]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <DRV8316C_ApplyDefaultConfig+0x26>
 8002fb0:	7bbb      	ldrb	r3, [r7, #14]
 8002fb2:	e03c      	b.n	800302e <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_3 (0x05): Enable OVP, Enable OTW reporting on nFAULT ---
    reg_val = (1 << 2) | // OVP_EN = 1
 8002fb4:	2305      	movs	r3, #5
 8002fb6:	73fb      	strb	r3, [r7, #15]
              (1 << 0);  // OTW_REP = 1
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_3, reg_val);
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
 8002fba:	461a      	mov	r2, r3
 8002fbc:	2105      	movs	r1, #5
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f7ff ff93 	bl	8002eea <DRV8316C_WriteRegister>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8002fc8:	7bbb      	ldrb	r3, [r7, #14]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <DRV8316C_ApplyDefaultConfig+0x44>
 8002fce:	7bbb      	ldrb	r3, [r7, #14]
 8002fd0:	e02d      	b.n	800302e <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_4 (0x06): OCP Mode = Auto-Retry, OCP Level = 16A ---
    reg_val = DRV_CTRL4_OCP_MODE_RETRY |
 8002fd2:	2311      	movs	r3, #17
 8002fd4:	73fb      	strb	r3, [r7, #15]
              DRV_CTRL4_OCP_LVL_16A |
              (1 << 4); // OCP_DEG 0.6us (default 1h)
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_4, reg_val);
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	2106      	movs	r1, #6
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f7ff ff84 	bl	8002eea <DRV8316C_WriteRegister>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8002fe6:	7bbb      	ldrb	r3, [r7, #14]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <DRV8316C_ApplyDefaultConfig+0x62>
 8002fec:	7bbb      	ldrb	r3, [r7, #14]
 8002fee:	e01e      	b.n	800302e <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_5 (0x07): CSA Gain = 0.6 V/A (good for FOC), Enable Active Demag ---
    reg_val = DRV_CTRL5_CSA_GAIN_0_6 |
 8002ff0:	230e      	movs	r3, #14
 8002ff2:	73fb      	strb	r3, [r7, #15]
              DRV_CTRL5_EN_ASR_BIT |
              DRV_CTRL5_EN_AAR_BIT;
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_5, reg_val);
 8002ff4:	7bfb      	ldrb	r3, [r7, #15]
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	2107      	movs	r1, #7
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff ff75 	bl	8002eea <DRV8316C_WriteRegister>
 8003000:	4603      	mov	r3, r0
 8003002:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8003004:	7bbb      	ldrb	r3, [r7, #14]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <DRV8316C_ApplyDefaultConfig+0x80>
 800300a:	7bbb      	ldrb	r3, [r7, #14]
 800300c:	e00f      	b.n	800302e <DRV8316C_ApplyDefaultConfig+0xa0>

    // --- CTRL_6 (0x08): Buck converter disable, 3.3V output ---
    reg_val = 1; // BUCK_DIS = 	1b
 800300e:	2301      	movs	r3, #1
 8003010:	73fb      	strb	r3, [r7, #15]
    status = DRV8316C_WriteRegister(hdrv, DRV_REG_CTRL_6, reg_val);
 8003012:	7bfb      	ldrb	r3, [r7, #15]
 8003014:	461a      	mov	r2, r3
 8003016:	2108      	movs	r1, #8
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7ff ff66 	bl	8002eea <DRV8316C_WriteRegister>
 800301e:	4603      	mov	r3, r0
 8003020:	73bb      	strb	r3, [r7, #14]
    if (status != HAL_OK) return status;
 8003022:	7bbb      	ldrb	r3, [r7, #14]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d001      	beq.n	800302c <DRV8316C_ApplyDefaultConfig+0x9e>
 8003028:	7bbb      	ldrb	r3, [r7, #14]
 800302a:	e000      	b.n	800302e <DRV8316C_ApplyDefaultConfig+0xa0>

    return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <LSM6DS3TR_C_ReadReg>:
#include <stdlib.h>

// ----------------------  Read/Write ----------------------

__STATIC_INLINE void LSM6DS3TR_C_ReadReg(uint8_t reg_addr, uint8_t *rx_byte,
		uint8_t size) {
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	4603      	mov	r3, r0
 8003040:	6039      	str	r1, [r7, #0]
 8003042:	71fb      	strb	r3, [r7, #7]
 8003044:	4613      	mov	r3, r2
 8003046:	71bb      	strb	r3, [r7, #6]
	uint8_t tx_byte = reg_addr | 0x80; //  (MSB=1)
 8003048:	79fb      	ldrb	r3, [r7, #7]
 800304a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800304e:	b2db      	uxtb	r3, r3
 8003050:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_RESET);
 8003052:	2200      	movs	r2, #0
 8003054:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003058:	480e      	ldr	r0, [pc, #56]	@ (8003094 <LSM6DS3TR_C_ReadReg+0x5c>)
 800305a:	f014 fdb1 	bl	8017bc0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(LSM6DS3TR_SPI_PORT, &tx_byte, 1, HAL_MAX_DELAY);   //  
 800305e:	f107 010f 	add.w	r1, r7, #15
 8003062:	f04f 33ff 	mov.w	r3, #4294967295
 8003066:	2201      	movs	r2, #1
 8003068:	480b      	ldr	r0, [pc, #44]	@ (8003098 <LSM6DS3TR_C_ReadReg+0x60>)
 800306a:	f017 ff45 	bl	801aef8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(LSM6DS3TR_SPI_PORT, rx_byte, size, HAL_MAX_DELAY); //  
 800306e:	79bb      	ldrb	r3, [r7, #6]
 8003070:	b29a      	uxth	r2, r3
 8003072:	f04f 33ff 	mov.w	r3, #4294967295
 8003076:	6839      	ldr	r1, [r7, #0]
 8003078:	4807      	ldr	r0, [pc, #28]	@ (8003098 <LSM6DS3TR_C_ReadReg+0x60>)
 800307a:	f018 f959 	bl	801b330 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_SET);
 800307e:	2201      	movs	r2, #1
 8003080:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003084:	4803      	ldr	r0, [pc, #12]	@ (8003094 <LSM6DS3TR_C_ReadReg+0x5c>)
 8003086:	f014 fd9b 	bl	8017bc0 <HAL_GPIO_WritePin>
}
 800308a:	bf00      	nop
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	42020800 	.word	0x42020800
 8003098:	200004a8 	.word	0x200004a8

0800309c <LSM6DS3TR_C_WriteReg>:

__STATIC_INLINE void LSM6DS3TR_C_WriteReg(uint8_t reg_addr, uint8_t *setting,
		uint8_t size) {
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	6039      	str	r1, [r7, #0]
 80030a6:	71fb      	strb	r3, [r7, #7]
 80030a8:	4613      	mov	r3, r2
 80030aa:	71bb      	strb	r3, [r7, #6]
	uint8_t *tx_byte = (uint8_t*) malloc(size + 1);
 80030ac:	79bb      	ldrb	r3, [r7, #6]
 80030ae:	3301      	adds	r3, #1
 80030b0:	4618      	mov	r0, r3
 80030b2:	f01a ff17 	bl	801dee4 <malloc>
 80030b6:	4603      	mov	r3, r0
 80030b8:	60bb      	str	r3, [r7, #8]
	tx_byte[0] = reg_addr;
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	79fa      	ldrb	r2, [r7, #7]
 80030be:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < size; i++) {
 80030c0:	2300      	movs	r3, #0
 80030c2:	73fb      	strb	r3, [r7, #15]
 80030c4:	e00b      	b.n	80030de <LSM6DS3TR_C_WriteReg+0x42>
		tx_byte[i + 1] = setting[i];
 80030c6:	7bfb      	ldrb	r3, [r7, #15]
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	441a      	add	r2, r3
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	3301      	adds	r3, #1
 80030d0:	68b9      	ldr	r1, [r7, #8]
 80030d2:	440b      	add	r3, r1
 80030d4:	7812      	ldrb	r2, [r2, #0]
 80030d6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < size; i++) {
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
 80030da:	3301      	adds	r3, #1
 80030dc:	73fb      	strb	r3, [r7, #15]
 80030de:	7bfa      	ldrb	r2, [r7, #15]
 80030e0:	79bb      	ldrb	r3, [r7, #6]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d3ef      	bcc.n	80030c6 <LSM6DS3TR_C_WriteReg+0x2a>
	}

	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_RESET);
 80030e6:	2200      	movs	r2, #0
 80030e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80030ec:	480c      	ldr	r0, [pc, #48]	@ (8003120 <LSM6DS3TR_C_WriteReg+0x84>)
 80030ee:	f014 fd67 	bl	8017bc0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(LSM6DS3TR_SPI_PORT, tx_byte, size + 1, HAL_MAX_DELAY);
 80030f2:	79bb      	ldrb	r3, [r7, #6]
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	3301      	adds	r3, #1
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	f04f 33ff 	mov.w	r3, #4294967295
 80030fe:	68b9      	ldr	r1, [r7, #8]
 8003100:	4808      	ldr	r0, [pc, #32]	@ (8003124 <LSM6DS3TR_C_WriteReg+0x88>)
 8003102:	f017 fef9 	bl	801aef8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_SET);
 8003106:	2201      	movs	r2, #1
 8003108:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800310c:	4804      	ldr	r0, [pc, #16]	@ (8003120 <LSM6DS3TR_C_WriteReg+0x84>)
 800310e:	f014 fd57 	bl	8017bc0 <HAL_GPIO_WritePin>

	free(tx_byte);
 8003112:	68b8      	ldr	r0, [r7, #8]
 8003114:	f01a feee 	bl	801def4 <free>
}
 8003118:	bf00      	nop
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	42020800 	.word	0x42020800
 8003124:	200004a8 	.word	0x200004a8

08003128 <wrap_deg_0_360>:

// ---------------------- 360 ----------------------
static inline float wrap_deg_0_360(float deg) {
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	ed87 0a01 	vstr	s0, [r7, #4]
	// fmodf 360  ,  360  
	deg = fmodf(deg, 360.0f);
 8003132:	eddf 0a15 	vldr	s1, [pc, #84]	@ 8003188 <wrap_deg_0_360+0x60>
 8003136:	ed97 0a01 	vldr	s0, [r7, #4]
 800313a:	f01d fd77 	bl	8020c2c <fmodf>
 800313e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (deg < 0.0f)
 8003142:	edd7 7a01 	vldr	s15, [r7, #4]
 8003146:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800314a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314e:	d507      	bpl.n	8003160 <wrap_deg_0_360+0x38>
		deg += 360.0f;
 8003150:	edd7 7a01 	vldr	s15, [r7, #4]
 8003154:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003188 <wrap_deg_0_360+0x60>
 8003158:	ee77 7a87 	vadd.f32	s15, s15, s14
 800315c:	edc7 7a01 	vstr	s15, [r7, #4]

	// 360.0000    0 ()
	if (deg >= 359.999f)
 8003160:	edd7 7a01 	vldr	s15, [r7, #4]
 8003164:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800318c <wrap_deg_0_360+0x64>
 8003168:	eef4 7ac7 	vcmpe.f32	s15, s14
 800316c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003170:	db02      	blt.n	8003178 <wrap_deg_0_360+0x50>
		deg = 0.0f;
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	607b      	str	r3, [r7, #4]

	return deg; // 0.0f <= deg < 360.0f
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	ee07 3a90 	vmov	s15, r3
}
 800317e:	eeb0 0a67 	vmov.f32	s0, s15
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	43b40000 	.word	0x43b40000
 800318c:	43b3ffdf 	.word	0x43b3ffdf

08003190 <LSM6DS3TR_C_ReadU8>:

// ----------------------   ----------------------
//   
uint8_t LSM6DS3TR_C_ReadU8(uint8_t reg_addr) {
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	4603      	mov	r3, r0
 8003198:	71fb      	strb	r3, [r7, #7]
	uint8_t v;
	LSM6DS3TR_C_ReadReg(reg_addr, &v, 1);
 800319a:	f107 010f 	add.w	r1, r7, #15
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	2201      	movs	r2, #1
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff ff48 	bl	8003038 <LSM6DS3TR_C_ReadReg>
	return v;
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <LSM6DS3TR_C_WriteU8>:

//   
void LSM6DS3TR_C_WriteU8(uint8_t reg_addr, uint8_t value) {
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b082      	sub	sp, #8
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	4603      	mov	r3, r0
 80031ba:	460a      	mov	r2, r1
 80031bc:	71fb      	strb	r3, [r7, #7]
 80031be:	4613      	mov	r3, r2
 80031c0:	71bb      	strb	r3, [r7, #6]
	LSM6DS3TR_C_WriteReg(reg_addr, &value, 1);
 80031c2:	1db9      	adds	r1, r7, #6
 80031c4:	79fb      	ldrb	r3, [r7, #7]
 80031c6:	2201      	movs	r2, #1
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7ff ff67 	bl	800309c <LSM6DS3TR_C_WriteReg>
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <LSM6DS3TR_C_ConfigCTRL>:
	v &= ~BIT(CTRL3_BLE_Pos);        // BLE=0

	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL3_C, v);
}

void LSM6DS3TR_C_ConfigCTRL(void) {
 80031d6:	b580      	push	{r7, lr}
 80031d8:	af00      	add	r7, sp, #0
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL3_C, CTRL3_C);
 80031da:	2144      	movs	r1, #68	@ 0x44
 80031dc:	2012      	movs	r0, #18
 80031de:	f7ff ffe8 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL1_XL, CTRL1_XL);
 80031e2:	2143      	movs	r1, #67	@ 0x43
 80031e4:	2010      	movs	r0, #16
 80031e6:	f7ff ffe4 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL2_G, CTRL2_G);
 80031ea:	2144      	movs	r1, #68	@ 0x44
 80031ec:	2011      	movs	r0, #17
 80031ee:	f7ff ffe0 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
//312
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL4_C, CTRL4_C);
 80031f2:	2106      	movs	r1, #6
 80031f4:	2013      	movs	r0, #19
 80031f6:	f7ff ffdc 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL5_C, CTRL5_C);
 80031fa:	2100      	movs	r1, #0
 80031fc:	2014      	movs	r0, #20
 80031fe:	f7ff ffd8 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL6_C, CTRL6_C);
 8003202:	2100      	movs	r1, #0
 8003204:	2015      	movs	r0, #21
 8003206:	f7ff ffd4 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL7_G, CTRL7_G);
 800320a:	2100      	movs	r1, #0
 800320c:	2016      	movs	r0, #22
 800320e:	f7ff ffd0 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL8_XL, CTRL8_XL);
 8003212:	2180      	movs	r1, #128	@ 0x80
 8003214:	2017      	movs	r0, #23
 8003216:	f7ff ffcc 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL9_XL, CTRL9_XL);
 800321a:	21e0      	movs	r1, #224	@ 0xe0
 800321c:	2018      	movs	r0, #24
 800321e:	f7ff ffc8 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
	LSM6DS3TR_C_WriteU8(LSM6DS3_CTRL10_C, CTRL10_C);
 8003222:	2100      	movs	r1, #0
 8003224:	2019      	movs	r0, #25
 8003226:	f7ff ffc4 	bl	80031b2 <LSM6DS3TR_C_WriteU8>
}
 800322a:	bf00      	nop
 800322c:	bd80      	pop	{r7, pc}

0800322e <LSM6DS3TR_data_ready>:
	}
	HAL_Delay(2000);
	Custom_LCD_Clear();
}

uint8_t LSM6DS3TR_data_ready() {
 800322e:	b580      	push	{r7, lr}
 8003230:	b082      	sub	sp, #8
 8003232:	af00      	add	r7, sp, #0
	uint8_t s = LSM6DS3TR_C_ReadU8(LSM6DS3_STATUS_REG);
 8003234:	201e      	movs	r0, #30
 8003236:	f7ff ffab 	bl	8003190 <LSM6DS3TR_C_ReadU8>
 800323a:	4603      	mov	r3, r0
 800323c:	71fb      	strb	r3, [r7, #7]
	return (s & 0x03) != 0;
 800323e:	79fb      	ldrb	r3, [r7, #7]
 8003240:	f003 0303 	and.w	r3, r3, #3
 8003244:	2b00      	cmp	r3, #0
 8003246:	bf14      	ite	ne
 8003248:	2301      	movne	r3, #1
 800324a:	2300      	moveq	r3, #0
 800324c:	b2db      	uxtb	r3, r3
}
 800324e:	4618      	mov	r0, r3
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <LSM6_ReadGyroRaw>:

/*   */
HAL_StatusTypeDef LSM6_ReadGyroRaw(int16_t g[3]) {
 8003256:	b590      	push	{r4, r7, lr}
 8003258:	b085      	sub	sp, #20
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
	uint8_t b[6];

	//     
	LSM6DS3TR_C_ReadReg(LSM6DS3_OUTX_L_G, b, 6);
 800325e:	f107 0308 	add.w	r3, r7, #8
 8003262:	2206      	movs	r2, #6
 8003264:	4619      	mov	r1, r3
 8003266:	2022      	movs	r0, #34	@ 0x22
 8003268:	f7ff fee6 	bl	8003038 <LSM6DS3TR_C_ReadReg>

	g[0] = LSM6_Merge16(b[0], b[1]);
 800326c:	7a3b      	ldrb	r3, [r7, #8]
 800326e:	7a7a      	ldrb	r2, [r7, #9]
 8003270:	4611      	mov	r1, r2
 8003272:	4618      	mov	r0, r3
 8003274:	f000 f847 	bl	8003306 <LSM6_Merge16>
 8003278:	4603      	mov	r3, r0
 800327a:	461a      	mov	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	801a      	strh	r2, [r3, #0]
	g[1] = LSM6_Merge16(b[2], b[3]);
 8003280:	7aba      	ldrb	r2, [r7, #10]
 8003282:	7af9      	ldrb	r1, [r7, #11]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	1c9c      	adds	r4, r3, #2
 8003288:	4610      	mov	r0, r2
 800328a:	f000 f83c 	bl	8003306 <LSM6_Merge16>
 800328e:	4603      	mov	r3, r0
 8003290:	8023      	strh	r3, [r4, #0]
	g[2] = LSM6_Merge16(b[4], b[5]);
 8003292:	7b3a      	ldrb	r2, [r7, #12]
 8003294:	7b79      	ldrb	r1, [r7, #13]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	1d1c      	adds	r4, r3, #4
 800329a:	4610      	mov	r0, r2
 800329c:	f000 f833 	bl	8003306 <LSM6_Merge16>
 80032a0:	4603      	mov	r3, r0
 80032a2:	8023      	strh	r3, [r4, #0]
	return HAL_OK;
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3714      	adds	r7, #20
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd90      	pop	{r4, r7, pc}

080032ae <LSM6_ReadAccelRaw>:

HAL_StatusTypeDef LSM6_ReadAccelRaw(int16_t a[3]) {
 80032ae:	b590      	push	{r4, r7, lr}
 80032b0:	b085      	sub	sp, #20
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
	uint8_t b[6];

	LSM6DS3TR_C_ReadReg(LSM6DS3_OUTX_L_XL, b, 6);
 80032b6:	f107 0308 	add.w	r3, r7, #8
 80032ba:	2206      	movs	r2, #6
 80032bc:	4619      	mov	r1, r3
 80032be:	2028      	movs	r0, #40	@ 0x28
 80032c0:	f7ff feba 	bl	8003038 <LSM6DS3TR_C_ReadReg>

	a[0] = LSM6_Merge16(b[0], b[1]);
 80032c4:	7a3b      	ldrb	r3, [r7, #8]
 80032c6:	7a7a      	ldrb	r2, [r7, #9]
 80032c8:	4611      	mov	r1, r2
 80032ca:	4618      	mov	r0, r3
 80032cc:	f000 f81b 	bl	8003306 <LSM6_Merge16>
 80032d0:	4603      	mov	r3, r0
 80032d2:	461a      	mov	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	801a      	strh	r2, [r3, #0]
	a[1] = LSM6_Merge16(b[2], b[3]);
 80032d8:	7aba      	ldrb	r2, [r7, #10]
 80032da:	7af9      	ldrb	r1, [r7, #11]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	1c9c      	adds	r4, r3, #2
 80032e0:	4610      	mov	r0, r2
 80032e2:	f000 f810 	bl	8003306 <LSM6_Merge16>
 80032e6:	4603      	mov	r3, r0
 80032e8:	8023      	strh	r3, [r4, #0]
	a[2] = LSM6_Merge16(b[4], b[5]);
 80032ea:	7b3a      	ldrb	r2, [r7, #12]
 80032ec:	7b79      	ldrb	r1, [r7, #13]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	1d1c      	adds	r4, r3, #4
 80032f2:	4610      	mov	r0, r2
 80032f4:	f000 f807 	bl	8003306 <LSM6_Merge16>
 80032f8:	4603      	mov	r3, r0
 80032fa:	8023      	strh	r3, [r4, #0]
	return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3714      	adds	r7, #20
 8003302:	46bd      	mov	sp, r7
 8003304:	bd90      	pop	{r4, r7, pc}

08003306 <LSM6_Merge16>:
	a[2] = LSM6_Merge16(b[10], b[11]);
	return HAL_OK;
}

// LSM6DS3TR.c
int16_t LSM6_Merge16(uint8_t lo, uint8_t hi) {
 8003306:	b480      	push	{r7}
 8003308:	b083      	sub	sp, #12
 800330a:	af00      	add	r7, sp, #0
 800330c:	4603      	mov	r3, r0
 800330e:	460a      	mov	r2, r1
 8003310:	71fb      	strb	r3, [r7, #7]
 8003312:	4613      	mov	r3, r2
 8003314:	71bb      	strb	r3, [r7, #6]
	return (int16_t) (((uint16_t) hi << 8) | (uint16_t) lo); // BLE=0 
 8003316:	79bb      	ldrb	r3, [r7, #6]
 8003318:	b21b      	sxth	r3, r3
 800331a:	021b      	lsls	r3, r3, #8
 800331c:	b21a      	sxth	r2, r3
 800331e:	79fb      	ldrb	r3, [r7, #7]
 8003320:	b21b      	sxth	r3, r3
 8003322:	4313      	orrs	r3, r2
 8003324:	b21b      	sxth	r3, r3
}
 8003326:	4618      	mov	r0, r3
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
	...

08003334 <LSM6DS3TR_C_Init>:

volatile float yaw_deg = 0.f;
volatile float pitch_deg = 0.f;
volatile float roll_deg = 0.f;

void LSM6DS3TR_C_Init() {
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
//	Custom_LCD_Printf(0, 1, "WHO_AM_I: 0x%02X", who_am_i);
//	HAL_Delay(500);
	// 2. CTRL 
//	LSM6DS3TR_C_ConfigCTRL3C();
//	Custom_LCD_Clear();
	LSM6DS3TR_C_ConfigCTRL();
 8003338:	f7ff ff4d 	bl	80031d6 <LSM6DS3TR_C_ConfigCTRL>
	LSM6_update_gyro_sens_from_device();   //  
 800333c:	f000 f944 	bl	80035c8 <LSM6_update_gyro_sens_from_device>
//	// 3. CTRL3_C 
//	LSM6DS3TR_C_CheckCTRL3C();
//	LSM6DS3TR_C_CheckCTRL();

//data 
	if (LSM6DS3TR_data_ready()) {
 8003340:	f7ff ff75 	bl	800322e <LSM6DS3TR_data_ready>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d005      	beq.n	8003356 <LSM6DS3TR_C_Init+0x22>
		//
		LSM6_ReadGyroRaw(GyroRaw);
 800334a:	4804      	ldr	r0, [pc, #16]	@ (800335c <LSM6DS3TR_C_Init+0x28>)
 800334c:	f7ff ff83 	bl	8003256 <LSM6_ReadGyroRaw>
		LSM6_ReadAccelRaw(ACCRaw);
 8003350:	4803      	ldr	r0, [pc, #12]	@ (8003360 <LSM6DS3TR_C_Init+0x2c>)
 8003352:	f7ff ffac 	bl	80032ae <LSM6_ReadAccelRaw>
	}
}
 8003356:	bf00      	nop
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	200008a0 	.word	0x200008a0
 8003360:	200008a8 	.word	0x200008a8

08003364 <LSM6DS3TR_C_IRQ>:
	prevTick = HAL_GetTick();
}

volatile uint32_t prevTick;

void LSM6DS3TR_C_IRQ() {
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
	static float g_dps[3];

	if (!LSM6DS3TR_data_ready()) {
 800336a:	f7ff ff60 	bl	800322e <LSM6DS3TR_data_ready>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d047      	beq.n	8003404 <LSM6DS3TR_C_IRQ+0xa0>
		return;
	}
	LSM6_ReadGyroRaw(GyroRaw);
 8003374:	4825      	ldr	r0, [pc, #148]	@ (800340c <LSM6DS3TR_C_IRQ+0xa8>)
 8003376:	f7ff ff6e 	bl	8003256 <LSM6_ReadGyroRaw>
	LSM6_ReadAccelRaw(ACCRaw);
 800337a:	4825      	ldr	r0, [pc, #148]	@ (8003410 <LSM6DS3TR_C_IRQ+0xac>)
 800337c:	f7ff ff97 	bl	80032ae <LSM6_ReadAccelRaw>
	IMU_GetGyroDps_Corrected(g_dps);
 8003380:	4824      	ldr	r0, [pc, #144]	@ (8003414 <LSM6DS3TR_C_IRQ+0xb0>)
 8003382:	f000 f895 	bl	80034b0 <IMU_GetGyroDps_Corrected>

	uint32_t nowTick = HAL_GetTick();
 8003386:	f013 f8e1 	bl	801654c <HAL_GetTick>
 800338a:	60b8      	str	r0, [r7, #8]
	uint32_t dt_ms = nowTick - prevTick;
 800338c:	4b22      	ldr	r3, [pc, #136]	@ (8003418 <LSM6DS3TR_C_IRQ+0xb4>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	607b      	str	r3, [r7, #4]
	prevTick = nowTick;
 8003396:	4a20      	ldr	r2, [pc, #128]	@ (8003418 <LSM6DS3TR_C_IRQ+0xb4>)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	6013      	str	r3, [r2, #0]
	float dt_sec = dt_ms * 0.001f;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	ee07 3a90 	vmov	s15, r3
 80033a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033a6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800341c <LSM6DS3TR_C_IRQ+0xb8>
 80033aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033ae:	edc7 7a03 	vstr	s15, [r7, #12]

	if (dt_sec > 0.05f)
 80033b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80033b6:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8003420 <LSM6DS3TR_C_IRQ+0xbc>
 80033ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c2:	dd01      	ble.n	80033c8 <LSM6DS3TR_C_IRQ+0x64>
		dt_sec = 0.05f;
 80033c4:	4b17      	ldr	r3, [pc, #92]	@ (8003424 <LSM6DS3TR_C_IRQ+0xc0>)
 80033c6:	60fb      	str	r3, [r7, #12]

	yaw_deg += YAW_DIR * (g_dps[2]) * dt_sec;
 80033c8:	4b12      	ldr	r3, [pc, #72]	@ (8003414 <LSM6DS3TR_C_IRQ+0xb0>)
 80033ca:	edd3 7a02 	vldr	s15, [r3, #8]
 80033ce:	eeb1 7a67 	vneg.f32	s14, s15
 80033d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80033d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033da:	4b13      	ldr	r3, [pc, #76]	@ (8003428 <LSM6DS3TR_C_IRQ+0xc4>)
 80033dc:	edd3 7a00 	vldr	s15, [r3]
 80033e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e4:	4b10      	ldr	r3, [pc, #64]	@ (8003428 <LSM6DS3TR_C_IRQ+0xc4>)
 80033e6:	edc3 7a00 	vstr	s15, [r3]
	yaw_deg = wrap_deg_0_360(yaw_deg);
 80033ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003428 <LSM6DS3TR_C_IRQ+0xc4>)
 80033ec:	edd3 7a00 	vldr	s15, [r3]
 80033f0:	eeb0 0a67 	vmov.f32	s0, s15
 80033f4:	f7ff fe98 	bl	8003128 <wrap_deg_0_360>
 80033f8:	eef0 7a40 	vmov.f32	s15, s0
 80033fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003428 <LSM6DS3TR_C_IRQ+0xc4>)
 80033fe:	edc3 7a00 	vstr	s15, [r3]
 8003402:	e000      	b.n	8003406 <LSM6DS3TR_C_IRQ+0xa2>
		return;
 8003404:	bf00      	nop
}
 8003406:	3710      	adds	r7, #16
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	200008a0 	.word	0x200008a0
 8003410:	200008a8 	.word	0x200008a8
 8003414:	200008c4 	.word	0x200008c4
 8003418:	200008b4 	.word	0x200008b4
 800341c:	3a83126f 	.word	0x3a83126f
 8003420:	3d4ccccd 	.word	0x3d4ccccd
 8003424:	3d4ccccd 	.word	0x3d4ccccd
 8003428:	200008b0 	.word	0x200008b0

0800342c <IMU_GetGyroRadPS_Corrected>:
	bias_gy_rad = gyro_raw_to_rads((int16_t) my);
	bias_gz_rad = gyro_raw_to_rads((int16_t) mz);
}

//  (rad/s) 3
void IMU_GetGyroRadPS_Corrected(float g_radps[3]) {
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
	g_radps[0] = gyro_raw_to_rads(GyroRaw[0]) - bias_gx_rad;
 8003434:	4b1a      	ldr	r3, [pc, #104]	@ (80034a0 <IMU_GetGyroRadPS_Corrected+0x74>)
 8003436:	f9b3 3000 	ldrsh.w	r3, [r3]
 800343a:	4618      	mov	r0, r3
 800343c:	f000 f8f8 	bl	8003630 <gyro_raw_to_rads>
 8003440:	eeb0 7a40 	vmov.f32	s14, s0
 8003444:	4b17      	ldr	r3, [pc, #92]	@ (80034a4 <IMU_GetGyroRadPS_Corrected+0x78>)
 8003446:	edd3 7a00 	vldr	s15, [r3]
 800344a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	edc3 7a00 	vstr	s15, [r3]
	g_radps[1] = gyro_raw_to_rads(GyroRaw[1]) - bias_gy_rad;
 8003454:	4b12      	ldr	r3, [pc, #72]	@ (80034a0 <IMU_GetGyroRadPS_Corrected+0x74>)
 8003456:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800345a:	4618      	mov	r0, r3
 800345c:	f000 f8e8 	bl	8003630 <gyro_raw_to_rads>
 8003460:	eeb0 7a40 	vmov.f32	s14, s0
 8003464:	4b10      	ldr	r3, [pc, #64]	@ (80034a8 <IMU_GetGyroRadPS_Corrected+0x7c>)
 8003466:	edd3 7a00 	vldr	s15, [r3]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3304      	adds	r3, #4
 800346e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003472:	edc3 7a00 	vstr	s15, [r3]
	g_radps[2] = gyro_raw_to_rads(GyroRaw[2]) - bias_gz_rad;
 8003476:	4b0a      	ldr	r3, [pc, #40]	@ (80034a0 <IMU_GetGyroRadPS_Corrected+0x74>)
 8003478:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800347c:	4618      	mov	r0, r3
 800347e:	f000 f8d7 	bl	8003630 <gyro_raw_to_rads>
 8003482:	eeb0 7a40 	vmov.f32	s14, s0
 8003486:	4b09      	ldr	r3, [pc, #36]	@ (80034ac <IMU_GetGyroRadPS_Corrected+0x80>)
 8003488:	edd3 7a00 	vldr	s15, [r3]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	3308      	adds	r3, #8
 8003490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003494:	edc3 7a00 	vstr	s15, [r3]
}
 8003498:	bf00      	nop
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	200008a0 	.word	0x200008a0
 80034a4:	200008b8 	.word	0x200008b8
 80034a8:	200008bc 	.word	0x200008bc
 80034ac:	200008c0 	.word	0x200008c0

080034b0 <IMU_GetGyroDps_Corrected>:

//  (dps) 3 (  )
void IMU_GetGyroDps_Corrected(float *g_dps) {
 80034b0:	b590      	push	{r4, r7, lr}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
	float g_radps[3];
	IMU_GetGyroRadPS_Corrected(g_radps);
 80034b8:	f107 030c 	add.w	r3, r7, #12
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ffb5 	bl	800342c <IMU_GetGyroRadPS_Corrected>
	*(g_dps + 0) = g_radps[0] * RAD2DEG;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7fd f853 	bl	8000570 <__aeabi_f2d>
 80034ca:	a31d      	add	r3, pc, #116	@ (adr r3, 8003540 <IMU_GetGyroDps_Corrected+0x90>)
 80034cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d0:	f7fd f8a6 	bl	8000620 <__aeabi_dmul>
 80034d4:	4602      	mov	r2, r0
 80034d6:	460b      	mov	r3, r1
 80034d8:	4610      	mov	r0, r2
 80034da:	4619      	mov	r1, r3
 80034dc:	f7fd fb78 	bl	8000bd0 <__aeabi_d2f>
 80034e0:	4602      	mov	r2, r0
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	601a      	str	r2, [r3, #0]
	*(g_dps + 1) = g_radps[1] * RAD2DEG;
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fd f841 	bl	8000570 <__aeabi_f2d>
 80034ee:	a314      	add	r3, pc, #80	@ (adr r3, 8003540 <IMU_GetGyroDps_Corrected+0x90>)
 80034f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f4:	f7fd f894 	bl	8000620 <__aeabi_dmul>
 80034f8:	4602      	mov	r2, r0
 80034fa:	460b      	mov	r3, r1
 80034fc:	4610      	mov	r0, r2
 80034fe:	4619      	mov	r1, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	1d1c      	adds	r4, r3, #4
 8003504:	f7fd fb64 	bl	8000bd0 <__aeabi_d2f>
 8003508:	4603      	mov	r3, r0
 800350a:	6023      	str	r3, [r4, #0]
	*(g_dps + 2) = g_radps[2] * RAD2DEG;
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	4618      	mov	r0, r3
 8003510:	f7fd f82e 	bl	8000570 <__aeabi_f2d>
 8003514:	a30a      	add	r3, pc, #40	@ (adr r3, 8003540 <IMU_GetGyroDps_Corrected+0x90>)
 8003516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351a:	f7fd f881 	bl	8000620 <__aeabi_dmul>
 800351e:	4602      	mov	r2, r0
 8003520:	460b      	mov	r3, r1
 8003522:	4610      	mov	r0, r2
 8003524:	4619      	mov	r1, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f103 0408 	add.w	r4, r3, #8
 800352c:	f7fd fb50 	bl	8000bd0 <__aeabi_d2f>
 8003530:	4603      	mov	r3, r0
 8003532:	6023      	str	r3, [r4, #0]
}
 8003534:	bf00      	nop
 8003536:	371c      	adds	r7, #28
 8003538:	46bd      	mov	sp, r7
 800353a:	bd90      	pop	{r4, r7, pc}
 800353c:	f3af 8000 	nop.w
 8003540:	1a63c1f8 	.word	0x1a63c1f8
 8003544:	404ca5dc 	.word	0x404ca5dc

08003548 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2>:

//   
float gyro_sens_dps_per_lsb = 0.0175f; // (500 dps )

// CTRL2_G     (FS_125 )
float LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2(uint8_t ctrl2) {
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	4603      	mov	r3, r0
 8003550:	71fb      	strb	r3, [r7, #7]
	// : ODR_G(7:4) | FS_G(3:2) | FS_125(1) | (0)
	uint8_t fs125 = (ctrl2 >> 1) & 0x1;
 8003552:	79fb      	ldrb	r3, [r7, #7]
 8003554:	085b      	lsrs	r3, r3, #1
 8003556:	b2db      	uxtb	r3, r3
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	73fb      	strb	r3, [r7, #15]
	if (fs125) {
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x20>
		// FS_125 = 125 dps 
		return 0.004375f;  // 4.375 mdps/LSB
 8003564:	4b13      	ldr	r3, [pc, #76]	@ (80035b4 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x6c>)
 8003566:	e01c      	b.n	80035a2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	}
	uint8_t fs = (ctrl2 >> 2) & 0x3; // 00,01,10,11
 8003568:	79fb      	ldrb	r3, [r7, #7]
 800356a:	089b      	lsrs	r3, r3, #2
 800356c:	b2db      	uxtb	r3, r3
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	73bb      	strb	r3, [r7, #14]
	switch (fs) {
 8003574:	7bbb      	ldrb	r3, [r7, #14]
 8003576:	2b03      	cmp	r3, #3
 8003578:	d812      	bhi.n	80035a0 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x58>
 800357a:	a201      	add	r2, pc, #4	@ (adr r2, 8003580 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x38>)
 800357c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003580:	08003591 	.word	0x08003591
 8003584:	08003595 	.word	0x08003595
 8003588:	08003599 	.word	0x08003599
 800358c:	0800359d 	.word	0x0800359d
	case 0:
		return 0.00875f;  // 245 dps -> 8.75 mdps/LSB
 8003590:	4b09      	ldr	r3, [pc, #36]	@ (80035b8 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x70>)
 8003592:	e006      	b.n	80035a2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	case 1:
		return 0.0175f;   // 500 dps -> 17.5 mdps/LSB
 8003594:	4b09      	ldr	r3, [pc, #36]	@ (80035bc <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x74>)
 8003596:	e004      	b.n	80035a2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	case 2:
		return 0.035f;    // 1000 dps -> 35 mdps/LSB
 8003598:	4b09      	ldr	r3, [pc, #36]	@ (80035c0 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x78>)
 800359a:	e002      	b.n	80035a2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	case 3:
		return 0.07f;     // 2000 dps -> 70 mdps/LSB
 800359c:	4b09      	ldr	r3, [pc, #36]	@ (80035c4 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x7c>)
 800359e:	e000      	b.n	80035a2 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x5a>
	}
	return 0.0175f; // fallback
 80035a0:	4b06      	ldr	r3, [pc, #24]	@ (80035bc <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2+0x74>)
}
 80035a2:	ee07 3a90 	vmov	s15, r3
 80035a6:	eeb0 0a67 	vmov.f32	s0, s15
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	3b8f5c29 	.word	0x3b8f5c29
 80035b8:	3c0f5c29 	.word	0x3c0f5c29
 80035bc:	3c8f5c29 	.word	0x3c8f5c29
 80035c0:	3d0f5c29 	.word	0x3d0f5c29
 80035c4:	3d8f5c29 	.word	0x3d8f5c29

080035c8 <LSM6_update_gyro_sens_from_device>:

//     
void LSM6_update_gyro_sens_from_device(void) {
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
	uint8_t ctrl2 = LSM6DS3TR_C_ReadU8(LSM6DS3_CTRL2_G);
 80035ce:	2011      	movs	r0, #17
 80035d0:	f7ff fdde 	bl	8003190 <LSM6DS3TR_C_ReadU8>
 80035d4:	4603      	mov	r3, r0
 80035d6:	71fb      	strb	r3, [r7, #7]
	gyro_sens_dps_per_lsb = LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2(ctrl2);
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff ffb4 	bl	8003548 <LSM6_get_gyro_sens_dps_per_lsb_from_CTRL2>
 80035e0:	eef0 7a40 	vmov.f32	s15, s0
 80035e4:	4b03      	ldr	r3, [pc, #12]	@ (80035f4 <LSM6_update_gyro_sens_from_device+0x2c>)
 80035e6:	edc3 7a00 	vstr	s15, [r3]
}
 80035ea:	bf00      	nop
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	20000004 	.word	0x20000004

080035f8 <gyro_raw_to_dps>:

//     
float gyro_raw_to_dps(int16_t raw) {
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	80fb      	strh	r3, [r7, #6]
	return raw * gyro_sens_dps_per_lsb;
 8003602:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003606:	ee07 3a90 	vmov	s15, r3
 800360a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800360e:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <gyro_raw_to_dps+0x30>)
 8003610:	edd3 7a00 	vldr	s15, [r3]
 8003614:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8003618:	eeb0 0a67 	vmov.f32	s0, s15
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	20000004 	.word	0x20000004
 800362c:	00000000 	.word	0x00000000

08003630 <gyro_raw_to_rads>:
float gyro_raw_to_rads(int16_t raw) {
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	80fb      	strh	r3, [r7, #6]
	return gyro_raw_to_dps(raw) * DEG2RAD;
 800363a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800363e:	4618      	mov	r0, r3
 8003640:	f7ff ffda 	bl	80035f8 <gyro_raw_to_dps>
 8003644:	ee10 3a10 	vmov	r3, s0
 8003648:	4618      	mov	r0, r3
 800364a:	f7fc ff91 	bl	8000570 <__aeabi_f2d>
 800364e:	a30a      	add	r3, pc, #40	@ (adr r3, 8003678 <gyro_raw_to_rads+0x48>)
 8003650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003654:	f7fc ffe4 	bl	8000620 <__aeabi_dmul>
 8003658:	4602      	mov	r2, r0
 800365a:	460b      	mov	r3, r1
 800365c:	4610      	mov	r0, r2
 800365e:	4619      	mov	r1, r3
 8003660:	f7fd fab6 	bl	8000bd0 <__aeabi_d2f>
 8003664:	4603      	mov	r3, r0
 8003666:	ee07 3a90 	vmov	s15, r3
}
 800366a:	eeb0 0a67 	vmov.f32	s0, s15
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	f3af 8000 	nop.w
 8003678:	a2529d39 	.word	0xa2529d39
 800367c:	3f91df46 	.word	0x3f91df46

08003680 <VL53L4A2_RANGING_SENSOR_Init>:
  * @brief Initialize the ranging sensor.
  * @param Instance    Ranging sensor instance.
  * @retval BSP status
  */
int32_t VL53L4A2_RANGING_SENSOR_Init(uint32_t Instance)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (Instance >= RANGING_SENSOR_INSTANCES_NBR)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b02      	cmp	r3, #2
 800368c:	d903      	bls.n	8003696 <VL53L4A2_RANGING_SENSOR_Init+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800368e:	f06f 0301 	mvn.w	r3, #1
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	e003      	b.n	800369e <VL53L4A2_RANGING_SENSOR_Init+0x1e>
  }
  else
  {
    ret = VL53L4CX_Probe(Instance);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 f856 	bl	8003748 <VL53L4CX_Probe>
 800369c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800369e:	68fb      	ldr	r3, [r7, #12]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <VL53L4A2_RANGING_SENSOR_Start>:
  * @param Instance    Ranging sensor instance.
  * @param Mode        The desired RANGING_SENSOR_Mode_t
  * @retval BSP status
  */
int32_t VL53L4A2_RANGING_SENSOR_Start(uint32_t Instance, uint32_t Mode)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= RANGING_SENSOR_INSTANCES_NBR)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d903      	bls.n	80036c0 <VL53L4A2_RANGING_SENSOR_Start+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80036b8:	f06f 0301 	mvn.w	r3, #1
 80036bc:	60fb      	str	r3, [r7, #12]
 80036be:	e012      	b.n	80036e6 <VL53L4A2_RANGING_SENSOR_Start+0x3e>
  }
  else if (VL53L4A2_RANGING_SENSOR_Drv->Start(VL53L4A2_RANGING_SENSOR_CompObj[Instance], Mode) < 0)
 80036c0:	4b0b      	ldr	r3, [pc, #44]	@ (80036f0 <VL53L4A2_RANGING_SENSOR_Start+0x48>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	490b      	ldr	r1, [pc, #44]	@ (80036f4 <VL53L4A2_RANGING_SENSOR_Start+0x4c>)
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80036ce:	6839      	ldr	r1, [r7, #0]
 80036d0:	4610      	mov	r0, r2
 80036d2:	4798      	blx	r3
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	da03      	bge.n	80036e2 <VL53L4A2_RANGING_SENSOR_Start+0x3a>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 80036da:	f06f 0304 	mvn.w	r3, #4
 80036de:	60fb      	str	r3, [r7, #12]
 80036e0:	e001      	b.n	80036e6 <VL53L4A2_RANGING_SENSOR_Start+0x3e>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 80036e2:	2300      	movs	r3, #0
 80036e4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80036e6:	68fb      	ldr	r3, [r7, #12]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	200008dc 	.word	0x200008dc
 80036f4:	200008d0 	.word	0x200008d0

080036f8 <VL53L4A2_RANGING_SENSOR_SetAddress>:
  * @param Instance    Ranging sensor instance.
  * @param Address     New I2C address.
  * @retval BSP status
  */
int32_t VL53L4A2_RANGING_SENSOR_SetAddress(uint32_t Instance, uint32_t Address)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= RANGING_SENSOR_INSTANCES_NBR)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2b02      	cmp	r3, #2
 8003706:	d903      	bls.n	8003710 <VL53L4A2_RANGING_SENSOR_SetAddress+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003708:	f06f 0301 	mvn.w	r3, #1
 800370c:	60fb      	str	r3, [r7, #12]
 800370e:	e012      	b.n	8003736 <VL53L4A2_RANGING_SENSOR_SetAddress+0x3e>
  }
  else if (VL53L4A2_RANGING_SENSOR_Drv->SetAddress(VL53L4A2_RANGING_SENSOR_CompObj[Instance], Address) < 0)
 8003710:	4b0b      	ldr	r3, [pc, #44]	@ (8003740 <VL53L4A2_RANGING_SENSOR_SetAddress+0x48>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003716:	490b      	ldr	r1, [pc, #44]	@ (8003744 <VL53L4A2_RANGING_SENSOR_SetAddress+0x4c>)
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800371e:	6839      	ldr	r1, [r7, #0]
 8003720:	4610      	mov	r0, r2
 8003722:	4798      	blx	r3
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	da03      	bge.n	8003732 <VL53L4A2_RANGING_SENSOR_SetAddress+0x3a>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800372a:	f06f 0304 	mvn.w	r3, #4
 800372e:	60fb      	str	r3, [r7, #12]
 8003730:	e001      	b.n	8003736 <VL53L4A2_RANGING_SENSOR_SetAddress+0x3e>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8003732:	2300      	movs	r3, #0
 8003734:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003736:	68fb      	ldr	r3, [r7, #12]
}
 8003738:	4618      	mov	r0, r3
 800373a:	3710      	adds	r7, #16
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	200008dc 	.word	0x200008dc
 8003744:	200008d0 	.word	0x200008d0

08003748 <VL53L4CX_Probe>:
  * @brief Register Bus IOs if component ID is OK.
  * @param Instance    Ranging sensor instance.
  * @retval BSP status
  */
static int32_t VL53L4CX_Probe(uint32_t Instance)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b08a      	sub	sp, #40	@ 0x28
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  VL53L4CX_IO_t              IOCtx;
  uint32_t                   id;
  static VL53L4CX_Object_t   VL53L4CXObj[RANGING_SENSOR_INSTANCES_NBR];

  /* Configure the ranging sensor driver */
  IOCtx.Address     = RANGING_SENSOR_VL53L4CX_ADDRESS;
 8003750:	2352      	movs	r3, #82	@ 0x52
 8003752:	82bb      	strh	r3, [r7, #20]
  IOCtx.Init        = VL53L4A2_I2C_INIT;
 8003754:	4b38      	ldr	r3, [pc, #224]	@ (8003838 <VL53L4CX_Probe+0xf0>)
 8003756:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = VL53L4A2_I2C_DEINIT;
 8003758:	4b38      	ldr	r3, [pc, #224]	@ (800383c <VL53L4CX_Probe+0xf4>)
 800375a:	613b      	str	r3, [r7, #16]
  IOCtx.WriteReg    = VL53L4A2_I2C_WRITEREG;
 800375c:	4b38      	ldr	r3, [pc, #224]	@ (8003840 <VL53L4CX_Probe+0xf8>)
 800375e:	61bb      	str	r3, [r7, #24]
  IOCtx.ReadReg     = VL53L4A2_I2C_READREG;
 8003760:	4b38      	ldr	r3, [pc, #224]	@ (8003844 <VL53L4CX_Probe+0xfc>)
 8003762:	61fb      	str	r3, [r7, #28]
  IOCtx.GetTick     = VL53L4A2_GETTICK;
 8003764:	4b38      	ldr	r3, [pc, #224]	@ (8003848 <VL53L4CX_Probe+0x100>)
 8003766:	623b      	str	r3, [r7, #32]

  if (VL53L4CX_RegisterBusIO(&(VL53L4CXObj[Instance]), &IOCtx) != VL53L4CX_OK)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f242 42f0 	movw	r2, #9456	@ 0x24f0
 800376e:	fb02 f303 	mul.w	r3, r2, r3
 8003772:	4a36      	ldr	r2, [pc, #216]	@ (800384c <VL53L4CX_Probe+0x104>)
 8003774:	4413      	add	r3, r2
 8003776:	f107 020c 	add.w	r2, r7, #12
 800377a:	4611      	mov	r1, r2
 800377c:	4618      	mov	r0, r3
 800377e:	f010 f992 	bl	8013aa6 <VL53L4CX_RegisterBusIO>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <VL53L4CX_Probe+0x48>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8003788:	f06f 0304 	mvn.w	r3, #4
 800378c:	627b      	str	r3, [r7, #36]	@ 0x24
 800378e:	e04d      	b.n	800382c <VL53L4CX_Probe+0xe4>
  }
  else
  {
    VL53L4A2_RANGING_SENSOR_Drv = (RANGING_SENSOR_Drv_t *) &VL53L4CX_RANGING_SENSOR_Driver;
 8003790:	4b2f      	ldr	r3, [pc, #188]	@ (8003850 <VL53L4CX_Probe+0x108>)
 8003792:	4a30      	ldr	r2, [pc, #192]	@ (8003854 <VL53L4CX_Probe+0x10c>)
 8003794:	601a      	str	r2, [r3, #0]
    VL53L4A2_RANGING_SENSOR_CompObj[Instance] = &(VL53L4CXObj[Instance]);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f242 42f0 	movw	r2, #9456	@ 0x24f0
 800379c:	fb02 f303 	mul.w	r3, r2, r3
 80037a0:	4a2a      	ldr	r2, [pc, #168]	@ (800384c <VL53L4CX_Probe+0x104>)
 80037a2:	441a      	add	r2, r3
 80037a4:	492c      	ldr	r1, [pc, #176]	@ (8003858 <VL53L4CX_Probe+0x110>)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    if (VL53L4CX_ReadID(&(VL53L4CXObj[Instance]), &id) != VL53L4CX_OK)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f242 42f0 	movw	r2, #9456	@ 0x24f0
 80037b2:	fb02 f303 	mul.w	r3, r2, r3
 80037b6:	4a25      	ldr	r2, [pc, #148]	@ (800384c <VL53L4CX_Probe+0x104>)
 80037b8:	4413      	add	r3, r2
 80037ba:	f107 0208 	add.w	r2, r7, #8
 80037be:	4611      	mov	r1, r2
 80037c0:	4618      	mov	r0, r3
 80037c2:	f010 fa22 	bl	8013c0a <VL53L4CX_ReadID>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <VL53L4CX_Probe+0x8c>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80037cc:	f06f 0304 	mvn.w	r3, #4
 80037d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80037d2:	e02b      	b.n	800382c <VL53L4CX_Probe+0xe4>
    }
    else if (id != VL53L4CX_ID)
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	f64e 32aa 	movw	r2, #60330	@ 0xebaa
 80037da:	4293      	cmp	r3, r2
 80037dc:	d003      	beq.n	80037e6 <VL53L4CX_Probe+0x9e>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80037de:	f06f 0306 	mvn.w	r3, #6
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80037e4:	e022      	b.n	800382c <VL53L4CX_Probe+0xe4>
    }
    else if (VL53L4A2_RANGING_SENSOR_Drv->Init(VL53L4A2_RANGING_SENSOR_CompObj[Instance]) != VL53L4CX_OK)
 80037e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003850 <VL53L4CX_Probe+0x108>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	491a      	ldr	r1, [pc, #104]	@ (8003858 <VL53L4CX_Probe+0x110>)
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80037f4:	4610      	mov	r0, r2
 80037f6:	4798      	blx	r3
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <VL53L4CX_Probe+0xbe>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80037fe:	f06f 0304 	mvn.w	r3, #4
 8003802:	627b      	str	r3, [r7, #36]	@ 0x24
 8003804:	e012      	b.n	800382c <VL53L4CX_Probe+0xe4>
    }
    else if (VL53L4A2_RANGING_SENSOR_Drv->GetCapabilities(VL53L4A2_RANGING_SENSOR_CompObj[Instance],
 8003806:	4b12      	ldr	r3, [pc, #72]	@ (8003850 <VL53L4CX_Probe+0x108>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	4912      	ldr	r1, [pc, #72]	@ (8003858 <VL53L4CX_Probe+0x110>)
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003814:	4911      	ldr	r1, [pc, #68]	@ (800385c <VL53L4CX_Probe+0x114>)
 8003816:	4610      	mov	r0, r2
 8003818:	4798      	blx	r3
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d003      	beq.n	8003828 <VL53L4CX_Probe+0xe0>
                                                          &VL53L4A2_RANGING_SENSOR_Cap) != VL53L4CX_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8003820:	f06f 0304 	mvn.w	r3, #4
 8003824:	627b      	str	r3, [r7, #36]	@ 0x24
 8003826:	e001      	b.n	800382c <VL53L4CX_Probe+0xe4>
    }
    else
    {
      ret = BSP_ERROR_NONE;
 8003828:	2300      	movs	r3, #0
 800382a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }

  return ret;
 800382c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800382e:	4618      	mov	r0, r3
 8003830:	3728      	adds	r7, #40	@ 0x28
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	080013f9 	.word	0x080013f9
 800383c:	08001475 	.word	0x08001475
 8003840:	080014c5 	.word	0x080014c5
 8003844:	08001519 	.word	0x08001519
 8003848:	0800156d 	.word	0x0800156d
 800384c:	200008f0 	.word	0x200008f0
 8003850:	200008dc 	.word	0x200008dc
 8003854:	20000034 	.word	0x20000034
 8003858:	200008d0 	.word	0x200008d0
 800385c:	200008e0 	.word	0x200008e0

08003860 <VL53LX_SetDeviceAddress>:
}



VL53LX_Error VL53LX_SetDeviceAddress(VL53LX_DEV Dev, uint8_t DeviceAddress)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b086      	sub	sp, #24
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	460b      	mov	r3, r1
 800386a:	70fb      	strb	r3, [r7, #3]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 800386c:	2300      	movs	r3, #0
 800386e:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3318      	adds	r3, #24
 8003874:	613b      	str	r3, [r7, #16]
	VL53LX_static_nvm_managed_t  *pdata = &(pdev->stat_nvm);
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 800387c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	Status = VL53LX_WrByte(Dev, VL53LX_I2C_SLAVE__DEVICE_ADDRESS,
 800387e:	78fb      	ldrb	r3, [r7, #3]
 8003880:	085b      	lsrs	r3, r3, #1
 8003882:	b2db      	uxtb	r3, r3
 8003884:	461a      	mov	r2, r3
 8003886:	2101      	movs	r1, #1
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f00f ff13 	bl	80136b4 <VL53LX_WrByte>
 800388e:	4603      	mov	r3, r0
 8003890:	75fb      	strb	r3, [r7, #23]
			DeviceAddress / 2);

	pdata->i2c_slave__device_address = (DeviceAddress / 2) & 0x7F;
 8003892:	78fb      	ldrb	r3, [r7, #3]
 8003894:	085b      	lsrs	r3, r3, #1
 8003896:	b2db      	uxtb	r3, r3
 8003898:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800389c:	b2da      	uxtb	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80038a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3718      	adds	r7, #24
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}

080038ae <VL53LX_DataInit>:


VL53LX_Error VL53LX_DataInit(VL53LX_DEV Dev)
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	b086      	sub	sp, #24
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 80038b6:	2300      	movs	r3, #0
 80038b8:	75fb      	strb	r3, [r7, #23]
		Status = VL53LX_WrByte(Dev, VL53LX_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53LX_ERROR_NONE)
 80038ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d105      	bne.n	80038ce <VL53LX_DataInit+0x20>
		Status = VL53LX_data_init(Dev, 1);
 80038c2:	2101      	movs	r1, #1
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f001 fcfc 	bl	80052c2 <VL53LX_data_init>
 80038ca:	4603      	mov	r3, r0
 80038cc:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53LX_ERROR_NONE)
 80038ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d107      	bne.n	80038e6 <VL53LX_DataInit+0x38>
		Status = SetPresetModeL3CX(Dev,
 80038d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80038da:	2102      	movs	r1, #2
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f000 f885 	bl	80039ec <SetPresetModeL3CX>
 80038e2:	4603      	mov	r3, r0
 80038e4:	75fb      	strb	r3, [r7, #23]
			VL53LX_DISTANCEMODE_MEDIUM,
			1000);


	if (Status == VL53LX_ERROR_NONE)
 80038e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d106      	bne.n	80038fc <VL53LX_DataInit+0x4e>
		Status = VL53LX_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80038ee:	f248 2135 	movw	r1, #33333	@ 0x8235
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f980 	bl	8003bf8 <VL53LX_SetMeasurementTimingBudgetMicroSeconds>
 80038f8:	4603      	mov	r3, r0
 80038fa:	75fb      	strb	r3, [r7, #23]
				33333);

	if (Status == VL53LX_ERROR_NONE) {
 80038fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10a      	bne.n	800391a <VL53LX_DataInit+0x6c>
		pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3318      	adds	r3, #24
 8003908:	613b      	str	r3, [r7, #16]
		memset(&pdev->per_vcsel_cal_data, 0,
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	f503 53e0 	add.w	r3, r3, #7168	@ 0x1c00
 8003910:	220c      	movs	r2, #12
 8003912:	2100      	movs	r1, #0
 8003914:	4618      	mov	r0, r3
 8003916:	f01b f943 	bl	801eba0 <memset>
				sizeof(pdev->per_vcsel_cal_data));
	}

	if (Status == VL53LX_ERROR_NONE) {
 800391a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d105      	bne.n	800392e <VL53LX_DataInit+0x80>
		Status = VL53LX_set_dmax_mode(Dev,
 8003922:	2102      	movs	r1, #2
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f003 feea 	bl	80076fe <VL53LX_set_dmax_mode>
 800392a:	4603      	mov	r3, r0
 800392c:	75fb      	strb	r3, [r7, #23]
			VL53LX_DEVICEDMAXMODE__CUST_CAL_DATA);
	}


	if (Status == VL53LX_ERROR_NONE)
 800392e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d105      	bne.n	8003942 <VL53LX_DataInit+0x94>
		Status = VL53LX_SmudgeCorrectionEnable(Dev,
 8003936:	2100      	movs	r1, #0
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 ff43 	bl	80047c4 <VL53LX_SmudgeCorrectionEnable>
 800393e:	4603      	mov	r3, r0
 8003940:	75fb      	strb	r3, [r7, #23]
			VL53LX_SMUDGE_CORRECTION_NONE);

	measurement_mode  = VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8003942:	2320      	movs	r3, #32
 8003944:	73fb      	strb	r3, [r7, #15]
	VL53LXDevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	7bfa      	ldrb	r2, [r7, #15]
 800394a:	76da      	strb	r2, [r3, #27]

	VL53LXDevDataSet(Dev, CurrentParameters.DistanceMode,
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003952:	2202      	movs	r2, #2
 8003954:	f883 24e0 	strb.w	r2, [r3, #1248]	@ 0x4e0
			VL53LX_DISTANCEMODE_MEDIUM);

	LOG_FUNCTION_END(Status);
	return Status;
 8003958:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800395c:	4618      	mov	r0, r3
 800395e:	3718      	adds	r7, #24
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <VL53LX_WaitDeviceBooted>:


VL53LX_Error VL53LX_WaitDeviceBooted(VL53LX_DEV Dev)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 800396c:	2300      	movs	r3, #0
 800396e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53LX_poll_for_boot_completion(Dev,
 8003970:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f00f fa64 	bl	8012e42 <VL53LX_poll_for_boot_completion>
 800397a:	4603      	mov	r3, r0
 800397c:	73fb      	strb	r3, [r7, #15]
			VL53LX_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800397e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
	...

0800398c <ComputeDevicePresetMode>:


static VL53LX_Error ComputeDevicePresetMode(
		VL53LX_DistanceModes DistanceMode,
		VL53LX_DevicePresetModes *pDevicePresetMode)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	4603      	mov	r3, r0
 8003994:	6039      	str	r1, [r7, #0]
 8003996:	71fb      	strb	r3, [r7, #7]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003998:	2300      	movs	r3, #0
 800399a:	73bb      	strb	r3, [r7, #14]

	uint8_t DistIdx;
	VL53LX_DevicePresetModes RangingModes[3] = {
 800399c:	4a12      	ldr	r2, [pc, #72]	@ (80039e8 <ComputeDevicePresetMode+0x5c>)
 800399e:	f107 0308 	add.w	r3, r7, #8
 80039a2:	6812      	ldr	r2, [r2, #0]
 80039a4:	4611      	mov	r1, r2
 80039a6:	8019      	strh	r1, [r3, #0]
 80039a8:	3302      	adds	r3, #2
 80039aa:	0c12      	lsrs	r2, r2, #16
 80039ac:	701a      	strb	r2, [r3, #0]
		VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE,
		VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE,
		VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE};

	switch (DistanceMode) {
 80039ae:	79fb      	ldrb	r3, [r7, #7]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d002      	beq.n	80039ba <ComputeDevicePresetMode+0x2e>
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d003      	beq.n	80039c0 <ComputeDevicePresetMode+0x34>
 80039b8:	e005      	b.n	80039c6 <ComputeDevicePresetMode+0x3a>
	case VL53LX_DISTANCEMODE_SHORT:
		DistIdx = 0;
 80039ba:	2300      	movs	r3, #0
 80039bc:	73fb      	strb	r3, [r7, #15]
		break;
 80039be:	e004      	b.n	80039ca <ComputeDevicePresetMode+0x3e>
	case VL53LX_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 80039c0:	2301      	movs	r3, #1
 80039c2:	73fb      	strb	r3, [r7, #15]
		break;
 80039c4:	e001      	b.n	80039ca <ComputeDevicePresetMode+0x3e>
	default:
		DistIdx = 2;
 80039c6:	2302      	movs	r3, #2
 80039c8:	73fb      	strb	r3, [r7, #15]
	}

	*pDevicePresetMode = RangingModes[DistIdx];
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
 80039cc:	3310      	adds	r3, #16
 80039ce:	443b      	add	r3, r7
 80039d0:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	701a      	strb	r2, [r3, #0]

	return Status;
 80039d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3714      	adds	r7, #20
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	08020d90 	.word	0x08020d90

080039ec <SetPresetModeL3CX>:

static VL53LX_Error SetPresetModeL3CX(VL53LX_DEV Dev,
		VL53LX_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 80039ec:	b5b0      	push	{r4, r5, r7, lr}
 80039ee:	b08e      	sub	sp, #56	@ 0x38
 80039f0:	af04      	add	r7, sp, #16
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	460b      	mov	r3, r1
 80039f6:	607a      	str	r2, [r7, #4]
 80039f8:	72fb      	strb	r3, [r7, #11]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 80039fa:	2300      	movs	r3, #0
 80039fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53LX_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 8003a00:	2300      	movs	r3, #0
 8003a02:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint32_t phasecal_config_timeout_us = 0;
 8003a04:	2300      	movs	r3, #0
 8003a06:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	measurement_mode  = VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8003a10:	2320      	movs	r3, #32
 8003a12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	Status = ComputeDevicePresetMode(DistanceMode,
 8003a16:	f107 0225 	add.w	r2, r7, #37	@ 0x25
 8003a1a:	7afb      	ldrb	r3, [r7, #11]
 8003a1c:	4611      	mov	r1, r2
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7ff ffb4 	bl	800398c <ComputeDevicePresetMode>
 8003a24:	4603      	mov	r3, r0
 8003a26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			&device_preset_mode);

	if (Status == VL53LX_ERROR_NONE)
 8003a2a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d112      	bne.n	8003a58 <SetPresetModeL3CX+0x6c>
		Status =  VL53LX_get_preset_mode_timing_cfg(Dev,
 8003a32:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8003a36:	f107 001c 	add.w	r0, r7, #28
 8003a3a:	f107 0222 	add.w	r2, r7, #34	@ 0x22
 8003a3e:	f107 0314 	add.w	r3, r7, #20
 8003a42:	9301      	str	r3, [sp, #4]
 8003a44:	f107 0318 	add.w	r3, r7, #24
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	68f8      	ldr	r0, [r7, #12]
 8003a4e:	f002 f89b 	bl	8005b88 <VL53LX_get_preset_mode_timing_cfg>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53LX_ERROR_NONE)
 8003a58:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d112      	bne.n	8003a86 <SetPresetModeL3CX+0x9a>
		Status = VL53LX_set_preset_mode(
 8003a60:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 8003a64:	8c7c      	ldrh	r4, [r7, #34]	@ 0x22
 8003a66:	69fd      	ldr	r5, [r7, #28]
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	697a      	ldr	r2, [r7, #20]
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	9102      	str	r1, [sp, #8]
 8003a70:	9201      	str	r2, [sp, #4]
 8003a72:	9300      	str	r3, [sp, #0]
 8003a74:	462b      	mov	r3, r5
 8003a76:	4622      	mov	r2, r4
 8003a78:	4601      	mov	r1, r0
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f002 f8e5 	bl	8005c4a <VL53LX_set_preset_mode>
 8003a80:	4603      	mov	r3, r0
 8003a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53LX_ERROR_NONE)
 8003a86:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d103      	bne.n	8003a96 <SetPresetModeL3CX+0xaa>
		VL53LXDevDataSet(Dev, LLData.measurement_mode,
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003a94:	76da      	strb	r2, [r3, #27]
				measurement_mode);

	LOG_FUNCTION_END(Status);
	return Status;
 8003a96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3728      	adds	r7, #40	@ 0x28
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bdb0      	pop	{r4, r5, r7, pc}

08003aa2 <IsL4>:

static int IsL4(VL53LX_DEV Dev)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b085      	sub	sp, #20
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
	int devL4 = 0;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
	VL53LX_LLDriverData_t *pDev;
	pDev = VL53LXDevStructGetLLDriverHandle(Dev);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3318      	adds	r3, #24
 8003ab2:	60bb      	str	r3, [r7, #8]

	if ((pDev->nvm_copy_data.identification__module_type == 0xAA) &&
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	f893 3393 	ldrb.w	r3, [r3, #915]	@ 0x393
 8003aba:	2baa      	cmp	r3, #170	@ 0xaa
 8003abc:	d106      	bne.n	8003acc <IsL4+0x2a>
		(pDev->nvm_copy_data.identification__model_id == 0xEB))
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f893 3392 	ldrb.w	r3, [r3, #914]	@ 0x392
	if ((pDev->nvm_copy_data.identification__module_type == 0xAA) &&
 8003ac4:	2beb      	cmp	r3, #235	@ 0xeb
 8003ac6:	d101      	bne.n	8003acc <IsL4+0x2a>
		devL4 = 1;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	60fb      	str	r3, [r7, #12]
	return devL4;
 8003acc:	68fb      	ldr	r3, [r7, #12]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3714      	adds	r7, #20
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <CheckValidRectRoi>:

static VL53LX_Error CheckValidRectRoi(VL53LX_UserRoi_t ROI)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b085      	sub	sp, #20
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");


	if ((ROI.TopLeftX > 15) || (ROI.TopLeftY > 15) ||
 8003ae6:	793b      	ldrb	r3, [r7, #4]
 8003ae8:	2b0f      	cmp	r3, #15
 8003aea:	d808      	bhi.n	8003afe <CheckValidRectRoi+0x24>
 8003aec:	797b      	ldrb	r3, [r7, #5]
 8003aee:	2b0f      	cmp	r3, #15
 8003af0:	d805      	bhi.n	8003afe <CheckValidRectRoi+0x24>
		(ROI.BotRightX > 15) || (ROI.BotRightY > 15))
 8003af2:	79bb      	ldrb	r3, [r7, #6]
	if ((ROI.TopLeftX > 15) || (ROI.TopLeftY > 15) ||
 8003af4:	2b0f      	cmp	r3, #15
 8003af6:	d802      	bhi.n	8003afe <CheckValidRectRoi+0x24>
		(ROI.BotRightX > 15) || (ROI.BotRightY > 15))
 8003af8:	79fb      	ldrb	r3, [r7, #7]
 8003afa:	2b0f      	cmp	r3, #15
 8003afc:	d901      	bls.n	8003b02 <CheckValidRectRoi+0x28>
		Status = VL53LX_ERROR_INVALID_PARAMS;
 8003afe:	23fc      	movs	r3, #252	@ 0xfc
 8003b00:	73fb      	strb	r3, [r7, #15]

	if ((ROI.TopLeftX > ROI.BotRightX) || (ROI.TopLeftY < ROI.BotRightY))
 8003b02:	793a      	ldrb	r2, [r7, #4]
 8003b04:	79bb      	ldrb	r3, [r7, #6]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d803      	bhi.n	8003b12 <CheckValidRectRoi+0x38>
 8003b0a:	797a      	ldrb	r2, [r7, #5]
 8003b0c:	79fb      	ldrb	r3, [r7, #7]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d201      	bcs.n	8003b16 <CheckValidRectRoi+0x3c>
		Status = VL53LX_ERROR_INVALID_PARAMS;
 8003b12:	23fc      	movs	r3, #252	@ 0xfc
 8003b14:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8003b16:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3714      	adds	r7, #20
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <VL53LX_SetDistanceMode>:


VL53LX_Error VL53LX_SetDistanceMode(VL53LX_DEV Dev,
		VL53LX_DistanceModes DistanceMode)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b088      	sub	sp, #32
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
 8003b2e:	460b      	mov	r3, r1
 8003b30:	70fb      	strb	r3, [r7, #3]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003b32:	2300      	movs	r3, #0
 8003b34:	77fb      	strb	r3, [r7, #31]
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 8003b36:	2300      	movs	r3, #0
 8003b38:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("%d", (int)DistanceMode);



	if ((DistanceMode != VL53LX_DISTANCEMODE_SHORT) &&
 8003b42:	78fb      	ldrb	r3, [r7, #3]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d008      	beq.n	8003b5a <VL53LX_SetDistanceMode+0x34>
 8003b48:	78fb      	ldrb	r3, [r7, #3]
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d005      	beq.n	8003b5a <VL53LX_SetDistanceMode+0x34>
		(DistanceMode != VL53LX_DISTANCEMODE_MEDIUM) &&
 8003b4e:	78fb      	ldrb	r3, [r7, #3]
 8003b50:	2b03      	cmp	r3, #3
 8003b52:	d002      	beq.n	8003b5a <VL53LX_SetDistanceMode+0x34>
		(DistanceMode != VL53LX_DISTANCEMODE_LONG))
		return VL53LX_ERROR_INVALID_PARAMS;
 8003b54:	f06f 0303 	mvn.w	r3, #3
 8003b58:	e049      	b.n	8003bee <VL53LX_SetDistanceMode+0xc8>

	if (IsL4(Dev) && (DistanceMode == VL53LX_DISTANCEMODE_SHORT))
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7ff ffa1 	bl	8003aa2 <IsL4>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <VL53LX_SetDistanceMode+0x4c>
 8003b66:	78fb      	ldrb	r3, [r7, #3]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d102      	bne.n	8003b72 <VL53LX_SetDistanceMode+0x4c>
		return VL53LX_ERROR_INVALID_PARAMS;
 8003b6c:	f06f 0303 	mvn.w	r3, #3
 8003b70:	e03d      	b.n	8003bee <VL53LX_SetDistanceMode+0xc8>

	inter_measurement_period_ms =  VL53LXDevDataGet(Dev,
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b76:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53LX_ERROR_NONE)
 8003b78:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d10a      	bne.n	8003b96 <VL53LX_SetDistanceMode+0x70>
		Status = VL53LX_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 8003b80:	f107 0314 	add.w	r3, r7, #20
 8003b84:	f107 0210 	add.w	r2, r7, #16
 8003b88:	f107 010c 	add.w	r1, r7, #12
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f001 fed6 	bl	800593e <VL53LX_get_timeouts_us>
 8003b92:	4603      	mov	r3, r0
 8003b94:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53LX_ERROR_NONE)
 8003b96:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d107      	bne.n	8003bae <VL53LX_SetDistanceMode+0x88>
		Status = SetPresetModeL3CX(Dev,
 8003b9e:	78fb      	ldrb	r3, [r7, #3]
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f7ff ff21 	bl	80039ec <SetPresetModeL3CX>
 8003baa:	4603      	mov	r3, r0
 8003bac:	77fb      	strb	r3, [r7, #31]
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53LX_ERROR_NONE) {
 8003bae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d106      	bne.n	8003bc4 <VL53LX_SetDistanceMode+0x9e>
		VL53LXDevDataSet(Dev, CurrentParameters.DistanceMode,
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	78fb      	ldrb	r3, [r7, #3]
 8003bc0:	f882 34e0 	strb.w	r3, [r2, #1248]	@ 0x4e0
				DistanceMode);
	}

	if (Status == VL53LX_ERROR_NONE) {
 8003bc4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d10e      	bne.n	8003bea <VL53LX_SetDistanceMode+0xc4>
		Status = VL53LX_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8003bcc:	68f9      	ldr	r1, [r7, #12]
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f001 fe7a 	bl	80058cc <VL53LX_set_timeouts_us>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53LX_ERROR_NONE)
 8003bdc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d102      	bne.n	8003bea <VL53LX_SetDistanceMode+0xc4>
			VL53LXDevDataSet(Dev, LLData.range_config_timeout_us,
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	629a      	str	r2, [r3, #40]	@ 0x28
				TimingBudget);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003bea:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3720      	adds	r7, #32
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
	...

08003bf8 <VL53LX_SetMeasurementTimingBudgetMicroSeconds>:
}


VL53LX_Error VL53LX_SetMeasurementTimingBudgetMicroSeconds(VL53LX_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b08a      	sub	sp, #40	@ 0x28
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003c02:	2300      	movs	r3, #0
 8003c04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 8003c10:	2300      	movs	r3, #0
 8003c12:	60fb      	str	r3, [r7, #12]
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8003c14:	4b31      	ldr	r3, [pc, #196]	@ (8003cdc <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xe4>)
 8003c16:	623b      	str	r3, [r7, #32]

	LOG_FUNCTION_START("");


	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	4a31      	ldr	r2, [pc, #196]	@ (8003ce0 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xe8>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d902      	bls.n	8003c26 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x2e>
		Status = VL53LX_ERROR_INVALID_PARAMS;
 8003c20:	23fc      	movs	r3, #252	@ 0xfc
 8003c22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (Status == VL53LX_ERROR_NONE)
 8003c26:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10b      	bne.n	8003c46 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x4e>
		Status = VL53LX_get_timeouts_us(Dev,
 8003c2e:	f107 0314 	add.w	r3, r7, #20
 8003c32:	f107 0210 	add.w	r2, r7, #16
 8003c36:	f107 010c 	add.w	r1, r7, #12
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f001 fe7f 	bl	800593e <VL53LX_get_timeouts_us>
 8003c40:	4603      	mov	r3, r0
 8003c42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	TimingGuard = 1700;
 8003c46:	f240 63a4 	movw	r3, #1700	@ 0x6a4
 8003c4a:	61fb      	str	r3, [r7, #28]
	divisor = 6;
 8003c4c:	2306      	movs	r3, #6
 8003c4e:	61bb      	str	r3, [r7, #24]

	if (IsL4(Dev))
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff ff26 	bl	8003aa2 <IsL4>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x68>
		FDAMaxTimingBudgetUs = L4_FDA_MAX_TIMING_BUDGET_US;
 8003c5c:	4b21      	ldr	r3, [pc, #132]	@ (8003ce4 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xec>)
 8003c5e:	623b      	str	r3, [r7, #32]

	if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d803      	bhi.n	8003c70 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x78>
		Status = VL53LX_ERROR_INVALID_PARAMS;
 8003c68:	23fc      	movs	r3, #252	@ 0xfc
 8003c6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003c6e:	e003      	b.n	8003c78 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x80>
	else {
		TimingBudget = (MeasurementTimingBudgetMicroSeconds
				- TimingGuard);
 8003c70:	683a      	ldr	r2, [r7, #0]
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	1ad3      	subs	r3, r2, r3
		TimingBudget = (MeasurementTimingBudgetMicroSeconds
 8003c76:	617b      	str	r3, [r7, #20]
	}

	if (Status == VL53LX_ERROR_NONE) {
 8003c78:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d11c      	bne.n	8003cba <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xc2>
		if (TimingBudget > FDAMaxTimingBudgetUs)
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	6a3a      	ldr	r2, [r7, #32]
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d203      	bcs.n	8003c90 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0x98>
			Status = VL53LX_ERROR_INVALID_PARAMS;
 8003c88:	23fc      	movs	r3, #252	@ 0xfc
 8003c8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003c8e:	e00d      	b.n	8003cac <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xb4>
		else {
			TimingBudget /= divisor;
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c98:	617b      	str	r3, [r7, #20]
			Status = VL53LX_set_timeouts_us(
 8003c9a:	68f9      	ldr	r1, [r7, #12]
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f001 fe13 	bl	80058cc <VL53LX_set_timeouts_us>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				PhaseCalTimeoutUs,
				MmTimeoutUs,
				TimingBudget);
		}

		if (Status == VL53LX_ERROR_NONE)
 8003cac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d102      	bne.n	8003cba <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xc2>
			VL53LXDevDataSet(Dev,
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	629a      	str	r2, [r3, #40]	@ 0x28
				LLData.range_config_timeout_us,
				TimingBudget);
	}

	if (Status == VL53LX_ERROR_NONE) {
 8003cba:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d106      	bne.n	8003cd0 <VL53LX_SetMeasurementTimingBudgetMicroSeconds+0xd8>
		VL53LXDevDataSet(Dev,
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003cc8:	461a      	mov	r2, r3
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	f8c2 34e4 	str.w	r3, [r2, #1252]	@ 0x4e4
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003cd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3728      	adds	r7, #40	@ 0x28
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	00086470 	.word	0x00086470
 8003ce0:	00989680 	.word	0x00989680
 8003ce4:	00030d40 	.word	0x00030d40

08003ce8 <VL53LX_SetUserROI>:



VL53LX_Error VL53LX_SetUserROI(VL53LX_DEV Dev,
		VL53LX_UserRoi_t *pRoi)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b092      	sub	sp, #72	@ 0x48
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	VL53LX_zone_config_t  zone_cfg;
	uint8_t x_centre, y_centre, width, height;

	Status = CheckValidRectRoi(*pRoi);
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff feeb 	bl	8003ada <CheckValidRectRoi>
 8003d04:	4603      	mov	r3, r0
 8003d06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (Status != VL53LX_ERROR_NONE)
 8003d0a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d002      	beq.n	8003d18 <VL53LX_SetUserROI+0x30>
		return VL53LX_ERROR_INVALID_PARAMS;
 8003d12:	f06f 0303 	mvn.w	r3, #3
 8003d16:	e050      	b.n	8003dba <VL53LX_SetUserROI+0xd2>

	x_centre = (pRoi->BotRightX + pRoi->TopLeftX  + 1) / 2;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	789b      	ldrb	r3, [r3, #2]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	4413      	add	r3, r2
 8003d24:	3301      	adds	r3, #1
 8003d26:	0fda      	lsrs	r2, r3, #31
 8003d28:	4413      	add	r3, r2
 8003d2a:	105b      	asrs	r3, r3, #1
 8003d2c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
	y_centre = (pRoi->TopLeftY  + pRoi->BotRightY + 1) / 2;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	785b      	ldrb	r3, [r3, #1]
 8003d34:	461a      	mov	r2, r3
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	78db      	ldrb	r3, [r3, #3]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	0fda      	lsrs	r2, r3, #31
 8003d40:	4413      	add	r3, r2
 8003d42:	105b      	asrs	r3, r3, #1
 8003d44:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	width =    (pRoi->BotRightX - pRoi->TopLeftX);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	789a      	ldrb	r2, [r3, #2]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
	height =   (pRoi->TopLeftY  - pRoi->BotRightY);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	785a      	ldrb	r2, [r3, #1]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	78db      	ldrb	r3, [r3, #3]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	zone_cfg.max_zones = 1;
 8003d64:	2301      	movs	r3, #1
 8003d66:	733b      	strb	r3, [r7, #12]
	zone_cfg.active_zones = 0;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	737b      	strb	r3, [r7, #13]
	zone_cfg.user_zones[0].x_centre = x_centre;
 8003d6c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003d70:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	zone_cfg.user_zones[0].y_centre = y_centre;
 8003d74:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003d78:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	zone_cfg.user_zones[0].width = width;
 8003d7c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8003d80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	zone_cfg.user_zones[0].height = height;
 8003d84:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003d88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	if ((width < 3) || (height < 3))
 8003d8c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d903      	bls.n	8003d9c <VL53LX_SetUserROI+0xb4>
 8003d94:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d803      	bhi.n	8003da4 <VL53LX_SetUserROI+0xbc>
		Status = VL53LX_ERROR_INVALID_PARAMS;
 8003d9c:	23fc      	movs	r3, #252	@ 0xfc
 8003d9e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003da2:	e008      	b.n	8003db6 <VL53LX_SetUserROI+0xce>
	else
		Status =  VL53LX_set_zone_config(Dev, &zone_cfg);
 8003da4:	f107 030c 	add.w	r3, r7, #12
 8003da8:	4619      	mov	r1, r3
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f001 fea9 	bl	8005b02 <VL53LX_set_zone_config>
 8003db0:	4603      	mov	r3, r0
 8003db2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	LOG_FUNCTION_END(Status);
	return Status;
 8003db6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3748      	adds	r7, #72	@ 0x48
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <VL53LX_StartMeasurement>:




VL53LX_Error VL53LX_StartMeasurement(VL53LX_DEV Dev)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b086      	sub	sp, #24
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	75fb      	strb	r3, [r7, #23]
	uint8_t DeviceMeasurementMode;
	uint8_t i;
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	3318      	adds	r3, #24
 8003dd2:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	VL53LX_load_patch(Dev);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f001 f911 	bl	8004ffc <VL53LX_load_patch>
	for (i = 0; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 8003dda:	2300      	movs	r3, #0
 8003ddc:	75bb      	strb	r3, [r7, #22]
 8003dde:	e01a      	b.n	8003e16 <VL53LX_StartMeasurement+0x54>
		pdev->PreviousRangeMilliMeter[i] = 0;
 8003de0:	7dbb      	ldrb	r3, [r7, #22]
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8003de8:	3308      	adds	r3, #8
 8003dea:	2100      	movs	r1, #0
 8003dec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		pdev->PreviousRangeStatus[i] = 255;
 8003df0:	7dbb      	ldrb	r3, [r7, #22]
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4413      	add	r3, r2
 8003df6:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 8003dfa:	3318      	adds	r3, #24
 8003dfc:	22ff      	movs	r2, #255	@ 0xff
 8003dfe:	701a      	strb	r2, [r3, #0]
		pdev->PreviousExtendedRange[i] = 0;
 8003e00:	7dbb      	ldrb	r3, [r7, #22]
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	4413      	add	r3, r2
 8003e06:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 8003e0a:	331c      	adds	r3, #28
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 8003e10:	7dbb      	ldrb	r3, [r7, #22]
 8003e12:	3301      	adds	r3, #1
 8003e14:	75bb      	strb	r3, [r7, #22]
 8003e16:	7dbb      	ldrb	r3, [r7, #22]
 8003e18:	2b03      	cmp	r3, #3
 8003e1a:	d9e1      	bls.n	8003de0 <VL53LX_StartMeasurement+0x1e>
	}
	pdev->PreviousStreamCount = 0;
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
	pdev->PreviousRangeActiveResults = 0;
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

	DeviceMeasurementMode = VL53LXDevDataGet(Dev, LLData.measurement_mode);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	7edb      	ldrb	r3, [r3, #27]
 8003e38:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53LX_ERROR_NONE)
 8003e3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d107      	bne.n	8003e52 <VL53LX_StartMeasurement+0x90>
		Status = VL53LX_init_and_start_range(
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	2206      	movs	r2, #6
 8003e46:	4619      	mov	r1, r3
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f001 ffc1 	bl	8005dd0 <VL53LX_init_and_start_range>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53LX_DEVICECONFIGLEVEL_FULL);

	LOG_FUNCTION_END(Status);
	return Status;
 8003e52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <VL53LX_StopMeasurement>:

VL53LX_Error VL53LX_StopMeasurement(VL53LX_DEV Dev)
{
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b084      	sub	sp, #16
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003e66:	2300      	movs	r3, #0
 8003e68:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53LX_stop_range(Dev);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f002 fa7e 	bl	800636c <VL53LX_stop_range>
 8003e70:	4603      	mov	r3, r0
 8003e72:	73fb      	strb	r3, [r7, #15]

	VL53LX_unload_patch(Dev);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f001 f9ef 	bl	8005258 <VL53LX_unload_patch>

	LOG_FUNCTION_END(Status);
	return Status;
 8003e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <VL53LX_ClearInterruptAndStartMeasurement>:


VL53LX_Error VL53LX_ClearInterruptAndStartMeasurement(VL53LX_DEV Dev)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b084      	sub	sp, #16
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	73fb      	strb	r3, [r7, #15]
	uint8_t DeviceMeasurementMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53LXDevDataGet(Dev, LLData.measurement_mode);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	7edb      	ldrb	r3, [r3, #27]
 8003e96:	73bb      	strb	r3, [r7, #14]

	Status = VL53LX_clear_interrupt_and_enable_next_range(Dev,
 8003e98:	7bbb      	ldrb	r3, [r7, #14]
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f002 ff76 	bl	8006d8e <VL53LX_clear_interrupt_and_enable_next_range>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	73fb      	strb	r3, [r7, #15]
			DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 8003ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <VL53LX_GetMeasurementDataReady>:


VL53LX_Error VL53LX_GetMeasurementDataReady(VL53LX_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b084      	sub	sp, #16
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
 8003eba:	6039      	str	r1, [r7, #0]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53LX_is_new_data_ready(Dev, pMeasurementDataReady);
 8003ec0:	6839      	ldr	r1, [r7, #0]
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f00e ff83 	bl	8012dce <VL53LX_is_new_data_ready>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8003ecc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <ConvertStatusHisto>:
	LOG_FUNCTION_END(Status);
	return Status;
}

static uint8_t ConvertStatusHisto(uint8_t FilteredRangeStatus)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	4603      	mov	r3, r0
 8003ee0:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 8003ee2:	79fb      	ldrb	r3, [r7, #7]
 8003ee4:	3b05      	subs	r3, #5
 8003ee6:	2b12      	cmp	r3, #18
 8003ee8:	d840      	bhi.n	8003f6c <ConvertStatusHisto+0x94>
 8003eea:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef0 <ConvertStatusHisto+0x18>)
 8003eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef0:	08003f3d 	.word	0x08003f3d
 8003ef4:	08003f43 	.word	0x08003f43
 8003ef8:	08003f4f 	.word	0x08003f4f
 8003efc:	08003f6d 	.word	0x08003f6d
 8003f00:	08003f67 	.word	0x08003f67
 8003f04:	08003f6d 	.word	0x08003f6d
 8003f08:	08003f6d 	.word	0x08003f6d
 8003f0c:	08003f6d 	.word	0x08003f6d
 8003f10:	08003f6d 	.word	0x08003f6d
 8003f14:	08003f6d 	.word	0x08003f6d
 8003f18:	08003f6d 	.word	0x08003f6d
 8003f1c:	08003f6d 	.word	0x08003f6d
 8003f20:	08003f6d 	.word	0x08003f6d
 8003f24:	08003f6d 	.word	0x08003f6d
 8003f28:	08003f49 	.word	0x08003f49
 8003f2c:	08003f5b 	.word	0x08003f5b
 8003f30:	08003f6d 	.word	0x08003f6d
 8003f34:	08003f61 	.word	0x08003f61
 8003f38:	08003f55 	.word	0x08003f55
	case VL53LX_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53LX_RANGESTATUS_OUTOFBOUNDS_FAIL;
 8003f3c:	2304      	movs	r3, #4
 8003f3e:	73fb      	strb	r3, [r7, #15]
		break;
 8003f40:	e016      	b.n	8003f70 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53LX_RANGESTATUS_SIGMA_FAIL;
 8003f42:	2301      	movs	r3, #1
 8003f44:	73fb      	strb	r3, [r7, #15]
		break;
 8003f46:	e013      	b.n	8003f70 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus =
 8003f48:	2306      	movs	r3, #6
 8003f4a:	73fb      	strb	r3, [r7, #15]
			VL53LX_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
		break;
 8003f4c:	e010      	b.n	8003f70 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53LX_RANGESTATUS_WRAP_TARGET_FAIL;
 8003f4e:	2307      	movs	r3, #7
 8003f50:	73fb      	strb	r3, [r7, #15]
		break;
 8003f52:	e00d      	b.n	8003f70 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_PREV_RANGE_NO_TARGETS:
		RangeStatus = VL53LX_RANGESTATUS_TARGET_PRESENT_LACK_OF_SIGNAL;
 8003f54:	230c      	movs	r3, #12
 8003f56:	73fb      	strb	r3, [r7, #15]
		break;
 8003f58:	e00a      	b.n	8003f70 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_EVENTCONSISTENCY:
		RangeStatus = VL53LX_RANGESTATUS_WRAP_TARGET_FAIL;
 8003f5a:	2307      	movs	r3, #7
 8003f5c:	73fb      	strb	r3, [r7, #15]
		break;
 8003f5e:	e007      	b.n	8003f70 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_RANGECOMPLETE_MERGED_PULSE:
		RangeStatus = VL53LX_RANGESTATUS_RANGE_VALID_MERGED_PULSE;
 8003f60:	230b      	movs	r3, #11
 8003f62:	73fb      	strb	r3, [r7, #15]
		break;
 8003f64:	e004      	b.n	8003f70 <ConvertStatusHisto+0x98>
	case VL53LX_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53LX_RANGESTATUS_RANGE_VALID;
 8003f66:	2300      	movs	r3, #0
 8003f68:	73fb      	strb	r3, [r7, #15]
		break;
 8003f6a:	e001      	b.n	8003f70 <ConvertStatusHisto+0x98>
	default:
		RangeStatus = VL53LX_RANGESTATUS_NONE;
 8003f6c:	23ff      	movs	r3, #255	@ 0xff
 8003f6e:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop

08003f80 <SetTargetData>:

static VL53LX_Error SetTargetData(VL53LX_DEV Dev,
	uint8_t active_results, uint8_t streamcount, uint8_t iteration,
	uint8_t device_status, VL53LX_range_data_t *presults_data,
	VL53LX_TargetRangeData_t *pRangeData)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b08e      	sub	sp, #56	@ 0x38
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	4608      	mov	r0, r1
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	4603      	mov	r3, r0
 8003f90:	70fb      	strb	r3, [r7, #3]
 8003f92:	460b      	mov	r3, r1
 8003f94:	70bb      	strb	r3, [r7, #2]
 8003f96:	4613      	mov	r3, r2
 8003f98:	707b      	strb	r3, [r7, #1]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	VL53LX_LLDriverData_t *pdev =
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	3318      	adds	r3, #24
 8003fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_tuning_parm_storage_t *tp =
 8003fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fa8:	33f8      	adds	r3, #248	@ 0xf8
 8003faa:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t FilteredRangeStatus;
	FixPoint1616_t AmbientRate;
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	int16_t Range, RangeDiff, RangeMillimeterInit;
	int32_t ExtendedRangeEnabled = 0;
 8003fac:	2300      	movs	r3, #0
 8003fae:	60fb      	str	r3, [r7, #12]
	int16_t AddOffset;
	uint8_t histo_merge_nb;

	SUPPRESS_UNUSED_WARNING(Dev);

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 8003fb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fb2:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8003fb6:	f003 031f 	and.w	r3, r3, #31
 8003fba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	SignalRate = VL53LX_FIXPOINT97TOFIXPOINT1616(
 8003fbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fc0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003fc2:	025b      	lsls	r3, r3, #9
 8003fc4:	623b      	str	r3, [r7, #32]
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 8003fc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fc8:	6a3a      	ldr	r2, [r7, #32]
 8003fca:	605a      	str	r2, [r3, #4]

	AmbientRate = VL53LX_FIXPOINT97TOFIXPOINT1616(
 8003fcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fce:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003fd0:	025b      	lsls	r3, r3, #9
 8003fd2:	61fb      	str	r3, [r7, #28]
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 8003fd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fd6:	69fa      	ldr	r2, [r7, #28]
 8003fd8:	609a      	str	r2, [r3, #8]

	TempFix1616 = VL53LX_FIXPOINT97TOFIXPOINT1616(
 8003fda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fdc:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8003fde:	025b      	lsls	r3, r3, #9
 8003fe0:	61bb      	str	r3, [r7, #24]
			presults_data->VL53LX_p_002);

	pRangeData->SigmaMilliMeter = TempFix1616;
 8003fe2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	60da      	str	r2, [r3, #12]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 8003fe8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fea:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
 8003fee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ff0:	821a      	strh	r2, [r3, #16]
	pRangeData->RangeMaxMilliMeter = presults_data->max_range_mm;
 8003ff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ff4:	f9b3 2048 	ldrsh.w	r2, [r3, #72]	@ 0x48
 8003ff8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ffa:	801a      	strh	r2, [r3, #0]
	pRangeData->RangeMinMilliMeter = presults_data->min_range_mm;
 8003ffc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ffe:	f9b3 2044 	ldrsh.w	r2, [r3, #68]	@ 0x44
 8004002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004004:	805a      	strh	r2, [r3, #2]


	switch (device_status) {
 8004006:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800400a:	2b11      	cmp	r3, #17
 800400c:	d009      	beq.n	8004022 <SetTargetData+0xa2>
 800400e:	2b11      	cmp	r3, #17
 8004010:	dc0f      	bgt.n	8004032 <SetTargetData+0xb2>
 8004012:	2b03      	cmp	r3, #3
 8004014:	dc02      	bgt.n	800401c <SetTargetData+0x9c>
 8004016:	2b00      	cmp	r3, #0
 8004018:	dc03      	bgt.n	8004022 <SetTargetData+0xa2>
 800401a:	e00a      	b.n	8004032 <SetTargetData+0xb2>
 800401c:	2b0d      	cmp	r3, #13
 800401e:	d004      	beq.n	800402a <SetTargetData+0xaa>
 8004020:	e007      	b.n	8004032 <SetTargetData+0xb2>
	case VL53LX_DEVICEERROR_MULTCLIPFAIL:
	case VL53LX_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53LX_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53LX_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus =  VL53LX_RANGESTATUS_HARDWARE_FAIL;
 8004022:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004024:	2205      	movs	r2, #5
 8004026:	749a      	strb	r2, [r3, #18]
		break;
 8004028:	e006      	b.n	8004038 <SetTargetData+0xb8>
	case VL53LX_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus =  VL53LX_RANGESTATUS_MIN_RANGE_FAIL;
 800402a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800402c:	220d      	movs	r2, #13
 800402e:	749a      	strb	r2, [r3, #18]
		break;
 8004030:	e002      	b.n	8004038 <SetTargetData+0xb8>
	default:
		pRangeData->RangeStatus =  VL53LX_RANGESTATUS_RANGE_VALID;
 8004032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004034:	2200      	movs	r2, #0
 8004036:	749a      	strb	r2, [r3, #18]
	}


	if ((pRangeData->RangeStatus ==  VL53LX_RANGESTATUS_RANGE_VALID) &&
 8004038:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800403a:	7c9b      	ldrb	r3, [r3, #18]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d117      	bne.n	8004070 <SetTargetData+0xf0>
 8004040:	78fb      	ldrb	r3, [r7, #3]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d114      	bne.n	8004070 <SetTargetData+0xf0>
		(active_results == 0)) {
		pRangeData->RangeStatus =  VL53LX_RANGESTATUS_NONE;
 8004046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004048:	22ff      	movs	r2, #255	@ 0xff
 800404a:	749a      	strb	r2, [r3, #18]
		pRangeData->SignalRateRtnMegaCps = 0;
 800404c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800404e:	2200      	movs	r2, #0
 8004050:	605a      	str	r2, [r3, #4]
		pRangeData->SigmaMilliMeter = 0;
 8004052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004054:	2200      	movs	r2, #0
 8004056:	60da      	str	r2, [r3, #12]
		pRangeData->RangeMilliMeter = 8191;
 8004058:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800405a:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 800405e:	821a      	strh	r2, [r3, #16]
		pRangeData->RangeMaxMilliMeter = 8191;
 8004060:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004062:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8004066:	801a      	strh	r2, [r3, #0]
		pRangeData->RangeMinMilliMeter = 8191;
 8004068:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800406a:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 800406e:	805a      	strh	r2, [r3, #2]
	}


	if (pRangeData->RangeStatus ==  VL53LX_RANGESTATUS_RANGE_VALID)
 8004070:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004072:	7c9b      	ldrb	r3, [r3, #18]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d108      	bne.n	800408a <SetTargetData+0x10a>
		pRangeData->RangeStatus =
			ConvertStatusHisto(FilteredRangeStatus);
 8004078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff ff2b 	bl	8003ed8 <ConvertStatusHisto>
 8004082:	4603      	mov	r3, r0
 8004084:	461a      	mov	r2, r3
		pRangeData->RangeStatus =
 8004086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004088:	749a      	strb	r2, [r3, #18]



	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_UWR_ENABLE,
 800408a:	f107 030c 	add.w	r3, r7, #12
 800408e:	461a      	mov	r2, r3
 8004090:	f248 0191 	movw	r1, #32913	@ 0x8091
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f003 fb73 	bl	8007780 <VL53LX_get_tuning_parm>
			&ExtendedRangeEnabled);

	sequency = streamcount % 2;
 800409a:	78bb      	ldrb	r3, [r7, #2]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	75fb      	strb	r3, [r7, #23]
	uwr_status = 0;
 80040a2:	2300      	movs	r3, #0
 80040a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	RangeMillimeterInit = pRangeData->RangeMilliMeter;
 80040a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040aa:	8a1b      	ldrh	r3, [r3, #16]
 80040ac:	82bb      	strh	r3, [r7, #20]
	AddOffset = 0;
 80040ae:	2300      	movs	r3, #0
 80040b0:	86bb      	strh	r3, [r7, #52]	@ 0x34

	pRangeData->ExtendedRange = 0;
 80040b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040b4:	2200      	movs	r2, #0
 80040b6:	74da      	strb	r2, [r3, #19]


	Status = VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 80040b8:	f107 030b 	add.w	r3, r7, #11
 80040bc:	4619      	mov	r1, r3
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f009 fa82 	bl	800d5c8 <VL53LX_compute_histo_merge_nb>
 80040c4:	4603      	mov	r3, r0
 80040c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	if ((active_results != 1) ||
 80040ca:	78fb      	ldrb	r3, [r7, #3]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d109      	bne.n	80040e4 <SetTargetData+0x164>
		(pdev->PreviousRangeActiveResults != 1)||(histo_merge_nb == 0))
 80040d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040d2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80040d6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
	if ((active_results != 1) ||
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d102      	bne.n	80040e4 <SetTargetData+0x164>
		(pdev->PreviousRangeActiveResults != 1)||(histo_merge_nb == 0))
 80040de:	7afb      	ldrb	r3, [r7, #11]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <SetTargetData+0x168>
		ExtendedRangeEnabled = 0;
 80040e4:	2300      	movs	r3, #0
 80040e6:	60fb      	str	r3, [r7, #12]

	if (ExtendedRangeEnabled &&
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	f000 81db 	beq.w	80044a6 <SetTargetData+0x526>
		(pRangeData->RangeStatus ==
 80040f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040f2:	7c9b      	ldrb	r3, [r3, #18]
	if (ExtendedRangeEnabled &&
 80040f4:	2b07      	cmp	r3, #7
 80040f6:	d004      	beq.n	8004102 <SetTargetData+0x182>
			VL53LX_RANGESTATUS_WRAP_TARGET_FAIL ||
			pRangeData->RangeStatus ==
 80040f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040fa:	7c9b      	ldrb	r3, [r3, #18]
			VL53LX_RANGESTATUS_WRAP_TARGET_FAIL ||
 80040fc:	2b04      	cmp	r3, #4
 80040fe:	f040 81d2 	bne.w	80044a6 <SetTargetData+0x526>
			VL53LX_RANGESTATUS_OUTOFBOUNDS_FAIL)
		&& (pdev->PreviousRangeStatus[iteration] ==
 8004102:	787b      	ldrb	r3, [r7, #1]
 8004104:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004106:	4413      	add	r3, r2
 8004108:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 800410c:	3318      	adds	r3, #24
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	2b07      	cmp	r3, #7
 8004112:	d01c      	beq.n	800414e <SetTargetData+0x1ce>
			VL53LX_RANGESTATUS_WRAP_TARGET_FAIL ||
			pdev->PreviousRangeStatus[iteration] ==
 8004114:	787b      	ldrb	r3, [r7, #1]
 8004116:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004118:	4413      	add	r3, r2
 800411a:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 800411e:	3318      	adds	r3, #24
 8004120:	781b      	ldrb	r3, [r3, #0]
			VL53LX_RANGESTATUS_WRAP_TARGET_FAIL ||
 8004122:	2b04      	cmp	r3, #4
 8004124:	d013      	beq.n	800414e <SetTargetData+0x1ce>
			VL53LX_RANGESTATUS_OUTOFBOUNDS_FAIL ||
			(pdev->PreviousRangeStatus[iteration] ==
 8004126:	787b      	ldrb	r3, [r7, #1]
 8004128:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800412a:	4413      	add	r3, r2
 800412c:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 8004130:	3318      	adds	r3, #24
 8004132:	781b      	ldrb	r3, [r3, #0]
			VL53LX_RANGESTATUS_OUTOFBOUNDS_FAIL ||
 8004134:	2b00      	cmp	r3, #0
 8004136:	f040 81b6 	bne.w	80044a6 <SetTargetData+0x526>
			VL53LX_RANGESTATUS_RANGE_VALID &&
			pdev->PreviousExtendedRange[iteration] == 1)))
 800413a:	787b      	ldrb	r3, [r7, #1]
 800413c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800413e:	4413      	add	r3, r2
 8004140:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 8004144:	331c      	adds	r3, #28
 8004146:	781b      	ldrb	r3, [r3, #0]
			VL53LX_RANGESTATUS_RANGE_VALID &&
 8004148:	2b01      	cmp	r3, #1
 800414a:	f040 81ac 	bne.w	80044a6 <SetTargetData+0x526>
	{
		if (((pdev->PreviousStreamCount) ==
 800414e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004150:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8004154:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004158:	461a      	mov	r2, r3
			(pdev->hist_data.result__stream_count - 1 ))
 800415a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800415c:	f893 343f 	ldrb.w	r3, [r3, #1087]	@ 0x43f
 8004160:	3b01      	subs	r3, #1
		if (((pdev->PreviousStreamCount) ==
 8004162:	429a      	cmp	r2, r3
 8004164:	d00c      	beq.n	8004180 <SetTargetData+0x200>
		|| ((pdev->PreviousStreamCount) ==
 8004166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004168:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800416c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004170:	461a      	mov	r2, r3
			(pdev->hist_data.result__stream_count + 127)))
 8004172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004174:	f893 343f 	ldrb.w	r3, [r3, #1087]	@ 0x43f
 8004178:	337f      	adds	r3, #127	@ 0x7f
		|| ((pdev->PreviousStreamCount) ==
 800417a:	429a      	cmp	r2, r3
 800417c:	f040 816b 	bne.w	8004456 <SetTargetData+0x4d6>
		{
		RangeDiff = pRangeData->RangeMilliMeter -
 8004180:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004182:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8004186:	b29a      	uxth	r2, r3
			pdev->PreviousRangeMilliMeter[iteration];
 8004188:	787b      	ldrb	r3, [r7, #1]
 800418a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800418c:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8004190:	3308      	adds	r3, #8
 8004192:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8004196:	b29b      	uxth	r3, r3
		RangeDiff = pRangeData->RangeMilliMeter -
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	b29b      	uxth	r3, r3
 800419c:	827b      	strh	r3, [r7, #18]

		uwr_status = 1;
 800419e:	2301      	movs	r3, #1
 80041a0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		switch (pdev->preset_mode) {
 80041a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a6:	785b      	ldrb	r3, [r3, #1]
 80041a8:	2b21      	cmp	r3, #33	@ 0x21
 80041aa:	d008      	beq.n	80041be <SetTargetData+0x23e>
 80041ac:	2b21      	cmp	r3, #33	@ 0x21
 80041ae:	f300 814e 	bgt.w	800444e <SetTargetData+0x4ce>
 80041b2:	2b1b      	cmp	r3, #27
 80041b4:	f000 80d7 	beq.w	8004366 <SetTargetData+0x3e6>
 80041b8:	2b1e      	cmp	r3, #30
 80041ba:	d004      	beq.n	80041c6 <SetTargetData+0x246>
 80041bc:	e147      	b.n	800444e <SetTargetData+0x4ce>
			case VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE:

				uwr_status = 0;
 80041be:	2300      	movs	r3, #0
 80041c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 80041c4:	e147      	b.n	8004456 <SetTargetData+0x4d6>

			case VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE:
				if (RangeDiff > tp->tp_uwr_med_z_1_min &&
 80041c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c8:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	@ 0x8e
 80041cc:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	dd0e      	ble.n	80041f2 <SetTargetData+0x272>
					RangeDiff < tp->tp_uwr_med_z_1_max &&
 80041d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d6:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	@ 0x90
				if (RangeDiff > tp->tp_uwr_med_z_1_min &&
 80041da:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80041de:	429a      	cmp	r2, r3
 80041e0:	da07      	bge.n	80041f2 <SetTargetData+0x272>
					RangeDiff < tp->tp_uwr_med_z_1_max &&
 80041e2:	7dfb      	ldrb	r3, [r7, #23]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d104      	bne.n	80041f2 <SetTargetData+0x272>
					sequency == 1) {
					AddOffset =
 80041e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ea:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 80041ee:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80041f0:	e0b8      	b.n	8004364 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_1_rangeb;
				}
				else
				if (RangeDiff < -tp->tp_uwr_med_z_1_min &&
 80041f2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80041f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f8:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	@ 0x8e
 80041fc:	425b      	negs	r3, r3
 80041fe:	429a      	cmp	r2, r3
 8004200:	da0f      	bge.n	8004222 <SetTargetData+0x2a2>
					RangeDiff > -tp->tp_uwr_med_z_1_max &&
 8004202:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004208:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	@ 0x90
 800420c:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_med_z_1_min &&
 800420e:	429a      	cmp	r2, r3
 8004210:	dd07      	ble.n	8004222 <SetTargetData+0x2a2>
					RangeDiff > -tp->tp_uwr_med_z_1_max &&
 8004212:	7dfb      	ldrb	r3, [r7, #23]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d104      	bne.n	8004222 <SetTargetData+0x2a2>
					sequency == 0) {
					AddOffset =
 8004218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800421a:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
 800421e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004220:	e0a0      	b.n	8004364 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_1_rangea;
				}
				else
				if (RangeDiff > tp->tp_uwr_med_z_2_min &&
 8004222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004224:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	@ 0x92
 8004228:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800422c:	429a      	cmp	r2, r3
 800422e:	dd0e      	ble.n	800424e <SetTargetData+0x2ce>
					RangeDiff < tp->tp_uwr_med_z_2_max &&
 8004230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004232:	f9b3 3094 	ldrsh.w	r3, [r3, #148]	@ 0x94
				if (RangeDiff > tp->tp_uwr_med_z_2_min &&
 8004236:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800423a:	429a      	cmp	r2, r3
 800423c:	da07      	bge.n	800424e <SetTargetData+0x2ce>
					RangeDiff < tp->tp_uwr_med_z_2_max &&
 800423e:	7dfb      	ldrb	r3, [r7, #23]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d104      	bne.n	800424e <SetTargetData+0x2ce>
					sequency == 0) {
					AddOffset =
 8004244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004246:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	@ 0xa6
 800424a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800424c:	e08a      	b.n	8004364 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_2_rangea;
				}
				else
				if (RangeDiff < -tp->tp_uwr_med_z_2_min &&
 800424e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004254:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	@ 0x92
 8004258:	425b      	negs	r3, r3
 800425a:	429a      	cmp	r2, r3
 800425c:	da0f      	bge.n	800427e <SetTargetData+0x2fe>
					RangeDiff > -tp->tp_uwr_med_z_2_max &&
 800425e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004264:	f9b3 3094 	ldrsh.w	r3, [r3, #148]	@ 0x94
 8004268:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_med_z_2_min &&
 800426a:	429a      	cmp	r2, r3
 800426c:	dd07      	ble.n	800427e <SetTargetData+0x2fe>
					RangeDiff > -tp->tp_uwr_med_z_2_max &&
 800426e:	7dfb      	ldrb	r3, [r7, #23]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d104      	bne.n	800427e <SetTargetData+0x2fe>
					sequency == 1) {
					AddOffset =
 8004274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004276:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 800427a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800427c:	e072      	b.n	8004364 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_2_rangeb;
				}
				else
				if (RangeDiff > tp->tp_uwr_med_z_3_min &&
 800427e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004280:	f9b3 3096 	ldrsh.w	r3, [r3, #150]	@ 0x96
 8004284:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004288:	429a      	cmp	r2, r3
 800428a:	dd0e      	ble.n	80042aa <SetTargetData+0x32a>
					RangeDiff < tp->tp_uwr_med_z_3_max &&
 800428c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800428e:	f9b3 3098 	ldrsh.w	r3, [r3, #152]	@ 0x98
				if (RangeDiff > tp->tp_uwr_med_z_3_min &&
 8004292:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004296:	429a      	cmp	r2, r3
 8004298:	da07      	bge.n	80042aa <SetTargetData+0x32a>
					RangeDiff < tp->tp_uwr_med_z_3_max &&
 800429a:	7dfb      	ldrb	r3, [r7, #23]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d104      	bne.n	80042aa <SetTargetData+0x32a>
					sequency == 1) {
					AddOffset =
 80042a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80042a6:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80042a8:	e05c      	b.n	8004364 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_3_rangeb;
				}
				else
				if (RangeDiff < -tp->tp_uwr_med_z_3_min &&
 80042aa:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	f9b3 3096 	ldrsh.w	r3, [r3, #150]	@ 0x96
 80042b4:	425b      	negs	r3, r3
 80042b6:	429a      	cmp	r2, r3
 80042b8:	da0f      	bge.n	80042da <SetTargetData+0x35a>
					RangeDiff > -tp->tp_uwr_med_z_3_max &&
 80042ba:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80042be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c0:	f9b3 3098 	ldrsh.w	r3, [r3, #152]	@ 0x98
 80042c4:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_med_z_3_min &&
 80042c6:	429a      	cmp	r2, r3
 80042c8:	dd07      	ble.n	80042da <SetTargetData+0x35a>
					RangeDiff > -tp->tp_uwr_med_z_3_max &&
 80042ca:	7dfb      	ldrb	r3, [r7, #23]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d104      	bne.n	80042da <SetTargetData+0x35a>
					sequency == 0) {
					AddOffset =
 80042d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d2:	f8b3 30aa 	ldrh.w	r3, [r3, #170]	@ 0xaa
 80042d6:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80042d8:	e044      	b.n	8004364 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_3_rangea;
				}
				else
				if (RangeDiff > tp->tp_uwr_med_z_4_min &&
 80042da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042dc:	f9b3 309a 	ldrsh.w	r3, [r3, #154]	@ 0x9a
 80042e0:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	dd0e      	ble.n	8004306 <SetTargetData+0x386>
					RangeDiff < tp->tp_uwr_med_z_4_max &&
 80042e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ea:	f9b3 309c 	ldrsh.w	r3, [r3, #156]	@ 0x9c
				if (RangeDiff > tp->tp_uwr_med_z_4_min &&
 80042ee:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	da07      	bge.n	8004306 <SetTargetData+0x386>
					RangeDiff < tp->tp_uwr_med_z_4_max &&
 80042f6:	7dfb      	ldrb	r3, [r7, #23]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d104      	bne.n	8004306 <SetTargetData+0x386>
					sequency == 0) {
					AddOffset =
 80042fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fe:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 8004302:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004304:	e02e      	b.n	8004364 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_4_rangea;
				}
				else
				if (RangeDiff < -tp->tp_uwr_med_z_4_min &&
 8004306:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800430a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430c:	f9b3 309a 	ldrsh.w	r3, [r3, #154]	@ 0x9a
 8004310:	425b      	negs	r3, r3
 8004312:	429a      	cmp	r2, r3
 8004314:	da0f      	bge.n	8004336 <SetTargetData+0x3b6>
					RangeDiff > -tp->tp_uwr_med_z_4_max &&
 8004316:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800431a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431c:	f9b3 309c 	ldrsh.w	r3, [r3, #156]	@ 0x9c
 8004320:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_med_z_4_min &&
 8004322:	429a      	cmp	r2, r3
 8004324:	dd07      	ble.n	8004336 <SetTargetData+0x3b6>
					RangeDiff > -tp->tp_uwr_med_z_4_max &&
 8004326:	7dfb      	ldrb	r3, [r7, #23]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d104      	bne.n	8004336 <SetTargetData+0x3b6>
					sequency == 1) {
					AddOffset =
 800432c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432e:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 8004332:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004334:	e016      	b.n	8004364 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_4_rangeb;
				}
				else
				if (RangeDiff < tp->tp_uwr_med_z_5_max &&
 8004336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004338:	f9b3 30a0 	ldrsh.w	r3, [r3, #160]	@ 0xa0
 800433c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004340:	429a      	cmp	r2, r3
 8004342:	da0b      	bge.n	800435c <SetTargetData+0x3dc>
					RangeDiff > tp->tp_uwr_med_z_5_min) {
 8004344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004346:	f9b3 309e 	ldrsh.w	r3, [r3, #158]	@ 0x9e
				if (RangeDiff < tp->tp_uwr_med_z_5_max &&
 800434a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800434e:	429a      	cmp	r2, r3
 8004350:	dd04      	ble.n	800435c <SetTargetData+0x3dc>
					AddOffset =
 8004352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004354:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	@ 0xb2
 8004358:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800435a:	e003      	b.n	8004364 <SetTargetData+0x3e4>
					tp->tp_uwr_med_corr_z_5_rangea;
				} else
					uwr_status = 0;
 800435c:	2300      	movs	r3, #0
 800435e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 8004362:	e078      	b.n	8004456 <SetTargetData+0x4d6>
 8004364:	e077      	b.n	8004456 <SetTargetData+0x4d6>

			case VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE:
				if (RangeDiff > tp->tp_uwr_lng_z_1_min &&
 8004366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004368:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 800436c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004370:	429a      	cmp	r2, r3
 8004372:	dd0e      	ble.n	8004392 <SetTargetData+0x412>
					RangeDiff < tp->tp_uwr_lng_z_1_max &&
 8004374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004376:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
				if (RangeDiff > tp->tp_uwr_lng_z_1_min &&
 800437a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800437e:	429a      	cmp	r2, r3
 8004380:	da07      	bge.n	8004392 <SetTargetData+0x412>
					RangeDiff < tp->tp_uwr_lng_z_1_max &&
 8004382:	7dfb      	ldrb	r3, [r7, #23]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d104      	bne.n	8004392 <SetTargetData+0x412>
					sequency == 0) {
					AddOffset =
 8004388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800438a:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	@ 0xca
 800438e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004390:	e05c      	b.n	800444c <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_1_rangea;
				}
				else
				if (RangeDiff < -tp->tp_uwr_lng_z_1_min &&
 8004392:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004398:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 800439c:	425b      	negs	r3, r3
 800439e:	429a      	cmp	r2, r3
 80043a0:	da0f      	bge.n	80043c2 <SetTargetData+0x442>
					RangeDiff > -tp->tp_uwr_lng_z_1_max &&
 80043a2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80043a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a8:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 80043ac:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_lng_z_1_min &&
 80043ae:	429a      	cmp	r2, r3
 80043b0:	dd07      	ble.n	80043c2 <SetTargetData+0x442>
					RangeDiff > -tp->tp_uwr_lng_z_1_max &&
 80043b2:	7dfb      	ldrb	r3, [r7, #23]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d104      	bne.n	80043c2 <SetTargetData+0x442>
					sequency == 1) {
					AddOffset =
 80043b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ba:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 80043be:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80043c0:	e044      	b.n	800444c <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_1_rangeb;
				}
				else
				if (RangeDiff > tp->tp_uwr_lng_z_2_min &&
 80043c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c4:	f9b3 30ba 	ldrsh.w	r3, [r3, #186]	@ 0xba
 80043c8:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	dd0e      	ble.n	80043ee <SetTargetData+0x46e>
					RangeDiff < tp->tp_uwr_lng_z_2_max &&
 80043d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d2:	f9b3 30bc 	ldrsh.w	r3, [r3, #188]	@ 0xbc
				if (RangeDiff > tp->tp_uwr_lng_z_2_min &&
 80043d6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80043da:	429a      	cmp	r2, r3
 80043dc:	da07      	bge.n	80043ee <SetTargetData+0x46e>
					RangeDiff < tp->tp_uwr_lng_z_2_max &&
 80043de:	7dfb      	ldrb	r3, [r7, #23]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d104      	bne.n	80043ee <SetTargetData+0x46e>
					sequency == 1) {
					AddOffset =
 80043e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e6:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 80043ea:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80043ec:	e02e      	b.n	800444c <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_2_rangeb;
				}
				else
				if (RangeDiff < -tp->tp_uwr_lng_z_2_min &&
 80043ee:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80043f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f4:	f9b3 30ba 	ldrsh.w	r3, [r3, #186]	@ 0xba
 80043f8:	425b      	negs	r3, r3
 80043fa:	429a      	cmp	r2, r3
 80043fc:	da0f      	bge.n	800441e <SetTargetData+0x49e>
					RangeDiff > -tp->tp_uwr_lng_z_2_max &&
 80043fe:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004404:	f9b3 30bc 	ldrsh.w	r3, [r3, #188]	@ 0xbc
 8004408:	425b      	negs	r3, r3
				if (RangeDiff < -tp->tp_uwr_lng_z_2_min &&
 800440a:	429a      	cmp	r2, r3
 800440c:	dd07      	ble.n	800441e <SetTargetData+0x49e>
					RangeDiff > -tp->tp_uwr_lng_z_2_max &&
 800440e:	7dfb      	ldrb	r3, [r7, #23]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d104      	bne.n	800441e <SetTargetData+0x49e>
					sequency == 0) {
					AddOffset =
 8004414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004416:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 800441a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800441c:	e016      	b.n	800444c <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_2_rangea;
				}
				else
				if (RangeDiff < tp->tp_uwr_lng_z_3_max &&
 800441e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004420:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 8004424:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004428:	429a      	cmp	r2, r3
 800442a:	da0b      	bge.n	8004444 <SetTargetData+0x4c4>
					RangeDiff > tp->tp_uwr_lng_z_3_min) {
 800442c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800442e:	f9b3 30be 	ldrsh.w	r3, [r3, #190]	@ 0xbe
				if (RangeDiff < tp->tp_uwr_lng_z_3_max &&
 8004432:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004436:	429a      	cmp	r2, r3
 8004438:	dd04      	ble.n	8004444 <SetTargetData+0x4c4>
					AddOffset =
 800443a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800443c:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8004440:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004442:	e003      	b.n	800444c <SetTargetData+0x4cc>
					tp->tp_uwr_lng_corr_z_3_rangea;
				}
				else
					uwr_status = 0;
 8004444:	2300      	movs	r3, #0
 8004446:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 800444a:	e004      	b.n	8004456 <SetTargetData+0x4d6>
 800444c:	e003      	b.n	8004456 <SetTargetData+0x4d6>

			default:
				uwr_status = 0;
 800444e:	2300      	movs	r3, #0
 8004450:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				break;
 8004454:	bf00      	nop
			}
		}

		if (uwr_status) {
 8004456:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800445a:	2b00      	cmp	r3, #0
 800445c:	d023      	beq.n	80044a6 <SetTargetData+0x526>
			pRangeData->RangeMilliMeter += AddOffset;
 800445e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004460:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8004464:	b29a      	uxth	r2, r3
 8004466:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004468:	4413      	add	r3, r2
 800446a:	b29b      	uxth	r3, r3
 800446c:	b21a      	sxth	r2, r3
 800446e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004470:	821a      	strh	r2, [r3, #16]
			pRangeData->RangeMinMilliMeter += AddOffset;
 8004472:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004474:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004478:	b29a      	uxth	r2, r3
 800447a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800447c:	4413      	add	r3, r2
 800447e:	b29b      	uxth	r3, r3
 8004480:	b21a      	sxth	r2, r3
 8004482:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004484:	805a      	strh	r2, [r3, #2]
			pRangeData->RangeMaxMilliMeter += AddOffset;
 8004486:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004488:	f9b3 3000 	ldrsh.w	r3, [r3]
 800448c:	b29a      	uxth	r2, r3
 800448e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004490:	4413      	add	r3, r2
 8004492:	b29b      	uxth	r3, r3
 8004494:	b21a      	sxth	r2, r3
 8004496:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004498:	801a      	strh	r2, [r3, #0]
			pRangeData->ExtendedRange = 1;
 800449a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800449c:	2201      	movs	r2, #1
 800449e:	74da      	strb	r2, [r3, #19]
			pRangeData->RangeStatus = 0;
 80044a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044a2:	2200      	movs	r2, #0
 80044a4:	749a      	strb	r2, [r3, #18]
		}

	}

	pdev->PreviousRangeMilliMeter[iteration] = RangeMillimeterInit;
 80044a6:	787b      	ldrb	r3, [r7, #1]
 80044a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044aa:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 80044ae:	3308      	adds	r3, #8
 80044b0:	8ab9      	ldrh	r1, [r7, #20]
 80044b2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	pdev->PreviousRangeStatus[iteration] = pRangeData->RangeStatus;
 80044b6:	787b      	ldrb	r3, [r7, #1]
 80044b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044ba:	7c91      	ldrb	r1, [r2, #18]
 80044bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044be:	4413      	add	r3, r2
 80044c0:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 80044c4:	3318      	adds	r3, #24
 80044c6:	460a      	mov	r2, r1
 80044c8:	701a      	strb	r2, [r3, #0]
	pdev->PreviousExtendedRange[iteration] = pRangeData->ExtendedRange;
 80044ca:	787b      	ldrb	r3, [r7, #1]
 80044cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044ce:	7cd1      	ldrb	r1, [r2, #19]
 80044d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044d2:	4413      	add	r3, r2
 80044d4:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 80044d8:	331c      	adds	r3, #28
 80044da:	460a      	mov	r2, r1
 80044dc:	701a      	strb	r2, [r3, #0]
	pdev->PreviousRangeActiveResults = active_results;
 80044de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80044e4:	461a      	mov	r2, r3
 80044e6:	78fb      	ldrb	r3, [r7, #3]
 80044e8:	f882 30a0 	strb.w	r3, [r2, #160]	@ 0xa0

	Range = pRangeData->RangeMilliMeter;
 80044ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044ee:	8a1b      	ldrh	r3, [r3, #16]
 80044f0:	823b      	strh	r3, [r7, #16]
	if ((pRangeData->RangeStatus ==  VL53LX_RANGESTATUS_RANGE_VALID) &&
 80044f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044f4:	7c9b      	ldrb	r3, [r3, #18]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d110      	bne.n	800451c <SetTargetData+0x59c>
 80044fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	da0c      	bge.n	800451c <SetTargetData+0x59c>
		(Range < 0)) {
		if (Range < BDTable[VL53LX_TUNING_PROXY_MIN])
 8004502:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004506:	4b08      	ldr	r3, [pc, #32]	@ (8004528 <SetTargetData+0x5a8>)
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	429a      	cmp	r2, r3
 800450c:	da03      	bge.n	8004516 <SetTargetData+0x596>
			pRangeData->RangeStatus =
 800450e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004510:	220e      	movs	r2, #14
 8004512:	749a      	strb	r2, [r3, #18]
 8004514:	e002      	b.n	800451c <SetTargetData+0x59c>
					 VL53LX_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 8004516:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004518:	2200      	movs	r2, #0
 800451a:	821a      	strh	r2, [r3, #16]
	}

	return Status;
 800451c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
}
 8004520:	4618      	mov	r0, r3
 8004522:	3738      	adds	r7, #56	@ 0x38
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	20000008 	.word	0x20000008

0800452c <SetMeasurementData>:


static VL53LX_Error SetMeasurementData(VL53LX_DEV Dev,
	VL53LX_range_results_t *presults,
	VL53LX_MultiRangingData_t *pMultiRangingData)
{
 800452c:	b590      	push	{r4, r7, lr}
 800452e:	b08f      	sub	sp, #60	@ 0x3c
 8004530:	af04      	add	r7, sp, #16
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	607a      	str	r2, [r7, #4]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	3318      	adds	r3, #24
 800453c:	623b      	str	r3, [r7, #32]
	uint8_t i;
	uint8_t iteration;
	VL53LX_TargetRangeData_t *pRangeData;
	VL53LX_range_data_t *presults_data;
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 800453e:	2300      	movs	r3, #0
 8004540:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t ActiveResults;

	pMultiRangingData->NumberOfObjectsFound = presults->active_results;
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	7c9a      	ldrb	r2, [r3, #18]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	715a      	strb	r2, [r3, #5]
	pMultiRangingData->HasXtalkValueChanged =
			presults->smudge_corrector_data.new_xtalk_applied_flag;
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f893 2196 	ldrb.w	r2, [r3, #406]	@ 0x196
	pMultiRangingData->HasXtalkValueChanged =
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58


	pMultiRangingData->TimeStamp = 0;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]

	pMultiRangingData->StreamCount = presults->stream_count;
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	78da      	ldrb	r2, [r3, #3]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	711a      	strb	r2, [r3, #4]

	ActiveResults = presults->active_results;
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	7c9b      	ldrb	r3, [r3, #18]
 800456a:	77fb      	strb	r3, [r7, #31]
	if (ActiveResults < 1)
 800456c:	7ffb      	ldrb	r3, [r7, #31]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d103      	bne.n	800457a <SetMeasurementData+0x4e>

		iteration = 1;
 8004572:	2301      	movs	r3, #1
 8004574:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004578:	e002      	b.n	8004580 <SetMeasurementData+0x54>
	else
		iteration = ActiveResults;
 800457a:	7ffb      	ldrb	r3, [r7, #31]
 800457c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	for (i = 0; i < iteration; i++) {
 8004580:	2300      	movs	r3, #0
 8004582:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004586:	e035      	b.n	80045f4 <SetMeasurementData+0xc8>
		pRangeData = &(pMultiRangingData->RangeData[i]);
 8004588:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800458c:	4613      	mov	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4413      	add	r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	3308      	adds	r3, #8
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	4413      	add	r3, r2
 800459a:	61bb      	str	r3, [r7, #24]

		presults_data = &(presults->VL53LX_p_003[i]);
 800459c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045a0:	224c      	movs	r2, #76	@ 0x4c
 80045a2:	fb02 f303 	mul.w	r3, r2, r3
 80045a6:	3310      	adds	r3, #16
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	4413      	add	r3, r2
 80045ac:	3304      	adds	r3, #4
 80045ae:	617b      	str	r3, [r7, #20]
		if (Status == VL53LX_ERROR_NONE)
 80045b0:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d113      	bne.n	80045e0 <SetMeasurementData+0xb4>
			Status = SetTargetData(Dev, ActiveResults,
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	7918      	ldrb	r0, [r3, #4]
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	7c1b      	ldrb	r3, [r3, #16]
 80045c0:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 80045c4:	7ff9      	ldrb	r1, [r7, #31]
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	9202      	str	r2, [sp, #8]
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	9201      	str	r2, [sp, #4]
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	4623      	mov	r3, r4
 80045d2:	4602      	mov	r2, r0
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f7ff fcd3 	bl	8003f80 <SetTargetData>
 80045da:	4603      	mov	r3, r0
 80045dc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
					presults->device_status,
					presults_data,
					pRangeData);

		pMultiRangingData->EffectiveSpadRtnCount =
				presults_data->VL53LX_p_004;
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	8ada      	ldrh	r2, [r3, #22]
		pMultiRangingData->EffectiveSpadRtnCount =
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
	for (i = 0; i < iteration; i++) {
 80045ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045ee:	3301      	adds	r3, #1
 80045f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80045f4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80045f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d3c3      	bcc.n	8004588 <SetMeasurementData+0x5c>

	}
	pdev->PreviousStreamCount = pdev->hist_data.result__stream_count;
 8004600:	6a3b      	ldr	r3, [r7, #32]
 8004602:	f893 243f 	ldrb.w	r2, [r3, #1087]	@ 0x43f
 8004606:	6a3b      	ldr	r3, [r7, #32]
 8004608:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800460c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
	for (i = iteration; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 8004610:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004614:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004618:	e01f      	b.n	800465a <SetMeasurementData+0x12e>
		pdev->PreviousRangeMilliMeter[i] = 0;
 800461a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800461e:	6a3a      	ldr	r2, [r7, #32]
 8004620:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8004624:	3308      	adds	r3, #8
 8004626:	2100      	movs	r1, #0
 8004628:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		pdev->PreviousRangeStatus[i] = 255;
 800462c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004630:	6a3a      	ldr	r2, [r7, #32]
 8004632:	4413      	add	r3, r2
 8004634:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 8004638:	3318      	adds	r3, #24
 800463a:	22ff      	movs	r2, #255	@ 0xff
 800463c:	701a      	strb	r2, [r3, #0]
		pdev->PreviousExtendedRange[i] = 0;
 800463e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004642:	6a3a      	ldr	r2, [r7, #32]
 8004644:	4413      	add	r3, r2
 8004646:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 800464a:	331c      	adds	r3, #28
 800464c:	2200      	movs	r2, #0
 800464e:	701a      	strb	r2, [r3, #0]
	for (i = iteration; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 8004650:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004654:	3301      	adds	r3, #1
 8004656:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800465a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800465e:	2b03      	cmp	r3, #3
 8004660:	d9db      	bls.n	800461a <SetMeasurementData+0xee>
	}

	return Status;
 8004662:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
}
 8004666:	4618      	mov	r0, r3
 8004668:	372c      	adds	r7, #44	@ 0x2c
 800466a:	46bd      	mov	sp, r7
 800466c:	bd90      	pop	{r4, r7, pc}

0800466e <VL53LX_GetMultiRangingData>:


VL53LX_Error VL53LX_GetMultiRangingData(VL53LX_DEV Dev,
		VL53LX_MultiRangingData_t *pMultiRangingData)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b086      	sub	sp, #24
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
 8004676:	6039      	str	r1, [r7, #0]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 8004678:	2300      	movs	r3, #0
 800467a:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev =
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3318      	adds	r3, #24
 8004680:	613b      	str	r3, [r7, #16]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_range_results_t *presults =
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	f503 53a0 	add.w	r3, r3, #5120	@ 0x1400
 8004688:	60fb      	str	r3, [r7, #12]
			(VL53LX_range_results_t *) pdev->wArea1;

	LOG_FUNCTION_START("");


	memset(pMultiRangingData, 0xFF,
 800468a:	225c      	movs	r2, #92	@ 0x5c
 800468c:	21ff      	movs	r1, #255	@ 0xff
 800468e:	6838      	ldr	r0, [r7, #0]
 8004690:	f01a fa86 	bl	801eba0 <memset>
		sizeof(VL53LX_MultiRangingData_t));


	Status = VL53LX_get_device_results(
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	2102      	movs	r1, #2
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f001 ff76 	bl	800658a <VL53LX_get_device_results>
 800469e:	4603      	mov	r3, r0
 80046a0:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_DEVICERESULTSLEVEL_FULL,
				presults);

	Status = SetMeasurementData(Dev,
 80046a2:	683a      	ldr	r2, [r7, #0]
 80046a4:	68f9      	ldr	r1, [r7, #12]
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f7ff ff40 	bl	800452c <SetMeasurementData>
 80046ac:	4603      	mov	r3, r0
 80046ae:	75fb      	strb	r3, [r7, #23]
					presults,
					pMultiRangingData);

	LOG_FUNCTION_END(Status);
	return Status;
 80046b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3718      	adds	r7, #24
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <VL53LX_PerformRefSpadManagement>:
	return Status;
}


VL53LX_Error VL53LX_PerformRefSpadManagement(VL53LX_DEV Dev)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b090      	sub	sp, #64	@ 0x40
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 80046c4:	2300      	movs	r3, #0
 80046c6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53LX_Error RawStatus;
	uint8_t dcrbuffer[24];
	uint8_t *commbuf;
	uint8_t numloc[2] = {5, 3};
 80046ca:	f240 3305 	movw	r3, #773	@ 0x305
 80046ce:	81bb      	strh	r3, [r7, #12]
	VL53LX_customer_nvm_managed_t *pc;
	VL53LX_DistanceModes DistanceMode;

	LOG_FUNCTION_START("");

	pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	3318      	adds	r3, #24
 80046d4:	63bb      	str	r3, [r7, #56]	@ 0x38
	pc = &pdev->customer;
 80046d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046d8:	3348      	adds	r3, #72	@ 0x48
 80046da:	637b      	str	r3, [r7, #52]	@ 0x34

	DistanceMode = VL53LXDevDataGet(Dev,
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80046e2:	f893 34e0 	ldrb.w	r3, [r3, #1248]	@ 0x4e0
 80046e6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			CurrentParameters.DistanceMode);

	if (Status == VL53LX_ERROR_NONE)
 80046ea:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d108      	bne.n	8004704 <VL53LX_PerformRefSpadManagement+0x48>
		Status = VL53LX_run_ref_spad_char(Dev, &RawStatus);
 80046f2:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 80046f6:	4619      	mov	r1, r3
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f000 f8db 	bl	80048b4 <VL53LX_run_ref_spad_char>
 80046fe:	4603      	mov	r3, r0
 8004700:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status == VL53LX_WARNING_REF_SPAD_CHAR_RATE_TOO_HIGH) {
 8004704:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004708:	f113 0f1d 	cmn.w	r3, #29
 800470c:	d14e      	bne.n	80047ac <VL53LX_PerformRefSpadManagement+0xf0>

		Status = VL53LX_read_nvm_raw_data(Dev,
 800470e:	f107 0310 	add.w	r3, r7, #16
 8004712:	2206      	movs	r2, #6
 8004714:	2128      	movs	r1, #40	@ 0x28
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f00c fdcd 	bl	80112b6 <VL53LX_read_nvm_raw_data>
 800471c:	4603      	mov	r3, r0
 800471e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				(uint8_t)(0xA0 >> 2),
				(uint8_t)(24 >> 2),
				dcrbuffer);

		if (Status == VL53LX_ERROR_NONE)
 8004722:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004726:	2b00      	cmp	r3, #0
 8004728:	d109      	bne.n	800473e <VL53LX_PerformRefSpadManagement+0x82>
			Status = VL53LX_WriteMulti(Dev,
 800472a:	f107 020c 	add.w	r2, r7, #12
 800472e:	2302      	movs	r3, #2
 8004730:	2114      	movs	r1, #20
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f00e ff52 	bl	80135dc <VL53LX_WriteMulti>
 8004738:	4603      	mov	r3, r0
 800473a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53LX_REF_SPAD_MAN__NUM_REQUESTED_REF_SPADS,
				numloc, 2);

		if (Status == VL53LX_ERROR_NONE) {
 800473e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004742:	2b00      	cmp	r3, #0
 8004744:	d105      	bne.n	8004752 <VL53LX_PerformRefSpadManagement+0x96>
			pc->ref_spad_man__num_requested_ref_spads = numloc[0];
 8004746:	7b3a      	ldrb	r2, [r7, #12]
 8004748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800474a:	71da      	strb	r2, [r3, #7]
			pc->ref_spad_man__ref_location = numloc[1];
 800474c:	7b7a      	ldrb	r2, [r7, #13]
 800474e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004750:	721a      	strb	r2, [r3, #8]
		}

		commbuf = &dcrbuffer[16];
 8004752:	f107 0310 	add.w	r3, r7, #16
 8004756:	3310      	adds	r3, #16
 8004758:	62fb      	str	r3, [r7, #44]	@ 0x2c



		if (Status == VL53LX_ERROR_NONE)
 800475a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800475e:	2b00      	cmp	r3, #0
 8004760:	d108      	bne.n	8004774 <VL53LX_PerformRefSpadManagement+0xb8>
			Status = VL53LX_WriteMulti(Dev,
 8004762:	2306      	movs	r3, #6
 8004764:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004766:	210d      	movs	r1, #13
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f00e ff37 	bl	80135dc <VL53LX_WriteMulti>
 800476e:	4603      	mov	r3, r0
 8004770:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53LX_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
				commbuf, 6);

		if (Status == VL53LX_ERROR_NONE) {
 8004774:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004778:	2b00      	cmp	r3, #0
 800477a:	d117      	bne.n	80047ac <VL53LX_PerformRefSpadManagement+0xf0>
			pc->global_config__spad_enables_ref_0 = commbuf[0];
 800477c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800477e:	781a      	ldrb	r2, [r3, #0]
 8004780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004782:	701a      	strb	r2, [r3, #0]
			pc->global_config__spad_enables_ref_1 = commbuf[1];
 8004784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004786:	785a      	ldrb	r2, [r3, #1]
 8004788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800478a:	705a      	strb	r2, [r3, #1]
			pc->global_config__spad_enables_ref_2 = commbuf[2];
 800478c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800478e:	789a      	ldrb	r2, [r3, #2]
 8004790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004792:	709a      	strb	r2, [r3, #2]
			pc->global_config__spad_enables_ref_3 = commbuf[3];
 8004794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004796:	78da      	ldrb	r2, [r3, #3]
 8004798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800479a:	70da      	strb	r2, [r3, #3]
			pc->global_config__spad_enables_ref_4 = commbuf[4];
 800479c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800479e:	791a      	ldrb	r2, [r3, #4]
 80047a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047a2:	711a      	strb	r2, [r3, #4]
			pc->global_config__spad_enables_ref_5 = commbuf[5];
 80047a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a6:	795a      	ldrb	r2, [r3, #5]
 80047a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047aa:	715a      	strb	r2, [r3, #5]
		}

	}


	VL53LX_SetDistanceMode(Dev, DistanceMode);
 80047ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80047b0:	4619      	mov	r1, r3
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f7ff f9b7 	bl	8003b26 <VL53LX_SetDistanceMode>

	LOG_FUNCTION_END(Status);
	return Status;
 80047b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3740      	adds	r7, #64	@ 0x40
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <VL53LX_SmudgeCorrectionEnable>:


VL53LX_Error VL53LX_SmudgeCorrectionEnable(VL53LX_DEV Dev,
		VL53LX_SmudgeCorrectionModes Mode)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	460b      	mov	r3, r1
 80047ce:	70fb      	strb	r3, [r7, #3]
	VL53LX_Error Status = VL53LX_ERROR_NONE;
 80047d0:	2300      	movs	r3, #0
 80047d2:	73fb      	strb	r3, [r7, #15]
	VL53LX_Error s1 = VL53LX_ERROR_NONE;
 80047d4:	2300      	movs	r3, #0
 80047d6:	73bb      	strb	r3, [r7, #14]
	VL53LX_Error s2 = VL53LX_ERROR_NONE;
 80047d8:	2300      	movs	r3, #0
 80047da:	737b      	strb	r3, [r7, #13]
	VL53LX_Error s3 = VL53LX_ERROR_NONE;
 80047dc:	2300      	movs	r3, #0
 80047de:	733b      	strb	r3, [r7, #12]

	LOG_FUNCTION_START("");

	switch (Mode) {
 80047e0:	78fb      	ldrb	r3, [r7, #3]
 80047e2:	2b03      	cmp	r3, #3
 80047e4:	d84a      	bhi.n	800487c <VL53LX_SmudgeCorrectionEnable+0xb8>
 80047e6:	a201      	add	r2, pc, #4	@ (adr r2, 80047ec <VL53LX_SmudgeCorrectionEnable+0x28>)
 80047e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ec:	080047fd 	.word	0x080047fd
 80047f0:	0800481d 	.word	0x0800481d
 80047f4:	0800483d 	.word	0x0800483d
 80047f8:	0800485d 	.word	0x0800485d
	case VL53LX_SMUDGE_CORRECTION_NONE:
		s1 = VL53LX_dynamic_xtalk_correction_disable(Dev);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f003 feca 	bl	8008596 <VL53LX_dynamic_xtalk_correction_disable>
 8004802:	4603      	mov	r3, r0
 8004804:	73bb      	strb	r3, [r7, #14]
		s2 = VL53LX_dynamic_xtalk_correction_apply_disable(Dev);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f003 fedc 	bl	80085c4 <VL53LX_dynamic_xtalk_correction_apply_disable>
 800480c:	4603      	mov	r3, r0
 800480e:	737b      	strb	r3, [r7, #13]
		s3 = VL53LX_dynamic_xtalk_correction_single_apply_disable(Dev);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f003 ff05 	bl	8008620 <VL53LX_dynamic_xtalk_correction_single_apply_disable>
 8004816:	4603      	mov	r3, r0
 8004818:	733b      	strb	r3, [r7, #12]
		break;
 800481a:	e032      	b.n	8004882 <VL53LX_SmudgeCorrectionEnable+0xbe>
	case VL53LX_SMUDGE_CORRECTION_CONTINUOUS:
		s1 = VL53LX_dynamic_xtalk_correction_enable(Dev);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f003 fea3 	bl	8008568 <VL53LX_dynamic_xtalk_correction_enable>
 8004822:	4603      	mov	r3, r0
 8004824:	73bb      	strb	r3, [r7, #14]
		s2 = VL53LX_dynamic_xtalk_correction_apply_enable(Dev);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f003 ff11 	bl	800864e <VL53LX_dynamic_xtalk_correction_apply_enable>
 800482c:	4603      	mov	r3, r0
 800482e:	737b      	strb	r3, [r7, #13]
		s3 = VL53LX_dynamic_xtalk_correction_single_apply_disable(Dev);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f003 fef5 	bl	8008620 <VL53LX_dynamic_xtalk_correction_single_apply_disable>
 8004836:	4603      	mov	r3, r0
 8004838:	733b      	strb	r3, [r7, #12]
		break;
 800483a:	e022      	b.n	8004882 <VL53LX_SmudgeCorrectionEnable+0xbe>
	case VL53LX_SMUDGE_CORRECTION_SINGLE:
		s1 = VL53LX_dynamic_xtalk_correction_enable(Dev);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f003 fe93 	bl	8008568 <VL53LX_dynamic_xtalk_correction_enable>
 8004842:	4603      	mov	r3, r0
 8004844:	73bb      	strb	r3, [r7, #14]
		s2 = VL53LX_dynamic_xtalk_correction_apply_enable(Dev);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f003 ff01 	bl	800864e <VL53LX_dynamic_xtalk_correction_apply_enable>
 800484c:	4603      	mov	r3, r0
 800484e:	737b      	strb	r3, [r7, #13]
		s3 = VL53LX_dynamic_xtalk_correction_single_apply_enable(Dev);
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f003 fece 	bl	80085f2 <VL53LX_dynamic_xtalk_correction_single_apply_enable>
 8004856:	4603      	mov	r3, r0
 8004858:	733b      	strb	r3, [r7, #12]
		break;
 800485a:	e012      	b.n	8004882 <VL53LX_SmudgeCorrectionEnable+0xbe>
	case VL53LX_SMUDGE_CORRECTION_DEBUG:
		s1 = VL53LX_dynamic_xtalk_correction_enable(Dev);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f003 fe83 	bl	8008568 <VL53LX_dynamic_xtalk_correction_enable>
 8004862:	4603      	mov	r3, r0
 8004864:	73bb      	strb	r3, [r7, #14]
		s2 = VL53LX_dynamic_xtalk_correction_apply_disable(Dev);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f003 feac 	bl	80085c4 <VL53LX_dynamic_xtalk_correction_apply_disable>
 800486c:	4603      	mov	r3, r0
 800486e:	737b      	strb	r3, [r7, #13]
		s3 = VL53LX_dynamic_xtalk_correction_single_apply_disable(Dev);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f003 fed5 	bl	8008620 <VL53LX_dynamic_xtalk_correction_single_apply_disable>
 8004876:	4603      	mov	r3, r0
 8004878:	733b      	strb	r3, [r7, #12]
		break;
 800487a:	e002      	b.n	8004882 <VL53LX_SmudgeCorrectionEnable+0xbe>
	default:
		Status = VL53LX_ERROR_INVALID_PARAMS;
 800487c:	23fc      	movs	r3, #252	@ 0xfc
 800487e:	73fb      	strb	r3, [r7, #15]
		break;
 8004880:	bf00      	nop
	}

	if (Status == VL53LX_ERROR_NONE) {
 8004882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10d      	bne.n	80048a6 <VL53LX_SmudgeCorrectionEnable+0xe2>
		Status = s1;
 800488a:	7bbb      	ldrb	r3, [r7, #14]
 800488c:	73fb      	strb	r3, [r7, #15]
		if (Status == VL53LX_ERROR_NONE)
 800488e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <VL53LX_SmudgeCorrectionEnable+0xd6>
			Status = s2;
 8004896:	7b7b      	ldrb	r3, [r7, #13]
 8004898:	73fb      	strb	r3, [r7, #15]
		if (Status == VL53LX_ERROR_NONE)
 800489a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <VL53LX_SmudgeCorrectionEnable+0xe2>
			Status = s3;
 80048a2:	7b3b      	ldrb	r3, [r7, #12]
 80048a4:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80048a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop

080048b4 <VL53LX_run_ref_spad_char>:


VL53LX_Error VL53LX_run_ref_spad_char(
	VL53LX_DEV        Dev,
	VL53LX_Error     *pcal_status)
{
 80048b4:	b5b0      	push	{r4, r5, r7, lr}
 80048b6:	b08c      	sub	sp, #48	@ 0x30
 80048b8:	af04      	add	r7, sp, #16
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 80048be:	2300      	movs	r3, #0
 80048c0:	77fb      	strb	r3, [r7, #31]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3318      	adds	r3, #24
 80048c6:	61bb      	str	r3, [r7, #24]

	uint8_t comms_buffer[6];

	VL53LX_refspadchar_config_t *prefspadchar  = &(pdev->refspadchar);
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80048ce:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");



	if (status == VL53LX_ERROR_NONE)
 80048d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d104      	bne.n	80048e2 <VL53LX_run_ref_spad_char+0x2e>
		status = VL53LX_enable_powerforce(Dev);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f005 fe8e 	bl	800a5fa <VL53LX_enable_powerforce>
 80048de:	4603      	mov	r3, r0
 80048e0:	77fb      	strb	r3, [r7, #31]



	if (status == VL53LX_ERROR_NONE)
 80048e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d117      	bne.n	800491a <VL53LX_run_ref_spad_char+0x66>
		status =
		VL53LX_set_ref_spad_char_config(
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	7858      	ldrb	r0, [r3, #1]
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	685c      	ldr	r4, [r3, #4]
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	891d      	ldrh	r5, [r3, #8]
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	899b      	ldrh	r3, [r3, #12]
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	8952      	ldrh	r2, [r2, #10]
 80048fe:	69b9      	ldr	r1, [r7, #24]
 8004900:	f8b1 12de 	ldrh.w	r1, [r1, #734]	@ 0x2de
 8004904:	9102      	str	r1, [sp, #8]
 8004906:	9201      	str	r2, [sp, #4]
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	462b      	mov	r3, r5
 800490c:	4622      	mov	r2, r4
 800490e:	4601      	mov	r1, r0
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f007 fd5a 	bl	800c3ca <VL53LX_set_ref_spad_char_config>
 8004916:	4603      	mov	r3, r0
 8004918:	77fb      	strb	r3, [r7, #31]
			prefspadchar->min_count_rate_limit_mcps,
			pdev->stat_nvm.osc_measured__fast_osc__frequency);



	if (status == VL53LX_ERROR_NONE)
 800491a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d107      	bne.n	8004932 <VL53LX_run_ref_spad_char+0x7e>
		status = VL53LX_run_device_test(
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	4619      	mov	r1, r3
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 f890 	bl	8004a4e <VL53LX_run_device_test>
 800492e:	4603      	mov	r3, r0
 8004930:	77fb      	strb	r3, [r7, #31]
					Dev,
					prefspadchar->device_test_mode);



	if (status == VL53LX_ERROR_NONE)
 8004932:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d108      	bne.n	800494c <VL53LX_run_ref_spad_char+0x98>
		status =
		VL53LX_ReadMulti(
 800493a:	f107 020c 	add.w	r2, r7, #12
 800493e:	2302      	movs	r3, #2
 8004940:	21d9      	movs	r1, #217	@ 0xd9
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f00e fe80 	bl	8013648 <VL53LX_ReadMulti>
 8004948:	4603      	mov	r3, r0
 800494a:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53LX_REF_SPAD_CHAR_RESULT__NUM_ACTUAL_REF_SPADS,
			comms_buffer,
			2);

	if (status == VL53LX_ERROR_NONE) {
 800494c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d10b      	bne.n	800496c <VL53LX_run_ref_spad_char+0xb8>
		pdev->dbg_results.ref_spad_char_result__num_actual_ref_spads =
				comms_buffer[0];
 8004954:	7b3a      	ldrb	r2, [r7, #12]
		pdev->dbg_results.ref_spad_char_result__num_actual_ref_spads =
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800495c:	f883 235f 	strb.w	r2, [r3, #863]	@ 0x35f
		pdev->dbg_results.ref_spad_char_result__ref_location =
				comms_buffer[1];
 8004960:	7b7a      	ldrb	r2, [r7, #13]
		pdev->dbg_results.ref_spad_char_result__ref_location =
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004968:	f883 2360 	strb.w	r2, [r3, #864]	@ 0x360
	}



	if (status == VL53LX_ERROR_NONE)
 800496c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d108      	bne.n	8004986 <VL53LX_run_ref_spad_char+0xd2>
		status =
			VL53LX_WriteMulti(
 8004974:	f107 020c 	add.w	r2, r7, #12
 8004978:	2302      	movs	r3, #2
 800497a:	2114      	movs	r1, #20
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f00e fe2d 	bl	80135dc <VL53LX_WriteMulti>
 8004982:	4603      	mov	r3, r0
 8004984:	77fb      	strb	r3, [r7, #31]
				Dev,
				VL53LX_REF_SPAD_MAN__NUM_REQUESTED_REF_SPADS,
				comms_buffer,
				2);

	if (status == VL53LX_ERROR_NONE) {
 8004986:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d107      	bne.n	800499e <VL53LX_run_ref_spad_char+0xea>
		pdev->customer.ref_spad_man__num_requested_ref_spads =
				comms_buffer[0];
 800498e:	7b3a      	ldrb	r2, [r7, #12]
		pdev->customer.ref_spad_man__num_requested_ref_spads =
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
		pdev->customer.ref_spad_man__ref_location =
				comms_buffer[1];
 8004996:	7b7a      	ldrb	r2, [r7, #13]
		pdev->customer.ref_spad_man__ref_location =
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}



	if (status == VL53LX_ERROR_NONE)
 800499e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d108      	bne.n	80049b8 <VL53LX_run_ref_spad_char+0x104>
		status =
			VL53LX_ReadMulti(
 80049a6:	f107 020c 	add.w	r2, r7, #12
 80049aa:	2306      	movs	r3, #6
 80049ac:	21ac      	movs	r1, #172	@ 0xac
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f00e fe4a 	bl	8013648 <VL53LX_ReadMulti>
 80049b4:	4603      	mov	r3, r0
 80049b6:	77fb      	strb	r3, [r7, #31]
				comms_buffer,
				6);



	if (status == VL53LX_ERROR_NONE)
 80049b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d108      	bne.n	80049d2 <VL53LX_run_ref_spad_char+0x11e>
		status =
			VL53LX_WriteMulti(
 80049c0:	f107 020c 	add.w	r2, r7, #12
 80049c4:	2306      	movs	r3, #6
 80049c6:	210d      	movs	r1, #13
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f00e fe07 	bl	80135dc <VL53LX_WriteMulti>
 80049ce:	4603      	mov	r3, r0
 80049d0:	77fb      	strb	r3, [r7, #31]
				Dev,
				VL53LX_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
				comms_buffer,
				6);

	if (status == VL53LX_ERROR_NONE) {
 80049d2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d117      	bne.n	8004a0a <VL53LX_run_ref_spad_char+0x156>
		pdev->customer.global_config__spad_enables_ref_0 =
				comms_buffer[0];
 80049da:	7b3a      	ldrb	r2, [r7, #12]
		pdev->customer.global_config__spad_enables_ref_0 =
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
		pdev->customer.global_config__spad_enables_ref_1 =
				comms_buffer[1];
 80049e2:	7b7a      	ldrb	r2, [r7, #13]
		pdev->customer.global_config__spad_enables_ref_1 =
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
		pdev->customer.global_config__spad_enables_ref_2 =
				comms_buffer[2];
 80049ea:	7bba      	ldrb	r2, [r7, #14]
		pdev->customer.global_config__spad_enables_ref_2 =
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
		pdev->customer.global_config__spad_enables_ref_3 =
				comms_buffer[3];
 80049f2:	7bfa      	ldrb	r2, [r7, #15]
		pdev->customer.global_config__spad_enables_ref_3 =
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		pdev->customer.global_config__spad_enables_ref_4 =
				comms_buffer[4];
 80049fa:	7c3a      	ldrb	r2, [r7, #16]
		pdev->customer.global_config__spad_enables_ref_4 =
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pdev->customer.global_config__spad_enables_ref_5 =
				comms_buffer[5];
 8004a02:	7c7a      	ldrb	r2, [r7, #17]
		pdev->customer.global_config__spad_enables_ref_5 =
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
			&(pdev->customer),
			"run_ref_spad_char():pdev->lldata.customer.",
			VL53LX_TRACE_MODULE_REF_SPAD_CHAR);
#endif

	if (status == VL53LX_ERROR_NONE) {
 8004a0a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d114      	bne.n	8004a3c <VL53LX_run_ref_spad_char+0x188>

		switch (pdev->sys_results.result__range_status) {
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	f893 3367 	ldrb.w	r3, [r3, #871]	@ 0x367
 8004a18:	2b10      	cmp	r3, #16
 8004a1a:	d00c      	beq.n	8004a36 <VL53LX_run_ref_spad_char+0x182>
 8004a1c:	2b10      	cmp	r3, #16
 8004a1e:	dc0d      	bgt.n	8004a3c <VL53LX_run_ref_spad_char+0x188>
 8004a20:	2b0e      	cmp	r3, #14
 8004a22:	d002      	beq.n	8004a2a <VL53LX_run_ref_spad_char+0x176>
 8004a24:	2b0f      	cmp	r3, #15
 8004a26:	d003      	beq.n	8004a30 <VL53LX_run_ref_spad_char+0x17c>
 8004a28:	e008      	b.n	8004a3c <VL53LX_run_ref_spad_char+0x188>

		case VL53LX_DEVICEERROR_REFSPADCHARNOTENOUGHDPADS:
			status = VL53LX_WARNING_REF_SPAD_CHAR_NOT_ENOUGH_SPADS;
 8004a2a:	23e4      	movs	r3, #228	@ 0xe4
 8004a2c:	77fb      	strb	r3, [r7, #31]
			break;
 8004a2e:	e005      	b.n	8004a3c <VL53LX_run_ref_spad_char+0x188>

		case VL53LX_DEVICEERROR_REFSPADCHARMORETHANTARGET:
			status = VL53LX_WARNING_REF_SPAD_CHAR_RATE_TOO_HIGH;
 8004a30:	23e3      	movs	r3, #227	@ 0xe3
 8004a32:	77fb      	strb	r3, [r7, #31]
			break;
 8004a34:	e002      	b.n	8004a3c <VL53LX_run_ref_spad_char+0x188>

		case VL53LX_DEVICEERROR_REFSPADCHARLESSTHANTARGET:
			status = VL53LX_WARNING_REF_SPAD_CHAR_RATE_TOO_LOW;
 8004a36:	23e2      	movs	r3, #226	@ 0xe2
 8004a38:	77fb      	strb	r3, [r7, #31]
			break;
 8004a3a:	bf00      	nop
		}
	}



	*pcal_status = status;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	7ffa      	ldrb	r2, [r7, #31]
 8004a40:	701a      	strb	r2, [r3, #0]
		status);


	LOG_FUNCTION_END(status);

	return status;
 8004a42:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3720      	adds	r7, #32
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bdb0      	pop	{r4, r5, r7, pc}

08004a4e <VL53LX_run_device_test>:


VL53LX_Error VL53LX_run_device_test(
	VL53LX_DEV             Dev,
	VL53LX_DeviceTestMode  device_test_mode)
{
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b086      	sub	sp, #24
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
 8004a56:	460b      	mov	r3, r1
 8004a58:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	3318      	adds	r3, #24
 8004a62:	613b      	str	r3, [r7, #16]

	uint8_t      comms_buffer[2];
	uint8_t      gpio_hv_mux__ctrl = 0;
 8004a64:	2300      	movs	r3, #0
 8004a66:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");



	if (status == VL53LX_ERROR_NONE)
 8004a68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d108      	bne.n	8004a82 <VL53LX_run_device_test+0x34>
		status =
			VL53LX_RdByte(
 8004a70:	f107 030b 	add.w	r3, r7, #11
 8004a74:	461a      	mov	r2, r3
 8004a76:	2130      	movs	r1, #48	@ 0x30
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f00e fe77 	bl	801376c <VL53LX_RdByte>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_GPIO_HV_MUX__CTRL,
				&gpio_hv_mux__ctrl);

	if (status == VL53LX_ERROR_NONE)
 8004a82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d103      	bne.n	8004a92 <VL53LX_run_device_test+0x44>
		pdev->stat_cfg.gpio_hv_mux__ctrl = gpio_hv_mux__ctrl;
 8004a8a:	7afa      	ldrb	r2, [r7, #11]
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a


	if (status == VL53LX_ERROR_NONE)
 8004a92:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d106      	bne.n	8004aa8 <VL53LX_run_device_test+0x5a>
		status = VL53LX_start_test(
 8004a9a:	78fb      	ldrb	r3, [r7, #3]
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f005 fd2f 	bl	800a502 <VL53LX_start_test>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	75fb      	strb	r3, [r7, #23]
					Dev,
					device_test_mode);


	if (status == VL53LX_ERROR_NONE)
 8004aa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d104      	bne.n	8004aba <VL53LX_run_device_test+0x6c>
		status = VL53LX_wait_for_test_completion(Dev);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f00e f953 	bl	8012d5c <VL53LX_wait_for_test_completion>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	75fb      	strb	r3, [r7, #23]


	if (status == VL53LX_ERROR_NONE)
 8004aba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d108      	bne.n	8004ad4 <VL53LX_run_device_test+0x86>
		status =
			VL53LX_ReadMulti(
 8004ac2:	f107 020c 	add.w	r2, r7, #12
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	2189      	movs	r1, #137	@ 0x89
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f00e fdbc 	bl	8013648 <VL53LX_ReadMulti>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_RESULT__RANGE_STATUS,
				comms_buffer,
				2);

	if (status == VL53LX_ERROR_NONE) {
 8004ad4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d107      	bne.n	8004aec <VL53LX_run_device_test+0x9e>
		pdev->sys_results.result__range_status  = comms_buffer[0];
 8004adc:	7b3a      	ldrb	r2, [r7, #12]
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	f883 2367 	strb.w	r2, [r3, #871]	@ 0x367
		pdev->sys_results.result__report_status = comms_buffer[1];
 8004ae4:	7b7a      	ldrb	r2, [r7, #13]
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	f883 2368 	strb.w	r2, [r3, #872]	@ 0x368
	}



	pdev->sys_results.result__range_status &=
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	f893 3367 	ldrb.w	r3, [r3, #871]	@ 0x367
 8004af2:	f003 031f 	and.w	r3, r3, #31
 8004af6:	b2da      	uxtb	r2, r3
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	f883 2367 	strb.w	r2, [r3, #871]	@ 0x367
		VL53LX_RANGE_STATUS__RANGE_STATUS_MASK;

	if (status == VL53LX_ERROR_NONE) {
 8004afe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d108      	bne.n	8004b18 <VL53LX_run_device_test+0xca>
		pdev->sys_results.result__range_status,
		"result__report_status",
		pdev->sys_results.result__report_status);


		if (status == VL53LX_ERROR_NONE)
 8004b06:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d104      	bne.n	8004b18 <VL53LX_run_device_test+0xca>
			status = VL53LX_clear_interrupt(Dev);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f005 fd97 	bl	800a642 <VL53LX_clear_interrupt>
 8004b14:	4603      	mov	r3, r0
 8004b16:	75fb      	strb	r3, [r7, #23]
	}



	if (status == VL53LX_ERROR_NONE)
 8004b18:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d105      	bne.n	8004b2c <VL53LX_run_device_test+0xde>
		status =
			VL53LX_start_test(
 8004b20:	2100      	movs	r1, #0
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f005 fced 	bl	800a502 <VL53LX_start_test>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	75fb      	strb	r3, [r7, #23]
				Dev,
				0x00);

	LOG_FUNCTION_END(status);

	return status;
 8004b2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3718      	adds	r7, #24
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <select_offset_per_vcsel>:
	level, VL53LX_TRACE_FUNCTION_NONE, ##__VA_ARGS__)

#define VL53LX_MAX_I2C_XFER_SIZE 256

static VL53LX_Error select_offset_per_vcsel(VL53LX_LLDriverData_t *pdev,
		int16_t *poffset) {
 8004b38:	b480      	push	{r7}
 8004b3a:	b085      	sub	sp, #20
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
	VL53LX_Error status = VL53LX_ERROR_NONE;
 8004b42:	2300      	movs	r3, #0
 8004b44:	73fb      	strb	r3, [r7, #15]
	int16_t tA, tB;
	uint8_t isc;

	switch (pdev->preset_mode) {
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	785b      	ldrb	r3, [r3, #1]
 8004b4a:	2b21      	cmp	r3, #33	@ 0x21
 8004b4c:	d006      	beq.n	8004b5c <select_offset_per_vcsel+0x24>
 8004b4e:	2b21      	cmp	r3, #33	@ 0x21
 8004b50:	dc2b      	bgt.n	8004baa <select_offset_per_vcsel+0x72>
 8004b52:	2b1b      	cmp	r3, #27
 8004b54:	d01c      	beq.n	8004b90 <select_offset_per_vcsel+0x58>
 8004b56:	2b1e      	cmp	r3, #30
 8004b58:	d00d      	beq.n	8004b76 <select_offset_per_vcsel+0x3e>
 8004b5a:	e026      	b.n	8004baa <select_offset_per_vcsel+0x72>
	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE:
		tA = pdev->per_vcsel_cal_data.short_a_offset_mm;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b62:	f8b3 3c00 	ldrh.w	r3, [r3, #3072]	@ 0xc00
 8004b66:	81bb      	strh	r3, [r7, #12]
		tB = pdev->per_vcsel_cal_data.short_b_offset_mm;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b6e:	f8b3 3c02 	ldrh.w	r3, [r3, #3074]	@ 0xc02
 8004b72:	817b      	strh	r3, [r7, #10]
		break;
 8004b74:	e02b      	b.n	8004bce <select_offset_per_vcsel+0x96>
	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE:
		tA = pdev->per_vcsel_cal_data.medium_a_offset_mm;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b7c:	f8b3 3c04 	ldrh.w	r3, [r3, #3076]	@ 0xc04
 8004b80:	81bb      	strh	r3, [r7, #12]
		tB = pdev->per_vcsel_cal_data.medium_b_offset_mm;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b88:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 8004b8c:	817b      	strh	r3, [r7, #10]
		break;
 8004b8e:	e01e      	b.n	8004bce <select_offset_per_vcsel+0x96>
	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE:
		tA = pdev->per_vcsel_cal_data.long_a_offset_mm;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b96:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8004b9a:	81bb      	strh	r3, [r7, #12]
		tB = pdev->per_vcsel_cal_data.long_b_offset_mm;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ba2:	f8b3 3c0a 	ldrh.w	r3, [r3, #3082]	@ 0xc0a
 8004ba6:	817b      	strh	r3, [r7, #10]
		break;
 8004ba8:	e011      	b.n	8004bce <select_offset_per_vcsel+0x96>
	default:
		tA = pdev->per_vcsel_cal_data.long_a_offset_mm;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bb0:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8004bb4:	81bb      	strh	r3, [r7, #12]
		tB = pdev->per_vcsel_cal_data.long_b_offset_mm;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bbc:	f8b3 3c0a 	ldrh.w	r3, [r3, #3082]	@ 0xc0a
 8004bc0:	817b      	strh	r3, [r7, #10]
		status = VL53LX_ERROR_INVALID_PARAMS;
 8004bc2:	23fc      	movs	r3, #252	@ 0xfc
 8004bc4:	73fb      	strb	r3, [r7, #15]
		*poffset = 0;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	801a      	strh	r2, [r3, #0]
		break;
 8004bcc:	bf00      	nop
	}

	isc = pdev->ll_state.cfg_internal_stream_count;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8004bd4:	727b      	strb	r3, [r7, #9]
	if (status == VL53LX_ERROR_NONE)
 8004bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10b      	bne.n	8004bf6 <select_offset_per_vcsel+0xbe>
		*poffset = (isc & 0x01) ? tA : tB;
 8004bde:	7a7b      	ldrb	r3, [r7, #9]
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d002      	beq.n	8004bee <select_offset_per_vcsel+0xb6>
 8004be8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004bec:	e001      	b.n	8004bf2 <select_offset_per_vcsel+0xba>
 8004bee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004bf2:	683a      	ldr	r2, [r7, #0]
 8004bf4:	8013      	strh	r3, [r2, #0]

	return status;
 8004bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <vl53lx_diff_histo_stddev>:

static void vl53lx_diff_histo_stddev(VL53LX_LLDriverData_t *pdev,
	VL53LX_histogram_bin_data_t *pdata, uint8_t timing, uint8_t HighIndex,
	uint8_t prev_pos, int32_t *pdiff_histo_stddev) {
 8004c06:	b490      	push	{r4, r7}
 8004c08:	b08a      	sub	sp, #40	@ 0x28
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	60f8      	str	r0, [r7, #12]
 8004c0e:	60b9      	str	r1, [r7, #8]
 8004c10:	4611      	mov	r1, r2
 8004c12:	461a      	mov	r2, r3
 8004c14:	460b      	mov	r3, r1
 8004c16:	71fb      	strb	r3, [r7, #7]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	71bb      	strb	r3, [r7, #6]
	uint16_t   bin                      = 0;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int32_t    total_rate_pre = 0;
 8004c20:	2300      	movs	r3, #0
 8004c22:	623b      	str	r3, [r7, #32]
	int32_t    total_rate_cur = 0;
 8004c24:	2300      	movs	r3, #0
 8004c26:	61fb      	str	r3, [r7, #28]
	int32_t    PrevBin, CurrBin;

	total_rate_pre = 0;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	623b      	str	r3, [r7, #32]
	total_rate_cur = 0;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	61fb      	str	r3, [r7, #28]


	for (bin = timing * 4; bin < HighIndex; bin++) {
 8004c30:	79fb      	ldrb	r3, [r7, #7]
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004c38:	e021      	b.n	8004c7e <vl53lx_diff_histo_stddev+0x78>
		total_rate_pre +=
		pdev->multi_bins_rec[prev_pos][timing][bin];
 8004c3a:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 8004c3e:	79fb      	ldrb	r3, [r7, #7]
 8004c40:	8cfc      	ldrh	r4, [r7, #38]	@ 0x26
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	461a      	mov	r2, r3
 8004c46:	0052      	lsls	r2, r2, #1
 8004c48:	441a      	add	r2, r3
 8004c4a:	00d3      	lsls	r3, r2, #3
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	460b      	mov	r3, r1
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	440b      	add	r3, r1
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	4413      	add	r3, r2
 8004c58:	4423      	add	r3, r4
 8004c5a:	f203 7304 	addw	r3, r3, #1796	@ 0x704
 8004c5e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
		total_rate_pre +=
 8004c62:	6a3a      	ldr	r2, [r7, #32]
 8004c64:	4413      	add	r3, r2
 8004c66:	623b      	str	r3, [r7, #32]
		total_rate_cur += pdata->bin_data[bin];
 8004c68:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	3206      	adds	r2, #6
 8004c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c72:	69fa      	ldr	r2, [r7, #28]
 8004c74:	4413      	add	r3, r2
 8004c76:	61fb      	str	r3, [r7, #28]
	for (bin = timing * 4; bin < HighIndex; bin++) {
 8004c78:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004c7e:	79bb      	ldrb	r3, [r7, #6]
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d3d8      	bcc.n	8004c3a <vl53lx_diff_histo_stddev+0x34>
	}

	if ((total_rate_pre != 0) && (total_rate_cur != 0))
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d047      	beq.n	8004d1e <vl53lx_diff_histo_stddev+0x118>
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d044      	beq.n	8004d1e <vl53lx_diff_histo_stddev+0x118>
		for (bin = timing * 4; bin < HighIndex; bin++) {
 8004c94:	79fb      	ldrb	r3, [r7, #7]
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004c9c:	e03a      	b.n	8004d14 <vl53lx_diff_histo_stddev+0x10e>
			PrevBin = pdev->multi_bins_rec[prev_pos][timing][bin];
 8004c9e:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	8cfc      	ldrh	r4, [r7, #38]	@ 0x26
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	461a      	mov	r2, r3
 8004caa:	0052      	lsls	r2, r2, #1
 8004cac:	441a      	add	r2, r3
 8004cae:	00d3      	lsls	r3, r2, #3
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	440b      	add	r3, r1
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	4413      	add	r3, r2
 8004cbc:	4423      	add	r3, r4
 8004cbe:	f203 7304 	addw	r3, r3, #1796	@ 0x704
 8004cc2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004cc6:	61bb      	str	r3, [r7, #24]
			PrevBin = (PrevBin * 1000) / total_rate_pre;
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004cce:	fb03 f202 	mul.w	r2, r3, r2
 8004cd2:	6a3b      	ldr	r3, [r7, #32]
 8004cd4:	fb92 f3f3 	sdiv	r3, r2, r3
 8004cd8:	61bb      	str	r3, [r7, #24]
			CurrBin = pdata->bin_data[bin] * 1000 / total_rate_cur;
 8004cda:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	3206      	adds	r2, #6
 8004ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ce4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004ce8:	fb03 f202 	mul.w	r2, r3, r2
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	fb92 f3f3 	sdiv	r3, r2, r3
 8004cf2:	617b      	str	r3, [r7, #20]
			*pdiff_histo_stddev += (PrevBin - CurrBin) *
 8004cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	69b9      	ldr	r1, [r7, #24]
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	1acb      	subs	r3, r1, r3
					(PrevBin - CurrBin);
 8004cfe:	69b8      	ldr	r0, [r7, #24]
 8004d00:	6979      	ldr	r1, [r7, #20]
 8004d02:	1a41      	subs	r1, r0, r1
			*pdiff_histo_stddev += (PrevBin - CurrBin) *
 8004d04:	fb01 f303 	mul.w	r3, r1, r3
 8004d08:	441a      	add	r2, r3
 8004d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d0c:	601a      	str	r2, [r3, #0]
		for (bin = timing * 4; bin < HighIndex; bin++) {
 8004d0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004d10:	3301      	adds	r3, #1
 8004d12:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004d14:	79bb      	ldrb	r3, [r7, #6]
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d3bf      	bcc.n	8004c9e <vl53lx_diff_histo_stddev+0x98>
	}
}
 8004d1e:	bf00      	nop
 8004d20:	3728      	adds	r7, #40	@ 0x28
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc90      	pop	{r4, r7}
 8004d26:	4770      	bx	lr

08004d28 <vl53lx_histo_merge>:

static void vl53lx_histo_merge(VL53LX_DEV Dev,
		VL53LX_histogram_bin_data_t *pdata) {
 8004d28:	b5b0      	push	{r4, r5, r7, lr}
 8004d2a:	b08c      	sub	sp, #48	@ 0x30
 8004d2c:	af02      	add	r7, sp, #8
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
	VL53LX_LLDriverData_t *pdev =
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	3318      	adds	r3, #24
 8004d36:	61fb      	str	r3, [r7, #28]
			VL53LXDevStructGetLLDriverHandle(Dev);
	uint16_t   bin                      = 0;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint8_t    i                        = 0;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	int32_t    TuningBinRecSize		    = 0;
 8004d42:	2300      	movs	r3, #0
 8004d44:	617b      	str	r3, [r7, #20]
	uint8_t    recom_been_reset			= 0;
 8004d46:	2300      	movs	r3, #0
 8004d48:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t    timing					= 0;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	76fb      	strb	r3, [r7, #27]
	int32_t    rmt  = 0;
 8004d50:	2300      	movs	r3, #0
 8004d52:	613b      	str	r3, [r7, #16]
	int32_t    diff_histo_stddev		= 0;
 8004d54:	2300      	movs	r3, #0
 8004d56:	60fb      	str	r3, [r7, #12]
	uint8_t    HighIndex, prev_pos;
	uint8_t    BuffSize = VL53LX_HISTOGRAM_BUFFER_SIZE;
 8004d58:	2318      	movs	r3, #24
 8004d5a:	76bb      	strb	r3, [r7, #26]
	uint8_t    pos;

	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_HIST_MERGE_MAX_SIZE,
 8004d5c:	f107 0314 	add.w	r3, r7, #20
 8004d60:	461a      	mov	r2, r3
 8004d62:	f248 018f 	movw	r1, #32911	@ 0x808f
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f002 fd0a 	bl	8007780 <VL53LX_get_tuning_parm>
			&TuningBinRecSize);

	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_RESET_MERGE_THRESHOLD,
 8004d6c:	f107 0310 	add.w	r3, r7, #16
 8004d70:	461a      	mov	r2, r3
 8004d72:	f248 018e 	movw	r1, #32910	@ 0x808e
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f002 fd02 	bl	8007780 <VL53LX_get_tuning_parm>
		&rmt);


	if (pdev->pos_before_next_recom == 0) {
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d82:	f893 3c0d 	ldrb.w	r3, [r3, #3085]	@ 0xc0d
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f040 811a 	bne.w	8004fc0 <vl53lx_histo_merge+0x298>

		timing = 1 - pdata->result__stream_count % 2;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8004d92:	f003 0301 	and.w	r3, r3, #1
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	bf0c      	ite	eq
 8004d9a:	2301      	moveq	r3, #1
 8004d9c:	2300      	movne	r3, #0
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	76fb      	strb	r3, [r7, #27]

		diff_histo_stddev = 0;
 8004da2:	2300      	movs	r3, #0
 8004da4:	60fb      	str	r3, [r7, #12]
		HighIndex = BuffSize - timing * 4;
 8004da6:	7efb      	ldrb	r3, [r7, #27]
 8004da8:	009b      	lsls	r3, r3, #2
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	7eba      	ldrb	r2, [r7, #26]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	767b      	strb	r3, [r7, #25]
		if (pdev->bin_rec_pos > 0)
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004db8:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d008      	beq.n	8004dd2 <vl53lx_histo_merge+0xaa>
			prev_pos = pdev->bin_rec_pos - 1;
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dc6:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dd0:	e004      	b.n	8004ddc <vl53lx_histo_merge+0xb4>
		else
			prev_pos = (TuningBinRecSize - 1);
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

		if (pdev->multi_bins_rec[prev_pos][timing][4] > 0)
 8004ddc:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 8004de0:	7efb      	ldrb	r3, [r7, #27]
 8004de2:	69f8      	ldr	r0, [r7, #28]
 8004de4:	461a      	mov	r2, r3
 8004de6:	0052      	lsls	r2, r2, #1
 8004de8:	441a      	add	r2, r3
 8004dea:	0153      	lsls	r3, r2, #5
 8004dec:	461a      	mov	r2, r3
 8004dee:	460b      	mov	r3, r1
 8004df0:	005b      	lsls	r3, r3, #1
 8004df2:	440b      	add	r3, r1
 8004df4:	019b      	lsls	r3, r3, #6
 8004df6:	4413      	add	r3, r2
 8004df8:	4403      	add	r3, r0
 8004dfa:	f503 53e1 	add.w	r3, r3, #7200	@ 0x1c20
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	dd0c      	ble.n	8004e1e <vl53lx_histo_merge+0xf6>
			vl53lx_diff_histo_stddev(pdev, pdata,
 8004e04:	7e79      	ldrb	r1, [r7, #25]
 8004e06:	7efa      	ldrb	r2, [r7, #27]
 8004e08:	f107 030c 	add.w	r3, r7, #12
 8004e0c:	9301      	str	r3, [sp, #4]
 8004e0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004e12:	9300      	str	r3, [sp, #0]
 8004e14:	460b      	mov	r3, r1
 8004e16:	6839      	ldr	r1, [r7, #0]
 8004e18:	69f8      	ldr	r0, [r7, #28]
 8004e1a:	f7ff fef4 	bl	8004c06 <vl53lx_diff_histo_stddev>
				timing, HighIndex, prev_pos,
				&diff_histo_stddev);

		if (diff_histo_stddev >= rmt) {
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	db23      	blt.n	8004e6e <vl53lx_histo_merge+0x146>
			memset(pdev->multi_bins_rec, 0,
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	f503 53e0 	add.w	r3, r3, #7168	@ 0x1c00
 8004e2c:	3310      	adds	r3, #16
 8004e2e:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8004e32:	2100      	movs	r1, #0
 8004e34:	4618      	mov	r0, r3
 8004e36:	f019 feb3 	bl	801eba0 <memset>
				sizeof(pdev->multi_bins_rec));
			pdev->bin_rec_pos = 0;
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c

			recom_been_reset = 1;
 8004e46:	2301      	movs	r3, #1
 8004e48:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

			if (timing == 0)
 8004e4c:	7efb      	ldrb	r3, [r7, #27]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d106      	bne.n	8004e60 <vl53lx_histo_merge+0x138>
				pdev->pos_before_next_recom =
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e58:	2206      	movs	r2, #6
 8004e5a:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
 8004e5e:	e034      	b.n	8004eca <vl53lx_histo_merge+0x1a2>
					VL53LX_FRAME_WAIT_EVENT;
			else
				pdev->pos_before_next_recom =
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e66:	2207      	movs	r2, #7
 8004e68:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
 8004e6c:	e02d      	b.n	8004eca <vl53lx_histo_merge+0x1a2>
					VL53LX_FRAME_WAIT_EVENT + 1;
		} else {

			pos = pdev->bin_rec_pos;
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e74:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8004e78:	763b      	strb	r3, [r7, #24]
			for (i = 0; i < BuffSize; i++)
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8004e80:	e01e      	b.n	8004ec0 <vl53lx_histo_merge+0x198>
				pdev->multi_bins_rec[pos][timing][i] =
					pdata->bin_data[i];
 8004e82:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
				pdev->multi_bins_rec[pos][timing][i] =
 8004e86:	7e39      	ldrb	r1, [r7, #24]
 8004e88:	7efb      	ldrb	r3, [r7, #27]
 8004e8a:	f897 5025 	ldrb.w	r5, [r7, #37]	@ 0x25
					pdata->bin_data[i];
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	3006      	adds	r0, #6
 8004e92:	f852 4020 	ldr.w	r4, [r2, r0, lsl #2]
				pdev->multi_bins_rec[pos][timing][i] =
 8004e96:	69f8      	ldr	r0, [r7, #28]
 8004e98:	461a      	mov	r2, r3
 8004e9a:	0052      	lsls	r2, r2, #1
 8004e9c:	441a      	add	r2, r3
 8004e9e:	00d3      	lsls	r3, r2, #3
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	005b      	lsls	r3, r3, #1
 8004ea6:	440b      	add	r3, r1
 8004ea8:	011b      	lsls	r3, r3, #4
 8004eaa:	4413      	add	r3, r2
 8004eac:	442b      	add	r3, r5
 8004eae:	f203 7304 	addw	r3, r3, #1796	@ 0x704
 8004eb2:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
			for (i = 0; i < BuffSize; i++)
 8004eb6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004eba:	3301      	adds	r3, #1
 8004ebc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8004ec0:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8004ec4:	7ebb      	ldrb	r3, [r7, #26]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d3db      	bcc.n	8004e82 <vl53lx_histo_merge+0x15a>
		}

		if (pdev->bin_rec_pos == (TuningBinRecSize - 1) && timing == 1)
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ed0:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d109      	bne.n	8004ef2 <vl53lx_histo_merge+0x1ca>
 8004ede:	7efb      	ldrb	r3, [r7, #27]
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d106      	bne.n	8004ef2 <vl53lx_histo_merge+0x1ca>
			pdev->bin_rec_pos = 0;
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c
 8004ef0:	e00e      	b.n	8004f10 <vl53lx_histo_merge+0x1e8>
		else if (timing == 1)
 8004ef2:	7efb      	ldrb	r3, [r7, #27]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d10b      	bne.n	8004f10 <vl53lx_histo_merge+0x1e8>
			pdev->bin_rec_pos++;
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004efe:	f893 3c0c 	ldrb.w	r3, [r3, #3084]	@ 0xc0c
 8004f02:	3301      	adds	r3, #1
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f0c:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c

		if (!((recom_been_reset == 1) && (timing == 0)) &&
 8004f10:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d102      	bne.n	8004f1e <vl53lx_histo_merge+0x1f6>
 8004f18:	7efb      	ldrb	r3, [r7, #27]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d069      	beq.n	8004ff2 <vl53lx_histo_merge+0x2ca>
			 (pdev->pos_before_next_recom == 0)) {
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f24:	f893 3c0d 	ldrb.w	r3, [r3, #3085]	@ 0xc0d
		if (!((recom_been_reset == 1) && (timing == 0)) &&
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d162      	bne.n	8004ff2 <vl53lx_histo_merge+0x2ca>

			for (bin = 0; bin < BuffSize; bin++)
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004f30:	e008      	b.n	8004f44 <vl53lx_histo_merge+0x21c>
				pdata->bin_data[bin] = 0;
 8004f32:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	3206      	adds	r2, #6
 8004f38:	2100      	movs	r1, #0
 8004f3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (bin = 0; bin < BuffSize; bin++)
 8004f3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004f40:	3301      	adds	r3, #1
 8004f42:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004f44:	7ebb      	ldrb	r3, [r7, #26]
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d3f1      	bcc.n	8004f32 <vl53lx_histo_merge+0x20a>

			for (bin = 0; bin < BuffSize; bin++)
 8004f4e:	2300      	movs	r3, #0
 8004f50:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004f52:	e02f      	b.n	8004fb4 <vl53lx_histo_merge+0x28c>
				for (i = 0; i < TuningBinRecSize; i++)
 8004f54:	2300      	movs	r3, #0
 8004f56:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8004f5a:	e023      	b.n	8004fa4 <vl53lx_histo_merge+0x27c>
					pdata->bin_data[bin] +=
 8004f5c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	3206      	adds	r2, #6
 8004f62:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
					(pdev->multi_bins_rec[i][timing][bin]);
 8004f66:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8004f6a:	7efb      	ldrb	r3, [r7, #27]
 8004f6c:	8cfd      	ldrh	r5, [r7, #38]	@ 0x26
 8004f6e:	69fc      	ldr	r4, [r7, #28]
 8004f70:	461a      	mov	r2, r3
 8004f72:	0052      	lsls	r2, r2, #1
 8004f74:	441a      	add	r2, r3
 8004f76:	00d3      	lsls	r3, r2, #3
 8004f78:	461a      	mov	r2, r3
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	005b      	lsls	r3, r3, #1
 8004f7e:	440b      	add	r3, r1
 8004f80:	011b      	lsls	r3, r3, #4
 8004f82:	4413      	add	r3, r2
 8004f84:	442b      	add	r3, r5
 8004f86:	f203 7304 	addw	r3, r3, #1796	@ 0x704
 8004f8a:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
					pdata->bin_data[bin] +=
 8004f8e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004f90:	18c1      	adds	r1, r0, r3
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	3206      	adds	r2, #6
 8004f96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				for (i = 0; i < TuningBinRecSize; i++)
 8004f9a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8004fa4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	dbd6      	blt.n	8004f5c <vl53lx_histo_merge+0x234>
			for (bin = 0; bin < BuffSize; bin++)
 8004fae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004fb4:	7ebb      	ldrb	r3, [r7, #26]
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d3ca      	bcc.n	8004f54 <vl53lx_histo_merge+0x22c>

		pdev->pos_before_next_recom--;
		if (pdev->pos_before_next_recom == 255)
			pdev->pos_before_next_recom = 0;
	}
}
 8004fbe:	e018      	b.n	8004ff2 <vl53lx_histo_merge+0x2ca>
		pdev->pos_before_next_recom--;
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fc6:	f893 3c0d 	ldrb.w	r3, [r3, #3085]	@ 0xc0d
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fd4:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
		if (pdev->pos_before_next_recom == 255)
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fde:	f893 3c0d 	ldrb.w	r3, [r3, #3085]	@ 0xc0d
 8004fe2:	2bff      	cmp	r3, #255	@ 0xff
 8004fe4:	d105      	bne.n	8004ff2 <vl53lx_histo_merge+0x2ca>
			pdev->pos_before_next_recom = 0;
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
}
 8004ff2:	bf00      	nop
 8004ff4:	3728      	adds	r7, #40	@ 0x28
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004ffc <VL53LX_load_patch>:

VL53LX_Error VL53LX_load_patch(VL53LX_DEV Dev)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b0c6      	sub	sp, #280	@ 0x118
 8005000:	af00      	add	r7, sp, #0
 8005002:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005006:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800500a:	6018      	str	r0, [r3, #0]
	VL53LX_Error status = VL53LX_ERROR_NONE;
 800500c:	2300      	movs	r3, #0
 800500e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	int32_t patch_tuning = 0;
 8005012:	2300      	movs	r3, #0
 8005014:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 8005018:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10b      	bne.n	8005038 <VL53LX_load_patch+0x3c>
		status = VL53LX_WrByte(Dev,
 8005020:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005024:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005028:	2200      	movs	r2, #0
 800502a:	2185      	movs	r1, #133	@ 0x85
 800502c:	6818      	ldr	r0, [r3, #0]
 800502e:	f00e fb41 	bl	80136b4 <VL53LX_WrByte>
 8005032:	4603      	mov	r3, r0
 8005034:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_FIRMWARE__ENABLE, 0x00);

	if (status == VL53LX_ERROR_NONE)
 8005038:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 800503c:	2b00      	cmp	r3, #0
 800503e:	d106      	bne.n	800504e <VL53LX_load_patch+0x52>
		VL53LX_enable_powerforce(Dev);
 8005040:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005044:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005048:	6818      	ldr	r0, [r3, #0]
 800504a:	f005 fad6 	bl	800a5fa <VL53LX_enable_powerforce>

	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_PHASECAL_PATCH_POWER,
 800504e:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8005052:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005056:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800505a:	f248 018c 	movw	r1, #32908	@ 0x808c
 800505e:	6818      	ldr	r0, [r3, #0]
 8005060:	f002 fb8e 	bl	8007780 <VL53LX_get_tuning_parm>
			&patch_tuning);

	switch (patch_tuning) {
 8005064:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005068:	2b03      	cmp	r3, #3
 800506a:	d81b      	bhi.n	80050a4 <VL53LX_load_patch+0xa8>
 800506c:	a201      	add	r2, pc, #4	@ (adr r2, 8005074 <VL53LX_load_patch+0x78>)
 800506e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005072:	bf00      	nop
 8005074:	08005085 	.word	0x08005085
 8005078:	0800508d 	.word	0x0800508d
 800507c:	08005095 	.word	0x08005095
 8005080:	0800509d 	.word	0x0800509d
	case 0:
		patch_power = 0x00;
 8005084:	2300      	movs	r3, #0
 8005086:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 800508a:	e00e      	b.n	80050aa <VL53LX_load_patch+0xae>
	case 1:
		patch_power = 0x10;
 800508c:	2310      	movs	r3, #16
 800508e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 8005092:	e00a      	b.n	80050aa <VL53LX_load_patch+0xae>
	case 2:
		patch_power = 0x20;
 8005094:	2320      	movs	r3, #32
 8005096:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 800509a:	e006      	b.n	80050aa <VL53LX_load_patch+0xae>
	case 3:
		patch_power = 0x40;
 800509c:	2340      	movs	r3, #64	@ 0x40
 800509e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		break;
 80050a2:	e002      	b.n	80050aa <VL53LX_load_patch+0xae>
	default:
		patch_power = 0x00;
 80050a4:	2300      	movs	r3, #0
 80050a6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	}

	if (status == VL53LX_ERROR_NONE) {
 80050aa:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d134      	bne.n	800511c <VL53LX_load_patch+0x120>

		comms_buffer[0] = 0x29;
 80050b2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050b6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80050ba:	2229      	movs	r2, #41	@ 0x29
 80050bc:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 80050be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80050c6:	22c9      	movs	r2, #201	@ 0xc9
 80050c8:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 80050ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80050d2:	220e      	movs	r2, #14
 80050d4:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 80050d6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80050de:	2240      	movs	r2, #64	@ 0x40
 80050e0:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 80050e2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80050ea:	2228      	movs	r2, #40	@ 0x28
 80050ec:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 80050ee:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050f8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80050fc:	715a      	strb	r2, [r3, #5]

		status = VL53LX_WriteMulti(Dev,
 80050fe:	f107 020c 	add.w	r2, r7, #12
 8005102:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005106:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 800510a:	2306      	movs	r3, #6
 800510c:	f240 4176 	movw	r1, #1142	@ 0x476
 8005110:	6800      	ldr	r0, [r0, #0]
 8005112:	f00e fa63 	bl	80135dc <VL53LX_WriteMulti>
 8005116:	4603      	mov	r3, r0
 8005118:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__OFFSET_0, comms_buffer, 6);
	}

	if (status == VL53LX_ERROR_NONE) {
 800511c:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8005120:	2b00      	cmp	r3, #0
 8005122:	d132      	bne.n	800518a <VL53LX_load_patch+0x18e>
		comms_buffer[0] = 0x03;
 8005124:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005128:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800512c:	2203      	movs	r2, #3
 800512e:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 8005130:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005134:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005138:	226d      	movs	r2, #109	@ 0x6d
 800513a:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 800513c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005140:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005144:	2203      	movs	r2, #3
 8005146:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 8005148:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800514c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005150:	226f      	movs	r2, #111	@ 0x6f
 8005152:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 8005154:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005158:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800515c:	2207      	movs	r2, #7
 800515e:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 8005160:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005164:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005168:	2229      	movs	r2, #41	@ 0x29
 800516a:	715a      	strb	r2, [r3, #5]
		status = VL53LX_WriteMulti(Dev,
 800516c:	f107 020c 	add.w	r2, r7, #12
 8005170:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005174:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8005178:	2306      	movs	r3, #6
 800517a:	f240 4196 	movw	r1, #1174	@ 0x496
 800517e:	6800      	ldr	r0, [r0, #0]
 8005180:	f00e fa2c 	bl	80135dc <VL53LX_WriteMulti>
 8005184:	4603      	mov	r3, r0
 8005186:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__ADDRESS_0, comms_buffer, 6);
	}

	if (status == VL53LX_ERROR_NONE) {
 800518a:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 800518e:	2b00      	cmp	r3, #0
 8005190:	d11a      	bne.n	80051c8 <VL53LX_load_patch+0x1cc>
		comms_buffer[0] = 0x00;
 8005192:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005196:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800519a:	2200      	movs	r2, #0
 800519c:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 800519e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80051a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80051a6:	2207      	movs	r2, #7
 80051a8:	705a      	strb	r2, [r3, #1]
		status = VL53LX_WriteMulti(Dev,
 80051aa:	f107 020c 	add.w	r2, r7, #12
 80051ae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80051b2:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 80051b6:	2302      	movs	r3, #2
 80051b8:	f240 4172 	movw	r1, #1138	@ 0x472
 80051bc:	6800      	ldr	r0, [r0, #0]
 80051be:	f00e fa0d 	bl	80135dc <VL53LX_WriteMulti>
 80051c2:	4603      	mov	r3, r0
 80051c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__JMP_ENABLES, comms_buffer, 2);
	}

	if (status == VL53LX_ERROR_NONE) {
 80051c8:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d11a      	bne.n	8005206 <VL53LX_load_patch+0x20a>
		comms_buffer[0] = 0x00;
 80051d0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80051d4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80051d8:	2200      	movs	r2, #0
 80051da:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 80051dc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80051e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80051e4:	2207      	movs	r2, #7
 80051e6:	705a      	strb	r2, [r3, #1]
		status = VL53LX_WriteMulti(Dev,
 80051e8:	f107 020c 	add.w	r2, r7, #12
 80051ec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80051f0:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 80051f4:	2302      	movs	r3, #2
 80051f6:	f240 4174 	movw	r1, #1140	@ 0x474
 80051fa:	6800      	ldr	r0, [r0, #0]
 80051fc:	f00e f9ee 	bl	80135dc <VL53LX_WriteMulti>
 8005200:	4603      	mov	r3, r0
 8005202:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__DATA_ENABLES, comms_buffer, 2);
	}

	if (status == VL53LX_ERROR_NONE)
 8005206:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 800520a:	2b00      	cmp	r3, #0
 800520c:	d10c      	bne.n	8005228 <VL53LX_load_patch+0x22c>
		status = VL53LX_WrByte(Dev,
 800520e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005212:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005216:	2201      	movs	r2, #1
 8005218:	f44f 618e 	mov.w	r1, #1136	@ 0x470
 800521c:	6818      	ldr	r0, [r3, #0]
 800521e:	f00e fa49 	bl	80136b4 <VL53LX_WrByte>
 8005222:	4603      	mov	r3, r0
 8005224:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_PATCH__CTRL, 0x01);

	if (status == VL53LX_ERROR_NONE)
 8005228:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10b      	bne.n	8005248 <VL53LX_load_patch+0x24c>
		status = VL53LX_WrByte(Dev,
 8005230:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005234:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005238:	2201      	movs	r2, #1
 800523a:	2185      	movs	r1, #133	@ 0x85
 800523c:	6818      	ldr	r0, [r3, #0]
 800523e:	f00e fa39 	bl	80136b4 <VL53LX_WrByte>
 8005242:	4603      	mov	r3, r0
 8005244:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		VL53LX_FIRMWARE__ENABLE, 0x01);

	LOG_FUNCTION_END(status);

	return status;
 8005248:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
}
 800524c:	4618      	mov	r0, r3
 800524e:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop

08005258 <VL53LX_unload_patch>:

VL53LX_Error VL53LX_unload_patch(VL53LX_DEV Dev)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
	VL53LX_Error status = VL53LX_ERROR_NONE;
 8005260:	2300      	movs	r3, #0
 8005262:	73fb      	strb	r3, [r7, #15]

	if (status == VL53LX_ERROR_NONE)
 8005264:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d106      	bne.n	800527a <VL53LX_unload_patch+0x22>
		status = VL53LX_WrByte(Dev,
 800526c:	2200      	movs	r2, #0
 800526e:	2185      	movs	r1, #133	@ 0x85
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f00e fa1f 	bl	80136b4 <VL53LX_WrByte>
 8005276:	4603      	mov	r3, r0
 8005278:	73fb      	strb	r3, [r7, #15]
		VL53LX_FIRMWARE__ENABLE, 0x00);

	if (status == VL53LX_ERROR_NONE)
 800527a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d102      	bne.n	8005288 <VL53LX_unload_patch+0x30>
		VL53LX_disable_powerforce(Dev);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f005 f9cb 	bl	800a61e <VL53LX_disable_powerforce>

	if (status == VL53LX_ERROR_NONE)
 8005288:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d107      	bne.n	80052a0 <VL53LX_unload_patch+0x48>
		status = VL53LX_WrByte(Dev,
 8005290:	2200      	movs	r2, #0
 8005292:	f44f 618e 	mov.w	r1, #1136	@ 0x470
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f00e fa0c 	bl	80136b4 <VL53LX_WrByte>
 800529c:	4603      	mov	r3, r0
 800529e:	73fb      	strb	r3, [r7, #15]
		VL53LX_PATCH__CTRL, 0x00);

	if (status == VL53LX_ERROR_NONE)
 80052a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d106      	bne.n	80052b6 <VL53LX_unload_patch+0x5e>
		status = VL53LX_WrByte(Dev,
 80052a8:	2201      	movs	r2, #1
 80052aa:	2185      	movs	r1, #133	@ 0x85
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f00e fa01 	bl	80136b4 <VL53LX_WrByte>
 80052b2:	4603      	mov	r3, r0
 80052b4:	73fb      	strb	r3, [r7, #15]
		VL53LX_FIRMWARE__ENABLE, 0x01);

	LOG_FUNCTION_END(status);

	return status;
 80052b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <VL53LX_data_init>:


VL53LX_Error VL53LX_data_init(
	VL53LX_DEV        Dev,
	uint8_t           read_p2p_data)
{
 80052c2:	b5b0      	push	{r4, r5, r7, lr}
 80052c4:	b08a      	sub	sp, #40	@ 0x28
 80052c6:	af04      	add	r7, sp, #16
 80052c8:	6078      	str	r0, [r7, #4]
 80052ca:	460b      	mov	r3, r1
 80052cc:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 80052ce:	2300      	movs	r3, #0
 80052d0:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t    *pdev =
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	3318      	adds	r3, #24
 80052d6:	613b      	str	r3, [r7, #16]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t *pres =
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 80052de:	60fb      	str	r3, [r7, #12]



	VL53LX_zone_objects_t    *pobjects;

	uint8_t  i = 0;
 80052e0:	2300      	movs	r3, #0
 80052e2:	75bb      	strb	r3, [r7, #22]

	LOG_FUNCTION_START("");

	VL53LX_init_ll_driver_state(
 80052e4:	2162      	movs	r1, #98	@ 0x62
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f004 fa0c 	bl	8009704 <VL53LX_init_ll_driver_state>
			Dev,
			VL53LX_DEVICESTATE_UNKNOWN);

	pres->range_results.max_results    = VL53LX_MAX_RANGE_RESULTS;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2204      	movs	r2, #4
 80052f0:	745a      	strb	r2, [r3, #17]
	pres->range_results.active_results = 0;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	749a      	strb	r2, [r3, #18]
	pres->zone_results.max_zones       = VL53LX_MAX_USER_ZONES;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2205      	movs	r2, #5
 80052fc:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
	pres->zone_results.active_zones    = 0;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 21d5 	strb.w	r2, [r3, #469]	@ 0x1d5

	for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 8005308:	2300      	movs	r3, #0
 800530a:	75bb      	strb	r3, [r7, #22]
 800530c:	e01b      	b.n	8005346 <VL53LX_data_init+0x84>
		pobjects = &(pres->zone_results.VL53LX_p_003[i]);
 800530e:	7dba      	ldrb	r2, [r7, #22]
 8005310:	4613      	mov	r3, r2
 8005312:	011b      	lsls	r3, r3, #4
 8005314:	4413      	add	r3, r2
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	4413      	add	r3, r2
 8005320:	3308      	adds	r3, #8
 8005322:	60bb      	str	r3, [r7, #8]
		pobjects->xmonitor.VL53LX_p_016 = 0;
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2200      	movs	r2, #0
 8005328:	639a      	str	r2, [r3, #56]	@ 0x38
		pobjects->xmonitor.VL53LX_p_017  = 0;
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2200      	movs	r2, #0
 800532e:	63da      	str	r2, [r3, #60]	@ 0x3c
		pobjects->xmonitor.VL53LX_p_011          = 0;
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	2200      	movs	r2, #0
 8005334:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
		pobjects->xmonitor.range_status =
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 8005340:	7dbb      	ldrb	r3, [r7, #22]
 8005342:	3301      	adds	r3, #1
 8005344:	75bb      	strb	r3, [r7, #22]
 8005346:	7dbb      	ldrb	r3, [r7, #22]
 8005348:	2b04      	cmp	r3, #4
 800534a:	d9e0      	bls.n	800530e <VL53LX_data_init+0x4c>
				VL53LX_DEVICEERROR_NOUPDATE;
	}



	pres->zone_hists.max_zones         = VL53LX_MAX_USER_ZONES;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2205      	movs	r2, #5
 8005350:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
	pres->zone_hists.active_zones      = 0;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 232d 	strb.w	r2, [r3, #813]	@ 0x32d



	pres->zone_cal.max_zones           = VL53LX_MAX_USER_ZONES;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2205      	movs	r2, #5
 8005360:	f883 238f 	strb.w	r2, [r3, #911]	@ 0x38f
	pres->zone_cal.active_zones        = 0;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 2390 	strb.w	r2, [r3, #912]	@ 0x390
	for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 800536c:	2300      	movs	r3, #0
 800536e:	75bb      	strb	r3, [r7, #22]
 8005370:	e039      	b.n	80053e6 <VL53LX_data_init+0x124>
		pres->zone_cal.VL53LX_p_003[i].no_of_samples   = 0;
 8005372:	7dba      	ldrb	r2, [r7, #22]
 8005374:	68f9      	ldr	r1, [r7, #12]
 8005376:	4613      	mov	r3, r2
 8005378:	00db      	lsls	r3, r3, #3
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	440b      	add	r3, r1
 8005380:	f503 7365 	add.w	r3, r3, #916	@ 0x394
 8005384:	2200      	movs	r2, #0
 8005386:	601a      	str	r2, [r3, #0]
		pres->zone_cal.VL53LX_p_003[i].effective_spads = 0;
 8005388:	7dba      	ldrb	r2, [r7, #22]
 800538a:	68f9      	ldr	r1, [r7, #12]
 800538c:	4613      	mov	r3, r2
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	1a9b      	subs	r3, r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	440b      	add	r3, r1
 8005396:	f503 7366 	add.w	r3, r3, #920	@ 0x398
 800539a:	2200      	movs	r2, #0
 800539c:	601a      	str	r2, [r3, #0]
		pres->zone_cal.VL53LX_p_003[i].peak_rate_mcps  = 0;
 800539e:	7dba      	ldrb	r2, [r7, #22]
 80053a0:	68f9      	ldr	r1, [r7, #12]
 80053a2:	4613      	mov	r3, r2
 80053a4:	00db      	lsls	r3, r3, #3
 80053a6:	1a9b      	subs	r3, r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	440b      	add	r3, r1
 80053ac:	f503 7367 	add.w	r3, r3, #924	@ 0x39c
 80053b0:	2200      	movs	r2, #0
 80053b2:	601a      	str	r2, [r3, #0]
		pres->zone_cal.VL53LX_p_003[i].median_range_mm = 0;
 80053b4:	7dba      	ldrb	r2, [r7, #22]
 80053b6:	68f9      	ldr	r1, [r7, #12]
 80053b8:	4613      	mov	r3, r2
 80053ba:	00db      	lsls	r3, r3, #3
 80053bc:	1a9b      	subs	r3, r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	440b      	add	r3, r1
 80053c2:	f503 736a 	add.w	r3, r3, #936	@ 0x3a8
 80053c6:	2200      	movs	r2, #0
 80053c8:	601a      	str	r2, [r3, #0]
		pres->zone_cal.VL53LX_p_003[i].range_mm_offset = 0;
 80053ca:	7dba      	ldrb	r2, [r7, #22]
 80053cc:	68f9      	ldr	r1, [r7, #12]
 80053ce:	4613      	mov	r3, r2
 80053d0:	00db      	lsls	r3, r3, #3
 80053d2:	1a9b      	subs	r3, r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	440b      	add	r3, r1
 80053d8:	f503 736b 	add.w	r3, r3, #940	@ 0x3ac
 80053dc:	2200      	movs	r2, #0
 80053de:	601a      	str	r2, [r3, #0]
	for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 80053e0:	7dbb      	ldrb	r3, [r7, #22]
 80053e2:	3301      	adds	r3, #1
 80053e4:	75bb      	strb	r3, [r7, #22]
 80053e6:	7dbb      	ldrb	r3, [r7, #22]
 80053e8:	2b04      	cmp	r3, #4
 80053ea:	d9c2      	bls.n	8005372 <VL53LX_data_init+0xb0>
	}

	pdev->wait_method             = VL53LX_WAIT_METHOD_BLOCKING;
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	2200      	movs	r2, #0
 80053f0:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode   = VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE;
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	221e      	movs	r2, #30
 80053f6:	705a      	strb	r2, [r3, #1]
	pdev->zone_preset             = 0;
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	2200      	movs	r2, #0
 80053fc:	709a      	strb	r2, [r3, #2]
	pdev->measurement_mode        = VL53LX_DEVICEMEASUREMENTMODE_STOP;
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	2200      	movs	r2, #0
 8005402:	70da      	strb	r2, [r3, #3]

	pdev->offset_calibration_mode =
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	2201      	movs	r2, #1
 8005408:	711a      	strb	r2, [r3, #4]
		VL53LX_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	2201      	movs	r2, #1
 800540e:	715a      	strb	r2, [r3, #5]
		VL53LX_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;
	pdev->dmax_mode  =
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	2201      	movs	r2, #1
 8005414:	719a      	strb	r2, [r3, #6]
		VL53LX_DEVICEDMAXMODE__FMT_CAL_DATA;

	pdev->phasecal_config_timeout_us  =  1000;
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800541c:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005424:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 800542c:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	2264      	movs	r2, #100	@ 0x64
 8005432:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800543a:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	pdev->offset_results.max_results    = VL53LX_MAX_OFFSET_RANGE_RESULTS;
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800544a:	2203      	movs	r2, #3
 800544c:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
	pdev->offset_results.active_results = 0;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005456:	2200      	movs	r2, #0
 8005458:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3



	pdev->gain_cal.standard_ranging_gain_factor =
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	f240 72db 	movw	r2, #2011	@ 0x7db
 8005462:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
			VL53LX_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;
	pdev->gain_cal.histogram_ranging_gain_factor =
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	f240 72e4 	movw	r2, #2020	@ 0x7e4
 800546c:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
			VL53LX_TUNINGPARM_HIST_GAIN_FACTOR_DEFAULT;


	VL53LX_init_version(Dev);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f004 f92b 	bl	80096cc <VL53LX_init_version>


	memset(pdev->multi_bins_rec, 0, sizeof(pdev->multi_bins_rec));
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	f503 53e0 	add.w	r3, r3, #7168	@ 0x1c00
 800547c:	3310      	adds	r3, #16
 800547e:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8005482:	2100      	movs	r1, #0
 8005484:	4618      	mov	r0, r3
 8005486:	f019 fb8b 	bl	801eba0 <memset>
	pdev->bin_rec_pos = 0;
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c
	pdev->pos_before_next_recom = 0;
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d



	if (read_p2p_data > 0 && status == VL53LX_ERROR_NONE)
 80054a2:	78fb      	ldrb	r3, [r7, #3]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d008      	beq.n	80054ba <VL53LX_data_init+0x1f8>
 80054a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d104      	bne.n	80054ba <VL53LX_data_init+0x1f8>
		status = VL53LX_read_p2p_data(Dev);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 f8b7 	bl	8005624 <VL53LX_read_p2p_data>
 80054b6:	4603      	mov	r3, r0
 80054b8:	75fb      	strb	r3, [r7, #23]


	if (status == VL53LX_ERROR_NONE)
 80054ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d107      	bne.n	80054d2 <VL53LX_data_init+0x210>
		status = VL53LX_init_refspadchar_config_struct(
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80054c8:	4618      	mov	r0, r3
 80054ca:	f003 f8d7 	bl	800867c <VL53LX_init_refspadchar_config_struct>
 80054ce:	4603      	mov	r3, r0
 80054d0:	75fb      	strb	r3, [r7, #23]
			&(pdev->refspadchar));


	if (status == VL53LX_ERROR_NONE)
 80054d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d107      	bne.n	80054ea <VL53LX_data_init+0x228>
		status = VL53LX_init_ssc_config_struct(
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80054e0:	4618      	mov	r0, r3
 80054e2:	f003 f8ef 	bl	80086c4 <VL53LX_init_ssc_config_struct>
 80054e6:	4603      	mov	r3, r0
 80054e8:	75fb      	strb	r3, [r7, #23]
			&(pdev->ssc_cfg));


	if (status == VL53LX_ERROR_NONE)
 80054ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10b      	bne.n	800550a <VL53LX_data_init+0x248>
		status = VL53LX_init_xtalk_config_struct(
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80054fe:	4619      	mov	r1, r3
 8005500:	4610      	mov	r0, r2
 8005502:	f003 f900 	bl	8008706 <VL53LX_init_xtalk_config_struct>
 8005506:	4603      	mov	r3, r0
 8005508:	75fb      	strb	r3, [r7, #23]
			&(pdev->customer),
			&(pdev->xtalk_cfg));


	if (status == VL53LX_ERROR_NONE)
 800550a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d107      	bne.n	8005522 <VL53LX_data_init+0x260>
		status = VL53LX_init_xtalk_extract_config_struct(
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8005518:	4618      	mov	r0, r3
 800551a:	f003 f967 	bl	80087ec <VL53LX_init_xtalk_extract_config_struct>
 800551e:	4603      	mov	r3, r0
 8005520:	75fb      	strb	r3, [r7, #23]
			&(pdev->xtalk_extract_cfg));


	if (status == VL53LX_ERROR_NONE)
 8005522:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d107      	bne.n	800553a <VL53LX_data_init+0x278>
		status = VL53LX_init_offset_cal_config_struct(
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 8005530:	4618      	mov	r0, r3
 8005532:	f003 f98a 	bl	800884a <VL53LX_init_offset_cal_config_struct>
 8005536:	4603      	mov	r3, r0
 8005538:	75fb      	strb	r3, [r7, #23]
		    &(pdev->offsetcal_cfg));


	if (status == VL53LX_ERROR_NONE)
 800553a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d107      	bne.n	8005552 <VL53LX_data_init+0x290>
		status = VL53LX_init_zone_cal_config_struct(
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 8005548:	4618      	mov	r0, r3
 800554a:	f003 f9a5 	bl	8008898 <VL53LX_init_zone_cal_config_struct>
 800554e:	4603      	mov	r3, r0
 8005550:	75fb      	strb	r3, [r7, #23]
			&(pdev->zonecal_cfg));


	if (status == VL53LX_ERROR_NONE)
 8005552:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d10b      	bne.n	8005572 <VL53LX_data_init+0x2b0>
		status = VL53LX_init_hist_post_process_config_struct(
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8005566:	4619      	mov	r1, r3
 8005568:	4610      	mov	r0, r2
 800556a:	f003 f9b9 	bl	80088e0 <VL53LX_init_hist_post_process_config_struct>
 800556e:	4603      	mov	r3, r0
 8005570:	75fb      	strb	r3, [r7, #23]
			pdev->xtalk_cfg.global_crosstalk_compensation_enable,
			&(pdev->histpostprocess));


	if (status == VL53LX_ERROR_NONE)
 8005572:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d107      	bne.n	800558a <VL53LX_data_init+0x2c8>
		status = VL53LX_init_hist_gen3_dmax_config_struct(
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005580:	4618      	mov	r0, r3
 8005582:	f003 fbb8 	bl	8008cf6 <VL53LX_init_hist_gen3_dmax_config_struct>
 8005586:	4603      	mov	r3, r0
 8005588:	75fb      	strb	r3, [r7, #23]
			&(pdev->dmax_cfg));


	if (status == VL53LX_ERROR_NONE)
 800558a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d106      	bne.n	80055a0 <VL53LX_data_init+0x2de>
		status = VL53LX_init_tuning_parm_storage_struct(
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	33f8      	adds	r3, #248	@ 0xf8
 8005596:	4618      	mov	r0, r3
 8005598:	f003 fa11 	bl	80089be <VL53LX_init_tuning_parm_storage_struct>
 800559c:	4603      	mov	r3, r0
 800559e:	75fb      	strb	r3, [r7, #23]
			&(pdev->tuning_parms));



	if (status == VL53LX_ERROR_NONE)
 80055a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d116      	bne.n	80055d6 <VL53LX_data_init+0x314>
		status = VL53LX_set_preset_mode(
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	7858      	ldrb	r0, [r3, #1]
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	8b1c      	ldrh	r4, [r3, #24]
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	689d      	ldr	r5, [r3, #8]
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	6912      	ldr	r2, [r2, #16]
 80055bc:	6939      	ldr	r1, [r7, #16]
 80055be:	6949      	ldr	r1, [r1, #20]
 80055c0:	9102      	str	r1, [sp, #8]
 80055c2:	9201      	str	r2, [sp, #4]
 80055c4:	9300      	str	r3, [sp, #0]
 80055c6:	462b      	mov	r3, r5
 80055c8:	4622      	mov	r2, r4
 80055ca:	4601      	mov	r1, r0
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 fb3c 	bl	8005c4a <VL53LX_set_preset_mode>
 80055d2:	4603      	mov	r3, r0
 80055d4:	75fb      	strb	r3, [r7, #23]
			pdev->mm_config_timeout_us,
			pdev->range_config_timeout_us,
			pdev->inter_measurement_period_ms);


	VL53LX_init_histogram_bin_data_struct(
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80055dc:	461a      	mov	r2, r3
 80055de:	2118      	movs	r1, #24
 80055e0:	2000      	movs	r0, #0
 80055e2:	f008 fc72 	bl	800deca <VL53LX_init_histogram_bin_data_struct>
			0,
			VL53LX_HISTOGRAM_BUFFER_SIZE,
			&(pdev->hist_data));

	VL53LX_init_histogram_bin_data_struct(
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	f503 638e 	add.w	r3, r3, #1136	@ 0x470
 80055ec:	461a      	mov	r2, r3
 80055ee:	2118      	movs	r1, #24
 80055f0:	2000      	movs	r0, #0
 80055f2:	f008 fc6a 	bl	800deca <VL53LX_init_histogram_bin_data_struct>
			0,
			VL53LX_HISTOGRAM_BUFFER_SIZE,
			&(pdev->hist_xtalk));


	VL53LX_init_xtalk_bin_data_struct(
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f203 531c 	addw	r3, r3, #1308	@ 0x51c
 80055fc:	461a      	mov	r2, r3
 80055fe:	210c      	movs	r1, #12
 8005600:	2000      	movs	r0, #0
 8005602:	f004 fe1f 	bl	800a244 <VL53LX_init_xtalk_bin_data_struct>
			VL53LX_XTALK_HISTO_BINS,
			&(pdev->xtalk_shapes.xtalk_shape));



	VL53LX_xtalk_cal_data_init(
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f007 fe44 	bl	800d294 <VL53LX_xtalk_cal_data_init>
			Dev
			);



	VL53LX_dynamic_xtalk_correction_data_init(
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f007 fd4b 	bl	800d0a8 <VL53LX_dynamic_xtalk_correction_data_init>
			Dev
			);



	VL53LX_low_power_auto_data_init(
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f007 fe69 	bl	800d2ea <VL53LX_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 8005618:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800561c:	4618      	mov	r0, r3
 800561e:	3718      	adds	r7, #24
 8005620:	46bd      	mov	sp, r7
 8005622:	bdb0      	pop	{r4, r5, r7, pc}

08005624 <VL53LX_read_p2p_data>:


VL53LX_Error VL53LX_read_p2p_data(
	VL53LX_DEV        Dev)
{
 8005624:	b590      	push	{r4, r7, lr}
 8005626:	b091      	sub	sp, #68	@ 0x44
 8005628:	af04      	add	r7, sp, #16
 800562a:	6078      	str	r0, [r7, #4]



	VL53LX_Error status       = VL53LX_ERROR_NONE;
 800562c:	2300      	movs	r3, #0
 800562e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	3318      	adds	r3, #24
 8005636:	62bb      	str	r3, [r7, #40]	@ 0x28
	VL53LX_hist_post_process_config_t *pHP = &(pdev->histpostprocess);
 8005638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563a:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 800563e:	627b      	str	r3, [r7, #36]	@ 0x24
	VL53LX_customer_nvm_managed_t *pN = &(pdev->customer);
 8005640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005642:	3348      	adds	r3, #72	@ 0x48
 8005644:	623b      	str	r3, [r7, #32]
	VL53LX_additional_offset_cal_data_t *pCD = &(pdev->add_off_cal_data);
 8005646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005648:	339c      	adds	r3, #156	@ 0x9c
 800564a:	61fb      	str	r3, [r7, #28]

	VL53LX_decoded_nvm_fmt_range_data_t fmt_rrd;

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 800564c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005650:	2b00      	cmp	r3, #0
 8005652:	d109      	bne.n	8005668 <VL53LX_read_p2p_data+0x44>
		status = VL53LX_get_static_nvm_managed(
 8005654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005656:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 800565a:	4619      	mov	r1, r3
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f00b ffa7 	bl	80115b0 <VL53LX_get_static_nvm_managed>
 8005662:	4603      	mov	r3, r0
 8005664:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53LX_ERROR_NONE)
 8005668:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800566c:	2b00      	cmp	r3, #0
 800566e:	d108      	bne.n	8005682 <VL53LX_read_p2p_data+0x5e>
		status = VL53LX_get_customer_nvm_managed(
 8005670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005672:	3348      	adds	r3, #72	@ 0x48
 8005674:	4619      	mov	r1, r3
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f00c f8d8 	bl	801182c <VL53LX_get_customer_nvm_managed>
 800567c:	4603      	mov	r3, r0
 800567e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						Dev,
						&(pdev->customer));

	if (status == VL53LX_ERROR_NONE) {
 8005682:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005686:	2b00      	cmp	r3, #0
 8005688:	d117      	bne.n	80056ba <VL53LX_read_p2p_data+0x96>

		status = VL53LX_get_nvm_copy_data(
 800568a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568c:	f203 3392 	addw	r3, r3, #914	@ 0x392
 8005690:	4619      	mov	r1, r3
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f00c ffd4 	bl	8012640 <VL53LX_get_nvm_copy_data>
 8005698:	4603      	mov	r3, r0
 800569a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						Dev,
						&(pdev->nvm_copy_data));


		if (status == VL53LX_ERROR_NONE)
 800569e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d109      	bne.n	80056ba <VL53LX_read_p2p_data+0x96>
			VL53LX_copy_rtn_good_spads_to_buffer(
 80056a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a8:	f203 3292 	addw	r2, r3, #914	@ 0x392
 80056ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ae:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80056b2:	4619      	mov	r1, r3
 80056b4:	4610      	mov	r0, r2
 80056b6:	f004 fb1b 	bl	8009cf0 <VL53LX_copy_rtn_good_spads_to_buffer>
					&(pdev->rtn_good_spads[0]));
	}



	if (status == VL53LX_ERROR_NONE) {
 80056ba:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d10e      	bne.n	80056e0 <VL53LX_read_p2p_data+0xbc>
		pHP->algo__crosstalk_compensation_plane_offset_kcps =
		pN->algo__crosstalk_compensation_plane_offset_kcps;
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	895b      	ldrh	r3, [r3, #10]
 80056c6:	461a      	mov	r2, r3
		pHP->algo__crosstalk_compensation_plane_offset_kcps =
 80056c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ca:	62da      	str	r2, [r3, #44]	@ 0x2c
		pHP->algo__crosstalk_compensation_x_plane_gradient_kcps =
		pN->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80056cc:	6a3b      	ldr	r3, [r7, #32]
 80056ce:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
		pHP->algo__crosstalk_compensation_x_plane_gradient_kcps =
 80056d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d4:	861a      	strh	r2, [r3, #48]	@ 0x30
		pHP->algo__crosstalk_compensation_y_plane_gradient_kcps =
		pN->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80056d6:	6a3b      	ldr	r3, [r7, #32]
 80056d8:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
		pHP->algo__crosstalk_compensation_y_plane_gradient_kcps =
 80056dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056de:	865a      	strh	r2, [r3, #50]	@ 0x32
	}


	if (status == VL53LX_ERROR_NONE)
 80056e0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d108      	bne.n	80056fa <VL53LX_read_p2p_data+0xd6>
		status =
			VL53LX_read_nvm_optical_centre(
 80056e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ea:	33c0      	adds	r3, #192	@ 0xc0
 80056ec:	4619      	mov	r1, r3
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f00b fe12 	bl	8011318 <VL53LX_read_nvm_optical_centre>
 80056f4:	4603      	mov	r3, r0
 80056f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				&(pdev->optical_centre));



	if (status == VL53LX_ERROR_NONE)
 80056fa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d108      	bne.n	8005714 <VL53LX_read_p2p_data+0xf0>
		status =
			VL53LX_read_nvm_cal_peak_rate_map(
 8005702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005704:	3360      	adds	r3, #96	@ 0x60
 8005706:	4619      	mov	r1, r3
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f00b fe28 	bl	801135e <VL53LX_read_nvm_cal_peak_rate_map>
 800570e:	4603      	mov	r3, r0
 8005710:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				&(pdev->cal_peak_rate_map));



	if (status == VL53LX_ERROR_NONE) {
 8005714:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005718:	2b00      	cmp	r3, #0
 800571a:	d12d      	bne.n	8005778 <VL53LX_read_p2p_data+0x154>

		status =
			VL53LX_read_nvm_additional_offset_cal_data(
 800571c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571e:	339c      	adds	r3, #156	@ 0x9c
 8005720:	4619      	mov	r1, r3
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f00b fe41 	bl	80113aa <VL53LX_read_nvm_additional_offset_cal_data>
 8005728:	4603      	mov	r3, r0
 800572a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				&(pdev->add_off_cal_data));



		if (pCD->result__mm_inner_peak_signal_count_rtn_mcps == 0 &&
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	889b      	ldrh	r3, [r3, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d120      	bne.n	8005778 <VL53LX_read_p2p_data+0x154>
			pCD->result__mm_outer_peak_signal_count_rtn_mcps == 0) {
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	88db      	ldrh	r3, [r3, #6]
		if (pCD->result__mm_inner_peak_signal_count_rtn_mcps == 0 &&
 800573a:	2b00      	cmp	r3, #0
 800573c:	d11c      	bne.n	8005778 <VL53LX_read_p2p_data+0x154>

			pCD->result__mm_inner_peak_signal_count_rtn_mcps
					= 0x0080;
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	2280      	movs	r2, #128	@ 0x80
 8005742:	809a      	strh	r2, [r3, #4]
			pCD->result__mm_outer_peak_signal_count_rtn_mcps
					= 0x0180;
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800574a:	80da      	strh	r2, [r3, #6]



			VL53LX_calc_mm_effective_spads(
 800574c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800574e:	f893 03c2 	ldrb.w	r0, [r3, #962]	@ 0x3c2
 8005752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005754:	f893 43c3 	ldrb.w	r4, [r3, #963]	@ 0x3c3
 8005758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575a:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 800575e:	69fa      	ldr	r2, [r7, #28]
 8005760:	69f9      	ldr	r1, [r7, #28]
 8005762:	3102      	adds	r1, #2
 8005764:	9103      	str	r1, [sp, #12]
 8005766:	9202      	str	r2, [sp, #8]
 8005768:	2238      	movs	r2, #56	@ 0x38
 800576a:	9201      	str	r2, [sp, #4]
 800576c:	9300      	str	r3, [sp, #0]
 800576e:	23ff      	movs	r3, #255	@ 0xff
 8005770:	22c7      	movs	r2, #199	@ 0xc7
 8005772:	4621      	mov	r1, r4
 8005774:	f006 fb23 	bl	800bdbe <VL53LX_calc_mm_effective_spads>
			&(pCD->result__mm_outer_actual_effective_spads));
		}
	}


	if (status == VL53LX_ERROR_NONE) {
 8005778:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800577c:	2b00      	cmp	r3, #0
 800577e:	d12f      	bne.n	80057e0 <VL53LX_read_p2p_data+0x1bc>

		status =
			VL53LX_read_nvm_fmt_range_results_data(
 8005780:	f107 030c 	add.w	r3, r7, #12
 8005784:	461a      	mov	r2, r3
 8005786:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f00b fe30 	bl	80113f0 <VL53LX_read_nvm_fmt_range_results_data>
 8005790:	4603      	mov	r3, r0
 8005792:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				VL53LX_NVM__FMT__RANGE_RESULTS__140MM_DARK,
				&fmt_rrd);

		if (status == VL53LX_ERROR_NONE) {
 8005796:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800579a:	2b00      	cmp	r3, #0
 800579c:	d120      	bne.n	80057e0 <VL53LX_read_p2p_data+0x1bc>
			pdev->fmt_dmax_cal.ref__actual_effective_spads =
			fmt_rrd.result__actual_effective_rtn_spads;
 800579e:	89ba      	ldrh	r2, [r7, #12]
			pdev->fmt_dmax_cal.ref__actual_effective_spads =
 80057a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a2:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
			pdev->fmt_dmax_cal.ref__peak_signal_count_rate_mcps =
			fmt_rrd.result__peak_signal_count_rate_rtn_mcps;
 80057a6:	8a3a      	ldrh	r2, [r7, #16]
			pdev->fmt_dmax_cal.ref__peak_signal_count_rate_mcps =
 80057a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057aa:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
			pdev->fmt_dmax_cal.ref__distance_mm =
			fmt_rrd.measured_distance_mm;
 80057ae:	8b3a      	ldrh	r2, [r7, #24]
			pdev->fmt_dmax_cal.ref__distance_mm =
 80057b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b2:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8


			if (pdev->cal_peak_rate_map.cal_reflectance_pc != 0) {
 80057b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d006      	beq.n	80057ce <VL53LX_read_p2p_data+0x1aa>
				pdev->fmt_dmax_cal.ref_reflectance_pc =
				pdev->cal_peak_rate_map.cal_reflectance_pc;
 80057c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c2:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
				pdev->fmt_dmax_cal.ref_reflectance_pc =
 80057c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c8:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
 80057cc:	e003      	b.n	80057d6 <VL53LX_read_p2p_data+0x1b2>
			} else {
				pdev->fmt_dmax_cal.ref_reflectance_pc = 0x0014;
 80057ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d0:	2214      	movs	r2, #20
 80057d2:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
			}


			pdev->fmt_dmax_cal.coverglass_transmission = 0x0100;
 80057d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057dc:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		}
	}


	if (status == VL53LX_ERROR_NONE)
 80057e0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d10b      	bne.n	8005800 <VL53LX_read_p2p_data+0x1dc>
		status =
			VL53LX_RdWord(
 80057e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ea:	f503 539b 	add.w	r3, r3, #4960	@ 0x1360
 80057ee:	3304      	adds	r3, #4
 80057f0:	461a      	mov	r2, r3
 80057f2:	21de      	movs	r1, #222	@ 0xde
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f00d ffed 	bl	80137d4 <VL53LX_RdWord>
 80057fa:	4603      	mov	r3, r0
 80057fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53LX_RESULT__OSC_CALIBRATE_VAL,
				&(pdev->dbg_results.result__osc_calibrate_val));



	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 8005800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005802:	f8b3 32de 	ldrh.w	r3, [r3, #734]	@ 0x2de
 8005806:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800580a:	d204      	bcs.n	8005816 <VL53LX_read_p2p_data+0x1f2>
			VL53LX_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 800580c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580e:	f64b 42cc 	movw	r2, #48332	@ 0xbccc
 8005812:	f8a3 22de 	strh.w	r2, [r3, #734]	@ 0x2de
	}



	if (status == VL53LX_ERROR_NONE)
 8005816:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800581a:	2b00      	cmp	r3, #0
 800581c:	d108      	bne.n	8005830 <VL53LX_read_p2p_data+0x20c>
		status =
			VL53LX_get_mode_mitigation_roi(
 800581e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005820:	33bc      	adds	r3, #188	@ 0xbc
 8005822:	4619      	mov	r1, r3
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 f918 	bl	8005a5a <VL53LX_get_mode_mitigation_roi>
 800582a:	4603      	mov	r3, r0
 800582c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				Dev,
				&(pdev->mm_roi));



	if (pdev->optical_centre.x_centre == 0 &&
 8005830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005832:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d114      	bne.n	8005864 <VL53LX_read_p2p_data+0x240>
		pdev->optical_centre.y_centre == 0) {
 800583a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800583c:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
	if (pdev->optical_centre.x_centre == 0 &&
 8005840:	2b00      	cmp	r3, #0
 8005842:	d10f      	bne.n	8005864 <VL53LX_read_p2p_data+0x240>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 8005844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005846:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800584a:	011b      	lsls	r3, r3, #4
 800584c:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 800584e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005850:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 8005854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005856:	f893 30bd 	ldrb.w	r3, [r3, #189]	@ 0xbd
 800585a:	011b      	lsls	r3, r3, #4
 800585c:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 800585e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005860:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
	}

	LOG_FUNCTION_END(status);

	return status;
 8005864:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005868:	4618      	mov	r0, r3
 800586a:	3734      	adds	r7, #52	@ 0x34
 800586c:	46bd      	mov	sp, r7
 800586e:	bd90      	pop	{r4, r7, pc}

08005870 <VL53LX_set_inter_measurement_period_ms>:


VL53LX_Error VL53LX_set_inter_measurement_period_ms(
	VL53LX_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 8005870:	b480      	push	{r7}
 8005872:	b085      	sub	sp, #20
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800587a:	2300      	movs	r3, #0
 800587c:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	3318      	adds	r3, #24
 8005882:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800588a:	f8b3 3364 	ldrh.w	r3, [r3, #868]	@ 0x364
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <VL53LX_set_inter_measurement_period_ms+0x26>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 8005892:	23f1      	movs	r3, #241	@ 0xf1
 8005894:	73fb      	strb	r3, [r7, #15]

	if (status == VL53LX_ERROR_NONE) {
 8005896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10e      	bne.n	80058bc <VL53LX_set_inter_measurement_period_ms+0x4c>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	683a      	ldr	r2, [r7, #0]
 80058a2:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period =
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058aa:	f8b3 3364 	ldrh.w	r3, [r3, #868]	@ 0x364
 80058ae:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period =
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
	}

	LOG_FUNCTION_END(status);

	return status;
 80058bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3714      	adds	r7, #20
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <VL53LX_set_timeouts_us>:
VL53LX_Error VL53LX_set_timeouts_us(
	VL53LX_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b088      	sub	sp, #32
 80058d0:	af02      	add	r7, sp, #8
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
 80058d8:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80058da:	2300      	movs	r3, #0
 80058dc:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev =
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	3318      	adds	r3, #24
 80058e2:	613b      	str	r3, [r7, #16]
			VL53LXDevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	f8b3 32de 	ldrh.w	r3, [r3, #734]	@ 0x2de
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <VL53LX_set_timeouts_us+0x26>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 80058ee:	23f1      	movs	r3, #241	@ 0xf1
 80058f0:	75fb      	strb	r3, [r7, #23]

	if (status == VL53LX_ERROR_NONE) {
 80058f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d11b      	bne.n	8005932 <VL53LX_set_timeouts_us+0x66>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	68ba      	ldr	r2, [r7, #8]
 80058fe:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	683a      	ldr	r2, [r7, #0]
 800590a:	611a      	str	r2, [r3, #16]

		status =
		VL53LX_calc_timeout_register_values(
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	f8b3 12de 	ldrh.w	r1, [r3, #734]	@ 0x2de
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	f203 331e 	addw	r3, r3, #798	@ 0x31e
 8005918:	693a      	ldr	r2, [r7, #16]
 800591a:	f502 724d 	add.w	r2, r2, #820	@ 0x334
 800591e:	9201      	str	r2, [sp, #4]
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	460b      	mov	r3, r1
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	6879      	ldr	r1, [r7, #4]
 8005928:	68b8      	ldr	r0, [r7, #8]
 800592a:	f005 f82e 	bl	800a98a <VL53LX_calc_timeout_register_values>
 800592e:	4603      	mov	r3, r0
 8005930:	75fb      	strb	r3, [r7, #23]
			&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 8005932:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005936:	4618      	mov	r0, r3
 8005938:	3718      	adds	r7, #24
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <VL53LX_get_timeouts_us>:
VL53LX_Error VL53LX_get_timeouts_us(
	VL53LX_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b088      	sub	sp, #32
 8005942:	af00      	add	r7, sp, #0
 8005944:	60f8      	str	r0, [r7, #12]
 8005946:	60b9      	str	r1, [r7, #8]
 8005948:	607a      	str	r2, [r7, #4]
 800594a:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800594c:	2300      	movs	r3, #0
 800594e:	77fb      	strb	r3, [r7, #31]
	VL53LX_LLDriverData_t *pdev =
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	3318      	adds	r3, #24
 8005954:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 8005956:	2300      	movs	r3, #0
 8005958:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 800595a:	2300      	movs	r3, #0
 800595c:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	f8b3 32de 	ldrh.w	r3, [r3, #734]	@ 0x2de
 8005964:	2b00      	cmp	r3, #0
 8005966:	d101      	bne.n	800596c <VL53LX_get_timeouts_us+0x2e>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 8005968:	23f1      	movs	r3, #241	@ 0xf1
 800596a:	77fb      	strb	r3, [r7, #31]

	if (status == VL53LX_ERROR_NONE) {
 800596c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d148      	bne.n	8005a06 <VL53LX_get_timeouts_us+0xc8>


		macro_period_us =
			VL53LX_calc_macro_period_us(
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	f8b3 22de 	ldrh.w	r2, [r3, #734]	@ 0x2de
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8005980:	4619      	mov	r1, r3
 8005982:	4610      	mov	r0, r2
 8005984:	f004 fe7a 	bl	800a67c <VL53LX_calc_macro_period_us>
 8005988:	6178      	str	r0, [r7, #20]



		*pphasecal_config_timeout_us =
			VL53LX_calc_timeout_us(
			(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	f893 3325 	ldrb.w	r3, [r3, #805]	@ 0x325
			VL53LX_calc_timeout_us(
 8005990:	6979      	ldr	r1, [r7, #20]
 8005992:	4618      	mov	r0, r3
 8005994:	f004 ff39 	bl	800a80a <VL53LX_calc_timeout_us>
 8005998:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	601a      	str	r2, [r3, #0]
			macro_period_us);



		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
		timeout_encoded =
 80059a4:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 80059a6:	8a7b      	ldrh	r3, [r7, #18]
 80059a8:	021b      	lsls	r3, r3, #8
 80059aa:	b29b      	uxth	r3, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	f892 2335 	ldrb.w	r2, [r2, #821]	@ 0x335
		timeout_encoded = (timeout_encoded << 8) +
 80059b2:	4413      	add	r3, r2
 80059b4:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53LX_calc_decoded_timeout_us(
 80059b6:	8a7b      	ldrh	r3, [r7, #18]
 80059b8:	6979      	ldr	r1, [r7, #20]
 80059ba:	4618      	mov	r0, r3
 80059bc:	f004 ff8c 	bl	800a8d8 <VL53LX_calc_decoded_timeout_us>
 80059c0:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	601a      	str	r2, [r3, #0]
				macro_period_us);



		timeout_encoded =
		(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	f893 3338 	ldrb.w	r3, [r3, #824]	@ 0x338
		timeout_encoded =
 80059cc:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 80059ce:	8a7b      	ldrh	r3, [r7, #18]
 80059d0:	021b      	lsls	r3, r3, #8
 80059d2:	b29b      	uxth	r3, r3
		(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	f892 2339 	ldrb.w	r2, [r2, #825]	@ 0x339
		timeout_encoded = (timeout_encoded << 8) +
 80059da:	4413      	add	r3, r2
 80059dc:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53LX_calc_decoded_timeout_us(
 80059de:	8a7b      	ldrh	r3, [r7, #18]
 80059e0:	6979      	ldr	r1, [r7, #20]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f004 ff78 	bl	800a8d8 <VL53LX_calc_decoded_timeout_us>
 80059e8:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 8005a06:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3720      	adds	r7, #32
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <VL53LX_set_user_zone>:


VL53LX_Error VL53LX_set_user_zone(
	VL53LX_DEV              Dev,
	VL53LX_user_zone_t     *puser_zone)
{
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b084      	sub	sp, #16
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
 8005a1a:	6039      	str	r1, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	3318      	adds	r3, #24
 8005a24:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	VL53LX_encode_row_col(
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	7858      	ldrb	r0, [r3, #1]
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	7819      	ldrb	r1, [r3, #0]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	f203 335b 	addw	r3, r3, #859	@ 0x35b
 8005a34:	461a      	mov	r2, r3
 8005a36:	f006 f841 	bl	800babc <VL53LX_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));


	VL53LX_encode_zone_size(
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	7898      	ldrb	r0, [r3, #2]
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	78d9      	ldrb	r1, [r3, #3]
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	f503 7357 	add.w	r3, r3, #860	@ 0x35c
 8005a48:	461a      	mov	r2, r3
 8005a4a:	f006 f876 	bl	800bb3a <VL53LX_encode_zone_size>



	LOG_FUNCTION_END(status);

	return status;
 8005a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <VL53LX_get_mode_mitigation_roi>:


VL53LX_Error VL53LX_get_mode_mitigation_roi(
	VL53LX_DEV              Dev,
	VL53LX_user_zone_t     *pmm_roi)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b086      	sub	sp, #24
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
 8005a62:	6039      	str	r1, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005a64:	2300      	movs	r3, #0
 8005a66:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	3318      	adds	r3, #24
 8005a6c:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 8005a72:	2300      	movs	r3, #0
 8005a74:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 8005a76:	2300      	movs	r3, #0
 8005a78:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");


	VL53LX_decode_row_col(
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	f893 33c2 	ldrb.w	r3, [r3, #962]	@ 0x3c2
 8005a80:	f107 020e 	add.w	r2, r7, #14
 8005a84:	f107 010d 	add.w	r1, r7, #13
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f008 fac7 	bl	800e01c <VL53LX_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8005a8e:	7bba      	ldrb	r2, [r7, #14]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 8005a94:	7b7a      	ldrb	r2, [r7, #13]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	705a      	strb	r2, [r3, #1]


	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	f893 33c3 	ldrb.w	r3, [r3, #963]	@ 0x3c3
 8005aa0:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
 8005aa4:	091b      	lsrs	r3, r3, #4
 8005aa6:	b2da      	uxtb	r2, r3
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 8005aac:	7bfb      	ldrb	r3, [r7, #15]
 8005aae:	f003 030f 	and.w	r3, r3, #15
 8005ab2:	b2da      	uxtb	r2, r3
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 8005ab8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3718      	adds	r7, #24
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <VL53LX_init_zone_config_histogram_bins>:

VL53LX_Error VL53LX_init_zone_config_histogram_bins(
	VL53LX_zone_config_t   *pdata)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005acc:	2300      	movs	r3, #0
 8005ace:	73bb      	strb	r3, [r7, #14]

	uint8_t i;

	LOG_FUNCTION_START("");

	for (i = 0; i < pdata->max_zones; i++)
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	73fb      	strb	r3, [r7, #15]
 8005ad4:	e008      	b.n	8005ae8 <VL53LX_init_zone_config_histogram_bins+0x24>
		pdata->bin_config[i] = VL53LX_ZONECONFIG_BINCONFIG__LOWAMB;
 8005ad6:	7bfb      	ldrb	r3, [r7, #15]
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	4413      	add	r3, r2
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	for (i = 0; i < pdata->max_zones; i++)
 8005ae2:	7bfb      	ldrb	r3, [r7, #15]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	73fb      	strb	r3, [r7, #15]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	7bfa      	ldrb	r2, [r7, #15]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d3f1      	bcc.n	8005ad6 <VL53LX_init_zone_config_histogram_bins+0x12>

	LOG_FUNCTION_END(status);

	return status;
 8005af2:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3714      	adds	r7, #20
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <VL53LX_set_zone_config>:

VL53LX_Error VL53LX_set_zone_config(
	VL53LX_DEV                 Dev,
	VL53LX_zone_config_t      *pzone_cfg)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b084      	sub	sp, #16
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
 8005b0a:	6039      	str	r1, [r7, #0]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	3318      	adds	r3, #24
 8005b14:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	memcpy(&(pdev->zone_cfg.user_zones), &(pzone_cfg->user_zones),
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	f103 00de 	add.w	r0, r3, #222	@ 0xde
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	331c      	adds	r3, #28
 8005b20:	2214      	movs	r2, #20
 8005b22:	4619      	mov	r1, r3
 8005b24:	f019 f8ed 	bl	801ed02 <memcpy>
			sizeof(pdev->zone_cfg.user_zones));


	pdev->zone_cfg.max_zones    = pzone_cfg->max_zones;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	781a      	ldrb	r2, [r3, #0]
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
	pdev->zone_cfg.active_zones = pzone_cfg->active_zones;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	785a      	ldrb	r2, [r3, #1]
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3

	status = VL53LX_init_zone_config_histogram_bins(&pdev->zone_cfg);
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	33c2      	adds	r3, #194	@ 0xc2
 8005b40:	4618      	mov	r0, r3
 8005b42:	f7ff ffbf 	bl	8005ac4 <VL53LX_init_zone_config_histogram_bins>
 8005b46:	4603      	mov	r3, r0
 8005b48:	73fb      	strb	r3, [r7, #15]



	if (pzone_cfg->active_zones == 0)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	785b      	ldrb	r3, [r3, #1]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d104      	bne.n	8005b5c <VL53LX_set_zone_config+0x5a>
		pdev->gen_cfg.global_config__stream_divider = 0;
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
 8005b5a:	e00f      	b.n	8005b7c <VL53LX_set_zone_config+0x7a>
	else if (pzone_cfg->active_zones < VL53LX_MAX_USER_ZONES)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	785b      	ldrb	r3, [r3, #1]
 8005b60:	2b04      	cmp	r3, #4
 8005b62:	d807      	bhi.n	8005b74 <VL53LX_set_zone_config+0x72>
		pdev->gen_cfg.global_config__stream_divider =
				pzone_cfg->active_zones + 1;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	785b      	ldrb	r3, [r3, #1]
 8005b68:	3301      	adds	r3, #1
 8005b6a:	b2da      	uxtb	r2, r3
		pdev->gen_cfg.global_config__stream_divider =
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
 8005b72:	e003      	b.n	8005b7c <VL53LX_set_zone_config+0x7a>
	else
		pdev->gen_cfg.global_config__stream_divider =
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2206      	movs	r2, #6
 8005b78:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
				VL53LX_MAX_USER_ZONES + 1;

	LOG_FUNCTION_END(status);

	return status;
 8005b7c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <VL53LX_get_preset_mode_timing_cfg>:
	VL53LX_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	607a      	str	r2, [r7, #4]
 8005b92:	603b      	str	r3, [r7, #0]
 8005b94:	460b      	mov	r3, r1
 8005b96:	72fb      	strb	r3, [r7, #11]
	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	3318      	adds	r3, #24
 8005ba0:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 8005ba2:	7afb      	ldrb	r3, [r7, #11]
 8005ba4:	2b21      	cmp	r3, #33	@ 0x21
 8005ba6:	d030      	beq.n	8005c0a <VL53LX_get_preset_mode_timing_cfg+0x82>
 8005ba8:	2b21      	cmp	r3, #33	@ 0x21
 8005baa:	dc43      	bgt.n	8005c34 <VL53LX_get_preset_mode_timing_cfg+0xac>
 8005bac:	2b1b      	cmp	r3, #27
 8005bae:	d002      	beq.n	8005bb6 <VL53LX_get_preset_mode_timing_cfg+0x2e>
 8005bb0:	2b1e      	cmp	r3, #30
 8005bb2:	d015      	beq.n	8005be0 <VL53LX_get_preset_mode_timing_cfg+0x58>
 8005bb4:	e03e      	b.n	8005c34 <VL53LX_get_preset_mode_timing_cfg+0xac>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
			pdev->tuning_parms.tp_dss_target_histo_mcps;
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	f8b3 2126 	ldrh.w	r2, [r3, #294]	@ 0x126
		*pdss_config__target_total_rate_mcps =
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
			pdev->tuning_parms.tp_phasecal_timeout_hist_long_us;
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
		*pphasecal_config_timeout_us =
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
			pdev->tuning_parms.tp_mm_timeout_histo_us;
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
		*pmm_config_timeout_us =
 8005bd0:	6a3b      	ldr	r3, [r7, #32]
 8005bd2:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
			pdev->tuning_parms.tp_range_timeout_histo_us;
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
		*prange_config_timeout_us =
 8005bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bdc:	601a      	str	r2, [r3, #0]

	break;
 8005bde:	e02c      	b.n	8005c3a <VL53LX_get_preset_mode_timing_cfg+0xb2>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE:
		*pdss_config__target_total_rate_mcps =
			pdev->tuning_parms.tp_dss_target_histo_mcps;
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	f8b3 2126 	ldrh.w	r2, [r3, #294]	@ 0x126
		*pdss_config__target_total_rate_mcps =
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
			pdev->tuning_parms.tp_phasecal_timeout_hist_med_us;
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
		*pphasecal_config_timeout_us =
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
			pdev->tuning_parms.tp_mm_timeout_histo_us;
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
		*pmm_config_timeout_us =
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
			pdev->tuning_parms.tp_range_timeout_histo_us;
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
		*prange_config_timeout_us =
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	601a      	str	r2, [r3, #0]
	break;
 8005c08:	e017      	b.n	8005c3a <VL53LX_get_preset_mode_timing_cfg+0xb2>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_histo_mcps;
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	f8b3 2126 	ldrh.w	r2, [r3, #294]	@ 0x126
		*pdss_config__target_total_rate_mcps =
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
			pdev->tuning_parms.tp_phasecal_timeout_hist_short_us;
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
		*pphasecal_config_timeout_us =
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_histo_us;
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
		*pmm_config_timeout_us =
 8005c24:	6a3b      	ldr	r3, [r7, #32]
 8005c26:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_histo_us;
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
		*prange_config_timeout_us =
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c30:	601a      	str	r2, [r3, #0]
	break;
 8005c32:	e002      	b.n	8005c3a <VL53LX_get_preset_mode_timing_cfg+0xb2>

	default:
		status = VL53LX_ERROR_INVALID_PARAMS;
 8005c34:	23fc      	movs	r3, #252	@ 0xfc
 8005c36:	75fb      	strb	r3, [r7, #23]
		break;
 8005c38:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8005c3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	371c      	adds	r7, #28
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr

08005c4a <VL53LX_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b096      	sub	sp, #88	@ 0x58
 8005c4e:	af06      	add	r7, sp, #24
 8005c50:	60f8      	str	r0, [r7, #12]
 8005c52:	607b      	str	r3, [r7, #4]
 8005c54:	460b      	mov	r3, r1
 8005c56:	72fb      	strb	r3, [r7, #11]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	813b      	strh	r3, [r7, #8]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53LX_LLDriverData_t *pdev =
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	3318      	adds	r3, #24
 8005c66:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t *pres =
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8005c6e:	637b      	str	r3, [r7, #52]	@ 0x34
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_hist_post_process_config_t *phistpostprocess =
 8005c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c72:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8005c76:	633b      	str	r3, [r7, #48]	@ 0x30
			&(pdev->histpostprocess);

	VL53LX_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8005c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c7a:	f203 23fe 	addw	r3, r3, #766	@ 0x2fe
 8005c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	VL53LX_histogram_config_t     *phistogram    = &(pdev->hist_cfg);
 8005c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c82:	f503 7339 	add.w	r3, r3, #740	@ 0x2e4
 8005c86:	62bb      	str	r3, [r7, #40]	@ 0x28
	VL53LX_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8005c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c8a:	f203 331e 	addw	r3, r3, #798	@ 0x31e
 8005c8e:	627b      	str	r3, [r7, #36]	@ 0x24
	VL53LX_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8005c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c92:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8005c96:	623b      	str	r3, [r7, #32]
	VL53LX_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8005c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c9a:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 8005c9e:	61fb      	str	r3, [r7, #28]
	VL53LX_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8005ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca2:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8005ca6:	61bb      	str	r3, [r7, #24]
	VL53LX_zone_config_t          *pzone_cfg     = &(pdev->zone_cfg);
 8005ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005caa:	33c2      	adds	r3, #194	@ 0xc2
 8005cac:	617b      	str	r3, [r7, #20]
	VL53LX_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 8005cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb0:	33f8      	adds	r3, #248	@ 0xf8
 8005cb2:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	pdev->preset_mode                 = device_preset_mode;
 8005cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb6:	7afa      	ldrb	r2, [r7, #11]
 8005cb8:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 8005cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cbe:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 8005cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cc4:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8005cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005cca:	615a      	str	r2, [r3, #20]



	VL53LX_init_ll_driver_state(
 8005ccc:	2103      	movs	r1, #3
 8005cce:	68f8      	ldr	r0, [r7, #12]
 8005cd0:	f003 fd18 	bl	8009704 <VL53LX_init_ll_driver_state>
			Dev,
			VL53LX_DEVICESTATE_SW_STANDBY);



	switch (device_preset_mode) {
 8005cd4:	7afb      	ldrb	r3, [r7, #11]
 8005cd6:	2b21      	cmp	r3, #33	@ 0x21
 8005cd8:	d02e      	beq.n	8005d38 <VL53LX_set_preset_mode+0xee>
 8005cda:	2b21      	cmp	r3, #33	@ 0x21
 8005cdc:	dc40      	bgt.n	8005d60 <VL53LX_set_preset_mode+0x116>
 8005cde:	2b1b      	cmp	r3, #27
 8005ce0:	d002      	beq.n	8005ce8 <VL53LX_set_preset_mode+0x9e>
 8005ce2:	2b1e      	cmp	r3, #30
 8005ce4:	d014      	beq.n	8005d10 <VL53LX_set_preset_mode+0xc6>
 8005ce6:	e03b      	b.n	8005d60 <VL53LX_set_preset_mode+0x116>
	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_LONG_RANGE:

		status = VL53LX_preset_mode_histogram_long_range(
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	9304      	str	r3, [sp, #16]
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	9303      	str	r3, [sp, #12]
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	9302      	str	r3, [sp, #8]
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	9301      	str	r3, [sp, #4]
 8005cf8:	6a3b      	ldr	r3, [r7, #32]
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d02:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d04:	f003 fa3b 	bl	800917e <VL53LX_preset_mode_histogram_long_range>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					pzone_cfg);
		break;
 8005d0e:	e02b      	b.n	8005d68 <VL53LX_set_preset_mode+0x11e>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_MEDIUM_RANGE:
		status = VL53LX_preset_mode_histogram_medium_range(
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	9304      	str	r3, [sp, #16]
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	9303      	str	r3, [sp, #12]
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	9302      	str	r3, [sp, #8]
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	9301      	str	r3, [sp, #4]
 8005d20:	6a3b      	ldr	r3, [r7, #32]
 8005d22:	9300      	str	r3, [sp, #0]
 8005d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d2c:	f003 fac5 	bl	80092ba <VL53LX_preset_mode_histogram_medium_range>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					pzone_cfg);
		break;
 8005d36:	e017      	b.n	8005d68 <VL53LX_set_preset_mode+0x11e>

	case VL53LX_DEVICEPRESETMODE_HISTOGRAM_SHORT_RANGE:
		status = VL53LX_preset_mode_histogram_short_range(
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	9304      	str	r3, [sp, #16]
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	9303      	str	r3, [sp, #12]
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	9302      	str	r3, [sp, #8]
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	9301      	str	r3, [sp, #4]
 8005d48:	6a3b      	ldr	r3, [r7, #32]
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d54:	f003 fb4f 	bl	80093f6 <VL53LX_preset_mode_histogram_short_range>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					pzone_cfg);
		break;
 8005d5e:	e003      	b.n	8005d68 <VL53LX_set_preset_mode+0x11e>

	default:
		status = VL53LX_ERROR_INVALID_PARAMS;
 8005d60:	23fc      	movs	r3, #252	@ 0xfc
 8005d62:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		break;
 8005d66:	bf00      	nop

	}



	if (status == VL53LX_ERROR_NONE) {
 8005d68:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d105      	bne.n	8005d7c <VL53LX_set_preset_mode+0x132>

		pstatic->dss_config__target_total_rate_mcps =
 8005d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d72:	893a      	ldrh	r2, [r7, #8]
 8005d74:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 8005d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d78:	893a      	ldrh	r2, [r7, #8]
 8005d7a:	831a      	strh	r2, [r3, #24]

	}



	if (status == VL53LX_ERROR_NONE)
 8005d7c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d108      	bne.n	8005d96 <VL53LX_set_preset_mode+0x14c>
		status =
			VL53LX_set_timeouts_us(
 8005d84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d88:	6879      	ldr	r1, [r7, #4]
 8005d8a:	68f8      	ldr	r0, [r7, #12]
 8005d8c:	f7ff fd9e 	bl	80058cc <VL53LX_set_timeouts_us>
 8005d90:	4603      	mov	r3, r0
 8005d92:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53LX_ERROR_NONE)
 8005d96:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d106      	bne.n	8005dac <VL53LX_set_preset_mode+0x162>
		status =
			VL53LX_set_inter_measurement_period_ms(
 8005d9e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005da0:	68f8      	ldr	r0, [r7, #12]
 8005da2:	f7ff fd65 	bl	8005870 <VL53LX_set_inter_measurement_period_ms>
 8005da6:	4603      	mov	r3, r0
 8005da8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				inter_measurement_period_ms);



	V53L1_init_zone_results_structure(
			pdev->zone_cfg.active_zones+1,
 8005dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dae:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
	V53L1_init_zone_results_structure(
 8005db2:	3301      	adds	r3, #1
 8005db4:	b2da      	uxtb	r2, r3
 8005db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005db8:	f503 73ea 	add.w	r3, r3, #468	@ 0x1d4
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	4610      	mov	r0, r2
 8005dc0:	f004 f8b6 	bl	8009f30 <V53L1_init_zone_results_structure>
			&(pres->zone_results));

	LOG_FUNCTION_END(status);

	return status;
 8005dc4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3740      	adds	r7, #64	@ 0x40
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <VL53LX_init_and_start_range>:

VL53LX_Error VL53LX_init_and_start_range(
	VL53LX_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53LX_DeviceConfigLevel       device_config_level)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b0d2      	sub	sp, #328	@ 0x148
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8005dda:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8005dde:	6018      	str	r0, [r3, #0]
 8005de0:	4608      	mov	r0, r1
 8005de2:	4611      	mov	r1, r2
 8005de4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8005de8:	f2a3 1345 	subw	r3, r3, #325	@ 0x145
 8005dec:	4602      	mov	r2, r0
 8005dee:	701a      	strb	r2, [r3, #0]
 8005df0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8005df4:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8005df8:	460a      	mov	r2, r1
 8005dfa:	701a      	strb	r2, [r3, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8005e02:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8005e06:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3318      	adds	r3, #24
 8005e0e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
	VL53LX_LLDriverResults_t  *pres =
 8005e12:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8005e16:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8005e20:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
			VL53LXDevStructGetLLResultsHandle(Dev);

	uint8_t buffer[VL53LX_MAX_I2C_XFER_SIZE];

	VL53LX_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 8005e24:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e28:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 8005e2c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	VL53LX_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 8005e30:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e34:	3348      	adds	r3, #72	@ 0x48
 8005e36:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	VL53LX_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8005e3a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e3e:	f203 23fe 	addw	r3, r3, #766	@ 0x2fe
 8005e42:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	VL53LX_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 8005e46:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e4a:	f203 331e 	addw	r3, r3, #798	@ 0x31e
 8005e4e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	VL53LX_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8005e52:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e56:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8005e5a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	VL53LX_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8005e5e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e62:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 8005e66:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	VL53LX_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8005e6a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e6e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8005e72:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	VL53LX_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 8005e76:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e7a:	332c      	adds	r3, #44	@ 0x2c
 8005e7c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	VL53LX_customer_nvm_managed_t *pN = &(pdev->customer);
 8005e80:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005e84:	3348      	adds	r3, #72	@ 0x48
 8005e86:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 8005e8a:	f107 030c 	add.w	r3, r7, #12
 8005e8e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	uint16_t i                          = 0;
 8005e92:	2300      	movs	r3, #0
 8005e94:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
	uint16_t i2c_index                  = 0;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
	uint16_t i2c_buffer_offset_bytes    = 0;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

	LOG_FUNCTION_START("");


	pdev->measurement_mode = measurement_mode;
 8005eaa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005eae:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8005eb2:	f2a2 1245 	subw	r2, r2, #325	@ 0x145
 8005eb6:	7812      	ldrb	r2, [r2, #0]
 8005eb8:	70da      	strb	r2, [r3, #3]



	psystem->system__mode_start =
		(psystem->system__mode_start &
 8005eba:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005ebe:	791b      	ldrb	r3, [r3, #4]
 8005ec0:	b25b      	sxtb	r3, r3
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	b25a      	sxtb	r2, r3
		VL53LX_DEVICEMEASUREMENTMODE_STOP_MASK) |
 8005ec8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8005ecc:	f2a3 1345 	subw	r3, r3, #325	@ 0x145
 8005ed0:	f993 3000 	ldrsb.w	r3, [r3]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	b25b      	sxtb	r3, r3
 8005ed8:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 8005eda:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005ede:	711a      	strb	r2, [r3, #4]


	status =
		VL53LX_set_user_zone(
		Dev,
		&(pdev->zone_cfg.user_zones[pdev->ll_state.cfg_zone_id]));
 8005ee0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005ee4:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
		VL53LX_set_user_zone(
 8005ee8:	3336      	adds	r3, #54	@ 0x36
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8005ef0:	4413      	add	r3, r2
 8005ef2:	1d9a      	adds	r2, r3, #6
 8005ef4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8005ef8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8005efc:	4611      	mov	r1, r2
 8005efe:	6818      	ldr	r0, [r3, #0]
 8005f00:	f7ff fd87 	bl	8005a12 <VL53LX_set_user_zone>
 8005f04:	4603      	mov	r3, r0
 8005f06:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147


	if (pdev->zone_cfg.active_zones > 0) {
 8005f0a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005f0e:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d019      	beq.n	8005f4a <VL53LX_init_and_start_range+0x17a>
		status =
		VL53LX_set_zone_dss_config(
		Dev,
		&(pres->zone_dyn_cfgs.VL53LX_p_003[pdev->ll_state.cfg_zone_id])
 8005f16:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005f1a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005f1e:	461a      	mov	r2, r3
		VL53LX_set_zone_dss_config(
 8005f20:	4613      	mov	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	4413      	add	r3, r2
 8005f26:	005b      	lsls	r3, r3, #1
 8005f28:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8005f2c:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8005f30:	4413      	add	r3, r2
 8005f32:	1c9a      	adds	r2, r3, #2
 8005f34:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8005f38:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8005f3c:	4611      	mov	r1, r2
 8005f3e:	6818      	ldr	r0, [r3, #0]
 8005f40:	f001 fbb6 	bl	80076b0 <VL53LX_set_zone_dss_config>
 8005f44:	4603      	mov	r3, r0
 8005f46:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}




	if (((pdev->sys_ctrl.system__mode_start &
 8005f4a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005f4e:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 8005f52:	f003 0302 	and.w	r3, r3, #2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d10d      	bne.n	8005f76 <VL53LX_init_and_start_range+0x1a6>
		VL53LX_DEVICESCHEDULERMODE_HISTOGRAM) == 0x00) &&
		(pdev->xtalk_cfg.global_crosstalk_compensation_enable
 8005f5a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005f5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
		VL53LX_DEVICESCHEDULERMODE_HISTOGRAM) == 0x00) &&
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d107      	bne.n	8005f76 <VL53LX_init_and_start_range+0x1a6>
				== 0x01)) {
		pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 8005f66:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005f6a:	f8b3 22a4 	ldrh.w	r2, [r3, #676]	@ 0x2a4
		pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 8005f6e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005f72:	f8a3 2316 	strh.w	r2, [r3, #790]	@ 0x316





	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF)
 8005f76:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005f7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f7e:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
 8005f82:	2bff      	cmp	r3, #255	@ 0xff
 8005f84:	d106      	bne.n	8005f94 <VL53LX_init_and_start_range+0x1c4>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 8005f86:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005f8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2


	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8005f94:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005f98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f9c:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d139      	bne.n	8006018 <VL53LX_init_and_start_range+0x248>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 8005fa4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005fa8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fac:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d131      	bne.n	8006018 <VL53LX_init_and_start_range+0x248>

		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 8005fb4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005fb8:	f893 2320 	ldrb.w	r2, [r3, #800]	@ 0x320
		pdev->low_power_auto_data.saved_interrupt_config =
 8005fbc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005fc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fc4:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 8005fc8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005fcc:	2220      	movs	r2, #32
 8005fce:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320

		if ((pdev->dyn_cfg.system__sequence_config & (
 8005fd2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005fd6:	f893 335d 	ldrb.w	r3, [r3, #861]	@ 0x35d
 8005fda:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d109      	bne.n	8005ff6 <VL53LX_init_and_start_range+0x226>
			VL53LX_SEQUENCE_MM1_EN | VL53LX_SEQUENCE_MM2_EN)) ==
				0x0) {
			pN->algo__part_to_part_range_offset_mm =
			(pN->mm_config__outer_offset_mm << 2);
 8005fe2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005fe6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
			pN->algo__part_to_part_range_offset_mm =
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	b21a      	sxth	r2, r3
 8005fee:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005ff2:	825a      	strh	r2, [r3, #18]
 8005ff4:	e003      	b.n	8005ffe <VL53LX_init_and_start_range+0x22e>
		} else {
			pN->algo__part_to_part_range_offset_mm = 0x0;
 8005ff6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	825a      	strh	r2, [r3, #18]
		}


		if (device_config_level <
 8005ffe:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006002:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	2b04      	cmp	r3, #4
 800600a:	d805      	bhi.n	8006018 <VL53LX_init_and_start_range+0x248>
				VL53LX_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 800600c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006010:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8006014:	2205      	movs	r2, #5
 8006016:	701a      	strb	r2, [r3, #0]
				VL53LX_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8006018:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800601c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006020:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 8006024:	2b01      	cmp	r3, #1
 8006026:	d117      	bne.n	8006058 <VL53LX_init_and_start_range+0x288>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 8006028:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800602c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006030:	f893 33f2 	ldrb.w	r3, [r3, #1010]	@ 0x3f2
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 8006034:	2b01      	cmp	r3, #1
 8006036:	d10f      	bne.n	8006058 <VL53LX_init_and_start_range+0x288>

		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 8006038:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800603c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006040:	f893 23f3 	ldrb.w	r2, [r3, #1011]	@ 0x3f3
		pdev->gen_cfg.system__interrupt_config_gpio =
 8006044:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006048:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320


		device_config_level = VL53LX_DEVICECONFIGLEVEL_FULL;
 800604c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006050:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8006054:	2206      	movs	r2, #6
 8006056:	701a      	strb	r2, [r3, #0]





	if (status == VL53LX_ERROR_NONE)
 8006058:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 800605c:	2b00      	cmp	r3, #0
 800605e:	d109      	bne.n	8006074 <VL53LX_init_and_start_range+0x2a4>
		status = VL53LX_save_cfg_data(Dev);
 8006060:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006064:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006068:	6818      	ldr	r0, [r3, #0]
 800606a:	f006 f812 	bl	800c092 <VL53LX_save_cfg_data>
 800606e:	4603      	mov	r3, r0
 8006070:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147



	switch (device_config_level) {
 8006074:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006078:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	3b01      	subs	r3, #1
 8006080:	2b05      	cmp	r3, #5
 8006082:	d827      	bhi.n	80060d4 <VL53LX_init_and_start_range+0x304>
 8006084:	a201      	add	r2, pc, #4	@ (adr r2, 800608c <VL53LX_init_and_start_range+0x2bc>)
 8006086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800608a:	bf00      	nop
 800608c:	080060cd 	.word	0x080060cd
 8006090:	080060c5 	.word	0x080060c5
 8006094:	080060bd 	.word	0x080060bd
 8006098:	080060b5 	.word	0x080060b5
 800609c:	080060ad 	.word	0x080060ad
 80060a0:	080060a5 	.word	0x080060a5
	case VL53LX_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53LX_STATIC_NVM_MANAGED_I2C_INDEX;
 80060a4:	2301      	movs	r3, #1
 80060a6:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 80060aa:	e017      	b.n	80060dc <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53LX_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 80060ac:	230d      	movs	r3, #13
 80060ae:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 80060b2:	e013      	b.n	80060dc <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53LX_STATIC_CONFIG_I2C_INDEX;
 80060b4:	2324      	movs	r3, #36	@ 0x24
 80060b6:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 80060ba:	e00f      	b.n	80060dc <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53LX_GENERAL_CONFIG_I2C_INDEX;
 80060bc:	2344      	movs	r3, #68	@ 0x44
 80060be:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 80060c2:	e00b      	b.n	80060dc <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53LX_TIMING_CONFIG_I2C_INDEX;
 80060c4:	235a      	movs	r3, #90	@ 0x5a
 80060c6:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 80060ca:	e007      	b.n	80060dc <VL53LX_init_and_start_range+0x30c>
	case VL53LX_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53LX_DYNAMIC_CONFIG_I2C_INDEX;
 80060cc:	2371      	movs	r3, #113	@ 0x71
 80060ce:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 80060d2:	e003      	b.n	80060dc <VL53LX_init_and_start_range+0x30c>
	default:
		i2c_index = VL53LX_SYSTEM_CONTROL_I2C_INDEX;
 80060d4:	2383      	movs	r3, #131	@ 0x83
 80060d6:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		break;
 80060da:	bf00      	nop
	}



	i2c_buffer_size_bytes =
 80060dc:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80060e0:	f1c3 0388 	rsb	r3, r3, #136	@ 0x88
 80060e4:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
			VL53LX_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			i2c_index;



	pbuffer = &buffer[0];
 80060e8:	f107 030c 	add.w	r3, r7, #12
 80060ec:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	for (i = 0; i < i2c_buffer_size_bytes; i++)
 80060f0:	2300      	movs	r3, #0
 80060f2:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 80060f6:	e00b      	b.n	8006110 <VL53LX_init_and_start_range+0x340>
		*pbuffer++ = 0;
 80060f8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80060fc:	1c5a      	adds	r2, r3, #1
 80060fe:	f8c7 2140 	str.w	r2, [r7, #320]	@ 0x140
 8006102:	2200      	movs	r2, #0
 8006104:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < i2c_buffer_size_bytes; i++)
 8006106:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 800610a:	3301      	adds	r3, #1
 800610c:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8006110:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8006114:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8006118:	429a      	cmp	r2, r3
 800611a:	d3ed      	bcc.n	80060f8 <VL53LX_init_and_start_range+0x328>



	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_FULL &&
 800611c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006120:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	2b05      	cmp	r3, #5
 8006128:	d917      	bls.n	800615a <VL53LX_init_and_start_range+0x38a>
 800612a:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 800612e:	2b00      	cmp	r3, #0
 8006130:	d113      	bne.n	800615a <VL53LX_init_and_start_range+0x38a>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8006132:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8006136:	f1c3 0301 	rsb	r3, r3, #1
 800613a:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800613e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_static_nvm_managed(
 8006142:	f107 020c 	add.w	r2, r7, #12
 8006146:	4413      	add	r3, r2
 8006148:	461a      	mov	r2, r3
 800614a:	210b      	movs	r1, #11
 800614c:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8006150:	f00b f979 	bl	8011446 <VL53LX_i2c_encode_static_nvm_managed>
 8006154:	4603      	mov	r3, r0
 8006156:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 800615a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800615e:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 8006162:	781b      	ldrb	r3, [r3, #0]
 8006164:	2b04      	cmp	r3, #4
 8006166:	d917      	bls.n	8006198 <VL53LX_init_and_start_range+0x3c8>
 8006168:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 800616c:	2b00      	cmp	r3, #0
 800616e:	d113      	bne.n	8006198 <VL53LX_init_and_start_range+0x3c8>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8006170:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8006174:	f1c3 030d 	rsb	r3, r3, #13
 8006178:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800617c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_customer_nvm_managed(
 8006180:	f107 020c 	add.w	r2, r7, #12
 8006184:	4413      	add	r3, r2
 8006186:	461a      	mov	r2, r3
 8006188:	2117      	movs	r1, #23
 800618a:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 800618e:	f00b fa36 	bl	80115fe <VL53LX_i2c_encode_customer_nvm_managed>
 8006192:	4603      	mov	r3, r0
 8006194:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 8006198:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800619c:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	2b03      	cmp	r3, #3
 80061a4:	d917      	bls.n	80061d6 <VL53LX_init_and_start_range+0x406>
 80061a6:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d113      	bne.n	80061d6 <VL53LX_init_and_start_range+0x406>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 80061ae:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80061b2:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 80061b6:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_static_config(
				pstatic,
				VL53LX_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80061ba:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_static_config(
 80061be:	f107 020c 	add.w	r2, r7, #12
 80061c2:	4413      	add	r3, r2
 80061c4:	461a      	mov	r2, r3
 80061c6:	2120      	movs	r1, #32
 80061c8:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80061cc:	f00b fb79 	bl	80118c2 <VL53LX_i2c_encode_static_config>
 80061d0:	4603      	mov	r3, r0
 80061d2:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 80061d6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80061da:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d917      	bls.n	8006214 <VL53LX_init_and_start_range+0x444>
 80061e4:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d113      	bne.n	8006214 <VL53LX_init_and_start_range+0x444>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 80061ec:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80061f0:	f1c3 0344 	rsb	r3, r3, #68	@ 0x44
 80061f4:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_general_config(
				pgeneral,
				VL53LX_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80061f8:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_general_config(
 80061fc:	f107 020c 	add.w	r2, r7, #12
 8006200:	4413      	add	r3, r2
 8006202:	461a      	mov	r2, r3
 8006204:	2116      	movs	r1, #22
 8006206:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800620a:	f00b fc3d 	bl	8011a88 <VL53LX_i2c_encode_general_config>
 800620e:	4603      	mov	r3, r0
 8006210:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 8006214:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006218:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	2b01      	cmp	r3, #1
 8006220:	d917      	bls.n	8006252 <VL53LX_init_and_start_range+0x482>
 8006222:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8006226:	2b00      	cmp	r3, #0
 8006228:	d113      	bne.n	8006252 <VL53LX_init_and_start_range+0x482>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800622a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800622e:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 8006232:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_timing_config(
				ptiming,
				VL53LX_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 8006236:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_timing_config(
 800623a:	f107 020c 	add.w	r2, r7, #12
 800623e:	4413      	add	r3, r2
 8006240:	461a      	mov	r2, r3
 8006242:	2117      	movs	r1, #23
 8006244:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8006248:	f00b fca2 	bl	8011b90 <VL53LX_i2c_encode_timing_config>
 800624c:	4603      	mov	r3, r0
 800624e:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (device_config_level >= VL53LX_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 8006252:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006256:	f5a3 73a3 	sub.w	r3, r3, #326	@ 0x146
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d036      	beq.n	80062ce <VL53LX_init_and_start_range+0x4fe>
 8006260:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8006264:	2b00      	cmp	r3, #0
 8006266:	d132      	bne.n	80062ce <VL53LX_init_and_start_range+0x4fe>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 8006268:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800626c:	f1c3 0371 	rsb	r3, r3, #113	@ 0x71
 8006270:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;


		if ((psystem->system__mode_start &
 8006274:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006278:	791b      	ldrb	r3, [r3, #4]
 800627a:	f003 0320 	and.w	r3, r3, #32
 800627e:	2b00      	cmp	r3, #0
 8006280:	d017      	beq.n	80062b2 <VL53LX_init_and_start_range+0x4e2>
			VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 =
					pstate->cfg_gph_id | 0x01;
 8006282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006286:	791b      	ldrb	r3, [r3, #4]
			pdynamic->system__grouped_parameter_hold_0 =
 8006288:	f043 0301 	orr.w	r3, r3, #1
 800628c:	b2da      	uxtb	r2, r3
 800628e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006292:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 =
					pstate->cfg_gph_id | 0x01;
 8006294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006298:	791b      	ldrb	r3, [r3, #4]
			pdynamic->system__grouped_parameter_hold_1 =
 800629a:	f043 0301 	orr.w	r3, r3, #1
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80062a4:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   =
					pstate->cfg_gph_id;
 80062a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062aa:	791a      	ldrb	r2, [r3, #4]
			pdynamic->system__grouped_parameter_hold   =
 80062ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80062b0:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53LX_i2c_encode_dynamic_config(
				pdynamic,
				VL53LX_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80062b2:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_dynamic_config(
 80062b6:	f107 020c 	add.w	r2, r7, #12
 80062ba:	4413      	add	r3, r2
 80062bc:	461a      	mov	r2, r3
 80062be:	2112      	movs	r1, #18
 80062c0:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 80062c4:	f00b fce6 	bl	8011c94 <VL53LX_i2c_encode_dynamic_config>
 80062c8:	4603      	mov	r3, r0
 80062ca:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}

	if (status == VL53LX_ERROR_NONE) {
 80062ce:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d113      	bne.n	80062fe <VL53LX_init_and_start_range+0x52e>

		i2c_buffer_offset_bytes =
 80062d6:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80062da:	f1c3 0383 	rsb	r3, r3, #131	@ 0x83
 80062de:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

		status =
			VL53LX_i2c_encode_system_control(
				psystem,
				VL53LX_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 80062e2:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
			VL53LX_i2c_encode_system_control(
 80062e6:	f107 020c 	add.w	r2, r7, #12
 80062ea:	4413      	add	r3, r2
 80062ec:	461a      	mov	r2, r3
 80062ee:	2105      	movs	r1, #5
 80062f0:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 80062f4:	f00b fd53 	bl	8011d9e <VL53LX_i2c_encode_system_control>
 80062f8:	4603      	mov	r3, r0
 80062fa:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	}



	if (status == VL53LX_ERROR_NONE) {
 80062fe:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8006302:	2b00      	cmp	r3, #0
 8006304:	d10f      	bne.n	8006326 <VL53LX_init_and_start_range+0x556>
		status =
			VL53LX_WriteMulti(
 8006306:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 800630a:	f107 020c 	add.w	r2, r7, #12
 800630e:	f8b7 113c 	ldrh.w	r1, [r7, #316]	@ 0x13c
 8006312:	f507 70a4 	add.w	r0, r7, #328	@ 0x148
 8006316:	f5a0 70a2 	sub.w	r0, r0, #324	@ 0x144
 800631a:	6800      	ldr	r0, [r0, #0]
 800631c:	f00d f95e 	bl	80135dc <VL53LX_WriteMulti>
 8006320:	4603      	mov	r3, r0
 8006322:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
				buffer,
				(uint32_t)i2c_buffer_size_bytes);
	}


	if (status == VL53LX_ERROR_NONE)
 8006326:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 800632a:	2b00      	cmp	r3, #0
 800632c:	d109      	bne.n	8006342 <VL53LX_init_and_start_range+0x572>
		status = VL53LX_update_ll_driver_rd_state(Dev);
 800632e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006332:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006336:	6818      	ldr	r0, [r3, #0]
 8006338:	f003 fa14 	bl	8009764 <VL53LX_update_ll_driver_rd_state>
 800633c:	4603      	mov	r3, r0
 800633e:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147

	if (status == VL53LX_ERROR_NONE)
 8006342:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8006346:	2b00      	cmp	r3, #0
 8006348:	d109      	bne.n	800635e <VL53LX_init_and_start_range+0x58e>
		status = VL53LX_update_ll_driver_cfg_state(Dev);
 800634a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800634e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006352:	6818      	ldr	r0, [r3, #0]
 8006354:	f003 fba6 	bl	8009aa4 <VL53LX_update_ll_driver_cfg_state>
 8006358:	4603      	mov	r3, r0
 800635a:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147

	LOG_FUNCTION_END(status);

	return status;
 800635e:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
}
 8006362:	4618      	mov	r0, r3
 8006364:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <VL53LX_stop_range>:


VL53LX_Error VL53LX_stop_range(
	VL53LX_DEV     Dev)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b086      	sub	sp, #24
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8006374:	2300      	movs	r3, #0
 8006376:	75fb      	strb	r3, [r7, #23]

	VL53LX_LLDriverData_t *pdev =
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	3318      	adds	r3, #24
 800637c:	613b      	str	r3, [r7, #16]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t *pres =
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8006384:	60fb      	str	r3, [r7, #12]
			VL53LXDevStructGetLLResultsHandle(Dev);



	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start &
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 800638c:	b25b      	sxtb	r3, r3
 800638e:	f003 030f 	and.w	r3, r3, #15
 8006392:	b25b      	sxtb	r3, r3
				VL53LX_DEVICEMEASUREMENTMODE_STOP_MASK) |
 8006394:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006398:	b25b      	sxtb	r3, r3
 800639a:	b2da      	uxtb	r2, r3
	pdev->sys_ctrl.system__mode_start =
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	f883 2364 	strb.w	r2, [r3, #868]	@ 0x364
			 VL53LX_DEVICEMEASUREMENTMODE_ABORT;

	status = VL53LX_set_system_control(
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80063a8:	4619      	mov	r1, r3
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f00b fd32 	bl	8011e14 <VL53LX_set_system_control>
 80063b0:	4603      	mov	r3, r0
 80063b2:	75fb      	strb	r3, [r7, #23]
				Dev,
				&pdev->sys_ctrl);


	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start &
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 80063ba:	f003 030f 	and.w	r3, r3, #15
 80063be:	b2da      	uxtb	r2, r3
	pdev->sys_ctrl.system__mode_start =
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	f883 2364 	strb.w	r2, [r3, #868]	@ 0x364
				VL53LX_DEVICEMEASUREMENTMODE_STOP_MASK);


	VL53LX_init_ll_driver_state(
 80063c6:	2103      	movs	r1, #3
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f003 f99b 	bl	8009704 <VL53LX_init_ll_driver_state>
			Dev,
			VL53LX_DEVICESTATE_SW_STANDBY);


	V53L1_init_zone_results_structure(
			pdev->zone_cfg.active_zones+1,
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
	V53L1_init_zone_results_structure(
 80063d4:	3301      	adds	r3, #1
 80063d6:	b2da      	uxtb	r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f503 73ea 	add.w	r3, r3, #468	@ 0x1d4
 80063de:	4619      	mov	r1, r3
 80063e0:	4610      	mov	r0, r2
 80063e2:	f003 fda5 	bl	8009f30 <V53L1_init_zone_results_structure>
			&(pres->zone_results));


	V53L1_init_zone_dss_configs(Dev);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f003 fdd7 	bl	8009f9a <V53L1_init_zone_dss_configs>


	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1)
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063f2:	f893 33f1 	ldrb.w	r3, [r3, #1009]	@ 0x3f1
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d102      	bne.n	8006400 <VL53LX_stop_range+0x94>
		VL53LX_low_power_auto_data_stop_range(Dev);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f006 ffbd 	bl	800d37a <VL53LX_low_power_auto_data_stop_range>

	return status;
 8006400:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006404:	4618      	mov	r0, r3
 8006406:	3718      	adds	r7, #24
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <VL53LX_get_measurement_results>:


VL53LX_Error VL53LX_get_measurement_results(
	VL53LX_DEV                     Dev,
	VL53LX_DeviceResultsLevel      device_results_level)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b0c8      	sub	sp, #288	@ 0x120
 8006410:	af00      	add	r7, sp, #0
 8006412:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006416:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800641a:	6018      	str	r0, [r3, #0]
 800641c:	460a      	mov	r2, r1
 800641e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006422:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8006426:	701a      	strb	r2, [r3, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8006428:	2300      	movs	r3, #0
 800642a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800642e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006432:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	3318      	adds	r3, #24
 800643a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	uint8_t buffer[VL53LX_MAX_I2C_XFER_SIZE];

	VL53LX_system_results_t   *psystem_results = &(pdev->sys_results);
 800643e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006442:	f203 3366 	addw	r3, r3, #870	@ 0x366
 8006446:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	VL53LX_core_results_t     *pcore_results   = &(pdev->core_results);
 800644a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800644e:	f503 5399 	add.w	r3, r3, #4896	@ 0x1320
 8006452:	3318      	adds	r3, #24
 8006454:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	VL53LX_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 8006458:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800645c:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 8006460:	331c      	adds	r3, #28
 8006462:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	uint16_t i2c_index               = VL53LX_SYSTEM_RESULTS_I2C_INDEX;
 8006466:	2388      	movs	r3, #136	@ 0x88
 8006468:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 800646c:	2300      	movs	r3, #0
 800646e:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 8006472:	2300      	movs	r3, #0
 8006474:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

	LOG_FUNCTION_START("");



	switch (device_results_level) {
 8006478:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800647c:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d008      	beq.n	8006498 <VL53LX_get_measurement_results+0x8c>
 8006486:	2b02      	cmp	r3, #2
 8006488:	d10d      	bne.n	80064a6 <VL53LX_get_measurement_results+0x9a>
	case VL53LX_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 800648a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 800648e:	f5c3 7387 	rsb	r3, r3, #270	@ 0x10e
 8006492:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				(VL53LX_DEBUG_RESULTS_I2C_INDEX +
				VL53LX_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 8006496:	e00a      	b.n	80064ae <VL53LX_get_measurement_results+0xa2>
	case VL53LX_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 8006498:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 800649c:	f1c3 03d5 	rsb	r3, r3, #213	@ 0xd5
 80064a0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				(VL53LX_CORE_RESULTS_I2C_INDEX +
				VL53LX_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 80064a4:	e003      	b.n	80064ae <VL53LX_get_measurement_results+0xa2>
	default:
		i2c_buffer_size_bytes =
 80064a6:	232c      	movs	r3, #44	@ 0x2c
 80064a8:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				VL53LX_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 80064ac:	bf00      	nop
	}



	if (status == VL53LX_ERROR_NONE)
 80064ae:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10f      	bne.n	80064d6 <VL53LX_get_measurement_results+0xca>
		status =
			VL53LX_ReadMulti(
 80064b6:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80064ba:	f107 0208 	add.w	r2, r7, #8
 80064be:	f8b7 110a 	ldrh.w	r1, [r7, #266]	@ 0x10a
 80064c2:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80064c6:	f5a0 708e 	sub.w	r0, r0, #284	@ 0x11c
 80064ca:	6800      	ldr	r0, [r0, #0]
 80064cc:	f00d f8bc 	bl	8013648 <VL53LX_ReadMulti>
 80064d0:	4603      	mov	r3, r0
 80064d2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);



	if (device_results_level >= VL53LX_DEVICERESULTSLEVEL_FULL &&
 80064d6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80064da:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d917      	bls.n	8006514 <VL53LX_get_measurement_results+0x108>
 80064e4:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d113      	bne.n	8006514 <VL53LX_get_measurement_results+0x108>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 80064ec:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80064f0:	f1c3 03d6 	rsb	r3, r3, #214	@ 0xd6
 80064f4:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
				VL53LX_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53LX_i2c_decode_debug_results(
				VL53LX_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 80064f8:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53LX_i2c_decode_debug_results(
 80064fc:	f107 0208 	add.w	r2, r7, #8
 8006500:	4413      	add	r3, r2
 8006502:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8006506:	4619      	mov	r1, r3
 8006508:	2038      	movs	r0, #56	@ 0x38
 800650a:	f00b fe01 	bl	8012110 <VL53LX_i2c_decode_debug_results>
 800650e:	4603      	mov	r3, r0
 8006510:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53LX_DEVICERESULTSLEVEL_UPTO_CORE &&
 8006514:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006518:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d017      	beq.n	8006552 <VL53LX_get_measurement_results+0x146>
 8006522:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8006526:	2b00      	cmp	r3, #0
 8006528:	d113      	bne.n	8006552 <VL53LX_get_measurement_results+0x146>
		status == VL53LX_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800652a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 800652e:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 8006532:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
				VL53LX_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53LX_i2c_decode_core_results(
				VL53LX_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 8006536:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53LX_i2c_decode_core_results(
 800653a:	f107 0208 	add.w	r2, r7, #8
 800653e:	4413      	add	r3, r2
 8006540:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8006544:	4619      	mov	r1, r3
 8006546:	2021      	movs	r0, #33	@ 0x21
 8006548:	f00b fd81 	bl	801204e <VL53LX_i2c_decode_core_results>
 800654c:	4603      	mov	r3, r0
 800654e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				pcore_results);
	}

	if (status == VL53LX_ERROR_NONE) {
 8006552:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8006556:	2b00      	cmp	r3, #0
 8006558:	d110      	bne.n	800657c <VL53LX_get_measurement_results+0x170>

		i2c_buffer_offset_bytes = 0;
 800655a:	2300      	movs	r3, #0
 800655c:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
		status =
			VL53LX_i2c_decode_system_results(
				VL53LX_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 8006560:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
			VL53LX_i2c_decode_system_results(
 8006564:	f107 0208 	add.w	r2, r7, #8
 8006568:	4413      	add	r3, r2
 800656a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800656e:	4619      	mov	r1, r3
 8006570:	202c      	movs	r0, #44	@ 0x2c
 8006572:	f00b fc76 	bl	8011e62 <VL53LX_i2c_decode_system_results>
 8006576:	4603      	mov	r3, r0
 8006578:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 800657c:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
}
 8006580:	4618      	mov	r0, r3
 8006582:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <VL53LX_get_device_results>:

VL53LX_Error VL53LX_get_device_results(
	VL53LX_DEV                    Dev,
	VL53LX_DeviceResultsLevel     device_results_level,
	VL53LX_range_results_t       *prange_results)
{
 800658a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800658e:	b0a0      	sub	sp, #128	@ 0x80
 8006590:	af06      	add	r7, sp, #24
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	460b      	mov	r3, r1
 8006596:	607a      	str	r2, [r7, #4]
 8006598:	72fb      	strb	r3, [r7, #11]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800659a:	2300      	movs	r3, #0
 800659c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	VL53LX_LLDriverData_t *pdev =
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	3318      	adds	r3, #24
 80065a4:	663b      	str	r3, [r7, #96]	@ 0x60
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t *pres =
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 80065ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_range_results_t   *presults =
 80065ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065b0:	65bb      	str	r3, [r7, #88]	@ 0x58
			&(pres->range_results);
	VL53LX_zone_objects_t    *pobjects =
 80065b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065b4:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 80065b8:	657b      	str	r3, [r7, #84]	@ 0x54
			&(pres->zone_results.VL53LX_p_003[0]);
	VL53LX_ll_driver_state_t *pstate   =
 80065ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065bc:	332c      	adds	r3, #44	@ 0x2c
 80065be:	653b      	str	r3, [r7, #80]	@ 0x50
			&(pdev->ll_state);
	VL53LX_zone_config_t     *pzone_cfg =
 80065c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065c2:	33c2      	adds	r3, #194	@ 0xc2
 80065c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
			&(pdev->zone_cfg);
	VL53LX_zone_hist_info_t  *phist_info =
 80065c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065c8:	f503 734c 	add.w	r3, r3, #816	@ 0x330
 80065cc:	64bb      	str	r3, [r7, #72]	@ 0x48
			&(pres->zone_hists.VL53LX_p_003[0]);

	VL53LX_dmax_calibration_data_t   dmax_cal;
	VL53LX_dmax_calibration_data_t *pdmax_cal = &dmax_cal;
 80065ce:	f107 0314 	add.w	r3, r7, #20
 80065d2:	647b      	str	r3, [r7, #68]	@ 0x44
	VL53LX_hist_post_process_config_t *pHP = &(pdev->histpostprocess);
 80065d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065d6:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 80065da:	643b      	str	r3, [r7, #64]	@ 0x40
	VL53LX_xtalk_config_t *pC = &(pdev->xtalk_cfg);
 80065dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065de:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80065e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	VL53LX_low_power_auto_data_t *pL = &(pdev->low_power_auto_data);
 80065e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065e6:	f503 539f 	add.w	r3, r3, #5088	@ 0x13e0
 80065ea:	3310      	adds	r3, #16
 80065ec:	63bb      	str	r3, [r7, #56]	@ 0x38
	VL53LX_histogram_bin_data_t *pHD = &(pdev->hist_data);
 80065ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065f0:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 80065f4:	637b      	str	r3, [r7, #52]	@ 0x34
	VL53LX_customer_nvm_managed_t *pN = &(pdev->customer);
 80065f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065f8:	3348      	adds	r3, #72	@ 0x48
 80065fa:	633b      	str	r3, [r7, #48]	@ 0x30
	VL53LX_zone_histograms_t *pZH = &(pres->zone_hists);
 80065fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065fe:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8006602:	62fb      	str	r3, [r7, #44]	@ 0x2c
	VL53LX_xtalk_calibration_results_t *pXCR = &(pdev->xtalk_cal);
 8006604:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006606:	f503 5391 	add.w	r3, r3, #4640	@ 0x1220
 800660a:	331c      	adds	r3, #28
 800660c:	62bb      	str	r3, [r7, #40]	@ 0x28
	VL53LX_range_data_t *pdata;

	LOG_FUNCTION_START("");


	if ((pdev->sys_ctrl.system__mode_start &
 800660e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006610:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 8006614:	f003 0302 	and.w	r3, r3, #2
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 8290 	beq.w	8006b3e <VL53LX_get_device_results+0x5b4>
		 VL53LX_DEVICESCHEDULERMODE_HISTOGRAM)
		 == VL53LX_DEVICESCHEDULERMODE_HISTOGRAM) {



		status = VL53LX_get_histogram_bin_data(
 800661e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006620:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8006624:	4619      	mov	r1, r3
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f000 fbcc 	bl	8006dc4 <VL53LX_get_histogram_bin_data>
 800662c:	4603      	mov	r3, r0
 800662e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						&(pdev->hist_data));




		if (status == VL53LX_ERROR_NONE &&
 8006632:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006636:	2b00      	cmp	r3, #0
 8006638:	d118      	bne.n	800666c <VL53LX_get_device_results+0xe2>
			pHD->number_of_ambient_bins == 0) {
 800663a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800663c:	7adb      	ldrb	r3, [r3, #11]
		if (status == VL53LX_ERROR_NONE &&
 800663e:	2b00      	cmp	r3, #0
 8006640:	d114      	bne.n	800666c <VL53LX_get_device_results+0xe2>
			zid = pdev->ll_state.rd_zone_id;
 8006642:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006644:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006648:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			status = VL53LX_hist_copy_and_scale_ambient_info(
			&(pZH->VL53LX_p_003[zid]),
 800664c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
			status = VL53LX_hist_copy_and_scale_ambient_info(
 8006650:	011b      	lsls	r3, r3, #4
 8006652:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006654:	4413      	add	r3, r2
 8006656:	1d1a      	adds	r2, r3, #4
 8006658:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800665a:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 800665e:	4619      	mov	r1, r3
 8006660:	4610      	mov	r0, r2
 8006662:	f004 fa0b 	bl	800aa7c <VL53LX_hist_copy_and_scale_ambient_info>
 8006666:	4603      	mov	r3, r0
 8006668:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			&(pdev->hist_data));
		}


		if (status != VL53LX_ERROR_NONE)
 800666c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006670:	2b00      	cmp	r3, #0
 8006672:	f040 8206 	bne.w	8006a82 <VL53LX_get_device_results+0x4f8>
			goto UPDATE_DYNAMIC_CONFIG;

		VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 8006676:	f107 0313 	add.w	r3, r7, #19
 800667a:	4619      	mov	r1, r3
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f006 ffa3 	bl	800d5c8 <VL53LX_compute_histo_merge_nb>
		if (histo_merge_nb == 0)
 8006682:	7cfb      	ldrb	r3, [r7, #19]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d101      	bne.n	800668c <VL53LX_get_device_results+0x102>
			histo_merge_nb = 1;
 8006688:	2301      	movs	r3, #1
 800668a:	74fb      	strb	r3, [r7, #19]
		idx = histo_merge_nb - 1;
 800668c:	7cfb      	ldrb	r3, [r7, #19]
 800668e:	3b01      	subs	r3, #1
 8006690:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (pdev->tuning_parms.tp_hist_merge == 1)
 8006694:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006696:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 800669a:	2b01      	cmp	r3, #1
 800669c:	d107      	bne.n	80066ae <VL53LX_get_device_results+0x124>
			pC->algo__crosstalk_compensation_plane_offset_kcps =
				pXCR->algo__xtalk_cpo_HistoMerge_kcps[idx];
 800669e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80066a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a4:	3202      	adds	r2, #2
 80066a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
			pC->algo__crosstalk_compensation_plane_offset_kcps =
 80066aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ac:	601a      	str	r2, [r3, #0]

		pHP->gain_factor =
			pdev->gain_cal.histogram_ranging_gain_factor;
 80066ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066b0:	f8b3 20ba 	ldrh.w	r2, [r3, #186]	@ 0xba
		pHP->gain_factor =
 80066b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066b6:	83da      	strh	r2, [r3, #30]

		pHP->algo__crosstalk_compensation_plane_offset_kcps =
		VL53LX_calc_crosstalk_plane_offset_with_margin(
 80066b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066be:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80066c2:	4619      	mov	r1, r3
 80066c4:	4610      	mov	r0, r2
 80066c6:	f004 f8e1 	bl	800a88c <VL53LX_calc_crosstalk_plane_offset_with_margin>
 80066ca:	4602      	mov	r2, r0
		pHP->algo__crosstalk_compensation_plane_offset_kcps =
 80066cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066ce:	62da      	str	r2, [r3, #44]	@ 0x2c
		pC->algo__crosstalk_compensation_plane_offset_kcps,
		pC->histogram_mode_crosstalk_margin_kcps);

		pHP->algo__crosstalk_compensation_x_plane_gradient_kcps =
		pC->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80066d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066d2:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
		pHP->algo__crosstalk_compensation_x_plane_gradient_kcps =
 80066d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066d8:	861a      	strh	r2, [r3, #48]	@ 0x30
		pHP->algo__crosstalk_compensation_y_plane_gradient_kcps =
		pC->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80066da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066dc:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
		pHP->algo__crosstalk_compensation_y_plane_gradient_kcps =
 80066e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066e2:	865a      	strh	r2, [r3, #50]	@ 0x32

		pdev->dmax_cfg.ambient_thresh_sigma =
			pHP->ambient_thresh_sigma1;
 80066e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066e6:	799a      	ldrb	r2, [r3, #6]
		pdev->dmax_cfg.ambient_thresh_sigma =
 80066e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066ea:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
		pdev->dmax_cfg.min_ambient_thresh_events =
			pHP->min_ambient_thresh_events;
 80066ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066f0:	68da      	ldr	r2, [r3, #12]
		pdev->dmax_cfg.min_ambient_thresh_events =
 80066f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066f4:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
		pdev->dmax_cfg.signal_total_events_limit =
			pHP->signal_total_events_limit;
 80066f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066fa:	695a      	ldr	r2, [r3, #20]
		pdev->dmax_cfg.signal_total_events_limit =
 80066fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066fe:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
		pdev->dmax_cfg.dss_config__target_total_rate_mcps =
			pdev->stat_cfg.dss_config__target_total_rate_mcps;
 8006702:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006704:	f8b3 22fe 	ldrh.w	r2, [r3, #766]	@ 0x2fe
		pdev->dmax_cfg.dss_config__target_total_rate_mcps =
 8006708:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800670a:	f8a3 226c 	strh.w	r2, [r3, #620]	@ 0x26c
		pdev->dmax_cfg.dss_config__aperture_attenuation =
			pdev->gen_cfg.dss_config__aperture_attenuation;
 800670e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006710:	f893 2331 	ldrb.w	r2, [r3, #817]	@ 0x331
		pdev->dmax_cfg.dss_config__aperture_attenuation =
 8006714:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006716:	f883 226e 	strb.w	r2, [r3, #622]	@ 0x26e

		pHP->algo__crosstalk_detect_max_valid_range_mm =
			pC->algo__crosstalk_detect_max_valid_range_mm;
 800671a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800671c:	f9b3 201c 	ldrsh.w	r2, [r3, #28]
		pHP->algo__crosstalk_detect_max_valid_range_mm =
 8006720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006722:	86da      	strh	r2, [r3, #54]	@ 0x36
		pHP->algo__crosstalk_detect_min_valid_range_mm =
			pC->algo__crosstalk_detect_min_valid_range_mm;
 8006724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006726:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
		pHP->algo__crosstalk_detect_min_valid_range_mm =
 800672a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800672c:	869a      	strh	r2, [r3, #52]	@ 0x34
		pHP->algo__crosstalk_detect_max_valid_rate_kcps =
			pC->algo__crosstalk_detect_max_valid_rate_kcps;
 800672e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006730:	8bda      	ldrh	r2, [r3, #30]
		pHP->algo__crosstalk_detect_max_valid_rate_kcps =
 8006732:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006734:	871a      	strh	r2, [r3, #56]	@ 0x38
		pHP->algo__crosstalk_detect_max_sigma_mm =
			pC->algo__crosstalk_detect_max_sigma_mm;
 8006736:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006738:	8c1a      	ldrh	r2, [r3, #32]
		pHP->algo__crosstalk_detect_max_sigma_mm =
 800673a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800673c:	875a      	strh	r2, [r3, #58]	@ 0x3a



		VL53LX_copy_rtn_good_spads_to_buffer(
 800673e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006740:	f203 3292 	addw	r2, r3, #914	@ 0x392
 8006744:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006746:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 800674a:	4619      	mov	r1, r3
 800674c:	4610      	mov	r0, r2
 800674e:	f003 facf 	bl	8009cf0 <VL53LX_copy_rtn_good_spads_to_buffer>
				&(pdev->nvm_copy_data),
				&(pdev->rtn_good_spads[0]));



		switch (pdev->offset_correction_mode) {
 8006752:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006754:	795b      	ldrb	r3, [r3, #5]
 8006756:	2b01      	cmp	r3, #1
 8006758:	d002      	beq.n	8006760 <VL53LX_get_device_results+0x1d6>
 800675a:	2b03      	cmp	r3, #3
 800675c:	d02e      	beq.n	80067bc <VL53LX_get_device_results+0x232>
 800675e:	e03d      	b.n	80067dc <VL53LX_get_device_results+0x252>

		case VL53LX_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS:
			tmp8 = pdev->gen_cfg.dss_config__aperture_attenuation;
 8006760:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006762:	f893 3331 	ldrb.w	r3, [r3, #817]	@ 0x331
 8006766:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

			VL53LX_hist_combine_mm1_mm2_offsets(
 800676a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800676c:	f9b3 6014 	ldrsh.w	r6, [r3, #20]
 8006770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006772:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
 8006776:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006778:	f893 e3c2 	ldrb.w	lr, [r3, #962]	@ 0x3c2
 800677c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800677e:	f893 83c3 	ldrb.w	r8, [r3, #963]	@ 0x3c3
 8006782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006784:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8006788:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800678a:	f892 20a9 	ldrb.w	r2, [r2, #169]	@ 0xa9
 800678e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006790:	319c      	adds	r1, #156	@ 0x9c
 8006792:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006794:	f500 70ec 	add.w	r0, r0, #472	@ 0x1d8
 8006798:	f897 4025 	ldrb.w	r4, [r7, #37]	@ 0x25
 800679c:	b2a4      	uxth	r4, r4
 800679e:	6c3d      	ldr	r5, [r7, #64]	@ 0x40
 80067a0:	351c      	adds	r5, #28
 80067a2:	9505      	str	r5, [sp, #20]
 80067a4:	9404      	str	r4, [sp, #16]
 80067a6:	9003      	str	r0, [sp, #12]
 80067a8:	9102      	str	r1, [sp, #8]
 80067aa:	9201      	str	r2, [sp, #4]
 80067ac:	9300      	str	r3, [sp, #0]
 80067ae:	4643      	mov	r3, r8
 80067b0:	4672      	mov	r2, lr
 80067b2:	4661      	mov	r1, ip
 80067b4:	4630      	mov	r0, r6
 80067b6:	f005 f8d1 	bl	800b95c <VL53LX_hist_combine_mm1_mm2_offsets>
			pHD->roi_config__user_roi_requested_global_xy_size,
			&(pdev->add_off_cal_data),
			&(pdev->rtn_good_spads[0]),
			(uint16_t)tmp8,
			&(pHP->range_offset_mm));
		break;
 80067ba:	e013      	b.n	80067e4 <VL53LX_get_device_results+0x25a>
		case VL53LX_OFFSETCORRECTIONMODE__PER_VCSEL_OFFSETS:
			select_offset_per_vcsel(
 80067bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067be:	331c      	adds	r3, #28
 80067c0:	4619      	mov	r1, r3
 80067c2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80067c4:	f7fe f9b8 	bl	8004b38 <select_offset_per_vcsel>
			pdev,
			&(pHP->range_offset_mm));
			pHP->range_offset_mm *= 4;
 80067c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ca:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	b21a      	sxth	r2, r3
 80067d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d8:	839a      	strh	r2, [r3, #28]
		break;
 80067da:	e003      	b.n	80067e4 <VL53LX_get_device_results+0x25a>
		default:
			pHP->range_offset_mm = 0;
 80067dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067de:	2200      	movs	r2, #0
 80067e0:	839a      	strh	r2, [r3, #28]
		break;
 80067e2:	bf00      	nop

		}



		if (status != VL53LX_ERROR_NONE)
 80067e4:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f040 814c 	bne.w	8006a86 <VL53LX_get_device_results+0x4fc>
			goto UPDATE_DYNAMIC_CONFIG;


		VL53LX_calc_max_effective_spads(
 80067ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f0:	f893 00a8 	ldrb.w	r0, [r3, #168]	@ 0xa8
 80067f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f6:	f893 10a9 	ldrb.w	r1, [r3, #169]	@ 0xa9
 80067fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067fc:	f503 72ec 	add.w	r2, r3, #472	@ 0x1d8
		pHD->roi_config__user_roi_centre_spad,
		pHD->roi_config__user_roi_requested_global_xy_size,
		&(pdev->rtn_good_spads[0]),
		(uint16_t)pdev->gen_cfg.dss_config__aperture_attenuation,
 8006800:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006802:	f893 3331 	ldrb.w	r3, [r3, #817]	@ 0x331
		VL53LX_calc_max_effective_spads(
 8006806:	461c      	mov	r4, r3
 8006808:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800680a:	f203 236a 	addw	r3, r3, #618	@ 0x26a
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	4623      	mov	r3, r4
 8006812:	f005 fa46 	bl	800bca2 <VL53LX_calc_max_effective_spads>
		&(pdev->dmax_cfg.max_effective_spads));

		status =
			VL53LX_get_dmax_calibration_data(
 8006816:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006818:	799b      	ldrb	r3, [r3, #6]
 800681a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800681c:	4619      	mov	r1, r3
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f000 ff83 	bl	800772a <VL53LX_get_dmax_calibration_data>
 8006824:	4603      	mov	r3, r0
 8006826:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				Dev,
				pdev->dmax_mode,
				pdmax_cal);


		if (status != VL53LX_ERROR_NONE)
 800682a:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800682e:	2b00      	cmp	r3, #0
 8006830:	f040 812b 	bne.w	8006a8a <VL53LX_get_device_results+0x500>
			goto UPDATE_DYNAMIC_CONFIG;

		status = VL53LX_ipp_hist_process_data(
 8006834:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006836:	f503 7515 	add.w	r5, r3, #596	@ 0x254
 800683a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800683c:	f503 7605 	add.w	r6, r3, #532	@ 0x214
 8006840:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006842:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8006846:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006848:	f202 521c 	addw	r2, r2, #1308	@ 0x51c
				pdmax_cal,
				&(pdev->dmax_cfg),
				&(pdev->histpostprocess),
				&(pdev->hist_data),
				&(pdev->xtalk_shapes),
				pdev->wArea1,
 800684c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800684e:	f501 51a0 	add.w	r1, r1, #5120	@ 0x1400
				pdev->wArea2,
 8006852:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006854:	f500 50d0 	add.w	r0, r0, #6656	@ 0x1a00
		status = VL53LX_ipp_hist_process_data(
 8006858:	6dbc      	ldr	r4, [r7, #88]	@ 0x58
 800685a:	9405      	str	r4, [sp, #20]
 800685c:	f107 0413 	add.w	r4, r7, #19
 8006860:	9404      	str	r4, [sp, #16]
 8006862:	9003      	str	r0, [sp, #12]
 8006864:	9102      	str	r1, [sp, #8]
 8006866:	9201      	str	r2, [sp, #4]
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	4633      	mov	r3, r6
 800686c:	462a      	mov	r2, r5
 800686e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f00d f8f7 	bl	8013a64 <VL53LX_ipp_hist_process_data>
 8006876:	4603      	mov	r3, r0
 8006878:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				&histo_merge_nb,
				presults);

		if ((pdev->tuning_parms.tp_hist_merge == 1) &&
 800687c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800687e:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8006882:	2b01      	cmp	r3, #1
 8006884:	d150      	bne.n	8006928 <VL53LX_get_device_results+0x39e>
			(histo_merge_nb > 1))
 8006886:	7cfb      	ldrb	r3, [r7, #19]
		if ((pdev->tuning_parms.tp_hist_merge == 1) &&
 8006888:	2b01      	cmp	r3, #1
 800688a:	d94d      	bls.n	8006928 <VL53LX_get_device_results+0x39e>
		for (i = 0; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 800688c:	2300      	movs	r3, #0
 800688e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8006892:	e045      	b.n	8006920 <VL53LX_get_device_results+0x396>
			pdata = &(presults->VL53LX_p_003[i]);
 8006894:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006898:	224c      	movs	r2, #76	@ 0x4c
 800689a:	fb02 f303 	mul.w	r3, r2, r3
 800689e:	3310      	adds	r3, #16
 80068a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068a2:	4413      	add	r3, r2
 80068a4:	3304      	adds	r3, #4
 80068a6:	623b      	str	r3, [r7, #32]
			pdata->VL53LX_p_016 /= histo_merge_nb;
 80068a8:	6a3b      	ldr	r3, [r7, #32]
 80068aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ac:	7cfa      	ldrb	r2, [r7, #19]
 80068ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	625a      	str	r2, [r3, #36]	@ 0x24
			pdata->VL53LX_p_017 /= histo_merge_nb;
 80068b6:	6a3b      	ldr	r3, [r7, #32]
 80068b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ba:	7cfa      	ldrb	r2, [r7, #19]
 80068bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80068c0:	6a3b      	ldr	r3, [r7, #32]
 80068c2:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->VL53LX_p_010 /= histo_merge_nb;
 80068c4:	6a3b      	ldr	r3, [r7, #32]
 80068c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c8:	7cfa      	ldrb	r2, [r7, #19]
 80068ca:	fb93 f2f2 	sdiv	r2, r3, r2
 80068ce:	6a3b      	ldr	r3, [r7, #32]
 80068d0:	62da      	str	r2, [r3, #44]	@ 0x2c
			pdata->peak_signal_count_rate_mcps /= histo_merge_nb;
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80068d6:	461a      	mov	r2, r3
 80068d8:	7cfb      	ldrb	r3, [r7, #19]
 80068da:	fb92 f3f3 	sdiv	r3, r2, r3
 80068de:	b29a      	uxth	r2, r3
 80068e0:	6a3b      	ldr	r3, [r7, #32]
 80068e2:	861a      	strh	r2, [r3, #48]	@ 0x30
			pdata->avg_signal_count_rate_mcps /= histo_merge_nb;
 80068e4:	6a3b      	ldr	r3, [r7, #32]
 80068e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80068e8:	461a      	mov	r2, r3
 80068ea:	7cfb      	ldrb	r3, [r7, #19]
 80068ec:	fb92 f3f3 	sdiv	r3, r2, r3
 80068f0:	b29a      	uxth	r2, r3
 80068f2:	6a3b      	ldr	r3, [r7, #32]
 80068f4:	865a      	strh	r2, [r3, #50]	@ 0x32
			pdata->ambient_count_rate_mcps /= histo_merge_nb;
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80068fa:	461a      	mov	r2, r3
 80068fc:	7cfb      	ldrb	r3, [r7, #19]
 80068fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8006902:	b29a      	uxth	r2, r3
 8006904:	6a3b      	ldr	r3, [r7, #32]
 8006906:	869a      	strh	r2, [r3, #52]	@ 0x34
			pdata->VL53LX_p_009 /= histo_merge_nb;
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800690c:	7cfa      	ldrb	r2, [r7, #19]
 800690e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006912:	6a3b      	ldr	r3, [r7, #32]
 8006914:	639a      	str	r2, [r3, #56]	@ 0x38
		for (i = 0; i < VL53LX_MAX_RANGE_RESULTS; i++) {
 8006916:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800691a:	3301      	adds	r3, #1
 800691c:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8006920:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006924:	2b03      	cmp	r3, #3
 8006926:	d9b5      	bls.n	8006894 <VL53LX_get_device_results+0x30a>
		}


		if (status != VL53LX_ERROR_NONE)
 8006928:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 800692c:	2b00      	cmp	r3, #0
 800692e:	f040 80ae 	bne.w	8006a8e <VL53LX_get_device_results+0x504>
			goto UPDATE_DYNAMIC_CONFIG;

		status = VL53LX_hist_wrap_dmax(
 8006932:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006934:	f503 7005 	add.w	r0, r3, #532	@ 0x214
 8006938:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800693a:	f503 7171 	add.w	r1, r3, #964	@ 0x3c4
 800693e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006940:	330e      	adds	r3, #14
 8006942:	461a      	mov	r2, r3
 8006944:	f004 ffd4 	bl	800b8f0 <VL53LX_hist_wrap_dmax>
 8006948:	4603      	mov	r3, r0
 800694a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				&(pdev->histpostprocess),
				&(pdev->hist_data),
				&(presults->wrap_dmax_mm));


		if (status != VL53LX_ERROR_NONE)
 800694e:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006952:	2b00      	cmp	r3, #0
 8006954:	f040 809d 	bne.w	8006a92 <VL53LX_get_device_results+0x508>
			goto UPDATE_DYNAMIC_CONFIG;

		zid = pdev->ll_state.rd_zone_id;
 8006958:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800695a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800695e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		status = VL53LX_hist_phase_consistency_check(
			Dev,
			&(pZH->VL53LX_p_003[zid]),
 8006962:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
		status = VL53LX_hist_phase_consistency_check(
 8006966:	011b      	lsls	r3, r3, #4
 8006968:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800696a:	4413      	add	r3, r2
 800696c:	1d19      	adds	r1, r3, #4
			&(pres->zone_results.VL53LX_p_003[zid]),
 800696e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
		status = VL53LX_hist_phase_consistency_check(
 8006972:	4613      	mov	r3, r2
 8006974:	011b      	lsls	r3, r3, #4
 8006976:	4413      	add	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800697e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006980:	4413      	add	r3, r2
 8006982:	f103 0208 	add.w	r2, r3, #8
 8006986:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f004 fad3 	bl	800af34 <VL53LX_hist_phase_consistency_check>
 800698e:	4603      	mov	r3, r0
 8006990:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			presults);


		if (status != VL53LX_ERROR_NONE)
 8006994:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006998:	2b00      	cmp	r3, #0
 800699a:	d17c      	bne.n	8006a96 <VL53LX_get_device_results+0x50c>
			goto UPDATE_DYNAMIC_CONFIG;

		zid = pdev->ll_state.rd_zone_id;
 800699c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800699e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80069a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		status = VL53LX_hist_xmonitor_consistency_check(
			Dev,
			&(pZH->VL53LX_p_003[zid]),
 80069a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
		status = VL53LX_hist_xmonitor_consistency_check(
 80069aa:	011b      	lsls	r3, r3, #4
 80069ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069ae:	4413      	add	r3, r2
 80069b0:	1d19      	adds	r1, r3, #4
			&(pres->zone_results.VL53LX_p_003[zid]),
 80069b2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
		status = VL53LX_hist_xmonitor_consistency_check(
 80069b6:	4613      	mov	r3, r2
 80069b8:	011b      	lsls	r3, r3, #4
 80069ba:	4413      	add	r3, r2
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 80069c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80069c4:	4413      	add	r3, r2
 80069c6:	f103 0208 	add.w	r2, r3, #8
 80069ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069cc:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f004 ff35 	bl	800b840 <VL53LX_hist_xmonitor_consistency_check>
 80069d6:	4603      	mov	r3, r0
 80069d8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			&(presults->xmonitor));


		if (status != VL53LX_ERROR_NONE)
 80069dc:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d15a      	bne.n	8006a9a <VL53LX_get_device_results+0x510>
			goto UPDATE_DYNAMIC_CONFIG;


		zid = pdev->ll_state.rd_zone_id;
 80069e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069e6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80069ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		pZH->max_zones    = VL53LX_MAX_USER_ZONES;
 80069ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069f0:	2205      	movs	r2, #5
 80069f2:	701a      	strb	r2, [r3, #0]
		pZH->active_zones =
				pdev->zone_cfg.active_zones+1;
 80069f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069f6:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 80069fa:	3301      	adds	r3, #1
 80069fc:	b2da      	uxtb	r2, r3
		pZH->active_zones =
 80069fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a00:	705a      	strb	r2, [r3, #1]
		pHD->zone_id       = zid;
 8006a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a04:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006a08:	709a      	strb	r2, [r3, #2]

		if (zid <
				pres->zone_results.max_zones) {
 8006a0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a0c:	f893 31d4 	ldrb.w	r3, [r3, #468]	@ 0x1d4
		if (zid <
 8006a10:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d222      	bcs.n	8006a5e <VL53LX_get_device_results+0x4d4>

			phist_info =
			&(pZH->VL53LX_p_003[zid]);
 8006a18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
			phist_info =
 8006a1c:	011b      	lsls	r3, r3, #4
 8006a1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a20:	4413      	add	r3, r2
 8006a22:	3304      	adds	r3, #4
 8006a24:	64bb      	str	r3, [r7, #72]	@ 0x48

			phist_info->rd_device_state =
				pHD->rd_device_state;
 8006a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a28:	785a      	ldrb	r2, [r3, #1]
			phist_info->rd_device_state =
 8006a2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a2c:	701a      	strb	r2, [r3, #0]

			phist_info->number_of_ambient_bins =
				pHD->number_of_ambient_bins;
 8006a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a30:	7ada      	ldrb	r2, [r3, #11]
			phist_info->number_of_ambient_bins =
 8006a32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a34:	705a      	strb	r2, [r3, #1]

			phist_info->result__dss_actual_effective_spads =
			pHD->result__dss_actual_effective_spads;
 8006a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a38:	f8b3 207c 	ldrh.w	r2, [r3, #124]	@ 0x7c
			phist_info->result__dss_actual_effective_spads =
 8006a3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a3e:	805a      	strh	r2, [r3, #2]

			phist_info->VL53LX_p_005 =
				pHD->VL53LX_p_005;
 8006a40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a42:	f893 2084 	ldrb.w	r2, [r3, #132]	@ 0x84
			phist_info->VL53LX_p_005 =
 8006a46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a48:	711a      	strb	r2, [r3, #4]

			phist_info->total_periods_elapsed =
				pHD->total_periods_elapsed;
 8006a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a4c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
			phist_info->total_periods_elapsed =
 8006a50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a52:	609a      	str	r2, [r3, #8]

			phist_info->ambient_events_sum =
				pHD->ambient_events_sum;
 8006a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a56:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
			phist_info->ambient_events_sum =
 8006a5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a5c:	60da      	str	r2, [r3, #12]
		}



		if (status != VL53LX_ERROR_NONE)
 8006a5e:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d11b      	bne.n	8006a9e <VL53LX_get_device_results+0x514>
			goto UPDATE_DYNAMIC_CONFIG;

		VL53LX_hist_copy_results_to_sys_and_core(
 8006a66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a68:	f503 7071 	add.w	r0, r3, #964	@ 0x3c4
 8006a6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a6e:	f203 3266 	addw	r2, r3, #870	@ 0x366
 8006a72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a74:	f503 5399 	add.w	r3, r3, #4896	@ 0x1320
 8006a78:	3318      	adds	r3, #24
 8006a7a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006a7c:	f005 fa6e 	bl	800bf5c <VL53LX_hist_copy_results_to_sys_and_core>
 8006a80:	e00e      	b.n	8006aa0 <VL53LX_get_device_results+0x516>
			goto UPDATE_DYNAMIC_CONFIG;
 8006a82:	bf00      	nop
 8006a84:	e00c      	b.n	8006aa0 <VL53LX_get_device_results+0x516>
			goto UPDATE_DYNAMIC_CONFIG;
 8006a86:	bf00      	nop
 8006a88:	e00a      	b.n	8006aa0 <VL53LX_get_device_results+0x516>
			goto UPDATE_DYNAMIC_CONFIG;
 8006a8a:	bf00      	nop
 8006a8c:	e008      	b.n	8006aa0 <VL53LX_get_device_results+0x516>
			goto UPDATE_DYNAMIC_CONFIG;
 8006a8e:	bf00      	nop
 8006a90:	e006      	b.n	8006aa0 <VL53LX_get_device_results+0x516>
			goto UPDATE_DYNAMIC_CONFIG;
 8006a92:	bf00      	nop
 8006a94:	e004      	b.n	8006aa0 <VL53LX_get_device_results+0x516>
			goto UPDATE_DYNAMIC_CONFIG;
 8006a96:	bf00      	nop
 8006a98:	e002      	b.n	8006aa0 <VL53LX_get_device_results+0x516>
			goto UPDATE_DYNAMIC_CONFIG;
 8006a9a:	bf00      	nop
 8006a9c:	e000      	b.n	8006aa0 <VL53LX_get_device_results+0x516>
			goto UPDATE_DYNAMIC_CONFIG;
 8006a9e:	bf00      	nop
				&(pdev->sys_results),
				&(pdev->core_results));


UPDATE_DYNAMIC_CONFIG:
		if (pzone_cfg->active_zones > 0) {
 8006aa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006aa2:	785b      	ldrb	r3, [r3, #1]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d036      	beq.n	8006b16 <VL53LX_get_device_results+0x58c>
			if (pstate->rd_device_state !=
 8006aa8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006aaa:	79db      	ldrb	r3, [r3, #7]
 8006aac:	2b06      	cmp	r3, #6
 8006aae:	d00a      	beq.n	8006ac6 <VL53LX_get_device_results+0x53c>
				VL53LX_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {
				if (status == VL53LX_ERROR_NONE) {
 8006ab0:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d106      	bne.n	8006ac6 <VL53LX_get_device_results+0x53c>
					status = VL53LX_dynamic_zone_update(
 8006ab8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006aba:	68f8      	ldr	r0, [r7, #12]
 8006abc:	f005 fb22 	bl	800c104 <VL53LX_dynamic_zone_update>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						Dev, presults);
				}
			}


			for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8006acc:	e015      	b.n	8006afa <VL53LX_get_device_results+0x570>
				pzone_cfg->bin_config[i] =
				((pdev->ll_state.cfg_internal_stream_count)
 8006ace:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ad0:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
						& 0x01) ?
 8006ad4:	f003 0301 	and.w	r3, r3, #1
				pzone_cfg->bin_config[i] =
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d001      	beq.n	8006ae0 <VL53LX_get_device_results+0x556>
 8006adc:	2103      	movs	r1, #3
 8006ade:	e000      	b.n	8006ae2 <VL53LX_get_device_results+0x558>
 8006ae0:	2101      	movs	r1, #1
 8006ae2:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006ae6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ae8:	4413      	add	r3, r2
 8006aea:	460a      	mov	r2, r1
 8006aec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			for (i = 0; i < VL53LX_MAX_USER_ZONES; i++) {
 8006af0:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006af4:	3301      	adds	r3, #1
 8006af6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8006afa:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006afe:	2b04      	cmp	r3, #4
 8006b00:	d9e5      	bls.n	8006ace <VL53LX_get_device_results+0x544>
					VL53LX_ZONECONFIG_BINCONFIG__HIGHAMB :
					VL53LX_ZONECONFIG_BINCONFIG__LOWAMB;
			}

			if (status == VL53LX_ERROR_NONE)
 8006b02:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d105      	bne.n	8006b16 <VL53LX_get_device_results+0x58c>
				status = VL53LX_multizone_hist_bins_update(Dev);
 8006b0a:	68f8      	ldr	r0, [r7, #12]
 8006b0c:	f005 fb74 	bl	800c1f8 <VL53LX_multizone_hist_bins_update>
 8006b10:	4603      	mov	r3, r0
 8006b12:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

		}



		if (status == VL53LX_ERROR_NONE)
 8006b16:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d105      	bne.n	8006b2a <VL53LX_get_device_results+0x5a0>
			status = VL53LX_dynamic_xtalk_correction_corrector(Dev);
 8006b1e:	68f8      	ldr	r0, [r7, #12]
 8006b20:	f006 f810 	bl	800cb44 <VL53LX_dynamic_xtalk_correction_corrector>
 8006b24:	4603      	mov	r3, r0
 8006b26:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				&(pdev->hist_data),
				"get_device_results():pdev->lldata.hist_data.",
				VL53LX_TRACE_MODULE_HISTOGRAM_DATA);
#endif

		if (pdev->tuning_parms.tp_hist_merge == 1)
 8006b2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b2c:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d151      	bne.n	8006bd8 <VL53LX_get_device_results+0x64e>
			pC->algo__crosstalk_compensation_plane_offset_kcps =
				pXCR->algo__xtalk_cpo_HistoMerge_kcps[0];
 8006b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b36:	689a      	ldr	r2, [r3, #8]
			pC->algo__crosstalk_compensation_plane_offset_kcps =
 8006b38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b3a:	601a      	str	r2, [r3, #0]
 8006b3c:	e04c      	b.n	8006bd8 <VL53LX_get_device_results+0x64e>
	} else {

		if (status == VL53LX_ERROR_NONE)
 8006b3e:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d107      	bne.n	8006b56 <VL53LX_get_device_results+0x5cc>
			status = VL53LX_get_measurement_results(
 8006b46:	7afb      	ldrb	r3, [r7, #11]
 8006b48:	4619      	mov	r1, r3
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f7ff fc5e 	bl	800640c <VL53LX_get_measurement_results>
 8006b50:	4603      	mov	r3, r0
 8006b52:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							Dev,
							device_results_level);

		if (status == VL53LX_ERROR_NONE)
 8006b56:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d10d      	bne.n	8006b7a <VL53LX_get_device_results+0x5f0>
			VL53LX_copy_sys_and_core_results_to_range_results(
			(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 8006b5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b60:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	@ 0xb8
			VL53LX_copy_sys_and_core_results_to_range_results(
 8006b64:	4618      	mov	r0, r3
 8006b66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b68:	f203 3166 	addw	r1, r3, #870	@ 0x366
 8006b6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b6e:	f503 5299 	add.w	r2, r3, #4896	@ 0x1320
 8006b72:	3218      	adds	r2, #24
 8006b74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b76:	f000 fc27 	bl	80073c8 <VL53LX_copy_sys_and_core_results_to_range_results>
			&(pdev->core_results),
			presults);



		if (pL->is_low_power_auto_mode == 1) {
 8006b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b7c:	785b      	ldrb	r3, [r3, #1]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d12a      	bne.n	8006bd8 <VL53LX_get_device_results+0x64e>

			if ((status == VL53LX_ERROR_NONE) &&
 8006b82:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d10d      	bne.n	8006ba6 <VL53LX_get_device_results+0x61c>
				(pL->low_power_auto_range_count == 0)) {
 8006b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b8c:	789b      	ldrb	r3, [r3, #2]
			if ((status == VL53LX_ERROR_NONE) &&
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d109      	bne.n	8006ba6 <VL53LX_get_device_results+0x61c>

				status =
				VL53LX_low_power_auto_setup_manual_calibration(
 8006b92:	68f8      	ldr	r0, [r7, #12]
 8006b94:	f006 fc3d 	bl	800d412 <VL53LX_low_power_auto_setup_manual_calibration>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						Dev);
				pL->low_power_auto_range_count = 1;
 8006b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	709a      	strb	r2, [r3, #2]
 8006ba4:	e00a      	b.n	8006bbc <VL53LX_get_device_results+0x632>
			} else if ((status == VL53LX_ERROR_NONE) &&
 8006ba6:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d106      	bne.n	8006bbc <VL53LX_get_device_results+0x632>
				(pL->low_power_auto_range_count == 1)) {
 8006bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb0:	789b      	ldrb	r3, [r3, #2]
			} else if ((status == VL53LX_ERROR_NONE) &&
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d102      	bne.n	8006bbc <VL53LX_get_device_results+0x632>
				pL->low_power_auto_range_count = 2;
 8006bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb8:	2202      	movs	r2, #2
 8006bba:	709a      	strb	r2, [r3, #2]
			}


			if ((pL->low_power_auto_range_count != 0xFF) &&
 8006bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bbe:	789b      	ldrb	r3, [r3, #2]
 8006bc0:	2bff      	cmp	r3, #255	@ 0xff
 8006bc2:	d009      	beq.n	8006bd8 <VL53LX_get_device_results+0x64e>
 8006bc4:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d105      	bne.n	8006bd8 <VL53LX_get_device_results+0x64e>
				(status == VL53LX_ERROR_NONE)) {
				status = VL53LX_low_power_auto_update_DSS(
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f006 fc72 	bl	800d4b6 <VL53LX_low_power_auto_update_DSS>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

	}


	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 8006bd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006bda:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006bde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006be0:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 8006be2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006be4:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 8006be8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006bea:	705a      	strb	r2, [r3, #1]
	presults->zone_id          = pdev->ll_state.rd_zone_id;
 8006bec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006bee:	f893 2039 	ldrb.w	r2, [r3, #57]	@ 0x39
 8006bf2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006bf4:	709a      	strb	r2, [r3, #2]

	if (status == VL53LX_ERROR_NONE) {
 8006bf6:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	f040 80b0 	bne.w	8006d60 <VL53LX_get_device_results+0x7d6>


		pres->zone_results.max_zones    = VL53LX_MAX_USER_ZONES;
 8006c00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c02:	2205      	movs	r2, #5
 8006c04:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
		pres->zone_results.active_zones = pdev->zone_cfg.active_zones+1;
 8006c08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c0a:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8006c0e:	3301      	adds	r3, #1
 8006c10:	b2da      	uxtb	r2, r3
 8006c12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c14:	f883 21d5 	strb.w	r2, [r3, #469]	@ 0x1d5
		zid = pdev->ll_state.rd_zone_id;
 8006c18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c1a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006c1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (zid < pres->zone_results.max_zones) {
 8006c22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c24:	f893 31d4 	ldrb.w	r3, [r3, #468]	@ 0x1d4
 8006c28:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	f080 8097 	bcs.w	8006d60 <VL53LX_get_device_results+0x7d6>

			pobjects =
			&(pres->zone_results.VL53LX_p_003[zid]);
 8006c32:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
			pobjects =
 8006c36:	4613      	mov	r3, r2
 8006c38:	011b      	lsls	r3, r3, #4
 8006c3a:	4413      	add	r3, r2
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 8006c42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006c44:	4413      	add	r3, r2
 8006c46:	3308      	adds	r3, #8
 8006c48:	657b      	str	r3, [r7, #84]	@ 0x54

			pobjects->cfg_device_state  =
					presults->cfg_device_state;
 8006c4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c4c:	781a      	ldrb	r2, [r3, #0]
			pobjects->cfg_device_state  =
 8006c4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c50:	701a      	strb	r2, [r3, #0]
			pobjects->rd_device_state   = presults->rd_device_state;
 8006c52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c54:	785a      	ldrb	r2, [r3, #1]
 8006c56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c58:	705a      	strb	r2, [r3, #1]
			pobjects->zone_id           = presults->zone_id;
 8006c5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c5c:	789a      	ldrb	r2, [r3, #2]
 8006c5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c60:	709a      	strb	r2, [r3, #2]
			pobjects->stream_count      = presults->stream_count;
 8006c62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c64:	78da      	ldrb	r2, [r3, #3]
 8006c66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c68:	70da      	strb	r2, [r3, #3]



			pobjects->xmonitor.VL53LX_p_016 =
				presults->xmonitor.VL53LX_p_016;
 8006c6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c6c:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
			pobjects->xmonitor.VL53LX_p_016 =
 8006c70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c72:	639a      	str	r2, [r3, #56]	@ 0x38
			pobjects->xmonitor.VL53LX_p_017 =
				presults->xmonitor.VL53LX_p_017;
 8006c74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c76:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
			pobjects->xmonitor.VL53LX_p_017 =
 8006c7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c7c:	63da      	str	r2, [r3, #60]	@ 0x3c
			pobjects->xmonitor.VL53LX_p_011 =
				presults->xmonitor.VL53LX_p_011;
 8006c7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c80:	f8b3 2184 	ldrh.w	r2, [r3, #388]	@ 0x184
			pobjects->xmonitor.VL53LX_p_011 =
 8006c84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c86:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
			pobjects->xmonitor.range_status =
				presults->xmonitor.range_status;
 8006c8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c8c:	f893 218e 	ldrb.w	r2, [r3, #398]	@ 0x18e
			pobjects->xmonitor.range_status =
 8006c90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

			pobjects->max_objects      = presults->max_results;
 8006c96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c98:	7c5a      	ldrb	r2, [r3, #17]
 8006c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c9c:	711a      	strb	r2, [r3, #4]
			pobjects->active_objects   = presults->active_results;
 8006c9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ca0:	7c9a      	ldrb	r2, [r3, #18]
 8006ca2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ca4:	715a      	strb	r2, [r3, #5]

			for (i = 0; i < presults->active_results; i++) {
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8006cac:	e052      	b.n	8006d54 <VL53LX_get_device_results+0x7ca>
				pobjects->VL53LX_p_003[i].VL53LX_p_016 =
					presults->VL53LX_p_003[i].VL53LX_p_016;
 8006cae:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
				pobjects->VL53LX_p_003[i].VL53LX_p_016 =
 8006cb2:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
					presults->VL53LX_p_003[i].VL53LX_p_016;
 8006cb6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006cb8:	204c      	movs	r0, #76	@ 0x4c
 8006cba:	fb00 f303 	mul.w	r3, r0, r3
 8006cbe:	440b      	add	r3, r1
 8006cc0:	3338      	adds	r3, #56	@ 0x38
 8006cc2:	6819      	ldr	r1, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_016 =
 8006cc4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	4413      	add	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	4403      	add	r3, r0
 8006cd0:	3308      	adds	r3, #8
 8006cd2:	6019      	str	r1, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_017 =
					presults->VL53LX_p_003[i].VL53LX_p_017;
 8006cd4:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
				pobjects->VL53LX_p_003[i].VL53LX_p_017 =
 8006cd8:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
					presults->VL53LX_p_003[i].VL53LX_p_017;
 8006cdc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006cde:	204c      	movs	r0, #76	@ 0x4c
 8006ce0:	fb00 f303 	mul.w	r3, r0, r3
 8006ce4:	440b      	add	r3, r1
 8006ce6:	333c      	adds	r3, #60	@ 0x3c
 8006ce8:	6819      	ldr	r1, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_017 =
 8006cea:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006cec:	4613      	mov	r3, r2
 8006cee:	005b      	lsls	r3, r3, #1
 8006cf0:	4413      	add	r3, r2
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4403      	add	r3, r0
 8006cf6:	330c      	adds	r3, #12
 8006cf8:	6019      	str	r1, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_011 =
					presults->VL53LX_p_003[i].VL53LX_p_011;
 8006cfa:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
				pobjects->VL53LX_p_003[i].VL53LX_p_011 =
 8006cfe:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
					presults->VL53LX_p_003[i].VL53LX_p_011;
 8006d02:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006d04:	204c      	movs	r0, #76	@ 0x4c
 8006d06:	fb00 f303 	mul.w	r3, r0, r3
 8006d0a:	440b      	add	r3, r1
 8006d0c:	3354      	adds	r3, #84	@ 0x54
 8006d0e:	8818      	ldrh	r0, [r3, #0]
				pobjects->VL53LX_p_003[i].VL53LX_p_011 =
 8006d10:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d12:	4613      	mov	r3, r2
 8006d14:	005b      	lsls	r3, r3, #1
 8006d16:	4413      	add	r3, r2
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	440b      	add	r3, r1
 8006d1c:	3310      	adds	r3, #16
 8006d1e:	4602      	mov	r2, r0
 8006d20:	801a      	strh	r2, [r3, #0]
				pobjects->VL53LX_p_003[i].range_status =
					presults->VL53LX_p_003[i].range_status;
 8006d22:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
				pobjects->VL53LX_p_003[i].range_status =
 8006d26:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
					presults->VL53LX_p_003[i].range_status;
 8006d2a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006d2c:	204c      	movs	r0, #76	@ 0x4c
 8006d2e:	fb00 f303 	mul.w	r3, r0, r3
 8006d32:	440b      	add	r3, r1
 8006d34:	335e      	adds	r3, #94	@ 0x5e
 8006d36:	7818      	ldrb	r0, [r3, #0]
				pobjects->VL53LX_p_003[i].range_status =
 8006d38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	005b      	lsls	r3, r3, #1
 8006d3e:	4413      	add	r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	440b      	add	r3, r1
 8006d44:	3312      	adds	r3, #18
 8006d46:	4602      	mov	r2, r0
 8006d48:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < presults->active_results; i++) {
 8006d4a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006d4e:	3301      	adds	r3, #1
 8006d50:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8006d54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d56:	7c9b      	ldrb	r3, [r3, #18]
 8006d58:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	d3a6      	bcc.n	8006cae <VL53LX_get_device_results+0x724>
		}
	}



	memcpy(
 8006d60:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8006d64:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f017 ffcb 	bl	801ed02 <memcpy>
		presults,
		sizeof(VL53LX_range_results_t));



	if (status == VL53LX_ERROR_NONE)
 8006d6c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d105      	bne.n	8006d80 <VL53LX_get_device_results+0x7f6>
		status = VL53LX_check_ll_driver_rd_state(Dev);
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	f002 fde3 	bl	8009940 <VL53LX_check_ll_driver_rd_state>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			VL53LX_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 8006d80:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3768      	adds	r7, #104	@ 0x68
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006d8e <VL53LX_clear_interrupt_and_enable_next_range>:


VL53LX_Error VL53LX_clear_interrupt_and_enable_next_range(
	VL53LX_DEV        Dev,
	uint8_t           measurement_mode)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b084      	sub	sp, #16
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	460b      	mov	r3, r1
 8006d98:	70fb      	strb	r3, [r7, #3]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	73fb      	strb	r3, [r7, #15]





	if (status == VL53LX_ERROR_NONE)
 8006d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d107      	bne.n	8006db6 <VL53LX_clear_interrupt_and_enable_next_range+0x28>
		status = VL53LX_init_and_start_range(
 8006da6:	78fb      	ldrb	r3, [r7, #3]
 8006da8:	2203      	movs	r2, #3
 8006daa:	4619      	mov	r1, r3
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f7ff f80f 	bl	8005dd0 <VL53LX_init_and_start_range>
 8006db2:	4603      	mov	r3, r0
 8006db4:	73fb      	strb	r3, [r7, #15]
				measurement_mode,
				VL53LX_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 8006db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3710      	adds	r7, #16
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
	...

08006dc4 <VL53LX_get_histogram_bin_data>:


VL53LX_Error VL53LX_get_histogram_bin_data(
		VL53LX_DEV                   Dev,
		VL53LX_histogram_bin_data_t *pdata)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b0d2      	sub	sp, #328	@ 0x148
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006dce:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006dd2:	6018      	str	r0, [r3, #0]
 8006dd4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006dd8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006ddc:	6019      	str	r1, [r3, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8006dde:	2300      	movs	r3, #0
 8006de0:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	VL53LX_LLDriverData_t *pdev =
 8006de4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006de8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	3318      	adds	r3, #24
 8006df0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t *pres =
 8006df4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006df8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8006e02:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_zone_private_dyn_cfg_t *pzone_dyn_cfg;

	VL53LX_static_nvm_managed_t   *pstat_nvm = &(pdev->stat_nvm);
 8006e06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006e0a:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 8006e0e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	VL53LX_static_config_t        *pstat_cfg = &(pdev->stat_cfg);
 8006e12:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006e16:	f203 23fe 	addw	r3, r3, #766	@ 0x2fe
 8006e1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	VL53LX_general_config_t       *pgen_cfg  = &(pdev->gen_cfg);
 8006e1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006e22:	f203 331e 	addw	r3, r3, #798	@ 0x31e
 8006e26:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	VL53LX_timing_config_t        *ptim_cfg  = &(pdev->tim_cfg);
 8006e2a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006e2e:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8006e32:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	VL53LX_range_results_t        *presults  = &(pres->range_results);
 8006e36:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006e3a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

	uint8_t    buffer[VL53LX_MAX_I2C_XFER_SIZE];
	uint8_t   *pbuffer = &buffer[0];
 8006e3e:	f107 030c 	add.w	r3, r7, #12
 8006e42:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	uint8_t    bin_23_0 = 0x00;
 8006e46:	2300      	movs	r3, #0
 8006e48:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
	uint16_t   bin                      = 0;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
	uint16_t   i2c_buffer_offset_bytes  = 0;
 8006e52:	2300      	movs	r3, #0
 8006e54:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
	uint16_t   encoded_timeout          = 0;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c

	uint32_t   pll_period_us            = 0;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	uint32_t   periods_elapsed_tmp      = 0;
 8006e64:	2300      	movs	r3, #0
 8006e66:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	uint8_t    i                        = 0;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b

	int32_t    hist_merge				= 0;
 8006e70:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006e74:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8006e78:	2200      	movs	r2, #0
 8006e7a:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_START("");



	if (status == VL53LX_ERROR_NONE)
 8006e7c:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d10d      	bne.n	8006ea0 <VL53LX_get_histogram_bin_data+0xdc>
		status = VL53LX_ReadMulti(
 8006e84:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006e88:	f5a3 70a2 	sub.w	r0, r3, #324	@ 0x144
 8006e8c:	2353      	movs	r3, #83	@ 0x53
 8006e8e:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8006e92:	2188      	movs	r1, #136	@ 0x88
 8006e94:	6800      	ldr	r0, [r0, #0]
 8006e96:	f00c fbd7 	bl	8013648 <VL53LX_ReadMulti>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
			pbuffer,
			VL53LX_HISTOGRAM_BIN_DATA_I2C_SIZE_BYTES);



	pdata->result__interrupt_status               = *(pbuffer +   0);
 8006ea0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8006ea4:	781a      	ldrb	r2, [r3, #0]
 8006ea6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006eaa:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	pdata->result__range_status                   = *(pbuffer +   1);
 8006eb4:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8006eb8:	785a      	ldrb	r2, [r3, #1]
 8006eba:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006ebe:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	pdata->result__report_status                  = *(pbuffer +   2);
 8006ec8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8006ecc:	789a      	ldrb	r2, [r3, #2]
 8006ece:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006ed2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	pdata->result__stream_count                   = *(pbuffer +   3);
 8006edc:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8006ee0:	78da      	ldrb	r2, [r3, #3]
 8006ee2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006ee6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
	pdata->result__dss_actual_effective_spads =
		VL53LX_i2c_decode_uint16_t(2, pbuffer +   4);
 8006ef0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	2002      	movs	r0, #2
 8006efa:	f003 fa21 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8006efe:	4603      	mov	r3, r0
 8006f00:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads =
 8006f02:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006f06:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c



	i2c_buffer_offset_bytes =
 8006f10:	234e      	movs	r3, #78	@ 0x4e
 8006f12:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_PHASECAL_RESULT__REFERENCE_PHASE -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	pbuffer = &buffer[i2c_buffer_offset_bytes];
 8006f16:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006f1a:	f107 020c 	add.w	r2, r7, #12
 8006f1e:	4413      	add	r3, r2
 8006f20:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

	pdata->phasecal_result__reference_phase =
			VL53LX_i2c_decode_uint16_t(2, pbuffer);
 8006f24:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8006f28:	2002      	movs	r0, #2
 8006f2a:	f003 fa09 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 8006f32:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006f36:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

	i2c_buffer_offset_bytes =
 8006f40:	2350      	movs	r3, #80	@ 0x50
 8006f42:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_PHASECAL_RESULT__VCSEL_START -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	pdata->phasecal_result__vcsel_start = buffer[i2c_buffer_offset_bytes];
 8006f46:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006f4a:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8006f4e:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8006f52:	5cd2      	ldrb	r2, [r2, r3]
 8006f54:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006f58:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80



	pdev->dbg_results.phasecal_result__reference_phase =
			pdata->phasecal_result__reference_phase;
 8006f62:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006f66:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f8b3 207e 	ldrh.w	r2, [r3, #126]	@ 0x7e
	pdev->dbg_results.phasecal_result__reference_phase =
 8006f70:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006f74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f78:	f8a3 235c 	strh.w	r2, [r3, #860]	@ 0x35c
	pdev->dbg_results.phasecal_result__vcsel_start =
			pdata->phasecal_result__vcsel_start;
 8006f7c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8006f80:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
	pdev->dbg_results.phasecal_result__vcsel_start =
 8006f8a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006f8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f92:	f883 235e 	strb.w	r2, [r3, #862]	@ 0x35e



	i2c_buffer_offset_bytes =
 8006f96:	2351      	movs	r3, #81	@ 0x51
 8006f98:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_RESULT__HISTOGRAM_BIN_23_0_MSB -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	bin_23_0 = buffer[i2c_buffer_offset_bytes] << 2;
 8006f9c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006fa0:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8006fa4:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8006fa8:	5cd3      	ldrb	r3, [r2, r3]
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b

	i2c_buffer_offset_bytes =
 8006fb0:	2352      	movs	r3, #82	@ 0x52
 8006fb2:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_RESULT__HISTOGRAM_BIN_23_0_LSB -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	bin_23_0 += buffer[i2c_buffer_offset_bytes];
 8006fb6:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006fba:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8006fbe:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8006fc2:	5cd2      	ldrb	r2, [r2, r3]
 8006fc4:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8006fc8:	4413      	add	r3, r2
 8006fca:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b

	i2c_buffer_offset_bytes =
 8006fce:	234d      	movs	r3, #77	@ 0x4d
 8006fd0:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_RESULT__HISTOGRAM_BIN_23_0 -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	buffer[i2c_buffer_offset_bytes] = bin_23_0;
 8006fd4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006fd8:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8006fdc:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8006fe0:	f897 111b 	ldrb.w	r1, [r7, #283]	@ 0x11b
 8006fe4:	54d1      	strb	r1, [r2, r3]



	i2c_buffer_offset_bytes =
 8006fe6:	2306      	movs	r3, #6
 8006fe8:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
			VL53LX_RESULT__HISTOGRAM_BIN_0_2 -
			VL53LX_HISTOGRAM_BIN_DATA_I2C_INDEX;

	pbuffer = &buffer[i2c_buffer_offset_bytes];
 8006fec:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006ff0:	f107 020c 	add.w	r2, r7, #12
 8006ff4:	4413      	add	r3, r2
 8006ff6:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	for (bin = 0; bin < VL53LX_HISTOGRAM_BUFFER_SIZE; bin++) {
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8007000:	e01a      	b.n	8007038 <VL53LX_get_histogram_bin_data+0x274>
		pdata->bin_data[bin] =
			(int32_t)VL53LX_i2c_decode_uint32_t(3, pbuffer);
 8007002:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8007006:	2003      	movs	r0, #3
 8007008:	f003 fa39 	bl	800a47e <VL53LX_i2c_decode_uint32_t>
 800700c:	4603      	mov	r3, r0
		pdata->bin_data[bin] =
 800700e:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
			(int32_t)VL53LX_i2c_decode_uint32_t(3, pbuffer);
 8007012:	4619      	mov	r1, r3
		pdata->bin_data[bin] =
 8007014:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007018:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	3206      	adds	r2, #6
 8007020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pbuffer += 3;
 8007024:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8007028:	3303      	adds	r3, #3
 800702a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	for (bin = 0; bin < VL53LX_HISTOGRAM_BUFFER_SIZE; bin++) {
 800702e:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8007032:	3301      	adds	r3, #1
 8007034:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8007038:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 800703c:	2b17      	cmp	r3, #23
 800703e:	d9e0      	bls.n	8007002 <VL53LX_get_histogram_bin_data+0x23e>
	}




	VL53LX_get_tuning_parm(Dev, VL53LX_TUNINGPARM_HIST_MERGE, &hist_merge);
 8007040:	f107 0208 	add.w	r2, r7, #8
 8007044:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007048:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800704c:	f248 018d 	movw	r1, #32909	@ 0x808d
 8007050:	6818      	ldr	r0, [r3, #0]
 8007052:	f000 fb95 	bl	8007780 <VL53LX_get_tuning_parm>

	if (pdata->result__stream_count == 0) {
 8007056:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800705a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8007064:	2b00      	cmp	r3, #0
 8007066:	d118      	bne.n	800709a <VL53LX_get_histogram_bin_data+0x2d6>

		memset(pdev->multi_bins_rec, 0, sizeof(pdev->multi_bins_rec));
 8007068:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800706c:	f503 53e0 	add.w	r3, r3, #7168	@ 0x1c00
 8007070:	3310      	adds	r3, #16
 8007072:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8007076:	2100      	movs	r1, #0
 8007078:	4618      	mov	r0, r3
 800707a:	f017 fd91 	bl	801eba0 <memset>
		pdev->bin_rec_pos = 0;
 800707e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007082:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007086:	2200      	movs	r2, #0
 8007088:	f883 2c0c 	strb.w	r2, [r3, #3084]	@ 0xc0c
		pdev->pos_before_next_recom = 0;
 800708c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007090:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007094:	2200      	movs	r2, #0
 8007096:	f883 2c0d 	strb.w	r2, [r3, #3085]	@ 0xc0d
	}

	if (hist_merge == 1)
 800709a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800709e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d10b      	bne.n	80070c0 <VL53LX_get_histogram_bin_data+0x2fc>
		vl53lx_histo_merge(Dev, pdata);
 80070a8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80070ac:	f5a3 72a4 	sub.w	r2, r3, #328	@ 0x148
 80070b0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80070b4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80070b8:	6811      	ldr	r1, [r2, #0]
 80070ba:	6818      	ldr	r0, [r3, #0]
 80070bc:	f7fd fe34 	bl	8004d28 <vl53lx_histo_merge>


	pdata->zone_id                 = pdev->ll_state.rd_zone_id;
 80070c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80070c4:	f893 2039 	ldrb.w	r2, [r3, #57]	@ 0x39
 80070c8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80070cc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	709a      	strb	r2, [r3, #2]
	pdata->VL53LX_p_019               = 0;
 80070d4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80070d8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2200      	movs	r2, #0
 80070e0:	721a      	strb	r2, [r3, #8]
	pdata->VL53LX_p_020             = VL53LX_HISTOGRAM_BUFFER_SIZE;
 80070e2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80070e6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2218      	movs	r2, #24
 80070ee:	725a      	strb	r2, [r3, #9]
	pdata->VL53LX_p_021          = VL53LX_HISTOGRAM_BUFFER_SIZE;
 80070f0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80070f4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2218      	movs	r2, #24
 80070fc:	729a      	strb	r2, [r3, #10]

	pdata->cal_config__vcsel_start = pgen_cfg->cal_config__vcsel_start;
 80070fe:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8007102:	78da      	ldrb	r2, [r3, #3]
 8007104:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007108:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81



	pdata->vcsel_width =
		((uint16_t)pgen_cfg->global_config__vcsel_width) << 4;
 8007112:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8007116:	799b      	ldrb	r3, [r3, #6]
 8007118:	011b      	lsls	r3, r3, #4
 800711a:	b29a      	uxth	r2, r3
	pdata->vcsel_width =
 800711c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007120:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	pdata->vcsel_width +=
 800712a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800712e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
		(uint16_t)pstat_cfg->ana_config__vcsel_pulse_width_offset;
 8007138:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800713c:	7c12      	ldrb	r2, [r2, #16]
	pdata->vcsel_width +=
 800713e:	4413      	add	r3, r2
 8007140:	b29a      	uxth	r2, r3
 8007142:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007146:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82


	pdata->VL53LX_p_015 =
		pstat_nvm->osc_measured__fast_osc__frequency;
 8007150:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8007154:	88da      	ldrh	r2, [r3, #6]
	pdata->VL53LX_p_015 =
 8007156:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800715a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86



	VL53LX_hist_get_bin_sequence_config(Dev, pdata);
 8007164:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007168:	f5a3 72a4 	sub.w	r2, r3, #328	@ 0x148
 800716c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007170:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8007174:	6811      	ldr	r1, [r2, #0]
 8007176:	6818      	ldr	r0, [r3, #0]
 8007178:	f003 fd7e 	bl	800ac78 <VL53LX_hist_get_bin_sequence_config>



	if (pdev->ll_state.rd_timing_status == 0) {
 800717c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8007180:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007184:	2b00      	cmp	r3, #0
 8007186:	d115      	bne.n	80071b4 <VL53LX_get_histogram_bin_data+0x3f0>

		encoded_timeout =
			(ptim_cfg->range_config__timeout_macrop_a_hi << 8)
 8007188:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800718c:	791b      	ldrb	r3, [r3, #4]
 800718e:	021b      	lsls	r3, r3, #8
 8007190:	b29b      	uxth	r3, r3
			+ ptim_cfg->range_config__timeout_macrop_a_lo;
 8007192:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8007196:	7952      	ldrb	r2, [r2, #5]
		encoded_timeout =
 8007198:	4413      	add	r3, r2
 800719a:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		pdata->VL53LX_p_005 =  ptim_cfg->range_config__vcsel_period_a;
 800719e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80071a2:	799a      	ldrb	r2, [r3, #6]
 80071a4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80071a8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 80071b2:	e014      	b.n	80071de <VL53LX_get_histogram_bin_data+0x41a>
	} else {

		encoded_timeout =
			(ptim_cfg->range_config__timeout_macrop_b_hi << 8)
 80071b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80071b8:	79db      	ldrb	r3, [r3, #7]
 80071ba:	021b      	lsls	r3, r3, #8
 80071bc:	b29b      	uxth	r3, r3
			+ ptim_cfg->range_config__timeout_macrop_b_lo;
 80071be:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 80071c2:	7a12      	ldrb	r2, [r2, #8]
		encoded_timeout =
 80071c4:	4413      	add	r3, r2
 80071c6:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		pdata->VL53LX_p_005 = ptim_cfg->range_config__vcsel_period_b;
 80071ca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80071ce:	7a5a      	ldrb	r2, [r3, #9]
 80071d0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80071d4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	}



	pdata->number_of_ambient_bins  = 0;
 80071de:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80071e2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2200      	movs	r2, #0
 80071ea:	72da      	strb	r2, [r3, #11]

	for (i = 0; i < 6; i++) {
 80071ec:	2300      	movs	r3, #0
 80071ee:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
 80071f2:	e01f      	b.n	8007234 <VL53LX_get_histogram_bin_data+0x470>
		if ((pdata->bin_seq[i] & 0x07) == 0x07)
 80071f4:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80071f8:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80071fc:	f5a2 72a4 	sub.w	r2, r2, #328	@ 0x148
 8007200:	6812      	ldr	r2, [r2, #0]
 8007202:	4413      	add	r3, r2
 8007204:	7b1b      	ldrb	r3, [r3, #12]
 8007206:	f003 0307 	and.w	r3, r3, #7
 800720a:	2b07      	cmp	r3, #7
 800720c:	d10d      	bne.n	800722a <VL53LX_get_histogram_bin_data+0x466>
			pdata->number_of_ambient_bins  =
					pdata->number_of_ambient_bins + 0x04;
 800720e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007212:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	7adb      	ldrb	r3, [r3, #11]
 800721a:	3304      	adds	r3, #4
 800721c:	b2da      	uxtb	r2, r3
			pdata->number_of_ambient_bins  =
 800721e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007222:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	72da      	strb	r2, [r3, #11]
	for (i = 0; i < 6; i++) {
 800722a:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800722e:	3301      	adds	r3, #1
 8007230:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
 8007234:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8007238:	2b05      	cmp	r3, #5
 800723a:	d9db      	bls.n	80071f4 <VL53LX_get_histogram_bin_data+0x430>
	}

	pdata->total_periods_elapsed =
		VL53LX_decode_timeout(encoded_timeout);
 800723c:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8007240:	4618      	mov	r0, r3
 8007242:	f003 fb8c 	bl	800a95e <VL53LX_decode_timeout>
 8007246:	4602      	mov	r2, r0
	pdata->total_periods_elapsed =
 8007248:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800724c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88




	pll_period_us =
		VL53LX_calc_pll_period_us(pdata->VL53LX_p_015);
 8007256:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800725a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8007264:	4618      	mov	r0, r3
 8007266:	f006 f9ef 	bl	800d648 <VL53LX_calc_pll_period_us>
 800726a:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114



	periods_elapsed_tmp = pdata->total_periods_elapsed + 1;
 800726e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007272:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800727c:	3301      	adds	r3, #1
 800727e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110


	pdata->peak_duration_us =
		VL53LX_duration_maths(
			pll_period_us,
			(uint32_t)pdata->vcsel_width,
 8007282:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007286:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
		VL53LX_duration_maths(
 8007290:	4619      	mov	r1, r3
 8007292:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007296:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800729a:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 800729e:	f006 f9ea 	bl	800d676 <VL53LX_duration_maths>
 80072a2:	4602      	mov	r2, r0
	pdata->peak_duration_us =
 80072a4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80072a8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
			VL53LX_RANGING_WINDOW_VCSEL_PERIODS,
			periods_elapsed_tmp);

	pdata->woi_duration_us     = 0;
 80072b2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80072b6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2200      	movs	r2, #0
 80072be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90



	VL53LX_hist_calc_zero_distance_phase(pdata);
 80072c2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80072c6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80072ca:	6818      	ldr	r0, [r3, #0]
 80072cc:	f006 faf9 	bl	800d8c2 <VL53LX_hist_calc_zero_distance_phase>



	VL53LX_hist_estimate_ambient_from_ambient_bins(pdata);
 80072d0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80072d4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80072d8:	6818      	ldr	r0, [r3, #0]
 80072da:	f006 ff10 	bl	800e0fe <VL53LX_hist_estimate_ambient_from_ambient_bins>



	pdata->cfg_device_state = pdev->ll_state.cfg_device_state;
 80072de:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80072e2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80072e6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80072ea:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	701a      	strb	r2, [r3, #0]
	pdata->rd_device_state  = pdev->ll_state.rd_device_state;
 80072f2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80072f6:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 80072fa:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80072fe:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	705a      	strb	r2, [r3, #1]



	pzone_dyn_cfg = &(pres->zone_dyn_cfgs.VL53LX_p_003[pdata->zone_id]);
 8007306:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800730a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	789b      	ldrb	r3, [r3, #2]
 8007312:	461a      	mov	r2, r3
 8007314:	4613      	mov	r3, r2
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	4413      	add	r3, r2
 800731a:	005b      	lsls	r3, r3, #1
 800731c:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8007320:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8007324:	4413      	add	r3, r2
 8007326:	3302      	adds	r3, #2
 8007328:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	pdata->roi_config__user_roi_centre_spad =
		pzone_dyn_cfg->roi_config__user_roi_centre_spad;
 800732c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007330:	7a1a      	ldrb	r2, [r3, #8]
	pdata->roi_config__user_roi_centre_spad =
 8007332:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007336:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	pdata->roi_config__user_roi_requested_global_xy_size =
		pzone_dyn_cfg->roi_config__user_roi_requested_global_xy_size;
 8007340:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007344:	7a5a      	ldrb	r2, [r3, #9]
	pdata->roi_config__user_roi_requested_global_xy_size =
 8007346:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800734a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9



	presults->device_status = VL53LX_DEVICEERROR_NOUPDATE;
 8007354:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007358:	2200      	movs	r2, #0
 800735a:	741a      	strb	r2, [r3, #16]



	switch (pdata->result__range_status &
 800735c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007360:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 800736a:	f003 031f 	and.w	r3, r3, #31
 800736e:	2b11      	cmp	r3, #17
 8007370:	bf8c      	ite	hi
 8007372:	2201      	movhi	r2, #1
 8007374:	2200      	movls	r2, #0
 8007376:	b2d2      	uxtb	r2, r2
 8007378:	2a00      	cmp	r2, #0
 800737a:	d11c      	bne.n	80073b6 <VL53LX_get_histogram_bin_data+0x5f2>
 800737c:	4a11      	ldr	r2, [pc, #68]	@ (80073c4 <VL53LX_get_histogram_bin_data+0x600>)
 800737e:	fa22 f303 	lsr.w	r3, r2, r3
 8007382:	f003 0301 	and.w	r3, r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	bf14      	ite	ne
 800738a:	2301      	movne	r3, #1
 800738c:	2300      	moveq	r3, #0
 800738e:	b2db      	uxtb	r3, r3
 8007390:	2b00      	cmp	r3, #0
 8007392:	d010      	beq.n	80073b6 <VL53LX_get_histogram_bin_data+0x5f2>
	case VL53LX_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53LX_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53LX_DEVICEERROR_USERROICLIP:
	case VL53LX_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (pdata->result__range_status &
 8007394:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8007398:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 80073a2:	f003 031f 	and.w	r3, r3, #31
 80073a6:	b2da      	uxtb	r2, r3
 80073a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80073ac:	741a      	strb	r2, [r3, #16]
				VL53LX_RANGE_STATUS__RANGE_STATUS_MASK);

		status = VL53LX_ERROR_RANGE_ERROR;
 80073ae:	23fa      	movs	r3, #250	@ 0xfa
 80073b0:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147

	break;
 80073b4:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 80073b6:	f997 3147 	ldrsb.w	r3, [r7, #327]	@ 0x147
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}
 80073c4:	0002200e 	.word	0x0002200e

080073c8 <VL53LX_copy_sys_and_core_results_to_range_results>:
void VL53LX_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53LX_system_results_t          *psys,
	VL53LX_core_results_t            *pcore,
	VL53LX_range_results_t           *presults)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b08b      	sub	sp, #44	@ 0x2c
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	607a      	str	r2, [r7, #4]
 80073d4:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 80073d6:	2300      	movs	r3, #0
 80073d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	VL53LX_range_data_t *pdata;
	int32_t range_mm = 0;
 80073dc:	2300      	movs	r3, #0
 80073de:	61bb      	str	r3, [r7, #24]
	uint32_t tmpu32 = 0;
 80073e0:	2300      	movs	r3, #0
 80073e2:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");



	presults->zone_id         = 0;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	2200      	movs	r2, #0
 80073e8:	709a      	strb	r2, [r3, #2]
	presults->stream_count    = psys->result__stream_count;
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	78da      	ldrb	r2, [r3, #3]
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	70da      	strb	r2, [r3, #3]
	presults->wrap_dmax_mm    = 0;
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	2200      	movs	r2, #0
 80073f6:	81da      	strh	r2, [r3, #14]
	presults->max_results     = VL53LX_MAX_RANGE_RESULTS;
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	2204      	movs	r2, #4
 80073fc:	745a      	strb	r2, [r3, #17]
	presults->active_results  = 1;
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	2201      	movs	r2, #1
 8007402:	749a      	strb	r2, [r3, #18]
	rpscr_crosstalk_corrected_mcps_sd0 =
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	8a1b      	ldrh	r3, [r3, #16]
 8007408:	82fb      	strh	r3, [r7, #22]
	psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
	rmmo_effective_spads_sd0 =
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	8a9b      	ldrh	r3, [r3, #20]
 800740e:	82bb      	strh	r3, [r7, #20]
			psys->result__mm_outer_actual_effective_spads_sd0;
	rmmi_effective_spads_sd0 =
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	8a5b      	ldrh	r3, [r3, #18]
 8007414:	827b      	strh	r3, [r7, #18]
			psys->result__mm_inner_actual_effective_spads_sd0;


	for (i = 0; i < VL53LX_MAX_AMBIENT_DMAX_VALUES; i++)
 8007416:	2300      	movs	r3, #0
 8007418:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800741c:	e00b      	b.n	8007436 <VL53LX_copy_sys_and_core_results_to_range_results+0x6e>
		presults->VL53LX_p_022[i] = 0;
 800741e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007422:	683a      	ldr	r2, [r7, #0]
 8007424:	005b      	lsls	r3, r3, #1
 8007426:	4413      	add	r3, r2
 8007428:	2200      	movs	r2, #0
 800742a:	809a      	strh	r2, [r3, #4]
	for (i = 0; i < VL53LX_MAX_AMBIENT_DMAX_VALUES; i++)
 800742c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007430:	3301      	adds	r3, #1
 8007432:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007436:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800743a:	2b04      	cmp	r3, #4
 800743c:	d9ef      	bls.n	800741e <VL53LX_copy_sys_and_core_results_to_range_results+0x56>

	pdata = &(presults->VL53LX_p_003[0]);
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	3314      	adds	r3, #20
 8007442:	623b      	str	r3, [r7, #32]

	for (i = 0; i < 2; i++) {
 8007444:	2300      	movs	r3, #0
 8007446:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800744a:	e0fe      	b.n	800764a <VL53LX_copy_sys_and_core_results_to_range_results+0x282>

		pdata->range_id     = i;
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007452:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	2200      	movs	r2, #0
 8007458:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	78db      	ldrb	r3, [r3, #3]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d10a      	bne.n	8007478 <VL53LX_copy_sys_and_core_results_to_range_results+0xb0>
			((psys->result__range_status &
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	785b      	ldrb	r3, [r3, #1]
 8007466:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 800746a:	2b09      	cmp	r3, #9
 800746c:	d104      	bne.n	8007478 <VL53LX_copy_sys_and_core_results_to_range_results+0xb0>
				VL53LX_RANGE_STATUS__RANGE_STATUS_MASK) ==
			VL53LX_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status =
 800746e:	6a3b      	ldr	r3, [r7, #32]
 8007470:	2213      	movs	r2, #19
 8007472:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
 8007476:	e007      	b.n	8007488 <VL53LX_copy_sys_and_core_results_to_range_results+0xc0>
				VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
		} else {
			pdata->range_status =
				psys->result__range_status &
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	785b      	ldrb	r3, [r3, #1]
 800747c:	f003 031f 	and.w	r3, r3, #31
 8007480:	b2da      	uxtb	r2, r3
			pdata->range_status =
 8007482:	6a3b      	ldr	r3, [r7, #32]
 8007484:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
				VL53LX_RANGE_STATUS__RANGE_STATUS_MASK;
		}

		pdata->VL53LX_p_012 = 0;
 8007488:	6a3b      	ldr	r3, [r7, #32]
 800748a:	2200      	movs	r2, #0
 800748c:	721a      	strb	r2, [r3, #8]
		pdata->VL53LX_p_019    = 0;
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	2200      	movs	r2, #0
 8007492:	725a      	strb	r2, [r3, #9]
		pdata->VL53LX_p_023   = 0;
 8007494:	6a3b      	ldr	r3, [r7, #32]
 8007496:	2200      	movs	r2, #0
 8007498:	729a      	strb	r2, [r3, #10]
		pdata->VL53LX_p_024     = 0;
 800749a:	6a3b      	ldr	r3, [r7, #32]
 800749c:	2200      	movs	r2, #0
 800749e:	72da      	strb	r2, [r3, #11]
		pdata->VL53LX_p_013   = 0;
 80074a0:	6a3b      	ldr	r3, [r7, #32]
 80074a2:	2200      	movs	r2, #0
 80074a4:	731a      	strb	r2, [r3, #12]
		pdata->VL53LX_p_025    = 0;
 80074a6:	6a3b      	ldr	r3, [r7, #32]
 80074a8:	2200      	movs	r2, #0
 80074aa:	735a      	strb	r2, [r3, #13]

		switch (i) {
 80074ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d002      	beq.n	80074ba <VL53LX_copy_sys_and_core_results_to_range_results+0xf2>
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d05c      	beq.n	8007572 <VL53LX_copy_sys_and_core_results_to_range_results+0x1aa>
 80074b8:	e0a8      	b.n	800760c <VL53LX_copy_sys_and_core_results_to_range_results+0x244>

		case 0:
			if (psys->result__report_status ==
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	789b      	ldrb	r3, [r3, #2]
 80074be:	2b07      	cmp	r3, #7
 80074c0:	d103      	bne.n	80074ca <VL53LX_copy_sys_and_core_results_to_range_results+0x102>
				VL53LX_DEVICEREPORTSTATUS_MM1)
				pdata->VL53LX_p_004 =
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	8a7a      	ldrh	r2, [r7, #18]
 80074c6:	82da      	strh	r2, [r3, #22]
 80074c8:	e00b      	b.n	80074e2 <VL53LX_copy_sys_and_core_results_to_range_results+0x11a>
						rmmi_effective_spads_sd0;
			else if (psys->result__report_status ==
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	789b      	ldrb	r3, [r3, #2]
 80074ce:	2b08      	cmp	r3, #8
 80074d0:	d103      	bne.n	80074da <VL53LX_copy_sys_and_core_results_to_range_results+0x112>
					VL53LX_DEVICEREPORTSTATUS_MM2)
				pdata->VL53LX_p_004 =
 80074d2:	6a3b      	ldr	r3, [r7, #32]
 80074d4:	8aba      	ldrh	r2, [r7, #20]
 80074d6:	82da      	strh	r2, [r3, #22]
 80074d8:	e003      	b.n	80074e2 <VL53LX_copy_sys_and_core_results_to_range_results+0x11a>
						rmmo_effective_spads_sd0;
			else
				pdata->VL53LX_p_004 =
				psys->result__dss_actual_effective_spads_sd0;
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	889a      	ldrh	r2, [r3, #4]
				pdata->VL53LX_p_004 =
 80074de:	6a3b      	ldr	r3, [r7, #32]
 80074e0:	82da      	strh	r2, [r3, #22]

			pdata->peak_signal_count_rate_mcps =
 80074e2:	6a3b      	ldr	r3, [r7, #32]
 80074e4:	8afa      	ldrh	r2, [r7, #22]
 80074e6:	861a      	strh	r2, [r3, #48]	@ 0x30
					rpscr_crosstalk_corrected_mcps_sd0;
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 80074ec:	6a3b      	ldr	r3, [r7, #32]
 80074ee:	865a      	strh	r2, [r3, #50]	@ 0x32
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 80074f4:	6a3b      	ldr	r3, [r7, #32]
 80074f6:	869a      	strh	r2, [r3, #52]	@ 0x34




			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	895b      	ldrh	r3, [r3, #10]
 80074fc:	015b      	lsls	r3, r3, #5
 80074fe:	61fb      	str	r3, [r7, #28]
			if (tmpu32 > 0xFFFF)
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007506:	d302      	bcc.n	800750e <VL53LX_copy_sys_and_core_results_to_range_results+0x146>
				tmpu32 = 0xFFFF;
 8007508:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800750c:	61fb      	str	r3, [r7, #28]

			pdata->VL53LX_p_002 = (uint16_t)tmpu32;
 800750e:	69fb      	ldr	r3, [r7, #28]
 8007510:	b29a      	uxth	r2, r3
 8007512:	6a3b      	ldr	r3, [r7, #32]
 8007514:	879a      	strh	r2, [r3, #60]	@ 0x3c



			pdata->VL53LX_p_011 =
				psys->result__phase_sd0;
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	899a      	ldrh	r2, [r3, #12]
			pdata->VL53LX_p_011 =
 800751a:	6a3b      	ldr	r3, [r7, #32]
 800751c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

			range_mm = (int32_t)(
			psys->result__final_crosstalk_corrected_range_mm_sd0);
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	89db      	ldrh	r3, [r3, #14]
			range_mm = (int32_t)(
 8007524:	61bb      	str	r3, [r7, #24]


			range_mm *= gain_factor;
 8007526:	69bb      	ldr	r3, [r7, #24]
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	fb02 f303 	mul.w	r3, r2, r3
 800752e:	61bb      	str	r3, [r7, #24]
			range_mm += 0x0400;
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007536:	61bb      	str	r3, [r7, #24]
			range_mm /= 0x0800;
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	2b00      	cmp	r3, #0
 800753c:	da01      	bge.n	8007542 <VL53LX_copy_sys_and_core_results_to_range_results+0x17a>
 800753e:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8007542:	12db      	asrs	r3, r3, #11
 8007544:	61bb      	str	r3, [r7, #24]

			pdata->median_range_mm = (int16_t)range_mm;
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	b21a      	sxth	r2, r3
 800754a:	6a3b      	ldr	r3, [r7, #32]
 800754c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

			pdata->VL53LX_p_017 =
				pcore->result_core__ranging_total_events_sd0;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685a      	ldr	r2, [r3, #4]
			pdata->VL53LX_p_017 =
 8007554:	6a3b      	ldr	r3, [r7, #32]
 8007556:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->VL53LX_p_010 =
				pcore->result_core__signal_total_events_sd0;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	689a      	ldr	r2, [r3, #8]
			pdata->VL53LX_p_010 =
 800755c:	6a3b      	ldr	r3, [r7, #32]
 800755e:	62da      	str	r2, [r3, #44]	@ 0x2c
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 8007564:	6a3b      	ldr	r3, [r7, #32]
 8007566:	619a      	str	r2, [r3, #24]
			pdata->VL53LX_p_016 =
				pcore->result_core__ambient_window_events_sd0;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681a      	ldr	r2, [r3, #0]
			pdata->VL53LX_p_016 =
 800756c:	6a3b      	ldr	r3, [r7, #32]
 800756e:	625a      	str	r2, [r3, #36]	@ 0x24

			break;
 8007570:	e04c      	b.n	800760c <VL53LX_copy_sys_and_core_results_to_range_results+0x244>
		case 1:

			pdata->VL53LX_p_004 =
				psys->result__dss_actual_effective_spads_sd1;
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	8b1a      	ldrh	r2, [r3, #24]
			pdata->VL53LX_p_004 =
 8007576:	6a3b      	ldr	r3, [r7, #32]
 8007578:	82da      	strh	r2, [r3, #22]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 800757e:	6a3b      	ldr	r3, [r7, #32]
 8007580:	861a      	strh	r2, [r3, #48]	@ 0x30
			pdata->avg_signal_count_rate_mcps =
 8007582:	6a3b      	ldr	r3, [r7, #32]
 8007584:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007588:	865a      	strh	r2, [r3, #50]	@ 0x32
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 800758e:	6a3b      	ldr	r3, [r7, #32]
 8007590:	869a      	strh	r2, [r3, #52]	@ 0x34




			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	8bdb      	ldrh	r3, [r3, #30]
 8007596:	015b      	lsls	r3, r3, #5
 8007598:	61fb      	str	r3, [r7, #28]
			if (tmpu32 > 0xFFFF)
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075a0:	d302      	bcc.n	80075a8 <VL53LX_copy_sys_and_core_results_to_range_results+0x1e0>
				tmpu32 = 0xFFFF;
 80075a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80075a6:	61fb      	str	r3, [r7, #28]

			pdata->VL53LX_p_002 = (uint16_t)tmpu32;
 80075a8:	69fb      	ldr	r3, [r7, #28]
 80075aa:	b29a      	uxth	r2, r3
 80075ac:	6a3b      	ldr	r3, [r7, #32]
 80075ae:	879a      	strh	r2, [r3, #60]	@ 0x3c



			pdata->VL53LX_p_011 =
				psys->result__phase_sd1;
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	8c1a      	ldrh	r2, [r3, #32]
			pdata->VL53LX_p_011 =
 80075b4:	6a3b      	ldr	r3, [r7, #32]
 80075b6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

			range_mm = (int32_t)(
			psys->result__final_crosstalk_corrected_range_mm_sd1);
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
			range_mm = (int32_t)(
 80075be:	61bb      	str	r3, [r7, #24]


			range_mm *= gain_factor;
 80075c0:	69bb      	ldr	r3, [r7, #24]
 80075c2:	68fa      	ldr	r2, [r7, #12]
 80075c4:	fb02 f303 	mul.w	r3, r2, r3
 80075c8:	61bb      	str	r3, [r7, #24]
			range_mm += 0x0400;
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075d0:	61bb      	str	r3, [r7, #24]
			range_mm /= 0x0800;
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	da01      	bge.n	80075dc <VL53LX_copy_sys_and_core_results_to_range_results+0x214>
 80075d8:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80075dc:	12db      	asrs	r3, r3, #11
 80075de:	61bb      	str	r3, [r7, #24]

			pdata->median_range_mm = (int16_t)range_mm;
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	b21a      	sxth	r2, r3
 80075e4:	6a3b      	ldr	r3, [r7, #32]
 80075e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

			pdata->VL53LX_p_017 =
				pcore->result_core__ranging_total_events_sd1;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	695a      	ldr	r2, [r3, #20]
			pdata->VL53LX_p_017 =
 80075ee:	6a3b      	ldr	r3, [r7, #32]
 80075f0:	629a      	str	r2, [r3, #40]	@ 0x28
			pdata->VL53LX_p_010 =
				pcore->result_core__signal_total_events_sd1;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	699a      	ldr	r2, [r3, #24]
			pdata->VL53LX_p_010 =
 80075f6:	6a3b      	ldr	r3, [r7, #32]
 80075f8:	62da      	str	r2, [r3, #44]	@ 0x2c
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 80075fe:	6a3b      	ldr	r3, [r7, #32]
 8007600:	619a      	str	r2, [r3, #24]
			pdata->VL53LX_p_016 =
				pcore->result_core__ambient_window_events_sd1;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	691a      	ldr	r2, [r3, #16]
			pdata->VL53LX_p_016 =
 8007606:	6a3b      	ldr	r3, [r7, #32]
 8007608:	625a      	str	r2, [r3, #36]	@ 0x24

			break;
 800760a:	bf00      	nop
		}


		pdata->VL53LX_p_026    = pdata->VL53LX_p_011;
 800760c:	6a3b      	ldr	r3, [r7, #32]
 800760e:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	87da      	strh	r2, [r3, #62]	@ 0x3e
		pdata->VL53LX_p_027    = pdata->VL53LX_p_011;
 8007616:	6a3b      	ldr	r3, [r7, #32]
 8007618:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 800761c:	6a3b      	ldr	r3, [r7, #32]
 800761e:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
		pdata->min_range_mm = pdata->median_range_mm;
 8007622:	6a3b      	ldr	r3, [r7, #32]
 8007624:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
 8007628:	6a3b      	ldr	r3, [r7, #32]
 800762a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
		pdata->max_range_mm = pdata->median_range_mm;
 800762e:	6a3b      	ldr	r3, [r7, #32]
 8007630:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
 8007634:	6a3b      	ldr	r3, [r7, #32]
 8007636:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

		pdata++;
 800763a:	6a3b      	ldr	r3, [r7, #32]
 800763c:	334c      	adds	r3, #76	@ 0x4c
 800763e:	623b      	str	r3, [r7, #32]
	for (i = 0; i < 2; i++) {
 8007640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007644:	3301      	adds	r3, #1
 8007646:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800764a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800764e:	2b01      	cmp	r3, #1
 8007650:	f67f aefc 	bls.w	800744c <VL53LX_copy_sys_and_core_results_to_range_results+0x84>
	}



	presults->device_status = VL53LX_DEVICEERROR_NOUPDATE;
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	2200      	movs	r2, #0
 8007658:	741a      	strb	r2, [r3, #16]



	switch (psys->result__range_status &
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	785b      	ldrb	r3, [r3, #1]
 800765e:	f003 031f 	and.w	r3, r3, #31
 8007662:	2b11      	cmp	r3, #17
 8007664:	bf8c      	ite	hi
 8007666:	2201      	movhi	r2, #1
 8007668:	2200      	movls	r2, #0
 800766a:	b2d2      	uxtb	r2, r2
 800766c:	2a00      	cmp	r2, #0
 800766e:	d117      	bne.n	80076a0 <VL53LX_copy_sys_and_core_results_to_range_results+0x2d8>
 8007670:	4a0e      	ldr	r2, [pc, #56]	@ (80076ac <VL53LX_copy_sys_and_core_results_to_range_results+0x2e4>)
 8007672:	fa22 f303 	lsr.w	r3, r2, r3
 8007676:	f003 0301 	and.w	r3, r3, #1
 800767a:	2b00      	cmp	r3, #0
 800767c:	bf14      	ite	ne
 800767e:	2301      	movne	r3, #1
 8007680:	2300      	moveq	r3, #0
 8007682:	b2db      	uxtb	r3, r3
 8007684:	2b00      	cmp	r3, #0
 8007686:	d00b      	beq.n	80076a0 <VL53LX_copy_sys_and_core_results_to_range_results+0x2d8>
	case VL53LX_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53LX_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53LX_DEVICEERROR_USERROICLIP:
	case VL53LX_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	785b      	ldrb	r3, [r3, #1]
 800768c:	f003 031f 	and.w	r3, r3, #31
 8007690:	b2da      	uxtb	r2, r3
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	741a      	strb	r2, [r3, #16]
				VL53LX_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->VL53LX_p_003[0].range_status =
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
			VL53LX_DEVICEERROR_NOUPDATE;
	break;
 800769e:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 80076a0:	bf00      	nop
 80076a2:	372c      	adds	r7, #44	@ 0x2c
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr
 80076ac:	0002200e 	.word	0x0002200e

080076b0 <VL53LX_set_zone_dss_config>:


VL53LX_Error VL53LX_set_zone_dss_config(
	VL53LX_DEV                      Dev,
	VL53LX_zone_private_dyn_cfg_t  *pzone_dyn_cfg)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b087      	sub	sp, #28
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80076ba:	2300      	movs	r3, #0
 80076bc:	75fb      	strb	r3, [r7, #23]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	3318      	adds	r3, #24
 80076c2:	613b      	str	r3, [r7, #16]
	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	332c      	adds	r3, #44	@ 0x2c
 80076c8:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	if (pstate->cfg_device_state ==
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	2b05      	cmp	r3, #5
 80076d0:	d109      	bne.n	80076e6 <VL53LX_set_zone_dss_config+0x36>
		VL53LX_DEVICESTATE_RANGING_DSS_MANUAL) {
		pdev->gen_cfg.dss_config__roi_mode_control =
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	2202      	movs	r2, #2
 80076d6:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
		VL53LX_DSS_CONTROL__MODE_EFFSPADS;
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
			pzone_dyn_cfg->dss_requested_effective_spad_count;
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	889a      	ldrh	r2, [r3, #4]
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	f8a3 232e 	strh.w	r2, [r3, #814]	@ 0x32e
 80076e4:	e003      	b.n	80076ee <VL53LX_set_zone_dss_config+0x3e>
	} else {
		pdev->gen_cfg.dss_config__roi_mode_control =
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	2201      	movs	r2, #1
 80076ea:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
			VL53LX_DSS_CONTROL__MODE_TARGET_RATE;
	}

	LOG_FUNCTION_END(status);
	return status;
 80076ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	371c      	adds	r7, #28
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr

080076fe <VL53LX_set_dmax_mode>:


VL53LX_Error VL53LX_set_dmax_mode(
	VL53LX_DEV               Dev,
	VL53LX_DeviceDmaxMode    dmax_mode)
{
 80076fe:	b480      	push	{r7}
 8007700:	b085      	sub	sp, #20
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
 8007706:	460b      	mov	r3, r1
 8007708:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800770a:	2300      	movs	r3, #0
 800770c:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	3318      	adds	r3, #24
 8007712:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->dmax_mode = dmax_mode;
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	78fa      	ldrb	r2, [r7, #3]
 8007718:	719a      	strb	r2, [r3, #6]

	LOG_FUNCTION_END(status);

	return status;
 800771a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800771e:	4618      	mov	r0, r3
 8007720:	3714      	adds	r7, #20
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr

0800772a <VL53LX_get_dmax_calibration_data>:

VL53LX_Error VL53LX_get_dmax_calibration_data(
	VL53LX_DEV                      Dev,
	VL53LX_DeviceDmaxMode           dmax_mode,
	VL53LX_dmax_calibration_data_t *pdmax_cal)
{
 800772a:	b580      	push	{r7, lr}
 800772c:	b086      	sub	sp, #24
 800772e:	af00      	add	r7, sp, #0
 8007730:	60f8      	str	r0, [r7, #12]
 8007732:	460b      	mov	r3, r1
 8007734:	607a      	str	r2, [r7, #4]
 8007736:	72fb      	strb	r3, [r7, #11]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8007738:	2300      	movs	r3, #0
 800773a:	75fb      	strb	r3, [r7, #23]

	VL53LX_LLDriverData_t    *pdev =
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	3318      	adds	r3, #24
 8007740:	613b      	str	r3, [r7, #16]
		VL53LXDevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	switch (dmax_mode) {
 8007742:	7afb      	ldrb	r3, [r7, #11]
 8007744:	2b01      	cmp	r3, #1
 8007746:	d009      	beq.n	800775c <VL53LX_get_dmax_calibration_data+0x32>
 8007748:	2b02      	cmp	r3, #2
 800774a:	d10f      	bne.n	800776c <VL53LX_get_dmax_calibration_data+0x42>

	case VL53LX_DEVICEDMAXMODE__CUST_CAL_DATA:
		memcpy(
			pdmax_cal,
			&(pdev->cust_dmax_cal),
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	33ae      	adds	r3, #174	@ 0xae
		memcpy(
 8007750:	220a      	movs	r2, #10
 8007752:	4619      	mov	r1, r3
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f017 fad4 	bl	801ed02 <memcpy>
			sizeof(VL53LX_dmax_calibration_data_t));
	break;
 800775a:	e00a      	b.n	8007772 <VL53LX_get_dmax_calibration_data+0x48>

	case VL53LX_DEVICEDMAXMODE__FMT_CAL_DATA:
		memcpy(
			pdmax_cal,
			&(pdev->fmt_dmax_cal),
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	33a4      	adds	r3, #164	@ 0xa4
		memcpy(
 8007760:	220a      	movs	r2, #10
 8007762:	4619      	mov	r1, r3
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f017 facc 	bl	801ed02 <memcpy>
			sizeof(VL53LX_dmax_calibration_data_t));
	break;
 800776a:	e002      	b.n	8007772 <VL53LX_get_dmax_calibration_data+0x48>

	default:
		status = VL53LX_ERROR_INVALID_PARAMS;
 800776c:	23fc      	movs	r3, #252	@ 0xfc
 800776e:	75fb      	strb	r3, [r7, #23]
	break;
 8007770:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8007772:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007776:	4618      	mov	r0, r3
 8007778:	3718      	adds	r7, #24
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
	...

08007780 <VL53LX_get_tuning_parm>:

VL53LX_Error VL53LX_get_tuning_parm(
	VL53LX_DEV                     Dev,
	VL53LX_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 8007780:	b480      	push	{r7}
 8007782:	b089      	sub	sp, #36	@ 0x24
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	460b      	mov	r3, r1
 800778a:	607a      	str	r2, [r7, #4]
 800778c:	817b      	strh	r3, [r7, #10]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800778e:	2300      	movs	r3, #0
 8007790:	77fb      	strb	r3, [r7, #31]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	3318      	adds	r3, #24
 8007796:	61bb      	str	r3, [r7, #24]
	VL53LX_hist_post_process_config_t *pHP = &(pdev->histpostprocess);
 8007798:	69bb      	ldr	r3, [r7, #24]
 800779a:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 800779e:	617b      	str	r3, [r7, #20]
	VL53LX_xtalkextract_config_t *pXC = &(pdev->xtalk_extract_cfg);
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80077a6:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 80077a8:	897b      	ldrh	r3, [r7, #10]
 80077aa:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80077ae:	2bb9      	cmp	r3, #185	@ 0xb9
 80077b0:	f200 86ca 	bhi.w	8008548 <VL53LX_get_tuning_parm+0xdc8>
 80077b4:	a201      	add	r2, pc, #4	@ (adr r2, 80077bc <VL53LX_get_tuning_parm+0x3c>)
 80077b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ba:	bf00      	nop
 80077bc:	08007aa5 	.word	0x08007aa5
 80077c0:	08007ab5 	.word	0x08007ab5
 80077c4:	08007ac5 	.word	0x08007ac5
 80077c8:	08007ad5 	.word	0x08007ad5
 80077cc:	08007ae3 	.word	0x08007ae3
 80077d0:	08007af1 	.word	0x08007af1
 80077d4:	08007aff 	.word	0x08007aff
 80077d8:	08007b0d 	.word	0x08007b0d
 80077dc:	08007b1b 	.word	0x08007b1b
 80077e0:	08007b29 	.word	0x08007b29
 80077e4:	08007b37 	.word	0x08007b37
 80077e8:	08007b43 	.word	0x08007b43
 80077ec:	08007b51 	.word	0x08007b51
 80077f0:	08007b5f 	.word	0x08007b5f
 80077f4:	08007b6b 	.word	0x08007b6b
 80077f8:	08007b79 	.word	0x08007b79
 80077fc:	08007b87 	.word	0x08007b87
 8007800:	08007b97 	.word	0x08007b97
 8007804:	08007ba7 	.word	0x08007ba7
 8007808:	08007bb5 	.word	0x08007bb5
 800780c:	08007bc5 	.word	0x08007bc5
 8007810:	08007bd3 	.word	0x08007bd3
 8007814:	08007be3 	.word	0x08007be3
 8007818:	08007bf3 	.word	0x08007bf3
 800781c:	08007c03 	.word	0x08007c03
 8007820:	08007c13 	.word	0x08007c13
 8007824:	08007c23 	.word	0x08007c23
 8007828:	08007c33 	.word	0x08007c33
 800782c:	08007c43 	.word	0x08007c43
 8007830:	08007c53 	.word	0x08007c53
 8007834:	08007c63 	.word	0x08007c63
 8007838:	08007c71 	.word	0x08007c71
 800783c:	08007c81 	.word	0x08007c81
 8007840:	08007c91 	.word	0x08007c91
 8007844:	08007ca1 	.word	0x08007ca1
 8007848:	08007cb1 	.word	0x08007cb1
 800784c:	08007cc1 	.word	0x08007cc1
 8007850:	08007cd1 	.word	0x08007cd1
 8007854:	08007ce1 	.word	0x08007ce1
 8007858:	08007cf1 	.word	0x08007cf1
 800785c:	08007d01 	.word	0x08007d01
 8007860:	08007d11 	.word	0x08007d11
 8007864:	08007d21 	.word	0x08007d21
 8007868:	08007d31 	.word	0x08007d31
 800786c:	08007d41 	.word	0x08007d41
 8007870:	08007d51 	.word	0x08007d51
 8007874:	08007d5f 	.word	0x08007d5f
 8007878:	08007d6d 	.word	0x08007d6d
 800787c:	08007d7b 	.word	0x08007d7b
 8007880:	08007d89 	.word	0x08007d89
 8007884:	08007d97 	.word	0x08007d97
 8007888:	08007da5 	.word	0x08007da5
 800788c:	08007db3 	.word	0x08007db3
 8007890:	08007dc1 	.word	0x08007dc1
 8007894:	08007dcf 	.word	0x08007dcf
 8007898:	08007ddd 	.word	0x08007ddd
 800789c:	08007deb 	.word	0x08007deb
 80078a0:	08007df9 	.word	0x08007df9
 80078a4:	08007e07 	.word	0x08007e07
 80078a8:	08007e15 	.word	0x08007e15
 80078ac:	08007e23 	.word	0x08007e23
 80078b0:	08007e31 	.word	0x08007e31
 80078b4:	08007e3f 	.word	0x08007e3f
 80078b8:	08007e4d 	.word	0x08007e4d
 80078bc:	08007e5b 	.word	0x08007e5b
 80078c0:	08007e69 	.word	0x08007e69
 80078c4:	08007e77 	.word	0x08007e77
 80078c8:	08007e85 	.word	0x08007e85
 80078cc:	08007e93 	.word	0x08007e93
 80078d0:	08007ea1 	.word	0x08007ea1
 80078d4:	08007eaf 	.word	0x08007eaf
 80078d8:	08007ebd 	.word	0x08007ebd
 80078dc:	08007ecb 	.word	0x08007ecb
 80078e0:	08007ed9 	.word	0x08007ed9
 80078e4:	08007ee5 	.word	0x08007ee5
 80078e8:	08007ef3 	.word	0x08007ef3
 80078ec:	08007f01 	.word	0x08007f01
 80078f0:	08007f0d 	.word	0x08007f0d
 80078f4:	08007f19 	.word	0x08007f19
 80078f8:	08007f25 	.word	0x08007f25
 80078fc:	08007f31 	.word	0x08007f31
 8007900:	08007f3d 	.word	0x08007f3d
 8007904:	08007f49 	.word	0x08007f49
 8007908:	08007f57 	.word	0x08007f57
 800790c:	08007f65 	.word	0x08007f65
 8007910:	08007f73 	.word	0x08007f73
 8007914:	08007f81 	.word	0x08007f81
 8007918:	08007f8f 	.word	0x08007f8f
 800791c:	08007f9d 	.word	0x08007f9d
 8007920:	08007fab 	.word	0x08007fab
 8007924:	08007fb9 	.word	0x08007fb9
 8007928:	08007fc7 	.word	0x08007fc7
 800792c:	08007fd5 	.word	0x08007fd5
 8007930:	08007fe3 	.word	0x08007fe3
 8007934:	08007ff1 	.word	0x08007ff1
 8007938:	08007fff 	.word	0x08007fff
 800793c:	0800800d 	.word	0x0800800d
 8007940:	0800801b 	.word	0x0800801b
 8007944:	08008029 	.word	0x08008029
 8007948:	08008037 	.word	0x08008037
 800794c:	08008045 	.word	0x08008045
 8007950:	08008053 	.word	0x08008053
 8007954:	08008061 	.word	0x08008061
 8007958:	0800806f 	.word	0x0800806f
 800795c:	0800807d 	.word	0x0800807d
 8007960:	0800808b 	.word	0x0800808b
 8007964:	08008099 	.word	0x08008099
 8007968:	080080a7 	.word	0x080080a7
 800796c:	080080b5 	.word	0x080080b5
 8007970:	080080c3 	.word	0x080080c3
 8007974:	080080d1 	.word	0x080080d1
 8007978:	080080df 	.word	0x080080df
 800797c:	080080ed 	.word	0x080080ed
 8007980:	080080fb 	.word	0x080080fb
 8007984:	08008109 	.word	0x08008109
 8007988:	08008117 	.word	0x08008117
 800798c:	08008125 	.word	0x08008125
 8007990:	08008133 	.word	0x08008133
 8007994:	08008141 	.word	0x08008141
 8007998:	08008153 	.word	0x08008153
 800799c:	08008165 	.word	0x08008165
 80079a0:	08008177 	.word	0x08008177
 80079a4:	08008189 	.word	0x08008189
 80079a8:	0800819b 	.word	0x0800819b
 80079ac:	080081ad 	.word	0x080081ad
 80079b0:	080081bf 	.word	0x080081bf
 80079b4:	080081d1 	.word	0x080081d1
 80079b8:	080081e3 	.word	0x080081e3
 80079bc:	080081f5 	.word	0x080081f5
 80079c0:	08008207 	.word	0x08008207
 80079c4:	08008219 	.word	0x08008219
 80079c8:	0800822b 	.word	0x0800822b
 80079cc:	0800823d 	.word	0x0800823d
 80079d0:	0800824f 	.word	0x0800824f
 80079d4:	08008261 	.word	0x08008261
 80079d8:	08008273 	.word	0x08008273
 80079dc:	08008285 	.word	0x08008285
 80079e0:	08008297 	.word	0x08008297
 80079e4:	080082a5 	.word	0x080082a5
 80079e8:	080082b3 	.word	0x080082b3
 80079ec:	080082c1 	.word	0x080082c1
 80079f0:	080082cf 	.word	0x080082cf
 80079f4:	080082dd 	.word	0x080082dd
 80079f8:	080082eb 	.word	0x080082eb
 80079fc:	080082f9 	.word	0x080082f9
 8007a00:	0800830b 	.word	0x0800830b
 8007a04:	08008319 	.word	0x08008319
 8007a08:	08008327 	.word	0x08008327
 8007a0c:	08008335 	.word	0x08008335
 8007a10:	08008343 	.word	0x08008343
 8007a14:	08008351 	.word	0x08008351
 8007a18:	0800835f 	.word	0x0800835f
 8007a1c:	0800836d 	.word	0x0800836d
 8007a20:	0800837b 	.word	0x0800837b
 8007a24:	08008389 	.word	0x08008389
 8007a28:	08008397 	.word	0x08008397
 8007a2c:	080083a5 	.word	0x080083a5
 8007a30:	080083b3 	.word	0x080083b3
 8007a34:	080083c1 	.word	0x080083c1
 8007a38:	080083cf 	.word	0x080083cf
 8007a3c:	080083dd 	.word	0x080083dd
 8007a40:	080083eb 	.word	0x080083eb
 8007a44:	080083f9 	.word	0x080083f9
 8007a48:	08008407 	.word	0x08008407
 8007a4c:	08008415 	.word	0x08008415
 8007a50:	08008423 	.word	0x08008423
 8007a54:	08008431 	.word	0x08008431
 8007a58:	0800843f 	.word	0x0800843f
 8007a5c:	0800844d 	.word	0x0800844d
 8007a60:	0800845b 	.word	0x0800845b
 8007a64:	08008469 	.word	0x08008469
 8007a68:	08008477 	.word	0x08008477
 8007a6c:	08008485 	.word	0x08008485
 8007a70:	08008493 	.word	0x08008493
 8007a74:	080084a1 	.word	0x080084a1
 8007a78:	080084af 	.word	0x080084af
 8007a7c:	080084bd 	.word	0x080084bd
 8007a80:	080084cb 	.word	0x080084cb
 8007a84:	080084d9 	.word	0x080084d9
 8007a88:	080084e7 	.word	0x080084e7
 8007a8c:	080084f5 	.word	0x080084f5
 8007a90:	08008503 	.word	0x08008503
 8007a94:	08008511 	.word	0x08008511
 8007a98:	0800851f 	.word	0x0800851f
 8007a9c:	0800852d 	.word	0x0800852d
 8007aa0:	0800853b 	.word	0x0800853b

	case VL53LX_TUNINGPARM_VERSION:
		*ptuning_parm_value =
			(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007aaa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	601a      	str	r2, [r3, #0]
	break;
 8007ab0:	f000 bd51 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	f8b3 30fa 	ldrh.w	r3, [r3, #250]	@ 0xfa
 8007aba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	601a      	str	r2, [r3, #0]
	break;
 8007ac0:	f000 bd49 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8007ac4:	69bb      	ldr	r3, [r7, #24]
 8007ac6:	f8b3 30fc 	ldrh.w	r3, [r3, #252]	@ 0xfc
 8007aca:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	601a      	str	r2, [r3, #0]
	break;
 8007ad0:	f000 bd41 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_ALGO_SELECT:
		*ptuning_parm_value =
				(int32_t)pHP->hist_algo_select;
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	601a      	str	r2, [r3, #0]
	break;
 8007ade:	f000 bd3a 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_TARGET_ORDER:
		*ptuning_parm_value =
				(int32_t)pHP->hist_target_order;
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	785b      	ldrb	r3, [r3, #1]
 8007ae6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	601a      	str	r2, [r3, #0]
	break;
 8007aec:	f000 bd33 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_FILTER_WOI_0:
		*ptuning_parm_value =
				(int32_t)pHP->filter_woi0;
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	789b      	ldrb	r3, [r3, #2]
 8007af4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	601a      	str	r2, [r3, #0]
	break;
 8007afa:	f000 bd2c 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_FILTER_WOI_1:
		*ptuning_parm_value =
				(int32_t)pHP->filter_woi1;
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	78db      	ldrb	r3, [r3, #3]
 8007b02:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	601a      	str	r2, [r3, #0]
	break;
 8007b08:	f000 bd25 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_AMB_EST_METHOD:
		*ptuning_parm_value =
				(int32_t)pHP->hist_amb_est_method;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	791b      	ldrb	r3, [r3, #4]
 8007b10:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	601a      	str	r2, [r3, #0]
	break;
 8007b16:	f000 bd1e 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_AMB_THRESH_SIGMA_0:
		*ptuning_parm_value =
				(int32_t)pHP->ambient_thresh_sigma0;
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	795b      	ldrb	r3, [r3, #5]
 8007b1e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	601a      	str	r2, [r3, #0]
	break;
 8007b24:	f000 bd17 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_AMB_THRESH_SIGMA_1:
		*ptuning_parm_value =
				(int32_t)pHP->ambient_thresh_sigma1;
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	799b      	ldrb	r3, [r3, #6]
 8007b2c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	601a      	str	r2, [r3, #0]
	break;
 8007b32:	f000 bd10 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_MIN_AMB_THRESH_EVENTS:
		*ptuning_parm_value =
				(int32_t)pHP->min_ambient_thresh_events;
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	68da      	ldr	r2, [r3, #12]
		*ptuning_parm_value =
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	601a      	str	r2, [r3, #0]
	break;
 8007b3e:	f000 bd0a 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_AMB_EVENTS_SCALER:
		*ptuning_parm_value =
				(int32_t)pHP->ambient_thresh_events_scaler;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	891b      	ldrh	r3, [r3, #8]
 8007b46:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	601a      	str	r2, [r3, #0]
	break;
 8007b4c:	f000 bd03 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_NOISE_THRESHOLD:
		*ptuning_parm_value =
				(int32_t)pHP->noise_threshold;
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	8a1b      	ldrh	r3, [r3, #16]
 8007b54:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	601a      	str	r2, [r3, #0]
	break;
 8007b5a:	f000 bcfc 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_SIGNAL_TOTAL_EVENTS_LIMIT:
		*ptuning_parm_value =
				(int32_t)pHP->signal_total_events_limit;
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	695a      	ldr	r2, [r3, #20]
		*ptuning_parm_value =
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	601a      	str	r2, [r3, #0]
	break;
 8007b66:	f000 bcf6 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_SIGMA_EST_REF_MM:
		*ptuning_parm_value =
				(int32_t)pHP->sigma_estimator__sigma_ref_mm;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	7e1b      	ldrb	r3, [r3, #24]
 8007b6e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	601a      	str	r2, [r3, #0]
	break;
 8007b74:	f000 bcef 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pHP->sigma_thresh;
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	8b5b      	ldrh	r3, [r3, #26]
 8007b7c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	601a      	str	r2, [r3, #0]
	break;
 8007b82:	f000 bce8 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_GAIN_FACTOR:
		*ptuning_parm_value =
		(int32_t)pdev->gain_cal.histogram_ranging_gain_factor;
 8007b86:	69bb      	ldr	r3, [r7, #24]
 8007b88:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	@ 0xba
 8007b8c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	601a      	str	r2, [r3, #0]
	break;
 8007b92:	f000 bce0 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_HIST_PHASE_TOLERANCE:
		*ptuning_parm_value =
	(int32_t)pHP->algo__consistency_check__phase_tolerance;
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8007b9c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	601a      	str	r2, [r3, #0]
	break;
 8007ba2:	f000 bcd8 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_HIST_MIN_MAX_TOLERANCE_MM:
		*ptuning_parm_value =
	(int32_t)pHP->algo__consistency_check__min_max_tolerance;
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007baa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	601a      	str	r2, [r3, #0]
	break;
 8007bb0:	f000 bcd1 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_HIST_EVENT_SIGMA:
		*ptuning_parm_value =
		(int32_t)pHP->algo__consistency_check__event_sigma;
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8007bba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	601a      	str	r2, [r3, #0]
	break;
 8007bc0:	f000 bcc9 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_HIST_EVENT_SIGMA_MIN_SPAD_LIMIT:
		*ptuning_parm_value =
		(int32_t)pHP->algo__consistency_check__event_min_spad_count;
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007bc8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	601a      	str	r2, [r3, #0]
	break;
 8007bce:	f000 bcc2 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_LONG_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_hist_long;
 8007bd2:	69bb      	ldr	r3, [r7, #24]
 8007bd4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8007bd8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	601a      	str	r2, [r3, #0]
	break;
 8007bde:	f000 bcba 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_MED_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_hist_med;
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8007be8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	601a      	str	r2, [r3, #0]
	break;
 8007bee:	f000 bcb2 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_SHORT_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_hist_short;
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8007bf8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	601a      	str	r2, [r3, #0]
	break;
 8007bfe:	f000 bcaa 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_LONG_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_hist_long;
 8007c02:	69bb      	ldr	r3, [r7, #24]
 8007c04:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8007c08:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	601a      	str	r2, [r3, #0]
	break;
 8007c0e:	f000 bca2 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_MED_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_hist_med;
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8007c18:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	601a      	str	r2, [r3, #0]
	break;
 8007c1e:	f000 bc9a 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_SHORT_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_hist_short;
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8007c28:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	601a      	str	r2, [r3, #0]
	break;
 8007c2e:	f000 bc92 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MIN_VALID_RANGE_MM:
		*ptuning_parm_value = (int32_t)(
		pdev->xtalk_cfg.algo__crosstalk_detect_min_valid_range_mm);
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	f9b3 32a6 	ldrsh.w	r3, [r3, #678]	@ 0x2a6
		*ptuning_parm_value = (int32_t)(
 8007c38:	461a      	mov	r2, r3
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	601a      	str	r2, [r3, #0]
	break;
 8007c3e:	f000 bc8a 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RANGE_MM:
		*ptuning_parm_value = (int32_t)(
		pdev->xtalk_cfg.algo__crosstalk_detect_max_valid_range_mm);
 8007c42:	69bb      	ldr	r3, [r7, #24]
 8007c44:	f9b3 32a8 	ldrsh.w	r3, [r3, #680]	@ 0x2a8
		*ptuning_parm_value = (int32_t)(
 8007c48:	461a      	mov	r2, r3
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	601a      	str	r2, [r3, #0]
	break;
 8007c4e:	f000 bc82 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MAX_SIGMA_MM:
		*ptuning_parm_value =
		(int32_t)pdev->xtalk_cfg.algo__crosstalk_detect_max_sigma_mm;
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	f8b3 32ac 	ldrh.w	r3, [r3, #684]	@ 0x2ac
 8007c58:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	601a      	str	r2, [r3, #0]
	break;
 8007c5e:	f000 bc7a 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MIN_MAX_TOLERANCE:
		*ptuning_parm_value =
		(int32_t)pHP->algo__crosstalk_detect_min_max_tolerance;
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c66:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	601a      	str	r2, [r3, #0]
	break;
 8007c6c:	f000 bc73 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RATE_KCPS:
		*ptuning_parm_value = (int32_t)(
		pdev->xtalk_cfg.algo__crosstalk_detect_max_valid_rate_kcps);
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	f8b3 32aa 	ldrh.w	r3, [r3, #682]	@ 0x2aa
		*ptuning_parm_value = (int32_t)(
 8007c76:	461a      	mov	r2, r3
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	601a      	str	r2, [r3, #0]
	break;
 8007c7c:	f000 bc6b 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_DETECT_EVENT_SIGMA:
		*ptuning_parm_value =
		(int32_t)pHP->algo__crosstalk_detect_event_sigma;
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c86:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	601a      	str	r2, [r3, #0]
	break;
 8007c8c:	f000 bc63 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
		(int32_t)pdev->xtalk_cfg.histogram_mode_crosstalk_margin_kcps;
 8007c90:	69bb      	ldr	r3, [r7, #24]
 8007c92:	f9b3 329e 	ldrsh.w	r3, [r3, #670]	@ 0x29e
 8007c96:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	601a      	str	r2, [r3, #0]
	break;
 8007c9c:	f000 bc5b 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8007ca0:	69bb      	ldr	r3, [r7, #24]
 8007ca2:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8007ca6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	601a      	str	r2, [r3, #0]
	break;
 8007cac:	f000 bc53 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_target;
 8007cb0:	69bb      	ldr	r3, [r7, #24]
 8007cb2:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8007cb6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	601a      	str	r2, [r3, #0]
	break;
 8007cbc:	f000 bc4b 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 8007cc6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	601a      	str	r2, [r3, #0]
	break;
 8007ccc:	f000 bc43 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
		(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8007cd0:	69bb      	ldr	r3, [r7, #24]
 8007cd2:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	@ 0xb8
 8007cd6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	601a      	str	r2, [r3, #0]
	break;
 8007cdc:	f000 bc3b 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8007ce6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	601a      	str	r2, [r3, #0]
	break;
 8007cec:	f000 bc33 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	f8b3 3110 	ldrh.w	r3, [r3, #272]	@ 0x110
 8007cf6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	601a      	str	r2, [r3, #0]
	break;
 8007cfc:	f000 bc2b 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 8007d00:	69bb      	ldr	r3, [r7, #24]
 8007d02:	f8b3 3112 	ldrh.w	r3, [r3, #274]	@ 0x112
 8007d06:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	601a      	str	r2, [r3, #0]
	break;
 8007d0c:	f000 bc23 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 8007d10:	69bb      	ldr	r3, [r7, #24]
 8007d12:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 8007d16:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	601a      	str	r2, [r3, #0]
	break;
 8007d1c:	f000 bc1b 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value = (int32_t)(
		pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps);
 8007d20:	69bb      	ldr	r3, [r7, #24]
 8007d22:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
		*ptuning_parm_value = (int32_t)(
 8007d26:	461a      	mov	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	601a      	str	r2, [r3, #0]
	break;
 8007d2c:	f000 bc13 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 8007d30:	69bb      	ldr	r3, [r7, #24]
 8007d32:	f8b3 3118 	ldrh.w	r3, [r3, #280]	@ 0x118
 8007d36:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	601a      	str	r2, [r3, #0]
	break;
 8007d3c:	f000 bc0b 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value = (int32_t)(
		pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps);
 8007d40:	69bb      	ldr	r3, [r7, #24]
 8007d42:	f8b3 311a 	ldrh.w	r3, [r3, #282]	@ 0x11a
		*ptuning_parm_value = (int32_t)(
 8007d46:	461a      	mov	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	601a      	str	r2, [r3, #0]
	break;
 8007d4c:	f000 bc03 	b.w	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 8007d50:	69bb      	ldr	r3, [r7, #24]
 8007d52:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8007d56:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	601a      	str	r2, [r3, #0]
	break;
 8007d5c:	e3fb      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8007d64:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	601a      	str	r2, [r3, #0]
	break;
 8007d6a:	e3f4      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 8007d6c:	69bb      	ldr	r3, [r7, #24]
 8007d6e:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8007d72:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	601a      	str	r2, [r3, #0]
	break;
 8007d78:	e3ed      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
		(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	f893 32a2 	ldrb.w	r3, [r3, #674]	@ 0x2a2
 8007d80:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	601a      	str	r2, [r3, #0]
	break;
 8007d86:	e3e6      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg;
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007d8e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	601a      	str	r2, [r3, #0]
	break;
 8007d94:	e3df      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8007d9c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	601a      	str	r2, [r3, #0]
	break;
 8007da2:	e3d8      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 8007da4:	69bb      	ldr	r3, [r7, #24]
 8007da6:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8007daa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	601a      	str	r2, [r3, #0]
	break;
 8007db0:	e3d1      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
		(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8007db2:	69bb      	ldr	r3, [r7, #24]
 8007db4:	f9b3 32a0 	ldrsh.w	r3, [r3, #672]	@ 0x2a0
 8007db8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	601a      	str	r2, [r3, #0]
	break;
 8007dbe:	e3ca      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8007dc0:	69bb      	ldr	r3, [r7, #24]
 8007dc2:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8007dc6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	601a      	str	r2, [r3, #0]
	break;
 8007dcc:	e3c3      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 8007dce:	69bb      	ldr	r3, [r7, #24]
 8007dd0:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8007dd4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	601a      	str	r2, [r3, #0]
	break;
 8007dda:	e3bc      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 8007ddc:	69bb      	ldr	r3, [r7, #24]
 8007dde:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8007de2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	601a      	str	r2, [r3, #0]
	break;
 8007de8:	e3b5      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 8007dea:	69bb      	ldr	r3, [r7, #24]
 8007dec:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8007df0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	601a      	str	r2, [r3, #0]
	break;
 8007df6:	e3ae      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8007dfe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	601a      	str	r2, [r3, #0]
	break;
 8007e04:	e3a7      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 8007e06:	69bb      	ldr	r3, [r7, #24]
 8007e08:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8007e0c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	601a      	str	r2, [r3, #0]
	break;
 8007e12:	e3a0      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 8007e14:	69bb      	ldr	r3, [r7, #24]
 8007e16:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8007e1a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	601a      	str	r2, [r3, #0]
	break;
 8007e20:	e399      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_SIGNAL_THRESH_SIGMA:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.signal_thresh_sigma;
 8007e22:	69bb      	ldr	r3, [r7, #24]
 8007e24:	f893 3254 	ldrb.w	r3, [r3, #596]	@ 0x254
 8007e28:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	601a      	str	r2, [r3, #0]
	break;
 8007e2e:	e392      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_0:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[0];
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	f8b3 3260 	ldrh.w	r3, [r3, #608]	@ 0x260
 8007e36:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	601a      	str	r2, [r3, #0]
	break;
 8007e3c:	e38b      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_1:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[1];
 8007e3e:	69bb      	ldr	r3, [r7, #24]
 8007e40:	f8b3 3262 	ldrh.w	r3, [r3, #610]	@ 0x262
 8007e44:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	601a      	str	r2, [r3, #0]
	break;
 8007e4a:	e384      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_2:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[2];
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8007e52:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	601a      	str	r2, [r3, #0]
	break;
 8007e58:	e37d      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_3:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[3];
 8007e5a:	69bb      	ldr	r3, [r7, #24]
 8007e5c:	f8b3 3266 	ldrh.w	r3, [r3, #614]	@ 0x266
 8007e60:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	601a      	str	r2, [r3, #0]
	break;
 8007e66:	e376      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_4:
		*ptuning_parm_value =
		(int32_t)pdev->dmax_cfg.target_reflectance_for_dmax_calc[4];
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	f8b3 3268 	ldrh.w	r3, [r3, #616]	@ 0x268
 8007e6e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	601a      	str	r2, [r3, #0]
	break;
 8007e74:	e36f      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
		(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8007e7c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	601a      	str	r2, [r3, #0]
	break;
 8007e82:	e368      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.device_test_mode;
 8007e84:	69bb      	ldr	r3, [r7, #24]
 8007e86:	f893 31f8 	ldrb.w	r3, [r3, #504]	@ 0x1f8
 8007e8a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	601a      	str	r2, [r3, #0]
	break;
 8007e90:	e361      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.VL53LX_p_005;
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	f893 31f9 	ldrb.w	r3, [r3, #505]	@ 0x1f9
 8007e98:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	601a      	str	r2, [r3, #0]
	break;
 8007e9e:	e35a      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.timeout_us;
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	f8d3 31fc 	ldr.w	r3, [r3, #508]	@ 0x1fc
 8007ea6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	601a      	str	r2, [r3, #0]
	break;
 8007eac:	e353      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.target_count_rate_mcps;
 8007eae:	69bb      	ldr	r3, [r7, #24]
 8007eb0:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8007eb4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	601a      	str	r2, [r3, #0]
	break;
 8007eba:	e34c      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 8007ebc:	69bb      	ldr	r3, [r7, #24]
 8007ebe:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8007ec2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	601a      	str	r2, [r3, #0]
	break;
 8007ec8:	e345      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 8007ed0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	601a      	str	r2, [r3, #0]
	break;
 8007ed6:	e33e      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_NUM_OF_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pXC->num_of_samples;
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	7c1b      	ldrb	r3, [r3, #16]
 8007edc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	601a      	str	r2, [r3, #0]
	break;
 8007ee2:	e338      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_MIN_FILTER_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pXC->algo__crosstalk_extract_min_valid_range_mm;
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8007eea:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	601a      	str	r2, [r3, #0]
	break;
 8007ef0:	e331      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_MAX_FILTER_THRESH_MM:
		*ptuning_parm_value =
		(int32_t)pXC->algo__crosstalk_extract_max_valid_range_mm;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8007ef8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	601a      	str	r2, [r3, #0]
	break;
 8007efe:	e32a      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_DSS_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pXC->dss_config__target_total_rate_mcps;
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	881b      	ldrh	r3, [r3, #0]
 8007f04:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	601a      	str	r2, [r3, #0]
	break;
 8007f0a:	e324      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pXC->phasecal_config_timeout_us;
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	601a      	str	r2, [r3, #0]
	break;
 8007f16:	e31e      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_MAX_VALID_RATE_KCPS:
		*ptuning_parm_value =
		(int32_t)pXC->algo__crosstalk_extract_max_valid_rate_kcps;
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	8adb      	ldrh	r3, [r3, #22]
 8007f1c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	601a      	str	r2, [r3, #0]
	break;
 8007f22:	e318      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_SIGMA_THRESHOLD_MM:
		*ptuning_parm_value =
		(int32_t)pXC->algo__crosstalk_extract_max_sigma_mm;
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	8b1b      	ldrh	r3, [r3, #24]
 8007f28:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	601a      	str	r2, [r3, #0]
	break;
 8007f2e:	e312      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_DSS_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pXC->mm_config_timeout_us;
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	601a      	str	r2, [r3, #0]
	break;
 8007f3a:	e30c      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_XTALK_EXTRACT_BIN_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pXC->range_config_timeout_us;
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	601a      	str	r2, [r3, #0]
	break;
 8007f46:	e306      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007f4e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	601a      	str	r2, [r3, #0]
	break;
 8007f54:	e2ff      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 8007f56:	69bb      	ldr	r3, [r7, #24]
 8007f58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f5c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	601a      	str	r2, [r3, #0]
	break;
 8007f62:	e2f8      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 8007f64:	69bb      	ldr	r3, [r7, #24]
 8007f66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007f6a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	601a      	str	r2, [r3, #0]
	break;
 8007f70:	e2f1      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f78:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	601a      	str	r2, [r3, #0]
	break;
 8007f7e:	e2ea      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	f893 32c0 	ldrb.w	r3, [r3, #704]	@ 0x2c0
 8007f86:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	601a      	str	r2, [r3, #0]
	break;
 8007f8c:	e2e3      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	f893 32c1 	ldrb.w	r3, [r3, #705]	@ 0x2c1
 8007f94:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	601a      	str	r2, [r3, #0]
	break;
 8007f9a:	e2dc      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	f893 32c2 	ldrb.w	r3, [r3, #706]	@ 0x2c2
 8007fa2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	601a      	str	r2, [r3, #0]
	break;
 8007fa8:	e2d5      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.dss_config__target_total_rate_mcps;
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8007fb0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	601a      	str	r2, [r3, #0]
	break;
 8007fb6:	e2ce      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
	(int32_t)pdev->zonecal_cfg.phasecal_config_timeout_us;
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007fbe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	601a      	str	r2, [r3, #0]
	break;
 8007fc4:	e2c7      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_DSS_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.mm_config_timeout_us;
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	f8d3 32cc 	ldr.w	r3, [r3, #716]	@ 0x2cc
 8007fcc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	601a      	str	r2, [r3, #0]
	break;
 8007fd2:	e2c0      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_PHASECAL_NUM_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.phasecal_num_of_samples;
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	f8b3 32d4 	ldrh.w	r3, [r3, #724]	@ 0x2d4
 8007fda:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	601a      	str	r2, [r3, #0]
	break;
 8007fe0:	e2b9      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.range_config_timeout_us;
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8007fe8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	601a      	str	r2, [r3, #0]
	break;
 8007fee:	e2b2      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_ZONE_CAL_ZONE_NUM_SAMPLES:
		*ptuning_parm_value =
		(int32_t)pdev->zonecal_cfg.zone_num_of_samples;
 8007ff0:	69bb      	ldr	r3, [r7, #24]
 8007ff2:	f8b3 32d6 	ldrh.w	r3, [r3, #726]	@ 0x2d6
 8007ff6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	601a      	str	r2, [r3, #0]
	break;
 8007ffc:	e2ab      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
		(int32_t)pdev->ssc_cfg.VL53LX_p_005;
 8007ffe:	69bb      	ldr	r3, [r7, #24]
 8008000:	f893 3209 	ldrb.w	r3, [r3, #521]	@ 0x209
 8008004:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	601a      	str	r2, [r3, #0]
	break;
 800800a:	e2a4      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
		(int32_t)pdev->ssc_cfg.vcsel_start;
 800800c:	69bb      	ldr	r3, [r7, #24]
 800800e:	f893 320a 	ldrb.w	r3, [r3, #522]	@ 0x20a
 8008012:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	601a      	str	r2, [r3, #0]
	break;
 8008018:	e29d      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8008020:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	601a      	str	r2, [r3, #0]
	break;
 8008026:	e296      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 800802e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	601a      	str	r2, [r3, #0]
	break;
 8008034:	e28f      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_histo_mcps;
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	f8b3 3126 	ldrh.w	r3, [r3, #294]	@ 0x126
 800803c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	601a      	str	r2, [r3, #0]
	break;
 8008042:	e288      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_histo_mz_mcps;
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	f8b3 3128 	ldrh.w	r3, [r3, #296]	@ 0x128
 800804a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	601a      	str	r2, [r3, #0]
	break;
 8008050:	e281      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	f8b3 312a 	ldrh.w	r3, [r3, #298]	@ 0x12a
 8008058:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	601a      	str	r2, [r3, #0]
	break;
 800805e:	e27a      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 8008066:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	601a      	str	r2, [r3, #0]
	break;
 800806c:	e273      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_LONG_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_hist_long_us;
 800806e:	69bb      	ldr	r3, [r7, #24]
 8008070:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8008074:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	601a      	str	r2, [r3, #0]
	break;
 800807a:	e26c      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_MED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_hist_med_us;
 800807c:	69bb      	ldr	r3, [r7, #24]
 800807e:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8008082:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	601a      	str	r2, [r3, #0]
	break;
 8008088:	e265      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_SHORT_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_hist_short_us;
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8008090:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	601a      	str	r2, [r3, #0]
	break;
 8008096:	e25e      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_LONG_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_mz_long_us;
 8008098:	69bb      	ldr	r3, [r7, #24]
 800809a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800809e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	601a      	str	r2, [r3, #0]
	break;
 80080a4:	e257      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_MED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_mz_med_us;
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 80080ac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	601a      	str	r2, [r3, #0]
	break;
 80080b2:	e250      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_SHORT_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_mz_short_us;
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80080ba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	601a      	str	r2, [r3, #0]
	break;
 80080c0:	e249      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 80080c8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	601a      	str	r2, [r3, #0]
	break;
 80080ce:	e242      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 80080d0:	69bb      	ldr	r3, [r7, #24]
 80080d2:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80080d6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	601a      	str	r2, [r3, #0]
	break;
 80080dc:	e23b      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_histo_us;
 80080de:	69bb      	ldr	r3, [r7, #24]
 80080e0:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80080e4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	601a      	str	r2, [r3, #0]
	break;
 80080ea:	e234      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_mz_us;
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 80080f2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	601a      	str	r2, [r3, #0]
	break;
 80080f8:	e22d      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 80080fa:	69bb      	ldr	r3, [r7, #24]
 80080fc:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8008100:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	601a      	str	r2, [r3, #0]
	break;
 8008106:	e226      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 800810e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	601a      	str	r2, [r3, #0]
	break;
 8008114:	e21f      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RANGING_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_histo_us;
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 800811c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	601a      	str	r2, [r3, #0]
	break;
 8008122:	e218      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_MZ_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_mz_us;
 8008124:	69bb      	ldr	r3, [r7, #24]
 8008126:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 800812a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	601a      	str	r2, [r3, #0]
	break;
 8008130:	e211      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8008138:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	601a      	str	r2, [r3, #0]
	break;
 800813e:	e20a      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SMUDGE_MARGIN:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.smudge_margin;
 8008140:	69bb      	ldr	r3, [r7, #24]
 8008142:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008146:	f8b3 3398 	ldrh.w	r3, [r3, #920]	@ 0x398
 800814a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	601a      	str	r2, [r3, #0]
	break;
 8008150:	e201      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NOISE_MARGIN:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.noise_margin;
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008158:	f8d3 339c 	ldr.w	r3, [r3, #924]	@ 0x39c
 800815c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	601a      	str	r2, [r3, #0]
	break;
 8008162:	e1f8      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_XTALK_OFFSET_LIMIT:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.user_xtalk_offset_limit;
 8008164:	69bb      	ldr	r3, [r7, #24]
 8008166:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800816a:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 800816e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	601a      	str	r2, [r3, #0]
	break;
 8008174:	e1ef      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_XTALK_OFFSET_LIMIT_HI:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.user_xtalk_offset_limit_hi;
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800817c:	f893 33a4 	ldrb.w	r3, [r3, #932]	@ 0x3a4
 8008180:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	601a      	str	r2, [r3, #0]
	break;
 8008186:	e1e6      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SAMPLE_LIMIT:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.sample_limit;
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800818e:	f8d3 33a8 	ldr.w	r3, [r3, #936]	@ 0x3a8
 8008192:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	601a      	str	r2, [r3, #0]
	break;
 8008198:	e1dd      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SINGLE_XTALK_DELTA:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.single_xtalk_delta;
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081a0:	f8d3 33ac 	ldr.w	r3, [r3, #940]	@ 0x3ac
 80081a4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	601a      	str	r2, [r3, #0]
	break;
 80081aa:	e1d4      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_AVERAGED_XTALK_DELTA:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.averaged_xtalk_delta;
 80081ac:	69bb      	ldr	r3, [r7, #24]
 80081ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081b2:	f8d3 33b0 	ldr.w	r3, [r3, #944]	@ 0x3b0
 80081b6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	601a      	str	r2, [r3, #0]
	break;
 80081bc:	e1cb      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_CLIP_LIMIT:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.smudge_corr_clip_limit;
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081c4:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 80081c8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	601a      	str	r2, [r3, #0]
	break;
 80081ce:	e1c2      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SCALER_CALC_METHOD:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.scaler_calc_method;
 80081d0:	69bb      	ldr	r3, [r7, #24]
 80081d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081d6:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 80081da:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	601a      	str	r2, [r3, #0]
	break;
 80081e0:	e1b9      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_XGRADIENT_SCALER:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.x_gradient_scaler;
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081e8:	f9b3 33be 	ldrsh.w	r3, [r3, #958]	@ 0x3be
 80081ec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	601a      	str	r2, [r3, #0]
	break;
 80081f2:	e1b0      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_YGRADIENT_SCALER:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.y_gradient_scaler;
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80081fa:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	@ 0x3c0
 80081fe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	601a      	str	r2, [r3, #0]
	break;
 8008204:	e1a7      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_USER_SCALER_SET:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.user_scaler_set;
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800820c:	f893 33c2 	ldrb.w	r3, [r3, #962]	@ 0x3c2
 8008210:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	601a      	str	r2, [r3, #0]
	break;
 8008216:	e19e      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_SMUDGE_COR_SINGLE_APPLY:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.smudge_corr_single_apply;
 8008218:	69bb      	ldr	r3, [r7, #24]
 800821a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800821e:	f893 3396 	ldrb.w	r3, [r3, #918]	@ 0x396
 8008222:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	601a      	str	r2, [r3, #0]
	break;
 8008228:	e195      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_XTALK_AMB_THRESHOLD:
		*ptuning_parm_value = (int32_t)(
		pdev->smudge_correct_config.smudge_corr_ambient_threshold);
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008230:	f8d3 33b8 	ldr.w	r3, [r3, #952]	@ 0x3b8
		*ptuning_parm_value = (int32_t)(
 8008234:	461a      	mov	r2, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	601a      	str	r2, [r3, #0]
	break;
 800823a:	e18c      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NODETECT_AMB_THRESHOLD_KCPS:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.nodetect_ambient_threshold;
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008242:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008246:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	601a      	str	r2, [r3, #0]
	break;
 800824c:	e183      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NODETECT_SAMPLE_LIMIT:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.nodetect_sample_limit;
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008254:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008258:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	601a      	str	r2, [r3, #0]
	break;
 800825e:	e17a      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NODETECT_XTALK_OFFSET_KCPS:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.nodetect_xtalk_offset;
 8008260:	69bb      	ldr	r3, [r7, #24]
 8008262:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008266:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 800826a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	601a      	str	r2, [r3, #0]
	break;
 8008270:	e171      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_NODETECT_MIN_RANGE_MM:
		*ptuning_parm_value =
		(int32_t)pdev->smudge_correct_config.nodetect_min_range_mm;
 8008272:	69bb      	ldr	r3, [r7, #24]
 8008274:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008278:	f8b3 33d0 	ldrh.w	r3, [r3, #976]	@ 0x3d0
 800827c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	601a      	str	r2, [r3, #0]
	break;
 8008282:	e168      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
		(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 8008284:	69bb      	ldr	r3, [r7, #24]
 8008286:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800828a:	f893 33f0 	ldrb.w	r3, [r3, #1008]	@ 0x3f0
 800828e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	601a      	str	r2, [r3, #0]
	break;
 8008294:	e15f      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800829c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	601a      	str	r2, [r3, #0]
	break;
 80082a2:	e158      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 80082aa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	601a      	str	r2, [r3, #0]
	break;
 80082b0:	e151      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_VERY_SHORT_DSS_RATE_MCPS:
		*ptuning_parm_value =
		(int32_t)pdev->tuning_parms.tp_dss_target_very_short_mcps;
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	f8b3 312c 	ldrh.w	r3, [r3, #300]	@ 0x12c
 80082b8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	601a      	str	r2, [r3, #0]
	break;
 80082be:	e14a      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_PHASECAL_PATCH_POWER:
		*ptuning_parm_value =
		(int32_t) pdev->tuning_parms.tp_phasecal_patch_power;
 80082c0:	69bb      	ldr	r3, [r7, #24]
 80082c2:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 80082c6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	601a      	str	r2, [r3, #0]
	break;
 80082cc:	e143      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_MERGE:
		*ptuning_parm_value =
		(int32_t) pdev->tuning_parms.tp_hist_merge;
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 80082d4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	601a      	str	r2, [r3, #0]
	break;
 80082da:	e13c      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_RESET_MERGE_THRESHOLD:
		*ptuning_parm_value =
		(int32_t) pdev->tuning_parms.tp_reset_merge_threshold;
 80082dc:	69bb      	ldr	r3, [r7, #24]
 80082de:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 80082e2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	601a      	str	r2, [r3, #0]
	break;
 80082e8:	e135      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_HIST_MERGE_MAX_SIZE:
		*ptuning_parm_value =
		(int32_t) pdev->tuning_parms.tp_hist_merge_max_size;
 80082ea:	69bb      	ldr	r3, [r7, #24]
 80082ec:	f893 3184 	ldrb.w	r3, [r3, #388]	@ 0x184
 80082f0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	601a      	str	r2, [r3, #0]
	break;
 80082f6:	e12e      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_DYNXTALK_MAX_SMUDGE_FACTOR:
		*ptuning_parm_value =
		pdev->smudge_correct_config.max_smudge_factor;
 80082f8:	69bb      	ldr	r3, [r7, #24]
 80082fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082fe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008302:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	601a      	str	r2, [r3, #0]
	break;
 8008308:	e125      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>

	case VL53LX_TUNINGPARM_UWR_ENABLE:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_enable;
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	f893 3185 	ldrb.w	r3, [r3, #389]	@ 0x185
 8008310:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	601a      	str	r2, [r3, #0]
	break;
 8008316:	e11e      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_1_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_1_min;
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	f9b3 3186 	ldrsh.w	r3, [r3, #390]	@ 0x186
 800831e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	601a      	str	r2, [r3, #0]
	break;
 8008324:	e117      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_1_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_1_max;
 8008326:	69bb      	ldr	r3, [r7, #24]
 8008328:	f9b3 3188 	ldrsh.w	r3, [r3, #392]	@ 0x188
 800832c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	601a      	str	r2, [r3, #0]
	break;
 8008332:	e110      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_2_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_2_min;
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	f9b3 318a 	ldrsh.w	r3, [r3, #394]	@ 0x18a
 800833a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	601a      	str	r2, [r3, #0]
	break;
 8008340:	e109      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_2_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_2_max;
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	f9b3 318c 	ldrsh.w	r3, [r3, #396]	@ 0x18c
 8008348:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	601a      	str	r2, [r3, #0]
	break;
 800834e:	e102      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_3_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_3_min;
 8008350:	69bb      	ldr	r3, [r7, #24]
 8008352:	f9b3 318e 	ldrsh.w	r3, [r3, #398]	@ 0x18e
 8008356:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	601a      	str	r2, [r3, #0]
	break;
 800835c:	e0fb      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_3_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_3_max;
 800835e:	69bb      	ldr	r3, [r7, #24]
 8008360:	f9b3 3190 	ldrsh.w	r3, [r3, #400]	@ 0x190
 8008364:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	601a      	str	r2, [r3, #0]
	break;
 800836a:	e0f4      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_4_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_4_min;
 800836c:	69bb      	ldr	r3, [r7, #24]
 800836e:	f9b3 3192 	ldrsh.w	r3, [r3, #402]	@ 0x192
 8008372:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	601a      	str	r2, [r3, #0]
	break;
 8008378:	e0ed      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_4_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_4_max;
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	f9b3 3194 	ldrsh.w	r3, [r3, #404]	@ 0x194
 8008380:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	601a      	str	r2, [r3, #0]
	break;
 8008386:	e0e6      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_5_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_5_min;
 8008388:	69bb      	ldr	r3, [r7, #24]
 800838a:	f9b3 3196 	ldrsh.w	r3, [r3, #406]	@ 0x196
 800838e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	601a      	str	r2, [r3, #0]
	break;
 8008394:	e0df      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_5_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_z_5_max;
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	f9b3 3198 	ldrsh.w	r3, [r3, #408]	@ 0x198
 800839c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	601a      	str	r2, [r3, #0]
	break;
 80083a2:	e0d8      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_1_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_1_rangea;
 80083a4:	69bb      	ldr	r3, [r7, #24]
 80083a6:	f9b3 319a 	ldrsh.w	r3, [r3, #410]	@ 0x19a
 80083aa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	601a      	str	r2, [r3, #0]
	break;
 80083b0:	e0d1      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_1_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_1_rangeb;
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	f9b3 319c 	ldrsh.w	r3, [r3, #412]	@ 0x19c
 80083b8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	601a      	str	r2, [r3, #0]
	break;
 80083be:	e0ca      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_2_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_2_rangea;
 80083c0:	69bb      	ldr	r3, [r7, #24]
 80083c2:	f9b3 319e 	ldrsh.w	r3, [r3, #414]	@ 0x19e
 80083c6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	601a      	str	r2, [r3, #0]
	break;
 80083cc:	e0c3      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_2_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_2_rangeb;
 80083ce:	69bb      	ldr	r3, [r7, #24]
 80083d0:	f9b3 31a0 	ldrsh.w	r3, [r3, #416]	@ 0x1a0
 80083d4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	601a      	str	r2, [r3, #0]
	break;
 80083da:	e0bc      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_3_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_3_rangea;
 80083dc:	69bb      	ldr	r3, [r7, #24]
 80083de:	f9b3 31a2 	ldrsh.w	r3, [r3, #418]	@ 0x1a2
 80083e2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	601a      	str	r2, [r3, #0]
	break;
 80083e8:	e0b5      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_3_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_3_rangeb;
 80083ea:	69bb      	ldr	r3, [r7, #24]
 80083ec:	f9b3 31a4 	ldrsh.w	r3, [r3, #420]	@ 0x1a4
 80083f0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	601a      	str	r2, [r3, #0]
	break;
 80083f6:	e0ae      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_4_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_4_rangea;
 80083f8:	69bb      	ldr	r3, [r7, #24]
 80083fa:	f9b3 31a6 	ldrsh.w	r3, [r3, #422]	@ 0x1a6
 80083fe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	601a      	str	r2, [r3, #0]
	break;
 8008404:	e0a7      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_4_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_4_rangeb;
 8008406:	69bb      	ldr	r3, [r7, #24]
 8008408:	f9b3 31a8 	ldrsh.w	r3, [r3, #424]	@ 0x1a8
 800840c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	601a      	str	r2, [r3, #0]
	break;
 8008412:	e0a0      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_5_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_5_rangea;
 8008414:	69bb      	ldr	r3, [r7, #24]
 8008416:	f9b3 31aa 	ldrsh.w	r3, [r3, #426]	@ 0x1aa
 800841a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	601a      	str	r2, [r3, #0]
	break;
 8008420:	e099      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_5_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_med_corr_z_5_rangeb;
 8008422:	69bb      	ldr	r3, [r7, #24]
 8008424:	f9b3 31ac 	ldrsh.w	r3, [r3, #428]	@ 0x1ac
 8008428:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	601a      	str	r2, [r3, #0]
	break;
 800842e:	e092      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_1_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_1_min;
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	f9b3 31ae 	ldrsh.w	r3, [r3, #430]	@ 0x1ae
 8008436:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	601a      	str	r2, [r3, #0]
	break;
 800843c:	e08b      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_1_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_1_max;
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	f9b3 31b0 	ldrsh.w	r3, [r3, #432]	@ 0x1b0
 8008444:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	601a      	str	r2, [r3, #0]
	break;
 800844a:	e084      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_2_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_2_min;
 800844c:	69bb      	ldr	r3, [r7, #24]
 800844e:	f9b3 31b2 	ldrsh.w	r3, [r3, #434]	@ 0x1b2
 8008452:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	601a      	str	r2, [r3, #0]
	break;
 8008458:	e07d      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_2_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_2_max;
 800845a:	69bb      	ldr	r3, [r7, #24]
 800845c:	f9b3 31b4 	ldrsh.w	r3, [r3, #436]	@ 0x1b4
 8008460:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	601a      	str	r2, [r3, #0]
	break;
 8008466:	e076      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_3_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_3_min;
 8008468:	69bb      	ldr	r3, [r7, #24]
 800846a:	f9b3 31b6 	ldrsh.w	r3, [r3, #438]	@ 0x1b6
 800846e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	601a      	str	r2, [r3, #0]
	break;
 8008474:	e06f      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_3_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_3_max;
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	f9b3 31b8 	ldrsh.w	r3, [r3, #440]	@ 0x1b8
 800847c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	601a      	str	r2, [r3, #0]
	break;
 8008482:	e068      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_4_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_4_min;
 8008484:	69bb      	ldr	r3, [r7, #24]
 8008486:	f9b3 31ba 	ldrsh.w	r3, [r3, #442]	@ 0x1ba
 800848a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	601a      	str	r2, [r3, #0]
	break;
 8008490:	e061      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_4_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_4_max;
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	f9b3 31bc 	ldrsh.w	r3, [r3, #444]	@ 0x1bc
 8008498:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	601a      	str	r2, [r3, #0]
	break;
 800849e:	e05a      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_5_MIN:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_5_min;
 80084a0:	69bb      	ldr	r3, [r7, #24]
 80084a2:	f9b3 31be 	ldrsh.w	r3, [r3, #446]	@ 0x1be
 80084a6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	601a      	str	r2, [r3, #0]
	break;
 80084ac:	e053      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_ZONE_5_MAX:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_z_5_max;
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	f9b3 31c0 	ldrsh.w	r3, [r3, #448]	@ 0x1c0
 80084b4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	601a      	str	r2, [r3, #0]
	break;
 80084ba:	e04c      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_1_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_1_rangea;
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	f9b3 31c2 	ldrsh.w	r3, [r3, #450]	@ 0x1c2
 80084c2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	601a      	str	r2, [r3, #0]
	break;
 80084c8:	e045      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_1_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_1_rangeb;
 80084ca:	69bb      	ldr	r3, [r7, #24]
 80084cc:	f9b3 31c4 	ldrsh.w	r3, [r3, #452]	@ 0x1c4
 80084d0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	601a      	str	r2, [r3, #0]
	break;
 80084d6:	e03e      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_2_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_2_rangea;
 80084d8:	69bb      	ldr	r3, [r7, #24]
 80084da:	f9b3 31c6 	ldrsh.w	r3, [r3, #454]	@ 0x1c6
 80084de:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	601a      	str	r2, [r3, #0]
	break;
 80084e4:	e037      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_2_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_2_rangeb;
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	f9b3 31c8 	ldrsh.w	r3, [r3, #456]	@ 0x1c8
 80084ec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	601a      	str	r2, [r3, #0]
	break;
 80084f2:	e030      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_3_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_3_rangea;
 80084f4:	69bb      	ldr	r3, [r7, #24]
 80084f6:	f9b3 31ca 	ldrsh.w	r3, [r3, #458]	@ 0x1ca
 80084fa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	601a      	str	r2, [r3, #0]
	break;
 8008500:	e029      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_3_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_3_rangeb;
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	f9b3 31cc 	ldrsh.w	r3, [r3, #460]	@ 0x1cc
 8008508:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	601a      	str	r2, [r3, #0]
	break;
 800850e:	e022      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_4_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_4_rangea;
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	f9b3 31ce 	ldrsh.w	r3, [r3, #462]	@ 0x1ce
 8008516:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	601a      	str	r2, [r3, #0]
	break;
 800851c:	e01b      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_4_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_4_rangeb;
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	f9b3 31d0 	ldrsh.w	r3, [r3, #464]	@ 0x1d0
 8008524:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	601a      	str	r2, [r3, #0]
	break;
 800852a:	e014      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_5_RANGEA:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_5_rangea;
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	f9b3 31d2 	ldrsh.w	r3, [r3, #466]	@ 0x1d2
 8008532:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	601a      	str	r2, [r3, #0]
	break;
 8008538:	e00d      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>
	case VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_5_RANGEB:
		*ptuning_parm_value =
		pdev->tuning_parms.tp_uwr_lng_corr_z_5_rangeb;
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	f9b3 31d4 	ldrsh.w	r3, [r3, #468]	@ 0x1d4
 8008540:	461a      	mov	r2, r3
		*ptuning_parm_value =
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	601a      	str	r2, [r3, #0]
	break;
 8008546:	e006      	b.n	8008556 <VL53LX_get_tuning_parm+0xdd6>

	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800854e:	601a      	str	r2, [r3, #0]
		status = VL53LX_ERROR_INVALID_PARAMS;
 8008550:	23fc      	movs	r3, #252	@ 0xfc
 8008552:	77fb      	strb	r3, [r7, #31]
	break;
 8008554:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 8008556:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800855a:	4618      	mov	r0, r3
 800855c:	3724      	adds	r7, #36	@ 0x24
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr
 8008566:	bf00      	nop

08008568 <VL53LX_dynamic_xtalk_correction_enable>:


VL53LX_Error VL53LX_dynamic_xtalk_correction_enable(
	VL53LX_DEV                          Dev
	)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008570:	2300      	movs	r3, #0
 8008572:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	3318      	adds	r3, #24
 8008578:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_enabled = 1;
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008580:	2201      	movs	r2, #1
 8008582:	f883 2394 	strb.w	r2, [r3, #916]	@ 0x394

	LOG_FUNCTION_END(status);

	return status;
 8008586:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800858a:	4618      	mov	r0, r3
 800858c:	3714      	adds	r7, #20
 800858e:	46bd      	mov	sp, r7
 8008590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008594:	4770      	bx	lr

08008596 <VL53LX_dynamic_xtalk_correction_disable>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_disable(
	VL53LX_DEV                          Dev
	)
{
 8008596:	b480      	push	{r7}
 8008598:	b085      	sub	sp, #20
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800859e:	2300      	movs	r3, #0
 80085a0:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	3318      	adds	r3, #24
 80085a6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_enabled = 0;
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 2394 	strb.w	r2, [r3, #916]	@ 0x394

	LOG_FUNCTION_END(status);

	return status;
 80085b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3714      	adds	r7, #20
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <VL53LX_dynamic_xtalk_correction_apply_disable>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_apply_disable(
	VL53LX_DEV                          Dev
	)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80085cc:	2300      	movs	r3, #0
 80085ce:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	3318      	adds	r3, #24
 80085d4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_apply_enabled = 0;
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085dc:	2200      	movs	r2, #0
 80085de:	f883 2395 	strb.w	r2, [r3, #917]	@ 0x395

	LOG_FUNCTION_END(status);

	return status;
 80085e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3714      	adds	r7, #20
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr

080085f2 <VL53LX_dynamic_xtalk_correction_single_apply_enable>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_single_apply_enable(
	VL53LX_DEV                          Dev
	)
{
 80085f2:	b480      	push	{r7}
 80085f4:	b085      	sub	sp, #20
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80085fa:	2300      	movs	r3, #0
 80085fc:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	3318      	adds	r3, #24
 8008602:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_single_apply = 1;
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800860a:	2201      	movs	r2, #1
 800860c:	f883 2396 	strb.w	r2, [r3, #918]	@ 0x396

	LOG_FUNCTION_END(status);

	return status;
 8008610:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3714      	adds	r7, #20
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <VL53LX_dynamic_xtalk_correction_single_apply_disable>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_single_apply_disable(
	VL53LX_DEV                          Dev
	)
{
 8008620:	b480      	push	{r7}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008628:	2300      	movs	r3, #0
 800862a:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	3318      	adds	r3, #24
 8008630:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_single_apply = 0;
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008638:	2200      	movs	r2, #0
 800863a:	f883 2396 	strb.w	r2, [r3, #918]	@ 0x396

	LOG_FUNCTION_END(status);

	return status;
 800863e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008642:	4618      	mov	r0, r3
 8008644:	3714      	adds	r7, #20
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <VL53LX_dynamic_xtalk_correction_apply_enable>:


VL53LX_Error VL53LX_dynamic_xtalk_correction_apply_enable(
	VL53LX_DEV                          Dev
	)
{
 800864e:	b480      	push	{r7}
 8008650:	b085      	sub	sp, #20
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008656:	2300      	movs	r3, #0
 8008658:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	3318      	adds	r3, #24
 800865e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->smudge_correct_config.smudge_corr_apply_enabled = 1;
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008666:	2201      	movs	r2, #1
 8008668:	f883 2395 	strb.w	r2, [r3, #917]	@ 0x395

	LOG_FUNCTION_END(status);

	return status;
 800866c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008670:	4618      	mov	r0, r3
 8008672:	3714      	adds	r7, #20
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr

0800867c <VL53LX_init_refspadchar_config_struct>:
	status, fmt, ##__VA_ARGS__)


VL53LX_Error VL53LX_init_refspadchar_config_struct(
	VL53LX_refspadchar_config_t   *pdata)
{
 800867c:	b480      	push	{r7}
 800867e:	b085      	sub	sp, #20
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008684:	2300      	movs	r3, #0
 8008686:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->device_test_mode =
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2208      	movs	r2, #8
 800868c:	701a      	strb	r2, [r3, #0]
		VL53LX_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->VL53LX_p_005              =
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	220b      	movs	r2, #11
 8008692:	705a      	strb	r2, [r3, #1]
		VL53LX_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800869a:	605a      	str	r2, [r3, #4]
		VL53LX_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80086a2:	811a      	strh	r2, [r3, #8]
		VL53LX_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80086aa:	815a      	strh	r2, [r3, #10]
		VL53LX_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 80086b2:	819a      	strh	r2, [r3, #12]
		VL53LX_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 80086b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <VL53LX_init_ssc_config_struct>:


VL53LX_Error VL53LX_init_ssc_config_struct(
	VL53LX_ssc_config_t   *pdata)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80086cc:	2300      	movs	r3, #0
 80086ce:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");




	pdata->array_select = VL53LX_DEVICESSCARRAY_RTN;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	701a      	strb	r2, [r3, #0]


	pdata->VL53LX_p_005 =
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2212      	movs	r2, #18
 80086da:	705a      	strb	r2, [r3, #1]
			VL53LX_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;


	pdata->vcsel_start  =
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	220f      	movs	r2, #15
 80086e0:	709a      	strb	r2, [r3, #2]
			VL53LX_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;


	pdata->vcsel_width = 0x02;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2202      	movs	r2, #2
 80086e6:	70da      	strb	r2, [r3, #3]


	pdata->timeout_us   = 36000;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f648 42a0 	movw	r2, #36000	@ 0x8ca0
 80086ee:	605a      	str	r2, [r3, #4]


	pdata->rate_limit_mcps =
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	220c      	movs	r2, #12
 80086f4:	811a      	strh	r2, [r3, #8]
			VL53LX_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 80086f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3714      	adds	r7, #20
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr

08008706 <VL53LX_init_xtalk_config_struct>:


VL53LX_Error VL53LX_init_xtalk_config_struct(
	VL53LX_customer_nvm_managed_t *pnvm,
	VL53LX_xtalk_config_t   *pdata)
{
 8008706:	b580      	push	{r7, lr}
 8008708:	b084      	sub	sp, #16
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
 800870e:	6039      	str	r1, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008710:	2300      	movs	r3, #0
 8008712:	73fb      	strb	r3, [r7, #15]




	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	895b      	ldrh	r3, [r3, #10]
 8008718:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	80da      	strh	r2, [r3, #6]



	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	895b      	ldrh	r3, [r3, #10]
 8008736:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	81da      	strh	r2, [r3, #14]

	pdata->histogram_mode_crosstalk_margin_kcps                =
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	2200      	movs	r2, #0
 8008754:	825a      	strh	r2, [r3, #18]
			VL53LX_TUNINGPARM_HIST_XTALK_MARGIN_KCPS_DEFAULT;
	pdata->lite_mode_crosstalk_margin_kcps                     =
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	2200      	movs	r2, #0
 800875a:	829a      	strh	r2, [r3, #20]
			VL53LX_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;



	pdata->crosstalk_range_ignore_threshold_mult =
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	2240      	movs	r2, #64	@ 0x40
 8008760:	759a      	strb	r2, [r3, #22]
			VL53LX_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d10d      	bne.n	8008786 <VL53LX_init_xtalk_config_struct+0x80>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d108      	bne.n	8008786 <VL53LX_init_xtalk_config_struct+0x80>
				== 0x00)
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d103      	bne.n	8008786 <VL53LX_init_xtalk_config_struct+0x80>
				== 0x00))
		pdata->global_crosstalk_compensation_enable = 0x00;
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	2200      	movs	r2, #0
 8008782:	741a      	strb	r2, [r3, #16]
 8008784:	e002      	b.n	800878c <VL53LX_init_xtalk_config_struct+0x86>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	2201      	movs	r2, #1
 800878a:	741a      	strb	r2, [r3, #16]


	if ((status == VL53LX_ERROR_NONE) &&
 800878c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d114      	bne.n	80087be <VL53LX_init_xtalk_config_struct+0xb8>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53LX_ERROR_NONE) &&
 8008798:	2b01      	cmp	r3, #1
 800879a:	d110      	bne.n	80087be <VL53LX_init_xtalk_config_struct+0xb8>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
		VL53LX_calc_range_ignore_threshold(
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	6818      	ldr	r0, [r3, #0]
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	7d9b      	ldrb	r3, [r3, #22]
 80087b0:	f001 ff94 	bl	800a6dc <VL53LX_calc_range_ignore_threshold>
 80087b4:	4603      	mov	r3, r0
 80087b6:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	831a      	strh	r2, [r3, #24]
 80087bc:	e002      	b.n	80087c4 <VL53LX_init_xtalk_config_struct+0xbe>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	2200      	movs	r2, #0
 80087c2:	831a      	strh	r2, [r3, #24]
	}




	pdata->algo__crosstalk_detect_min_valid_range_mm  =
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	f64f 72ce 	movw	r2, #65486	@ 0xffce
 80087ca:	835a      	strh	r2, [r3, #26]
		VL53LX_TUNINGPARM_XTALK_DETECT_MIN_VALID_RANGE_MM_DEFAULT;
	pdata->algo__crosstalk_detect_max_valid_range_mm  =
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	2232      	movs	r2, #50	@ 0x32
 80087d0:	839a      	strh	r2, [r3, #28]
		VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RANGE_MM_DEFAULT;
	pdata->algo__crosstalk_detect_max_valid_rate_kcps =
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80087d8:	83da      	strh	r2, [r3, #30]
		VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RATE_KCPS_DEFAULT;
	pdata->algo__crosstalk_detect_max_sigma_mm        =
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	228c      	movs	r2, #140	@ 0x8c
 80087de:	841a      	strh	r2, [r3, #32]
			VL53LX_TUNINGPARM_XTALK_DETECT_MAX_SIGMA_MM_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 80087e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <VL53LX_init_xtalk_extract_config_struct>:

VL53LX_Error VL53LX_init_xtalk_extract_config_struct(
	VL53LX_xtalkextract_config_t   *pdata)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b085      	sub	sp, #20
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80087f4:	2300      	movs	r3, #0
 80087f6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->dss_config__target_total_rate_mcps          =
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 80087fe:	801a      	strh	r2, [r3, #0]
			VL53LX_TUNINGPARM_XTALK_EXTRACT_DSS_RATE_MCPS_DEFAULT;

	pdata->mm_config_timeout_us                        =
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8008806:	609a      	str	r2, [r3, #8]
			VL53LX_TUNINGPARM_XTALK_EXTRACT_DSS_TIMEOUT_US_DEFAULT;

	pdata->num_of_samples                              =
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2207      	movs	r2, #7
 800880c:	741a      	strb	r2, [r3, #16]
			VL53LX_TUNINGPARM_XTALK_EXTRACT_NUM_OF_SAMPLES_DEFAULT;

	pdata->phasecal_config_timeout_us                  =
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8008814:	605a      	str	r2, [r3, #4]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_PHASECAL_TIMEOUT_US_DEFAULT;

	pdata->range_config_timeout_us                     =
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f242 7210 	movw	r2, #10000	@ 0x2710
 800881c:	60da      	str	r2, [r3, #12]
			VL53LX_TUNINGPARM_XTALK_EXTRACT_BIN_TIMEOUT_US_DEFAULT;




	pdata->algo__crosstalk_extract_min_valid_range_mm  =
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f64f 72ba 	movw	r2, #65466	@ 0xffba
 8008824:	825a      	strh	r2, [r3, #18]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_MIN_FILTER_THRESH_MM_DEFAULT;
	pdata->algo__crosstalk_extract_max_valid_range_mm  =
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2246      	movs	r2, #70	@ 0x46
 800882a:	829a      	strh	r2, [r3, #20]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_MAX_FILTER_THRESH_MM_DEFAULT;
	pdata->algo__crosstalk_extract_max_valid_rate_kcps =
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8008832:	82da      	strh	r2, [r3, #22]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_MAX_VALID_RATE_KCPS_DEFAULT;
	pdata->algo__crosstalk_extract_max_sigma_mm        =
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	228c      	movs	r2, #140	@ 0x8c
 8008838:	831a      	strh	r2, [r3, #24]
		VL53LX_TUNINGPARM_XTALK_EXTRACT_SIGMA_THRESHOLD_MM_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 800883a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800883e:	4618      	mov	r0, r3
 8008840:	3714      	adds	r7, #20
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr

0800884a <VL53LX_init_offset_cal_config_struct>:


VL53LX_Error VL53LX_init_offset_cal_config_struct(
	VL53LX_offsetcal_config_t   *pdata)
{
 800884a:	b480      	push	{r7}
 800884c:	b085      	sub	sp, #20
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008852:	2300      	movs	r3, #0
 8008854:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->dss_config__target_total_rate_mcps          =
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800885c:	801a      	strh	r2, [r3, #0]
			VL53LX_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;

	pdata->phasecal_config_timeout_us                  =
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8008864:	605a      	str	r2, [r3, #4]
		VL53LX_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;

	pdata->range_config_timeout_us                     =
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 800886c:	609a      	str	r2, [r3, #8]
			VL53LX_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;

	pdata->mm_config_timeout_us                        =
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8008874:	60da      	str	r2, [r3, #12]
			VL53LX_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;




	pdata->pre_num_of_samples                          =
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2208      	movs	r2, #8
 800887a:	741a      	strb	r2, [r3, #16]
			VL53LX_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2228      	movs	r2, #40	@ 0x28
 8008880:	745a      	strb	r2, [r3, #17]
			VL53LX_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2209      	movs	r2, #9
 8008886:	749a      	strb	r2, [r3, #18]
			VL53LX_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8008888:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800888c:	4618      	mov	r0, r3
 800888e:	3714      	adds	r7, #20
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <VL53LX_init_zone_cal_config_struct>:

VL53LX_Error VL53LX_init_zone_cal_config_struct(
	VL53LX_zonecal_config_t   *pdata)
{
 8008898:	b480      	push	{r7}
 800889a:	b085      	sub	sp, #20
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80088a0:	2300      	movs	r3, #0
 80088a2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->dss_config__target_total_rate_mcps          =
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 80088aa:	801a      	strh	r2, [r3, #0]
			VL53LX_TUNINGPARM_ZONE_CAL_DSS_RATE_MCPS_DEFAULT;

	pdata->phasecal_config_timeout_us                  =
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80088b2:	605a      	str	r2, [r3, #4]
			VL53LX_TUNINGPARM_ZONE_CAL_PHASECAL_TIMEOUT_US_DEFAULT;

	pdata->range_config_timeout_us                     =
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80088ba:	60da      	str	r2, [r3, #12]
			VL53LX_TUNINGPARM_ZONE_CAL_RANGE_TIMEOUT_US_DEFAULT;

	pdata->mm_config_timeout_us                        =
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80088c2:	609a      	str	r2, [r3, #8]
			VL53LX_TUNINGPARM_ZONE_CAL_DSS_TIMEOUT_US_DEFAULT;




	pdata->phasecal_num_of_samples                     =
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2210      	movs	r2, #16
 80088c8:	821a      	strh	r2, [r3, #16]
			VL53LX_TUNINGPARM_ZONE_CAL_PHASECAL_NUM_SAMPLES_DEFAULT;
	pdata->zone_num_of_samples                         =
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2208      	movs	r2, #8
 80088ce:	825a      	strh	r2, [r3, #18]
			VL53LX_TUNINGPARM_ZONE_CAL_ZONE_NUM_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 80088d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3714      	adds	r7, #20
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <VL53LX_init_hist_post_process_config_struct>:


VL53LX_Error VL53LX_init_hist_post_process_config_struct(
	uint8_t                             xtalk_compensation_enable,
	VL53LX_hist_post_process_config_t   *pdata)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	4603      	mov	r3, r0
 80088e8:	6039      	str	r1, [r7, #0]
 80088ea:	71fb      	strb	r3, [r7, #7]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80088ec:	2300      	movs	r3, #0
 80088ee:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->hist_algo_select =
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	2204      	movs	r2, #4
 80088f4:	701a      	strb	r2, [r3, #0]
			VL53LX_TUNINGPARM_HIST_ALGO_SELECT_DEFAULT;



	pdata->hist_target_order =
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	2201      	movs	r2, #1
 80088fa:	705a      	strb	r2, [r3, #1]
			VL53LX_TUNINGPARM_HIST_TARGET_ORDER_DEFAULT;



	pdata->filter_woi0                   =
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	2201      	movs	r2, #1
 8008900:	709a      	strb	r2, [r3, #2]
			VL53LX_TUNINGPARM_HIST_FILTER_WOI_0_DEFAULT;
	pdata->filter_woi1                   =
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	2202      	movs	r2, #2
 8008906:	70da      	strb	r2, [r3, #3]
			VL53LX_TUNINGPARM_HIST_FILTER_WOI_1_DEFAULT;


	pdata->hist_amb_est_method =
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	2201      	movs	r2, #1
 800890c:	711a      	strb	r2, [r3, #4]
			VL53LX_TUNINGPARM_HIST_AMB_EST_METHOD_DEFAULT;

	pdata->ambient_thresh_sigma0         =
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	2250      	movs	r2, #80	@ 0x50
 8008912:	715a      	strb	r2, [r3, #5]
			VL53LX_TUNINGPARM_HIST_AMB_THRESH_SIGMA_0_DEFAULT;
	pdata->ambient_thresh_sigma1         =
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	2264      	movs	r2, #100	@ 0x64
 8008918:	719a      	strb	r2, [r3, #6]
			VL53LX_TUNINGPARM_HIST_AMB_THRESH_SIGMA_1_DEFAULT;


	pdata->ambient_thresh_events_scaler     =
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	f241 023d 	movw	r2, #4157	@ 0x103d
 8008920:	811a      	strh	r2, [r3, #8]
			VL53LX_TUNINGPARM_HIST_AMB_EVENTS_SCALER_DEFAULT;


	pdata->min_ambient_thresh_events     =
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	2210      	movs	r2, #16
 8008926:	60da      	str	r2, [r3, #12]
			VL53LX_TUNINGPARM_HIST_MIN_AMB_THRESH_EVENTS_DEFAULT;

	pdata->noise_threshold               =
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	2232      	movs	r2, #50	@ 0x32
 800892c:	821a      	strh	r2, [r3, #16]
			VL53LX_TUNINGPARM_HIST_NOISE_THRESHOLD_DEFAULT;

	pdata->signal_total_events_limit     =
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	2264      	movs	r2, #100	@ 0x64
 8008932:	615a      	str	r2, [r3, #20]
		VL53LX_TUNINGPARM_HIST_SIGNAL_TOTAL_EVENTS_LIMIT_DEFAULT;
	pdata->sigma_estimator__sigma_ref_mm =
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	2201      	movs	r2, #1
 8008938:	761a      	strb	r2, [r3, #24]
		VL53LX_TUNINGPARM_HIST_SIGMA_EST_REF_MM_DEFAULT;


	pdata->sigma_thresh                  =
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	22b4      	movs	r2, #180	@ 0xb4
 800893e:	835a      	strh	r2, [r3, #26]
			VL53LX_TUNINGPARM_HIST_SIGMA_THRESH_MM_DEFAULT;

	pdata->range_offset_mm            =      0;
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	2200      	movs	r2, #0
 8008944:	839a      	strh	r2, [r3, #28]

	pdata->gain_factor                =
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	f240 72e4 	movw	r2, #2020	@ 0x7e4
 800894c:	83da      	strh	r2, [r3, #30]
			VL53LX_TUNINGPARM_HIST_GAIN_FACTOR_DEFAULT;



	pdata->valid_phase_low = 0x08;
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	2208      	movs	r2, #8
 8008952:	f883 2020 	strb.w	r2, [r3, #32]
	pdata->valid_phase_high = 0x88;
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	2288      	movs	r2, #136	@ 0x88
 800895a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21



	pdata->algo__consistency_check__phase_tolerance =
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	2208      	movs	r2, #8
 8008962:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		VL53LX_TUNINGPARM_CONSISTENCY_HIST_PHASE_TOLERANCE_DEFAULT;



	pdata->algo__consistency_check__event_sigma =
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		VL53LX_TUNINGPARM_CONSISTENCY_HIST_EVENT_SIGMA_DEFAULT;


	pdata->algo__consistency_check__event_min_spad_count =
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008974:	849a      	strh	r2, [r3, #36]	@ 0x24
	VL53LX_TUNINGPARM_CONSISTENCY_HIST_EVENT_SIGMA_MIN_SPAD_LIMIT_DEFAULT;



	pdata->algo__consistency_check__min_max_tolerance =
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	2200      	movs	r2, #0
 800897a:	84da      	strh	r2, [r3, #38]	@ 0x26
		VL53LX_TUNINGPARM_CONSISTENCY_HIST_MIN_MAX_TOLERANCE_MM_DEFAULT;


	pdata->algo__crosstalk_compensation_enable = xtalk_compensation_enable;
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	79fa      	ldrb	r2, [r7, #7]
 8008980:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28


	pdata->algo__crosstalk_detect_min_valid_range_mm  =
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	f64f 72ce 	movw	r2, #65486	@ 0xffce
 800898a:	869a      	strh	r2, [r3, #52]	@ 0x34
		VL53LX_TUNINGPARM_XTALK_DETECT_MIN_VALID_RANGE_MM_DEFAULT;
	pdata->algo__crosstalk_detect_max_valid_range_mm  =
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	2232      	movs	r2, #50	@ 0x32
 8008990:	86da      	strh	r2, [r3, #54]	@ 0x36
		VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RANGE_MM_DEFAULT;
	pdata->algo__crosstalk_detect_max_valid_rate_kcps =
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8008998:	871a      	strh	r2, [r3, #56]	@ 0x38
		VL53LX_TUNINGPARM_XTALK_DETECT_MAX_VALID_RATE_KCPS_DEFAULT;
	pdata->algo__crosstalk_detect_max_sigma_mm        =
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	228c      	movs	r2, #140	@ 0x8c
 800899e:	875a      	strh	r2, [r3, #58]	@ 0x3a





	pdata->algo__crosstalk_detect_event_sigma       =
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	2250      	movs	r2, #80	@ 0x50
 80089a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		VL53LX_TUNINGPARM_XTALK_DETECT_EVENT_SIGMA_DEFAULT;



	pdata->algo__crosstalk_detect_min_max_tolerance   =
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	2232      	movs	r2, #50	@ 0x32
 80089ac:	87da      	strh	r2, [r3, #62]	@ 0x3e



	LOG_FUNCTION_END(status);

	return status;
 80089ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3714      	adds	r7, #20
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr

080089be <VL53LX_init_tuning_parm_storage_struct>:
}


VL53LX_Error VL53LX_init_tuning_parm_storage_struct(
	VL53LX_tuning_parm_storage_t   *pdata)
{
 80089be:	b480      	push	{r7}
 80089c0:	b085      	sub	sp, #20
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80089c6:	2300      	movs	r3, #0
 80089c8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	pdata->tp_tuning_parm_version              =
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	221e      	movs	r2, #30
 80089ce:	801a      	strh	r2, [r3, #0]
			VL53LX_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	220e      	movs	r2, #14
 80089d4:	805a      	strh	r2, [r3, #2]
			VL53LX_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f642 7294 	movw	r2, #12180	@ 0x2f94
 80089dc:	809a      	strh	r2, [r3, #4]
			VL53LX_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	220e      	movs	r2, #14
 80089e2:	719a      	strb	r2, [r3, #6]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	220a      	movs	r2, #10
 80089e8:	71da      	strb	r2, [r3, #7]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2206      	movs	r2, #6
 80089ee:	721a      	strb	r2, [r3, #8]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	220e      	movs	r2, #14
 80089f4:	725a      	strb	r2, [r3, #9]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	220a      	movs	r2, #10
 80089fa:	729a      	strb	r2, [r3, #10]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2206      	movs	r2, #6
 8008a00:	72da      	strb	r2, [r3, #11]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_hist_long         =
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2209      	movs	r2, #9
 8008a06:	731a      	strb	r2, [r3, #12]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_hist_med          =
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2205      	movs	r2, #5
 8008a0c:	735a      	strb	r2, [r3, #13]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_hist_short        =
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2203      	movs	r2, #3
 8008a12:	739a      	strb	r2, [r3, #14]
		VL53LX_TUNINGPARM_INITIAL_PHASE_RTN_HISTO_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_hist_long         =
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2206      	movs	r2, #6
 8008a18:	73da      	strb	r2, [r3, #15]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_hist_med          =
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2206      	movs	r2, #6
 8008a1e:	741a      	strb	r2, [r3, #16]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_hist_short        =
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2206      	movs	r2, #6
 8008a24:	745a      	strb	r2, [r3, #17]
		VL53LX_TUNINGPARM_INITIAL_PHASE_REF_HISTO_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2202      	movs	r2, #2
 8008a2a:	749a      	strb	r2, [r3, #18]
		VL53LX_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2221      	movs	r2, #33	@ 0x21
 8008a30:	74da      	strb	r2, [r3, #19]
			VL53LX_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2200      	movs	r2, #0
 8008a36:	829a      	strh	r2, [r3, #20]
			VL53LX_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	759a      	strb	r2, [r3, #22]
			VL53LX_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	223c      	movs	r2, #60	@ 0x3c
 8008a42:	831a      	strh	r2, [r3, #24]
			VL53LX_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	223c      	movs	r2, #60	@ 0x3c
 8008a48:	835a      	strh	r2, [r3, #26]
			VL53LX_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	223c      	movs	r2, #60	@ 0x3c
 8008a4e:	839a      	strh	r2, [r3, #28]
			VL53LX_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2280      	movs	r2, #128	@ 0x80
 8008a54:	83da      	strh	r2, [r3, #30]
		VL53LX_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2280      	movs	r2, #128	@ 0x80
 8008a5a:	841a      	strh	r2, [r3, #32]
		VL53LX_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2280      	movs	r2, #128	@ 0x80
 8008a60:	845a      	strh	r2, [r3, #34]	@ 0x22
		VL53LX_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2208      	movs	r2, #8
 8008a66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			VL53LX_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2210      	movs	r2, #16
 8008a6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
			VL53LX_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
			VL53LX_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2202      	movs	r2, #2
 8008a7e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
			VL53LX_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2201      	movs	r2, #1
 8008a86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			VL53LX_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2202      	movs	r2, #2
 8008a8e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			VL53LX_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
			VL53LX_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;
	pdata->tp_uwr_enable =
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
		VL53LX_TUNINGPARM_UWR_ENABLE_DEFAULT;
	pdata->tp_uwr_med_z_1_min =
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8008aa8:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_1_MIN_DEFAULT;
	pdata->tp_uwr_med_z_1_max =
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f640 22be 	movw	r2, #2750	@ 0xabe
 8008ab2:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_1_MAX_DEFAULT;
	pdata->tp_uwr_med_z_2_min =
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	22fa      	movs	r2, #250	@ 0xfa
 8008aba:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_2_MIN_DEFAULT;
	pdata->tp_uwr_med_z_2_max =
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008ac4:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_2_MAX_DEFAULT;
	pdata->tp_uwr_med_z_3_min =
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8008ace:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_3_MIN_DEFAULT;
	pdata->tp_uwr_med_z_3_max =
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8008ad8:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_3_MAX_DEFAULT;
	pdata->tp_uwr_med_z_4_min =
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8008ae2:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_4_MIN_DEFAULT;
	pdata->tp_uwr_med_z_4_max =
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 8008aec:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_4_MAX_DEFAULT;
	pdata->tp_uwr_med_z_5_min =
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f64f 7238 	movw	r2, #65336	@ 0xff38
 8008af6:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_5_MIN_DEFAULT;
	pdata->tp_uwr_med_z_5_max =
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	22c8      	movs	r2, #200	@ 0xc8
 8008afe:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		VL53LX_TUNINGPARM_UWR_MEDIUM_ZONE_5_MAX_DEFAULT;
	pdata->tp_uwr_med_corr_z_1_rangea =
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f640 1238 	movw	r2, #2360	@ 0x938
 8008b08:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_1_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_1_rangeb =
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_1_RANGEB_DEFAULT;
	pdata->tp_uwr_med_corr_z_2_rangea =
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f640 1247 	movw	r2, #2375	@ 0x947
 8008b1a:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_2_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_2_rangeb =
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f640 4235 	movw	r2, #3125	@ 0xc35
 8008b24:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_2_RANGEB_DEFAULT;
	pdata->tp_uwr_med_corr_z_3_rangea =
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f241 2270 	movw	r2, #4720	@ 0x1270
 8008b2e:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_3_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_3_rangeb =
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f640 429e 	movw	r2, #3230	@ 0xc9e
 8008b38:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_3_RANGEB_DEFAULT;
	pdata->tp_uwr_med_corr_z_4_rangea =
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f241 228e 	movw	r2, #4750	@ 0x128e
 8008b42:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_4_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_4_rangeb =
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f641 02ce 	movw	r2, #6350	@ 0x18ce
 8008b4c:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_4_RANGEB_DEFAULT;
	pdata->tp_uwr_med_corr_z_5_rangea =
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_5_RANGEA_DEFAULT;
	pdata->tp_uwr_med_corr_z_5_rangeb =
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
		VL53LX_TUNINGPARM_UWR_MEDIUM_CORRECTION_ZONE_5_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_z_1_min =
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	22fa      	movs	r2, #250	@ 0xfa
 8008b64:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_1_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_1_max =
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8008b6e:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_1_MAX_DEFAULT;
	pdata->tp_uwr_lng_z_2_min =
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f640 42b2 	movw	r2, #3250	@ 0xcb2
 8008b78:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_2_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_2_max =
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f241 1294 	movw	r2, #4500	@ 0x1194
 8008b82:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_2_MAX_DEFAULT;
	pdata->tp_uwr_lng_z_3_min =
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f64f 7238 	movw	r2, #65336	@ 0xff38
 8008b8c:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_3_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_3_max =
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	22c8      	movs	r2, #200	@ 0xc8
 8008b94:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_3_MAX_DEFAULT;
	pdata->tp_uwr_lng_z_4_min =
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_4_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_4_max =
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_4_MAX_DEFAULT;
	pdata->tp_uwr_lng_z_5_min =
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2200      	movs	r2, #0
 8008bac:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_5_MIN_DEFAULT;
	pdata->tp_uwr_lng_z_5_max =
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
		VL53LX_TUNINGPARM_UWR_LONG_ZONE_5_MAX_DEFAULT;
	pdata->tp_uwr_lng_corr_z_1_rangea =
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f640 720a 	movw	r2, #3850	@ 0xf0a
 8008bbe:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_1_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_1_rangeb =
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f241 12f8 	movw	r2, #4600	@ 0x11f8
 8008bc8:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_1_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_corr_z_2_rangea =
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f640 720a 	movw	r2, #3850	@ 0xf0a
 8008bd2:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_2_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_2_rangeb =
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_2_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_corr_z_3_rangea =
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_3_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_3_rangeb =
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_3_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_corr_z_4_rangea =
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_4_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_4_rangeb =
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_4_RANGEB_DEFAULT;
	pdata->tp_uwr_lng_corr_z_5_rangea =
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f8a3 20da 	strh.w	r2, [r3, #218]	@ 0xda
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_5_RANGEA_DEFAULT;
	pdata->tp_uwr_lng_corr_z_5_rangeb =
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
		VL53LX_TUNINGPARM_UWR_LONG_CORRECTION_ZONE_5_RANGEB_DEFAULT;




	pdata->tp_dss_target_lite_mcps               =
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8008c14:	859a      	strh	r2, [r3, #44]	@ 0x2c
	VL53LX_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_histo_mcps              =
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8008c1c:	85da      	strh	r2, [r3, #46]	@ 0x2e
	VL53LX_TUNINGPARM_RANGING_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_histo_mz_mcps           =
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8008c24:	861a      	strh	r2, [r3, #48]	@ 0x30
	VL53LX_TUNINGPARM_MZ_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8008c2c:	865a      	strh	r2, [r3, #50]	@ 0x32
	VL53LX_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008c34:	639a      	str	r2, [r3, #56]	@ 0x38
		VL53LX_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_hist_long_us      =
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8008c3c:	63da      	str	r2, [r3, #60]	@ 0x3c
	VL53LX_TUNINGPARM_RANGING_LONG_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_hist_med_us       =
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8008c44:	641a      	str	r2, [r3, #64]	@ 0x40
	VL53LX_TUNINGPARM_RANGING_MED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_hist_short_us     =
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8008c4c:	645a      	str	r2, [r3, #68]	@ 0x44
	VL53LX_TUNINGPARM_RANGING_SHORT_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_mz_long_us        =
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8008c54:	649a      	str	r2, [r3, #72]	@ 0x48
	VL53LX_TUNINGPARM_MZ_LONG_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_mz_med_us         =
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f242 3228 	movw	r2, #9000	@ 0x2328
 8008c5c:	64da      	str	r2, [r3, #76]	@ 0x4c
		VL53LX_TUNINGPARM_MZ_MED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_mz_short_us       =
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f241 7270 	movw	r2, #6000	@ 0x1770
 8008c64:	651a      	str	r2, [r3, #80]	@ 0x50
		VL53LX_TUNINGPARM_MZ_SHORT_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_phasecal_timeout_timed_us          =
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008c6c:	655a      	str	r2, [r3, #84]	@ 0x54
		VL53LX_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8008c74:	659a      	str	r2, [r3, #88]	@ 0x58
			VL53LX_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_histo_us                =
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8008c7c:	65da      	str	r2, [r3, #92]	@ 0x5c
			VL53LX_TUNINGPARM_RANGING_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_mz_us                   =
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8008c84:	661a      	str	r2, [r3, #96]	@ 0x60
			VL53LX_TUNINGPARM_MZ_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8008c8c:	665a      	str	r2, [r3, #100]	@ 0x64
			VL53LX_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f24f 6218 	movw	r2, #63000	@ 0xf618
 8008c94:	66da      	str	r2, [r3, #108]	@ 0x6c
			VL53LX_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_histo_us             =
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8008c9c:	671a      	str	r2, [r3, #112]	@ 0x70
		VL53LX_TUNINGPARM_RANGING_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_mz_us                =
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8008ca4:	675a      	str	r2, [r3, #116]	@ 0x74
			VL53LX_TUNINGPARM_MZ_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8008cac:	679a      	str	r2, [r3, #120]	@ 0x78
		VL53LX_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;



	pdata->tp_mm_timeout_lpa_us =
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	669a      	str	r2, [r3, #104]	@ 0x68
		VL53LX_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8008cba:	67da      	str	r2, [r3, #124]	@ 0x7c
		VL53LX_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	pdata->tp_dss_target_very_short_mcps =
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8008cc2:	869a      	strh	r2, [r3, #52]	@ 0x34
		VL53LX_TUNINGPARM_VERY_SHORT_DSS_RATE_MCPS_DEFAULT;

	pdata->tp_phasecal_patch_power =
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		VL53LX_TUNINGPARM_PHASECAL_PATCH_POWER_DEFAULT;

	pdata->tp_hist_merge =
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
		VL53LX_TUNINGPARM_HIST_MERGE_DEFAULT;

	pdata->tp_reset_merge_threshold =
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8008cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		VL53LX_TUNINGPARM_RESET_MERGE_THRESHOLD_DEFAULT;

	pdata->tp_hist_merge_max_size =
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2206      	movs	r2, #6
 8008ce2:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
		VL53LX_TUNINGPARM_HIST_MERGE_MAX_SIZE_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8008ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3714      	adds	r7, #20
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr

08008cf6 <VL53LX_init_hist_gen3_dmax_config_struct>:


VL53LX_Error VL53LX_init_hist_gen3_dmax_config_struct(
	VL53LX_hist_gen3_dmax_config_t   *pdata)
{
 8008cf6:	b480      	push	{r7}
 8008cf8:	b085      	sub	sp, #20
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");


	pdata->dss_config__target_total_rate_mcps = 0x1400;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8008d08:	831a      	strh	r2, [r3, #24]
	pdata->dss_config__aperture_attenuation = 0x38;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2238      	movs	r2, #56	@ 0x38
 8008d0e:	769a      	strb	r2, [r3, #26]

	pdata->signal_thresh_sigma                 =
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2220      	movs	r2, #32
 8008d14:	701a      	strb	r2, [r3, #0]
			VL53LX_TUNINGPARM_DMAX_CFG_SIGNAL_THRESH_SIGMA_DEFAULT;
	pdata->ambient_thresh_sigma = 0x70;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2270      	movs	r2, #112	@ 0x70
 8008d1a:	705a      	strb	r2, [r3, #1]
	pdata->min_ambient_thresh_events           = 16;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2210      	movs	r2, #16
 8008d20:	605a      	str	r2, [r3, #4]
	pdata->signal_total_events_limit           = 100;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2264      	movs	r2, #100	@ 0x64
 8008d26:	609a      	str	r2, [r3, #8]
	pdata->max_effective_spads = 0xFFFF;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008d2e:	82da      	strh	r2, [r3, #22]



	pdata->target_reflectance_for_dmax_calc[0] =
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	220f      	movs	r2, #15
 8008d34:	819a      	strh	r2, [r3, #12]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_0_DEFAULT;
	pdata->target_reflectance_for_dmax_calc[1] =
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2234      	movs	r2, #52	@ 0x34
 8008d3a:	81da      	strh	r2, [r3, #14]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_1_DEFAULT;
	pdata->target_reflectance_for_dmax_calc[2] =
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	22c8      	movs	r2, #200	@ 0xc8
 8008d40:	821a      	strh	r2, [r3, #16]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_2_DEFAULT;
	pdata->target_reflectance_for_dmax_calc[3] =
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8008d48:	825a      	strh	r2, [r3, #18]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_3_DEFAULT;
	pdata->target_reflectance_for_dmax_calc[4] =
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8008d50:	829a      	strh	r2, [r3, #20]
			VL53LX_TUNINGPARM_DMAX_CFG_REFLECTANCE_ARRAY_4_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 8008d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3714      	adds	r7, #20
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d60:	4770      	bx	lr

08008d62 <VL53LX_preset_mode_standard_ranging>:
	VL53LX_timing_config_t    *ptiming,
	VL53LX_dynamic_config_t   *pdynamic,
	VL53LX_system_control_t   *psystem,
	VL53LX_tuning_parm_storage_t *ptuning_parms,
	VL53LX_zone_config_t      *pzone_cfg)
{
 8008d62:	b480      	push	{r7}
 8008d64:	b087      	sub	sp, #28
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	60f8      	str	r0, [r7, #12]
 8008d6a:	60b9      	str	r1, [r7, #8]
 8008d6c:	607a      	str	r2, [r7, #4]
 8008d6e:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8008d70:	2300      	movs	r3, #0
 8008d72:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");




	pstatic->dss_config__target_total_rate_mcps = 0x0A00;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8008d7a:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl = 0x00;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl = 0x00;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2200      	movs	r2, #0
 8008d86:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl = 0x00;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl = 0x00;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2200      	movs	r2, #0
 8008d92:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words = 0x00;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2200      	movs	r2, #0
 8008d98:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address = 0x00;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status = 0x00;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2200      	movs	r2, #0
 8008da4:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config = 0x00;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2200      	movs	r2, #0
 8008daa:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config = 0x00;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2200      	movs	r2, #0
 8008db0:	729a      	strb	r2, [r3, #10]


	pstatic->gpio_hv_pad__ctrl = 0x00;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2200      	movs	r2, #0
 8008db6:	72da      	strb	r2, [r3, #11]


	pstatic->gpio_hv_mux__ctrl  =
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2211      	movs	r2, #17
 8008dbc:	731a      	strb	r2, [r3, #12]
			VL53LX_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW |
			VL53LX_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status = 0x02;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2202      	movs	r2, #2
 8008dc2:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status = 0x00;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth = 0x02;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2202      	movs	r2, #2
 8008dce:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset = 0x08;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2208      	movs	r2, #8
 8008dd4:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl = 0x00;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 8008ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dde:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 8008de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de8:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 8008df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008df2:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
	pstatic->sigma_estimator__sigma_ref_mm                    =
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	751a      	strb	r2, [r3, #20]

	pstatic->algo__crosstalk_compensation_valid_height_mm = 0x01;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0 = 0x00;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1 = 0x00;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps = 0x0000;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	831a      	strh	r2, [r3, #24]


	pstatic->algo__range_ignore_valid_height_mm = 0xff;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	22ff      	movs	r2, #255	@ 0xff
 8008e16:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 8008e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1a:	7d9a      	ldrb	r2, [r3, #22]
	pstatic->algo__range_min_clip                             =
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	76da      	strb	r2, [r3, #27]

	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 8008e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e22:	7c9a      	ldrb	r2, [r3, #18]
	pstatic->algo__consistency_check__tolerance               =
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2 = 0x00;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb = 0x00;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2200      	movs	r2, #0
 8008e32:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb = 0x00;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2200      	movs	r2, #0
 8008e38:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value = 0x00;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider = 0x00;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2220      	movs	r2, #32
 8008e4a:	709a      	strb	r2, [r3, #2]
			VL53LX_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start = 0x0B;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	220b      	movs	r2, #11
 8008e50:	70da      	strb	r2, [r3, #3]


	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 8008e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e54:	8a9a      	ldrh	r2, [r3, #20]
	pgeneral->cal_config__repeat_rate                         =
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width = 0x02;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2202      	movs	r2, #2
 8008e5e:	719a      	strb	r2, [r3, #6]

	pgeneral->phasecal_config__timeout_macrop = 0x0D;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	220d      	movs	r2, #13
 8008e64:	71da      	strb	r2, [r3, #7]

	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 8008e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e68:	7cda      	ldrb	r2, [r3, #19]
	pgeneral->phasecal_config__target                         =
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override = 0x00;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2200      	movs	r2, #0
 8008e72:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2201      	movs	r2, #1
 8008e78:	729a      	strb	r2, [r3, #10]
			VL53LX_DEVICEDSSMODE__TARGET_RATE;

	pgeneral->system__thresh_rate_high = 0x0000;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low = 0x0000;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	81da      	strh	r2, [r3, #14]

	pgeneral->dss_config__manual_effective_spads_select = 0x8C00;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f44f 420c 	mov.w	r2, #35840	@ 0x8c00
 8008e8c:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select = 0x00;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	749a      	strb	r2, [r3, #18]


	pgeneral->dss_config__aperture_attenuation = 0x38;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2238      	movs	r2, #56	@ 0x38
 8008e98:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit = 0xFF;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	22ff      	movs	r2, #255	@ 0xff
 8008e9e:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit = 0x01;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	755a      	strb	r2, [r3, #21]




	ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo = 0x1a;
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	221a      	movs	r2, #26
 8008eb0:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo = 0x20;
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	70da      	strb	r2, [r3, #3]

	ptiming->range_config__timeout_macrop_a_hi = 0x01;
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo = 0xCC;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	22cc      	movs	r2, #204	@ 0xcc
 8008ec8:	715a      	strb	r2, [r3, #5]

	ptiming->range_config__vcsel_period_a = 0x0B;
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	220b      	movs	r2, #11
 8008ece:	719a      	strb	r2, [r3, #6]

	ptiming->range_config__timeout_macrop_b_hi = 0x01;
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo = 0xF5;
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	22f5      	movs	r2, #245	@ 0xf5
 8008eda:	721a      	strb	r2, [r3, #8]

	ptiming->range_config__vcsel_period_b = 0x09;
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	2209      	movs	r2, #9
 8008ee0:	725a      	strb	r2, [r3, #9]

	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 8008ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee4:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__sigma_thresh                       =
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	815a      	strh	r2, [r3, #10]

	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 8008eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eec:	8c1a      	ldrh	r2, [r3, #32]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	819a      	strh	r2, [r3, #12]


	ptiming->range_config__valid_phase_low = 0x08;
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	2208      	movs	r2, #8
 8008ef6:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high = 0x78;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	2278      	movs	r2, #120	@ 0x78
 8008efc:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period = 0x00000000;
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	2200      	movs	r2, #0
 8008f02:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable = 0x00;
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	2200      	movs	r2, #0
 8008f08:	751a      	strb	r2, [r3, #20]



	phistogram->histogram_config__low_amb_even_bin_0_1 = 0x07;
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	2207      	movs	r2, #7
 8008f0e:	705a      	strb	r2, [r3, #1]
	phistogram->histogram_config__low_amb_even_bin_2_3 = 0x21;
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	2221      	movs	r2, #33	@ 0x21
 8008f14:	709a      	strb	r2, [r3, #2]
	phistogram->histogram_config__low_amb_even_bin_4_5 = 0x43;
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	2243      	movs	r2, #67	@ 0x43
 8008f1a:	70da      	strb	r2, [r3, #3]

	phistogram->histogram_config__low_amb_odd_bin_0_1 = 0x10;
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	2210      	movs	r2, #16
 8008f20:	711a      	strb	r2, [r3, #4]
	phistogram->histogram_config__low_amb_odd_bin_2_3 = 0x32;
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	2232      	movs	r2, #50	@ 0x32
 8008f26:	715a      	strb	r2, [r3, #5]
	phistogram->histogram_config__low_amb_odd_bin_4_5 = 0x54;
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	2254      	movs	r2, #84	@ 0x54
 8008f2c:	719a      	strb	r2, [r3, #6]

	phistogram->histogram_config__mid_amb_even_bin_0_1 = 0x07;
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	2207      	movs	r2, #7
 8008f32:	71da      	strb	r2, [r3, #7]
	phistogram->histogram_config__mid_amb_even_bin_2_3 = 0x21;
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	2221      	movs	r2, #33	@ 0x21
 8008f38:	721a      	strb	r2, [r3, #8]
	phistogram->histogram_config__mid_amb_even_bin_4_5 = 0x43;
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	2243      	movs	r2, #67	@ 0x43
 8008f3e:	725a      	strb	r2, [r3, #9]

	phistogram->histogram_config__mid_amb_odd_bin_0_1 = 0x10;
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	2210      	movs	r2, #16
 8008f44:	729a      	strb	r2, [r3, #10]
	phistogram->histogram_config__mid_amb_odd_bin_2 = 0x02;
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	2202      	movs	r2, #2
 8008f4a:	72da      	strb	r2, [r3, #11]
	phistogram->histogram_config__mid_amb_odd_bin_3_4 = 0x43;
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	2243      	movs	r2, #67	@ 0x43
 8008f50:	731a      	strb	r2, [r3, #12]
	phistogram->histogram_config__mid_amb_odd_bin_5 = 0x05;
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	2205      	movs	r2, #5
 8008f56:	735a      	strb	r2, [r3, #13]

	phistogram->histogram_config__user_bin_offset = 0x00;
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	739a      	strb	r2, [r3, #14]

	phistogram->histogram_config__high_amb_even_bin_0_1 = 0x07;
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	2207      	movs	r2, #7
 8008f62:	73da      	strb	r2, [r3, #15]
	phistogram->histogram_config__high_amb_even_bin_2_3 = 0x21;
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	2221      	movs	r2, #33	@ 0x21
 8008f68:	741a      	strb	r2, [r3, #16]
	phistogram->histogram_config__high_amb_even_bin_4_5 = 0x43;
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	2243      	movs	r2, #67	@ 0x43
 8008f6e:	745a      	strb	r2, [r3, #17]

	phistogram->histogram_config__high_amb_odd_bin_0_1 = 0x10;
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	2210      	movs	r2, #16
 8008f74:	749a      	strb	r2, [r3, #18]
	phistogram->histogram_config__high_amb_odd_bin_2_3 = 0x32;
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	2232      	movs	r2, #50	@ 0x32
 8008f7a:	74da      	strb	r2, [r3, #19]
	phistogram->histogram_config__high_amb_odd_bin_4_5 = 0x54;
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	2254      	movs	r2, #84	@ 0x54
 8008f80:	751a      	strb	r2, [r3, #20]

	phistogram->histogram_config__amb_thresh_low = 0xFFFF;
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008f88:	82da      	strh	r2, [r3, #22]
	phistogram->histogram_config__amb_thresh_high = 0xFFFF;
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008f90:	831a      	strh	r2, [r3, #24]

	phistogram->histogram_config__spad_array_selection = 0x00;
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	2200      	movs	r2, #0
 8008f96:	701a      	strb	r2, [r3, #0]


	pzone_cfg->max_zones                     = VL53LX_MAX_USER_ZONES;
 8008f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f9a:	2205      	movs	r2, #5
 8008f9c:	701a      	strb	r2, [r3, #0]
	pzone_cfg->active_zones = 0x00;
 8008f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	705a      	strb	r2, [r3, #1]
	pzone_cfg->user_zones[0].height = 0x0f;
 8008fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa6:	220f      	movs	r2, #15
 8008fa8:	77da      	strb	r2, [r3, #31]
	pzone_cfg->user_zones[0].width = 0x0f;
 8008faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fac:	220f      	movs	r2, #15
 8008fae:	779a      	strb	r2, [r3, #30]
	pzone_cfg->user_zones[0].x_centre = 0x08;
 8008fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fb2:	2208      	movs	r2, #8
 8008fb4:	771a      	strb	r2, [r3, #28]
	pzone_cfg->user_zones[0].y_centre = 0x08;
 8008fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fb8:	2208      	movs	r2, #8
 8008fba:	775a      	strb	r2, [r3, #29]



	pdynamic->system__grouped_parameter_hold_0 = 0x01;
 8008fbc:	6a3b      	ldr	r3, [r7, #32]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high = 0x0000;
 8008fc2:	6a3b      	ldr	r3, [r7, #32]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low = 0x0000;
 8008fc8:	6a3b      	ldr	r3, [r7, #32]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant = 0x00;
 8008fce:	6a3b      	ldr	r3, [r7, #32]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 8008fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fd6:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
	pdynamic->system__seed_config =
 8008fda:	6a3b      	ldr	r3, [r7, #32]
 8008fdc:	71da      	strb	r2, [r3, #7]


	pdynamic->sd_config__woi_sd0 = 0x0B;
 8008fde:	6a3b      	ldr	r3, [r7, #32]
 8008fe0:	220b      	movs	r2, #11
 8008fe2:	721a      	strb	r2, [r3, #8]

	pdynamic->sd_config__woi_sd1 = 0x09;
 8008fe4:	6a3b      	ldr	r3, [r7, #32]
 8008fe6:	2209      	movs	r2, #9
 8008fe8:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 8008fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fec:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 8008fee:	6a3b      	ldr	r3, [r7, #32]
 8008ff0:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;
 8008ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ff4:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 8008ff6:	6a3b      	ldr	r3, [r7, #32]
 8008ff8:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1 = 0x01;
 8008ffa:	6a3b      	ldr	r3, [r7, #32]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	731a      	strb	r2, [r3, #12]



	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 8009000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009002:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
	pdynamic->sd_config__first_order_select =
 8009006:	6a3b      	ldr	r3, [r7, #32]
 8009008:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 800900a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800900c:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
	pdynamic->sd_config__quantifier         =
 8009010:	6a3b      	ldr	r3, [r7, #32]
 8009012:	739a      	strb	r2, [r3, #14]


	pdynamic->roi_config__user_roi_centre_spad = 0xC7;
 8009014:	6a3b      	ldr	r3, [r7, #32]
 8009016:	22c7      	movs	r2, #199	@ 0xc7
 8009018:	73da      	strb	r2, [r3, #15]

	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800901a:	6a3b      	ldr	r3, [r7, #32]
 800901c:	22ff      	movs	r2, #255	@ 0xff
 800901e:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          =
 8009020:	6a3b      	ldr	r3, [r7, #32]
 8009022:	22db      	movs	r2, #219	@ 0xdb
 8009024:	745a      	strb	r2, [r3, #17]
			VL53LX_SEQUENCE_DSS1_EN |
			VL53LX_SEQUENCE_DSS2_EN |
			VL53LX_SEQUENCE_MM2_EN |
			VL53LX_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold = 0x02;
 8009026:	6a3b      	ldr	r3, [r7, #32]
 8009028:	2202      	movs	r2, #2
 800902a:	749a      	strb	r2, [r3, #18]




	psystem->system__stream_count_ctrl = 0x00;
 800902c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800902e:	2200      	movs	r2, #0
 8009030:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable = 0x01;
 8009032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009034:	2201      	movs	r2, #1
 8009036:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           =
 8009038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800903a:	2201      	movs	r2, #1
 800903c:	70da      	strb	r2, [r3, #3]
			VL53LX_CLEAR_RANGE_INT;

	psystem->system__mode_start                                =
 800903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009040:	2221      	movs	r2, #33	@ 0x21
 8009042:	711a      	strb	r2, [r3, #4]
			VL53LX_DEVICEREADOUTMODE_SINGLE_SD |
			VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 8009044:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009048:	4618      	mov	r0, r3
 800904a:	371c      	adds	r7, #28
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <VL53LX_preset_mode_histogram_ranging>:
	VL53LX_timing_config_t             *ptiming,
	VL53LX_dynamic_config_t            *pdynamic,
	VL53LX_system_control_t            *psystem,
	VL53LX_tuning_parm_storage_t       *ptuning_parms,
	VL53LX_zone_config_t               *pzone_cfg)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b090      	sub	sp, #64	@ 0x40
 8009058:	af0a      	add	r7, sp, #40	@ 0x28
 800905a:	60f8      	str	r0, [r7, #12]
 800905c:	60b9      	str	r1, [r7, #8]
 800905e:	607a      	str	r2, [r7, #4]
 8009060:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009062:	2300      	movs	r3, #0
 8009064:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_preset_mode_standard_ranging(
 8009066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009068:	9303      	str	r3, [sp, #12]
 800906a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800906c:	9302      	str	r3, [sp, #8]
 800906e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009070:	9301      	str	r3, [sp, #4]
 8009072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009074:	9300      	str	r3, [sp, #0]
 8009076:	6a3b      	ldr	r3, [r7, #32]
 8009078:	683a      	ldr	r2, [r7, #0]
 800907a:	6879      	ldr	r1, [r7, #4]
 800907c:	68b8      	ldr	r0, [r7, #8]
 800907e:	f7ff fe70 	bl	8008d62 <VL53LX_preset_mode_standard_ranging>
 8009082:	4603      	mov	r3, r0
 8009084:	75fb      	strb	r3, [r7, #23]
			ptuning_parms,
			pzone_cfg);



	if (status == VL53LX_ERROR_NONE) {
 8009086:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d171      	bne.n	8009172 <VL53LX_preset_mode_histogram_ranging+0x11e>



		pstatic->dss_config__target_total_rate_mcps = 0x1400;
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8009094:	801a      	strh	r2, [r3, #0]



		VL53LX_init_histogram_config_structure(
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	9308      	str	r3, [sp, #32]
 800909a:	2305      	movs	r3, #5
 800909c:	9307      	str	r3, [sp, #28]
 800909e:	2304      	movs	r3, #4
 80090a0:	9306      	str	r3, [sp, #24]
 80090a2:	2303      	movs	r3, #3
 80090a4:	9305      	str	r3, [sp, #20]
 80090a6:	2302      	movs	r3, #2
 80090a8:	9304      	str	r3, [sp, #16]
 80090aa:	2301      	movs	r3, #1
 80090ac:	9303      	str	r3, [sp, #12]
 80090ae:	2300      	movs	r3, #0
 80090b0:	9302      	str	r3, [sp, #8]
 80090b2:	2304      	movs	r3, #4
 80090b4:	9301      	str	r3, [sp, #4]
 80090b6:	2303      	movs	r3, #3
 80090b8:	9300      	str	r3, [sp, #0]
 80090ba:	2302      	movs	r3, #2
 80090bc:	2201      	movs	r2, #1
 80090be:	2100      	movs	r1, #0
 80090c0:	2007      	movs	r0, #7
 80090c2:	f000 ff9f 	bl	800a004 <VL53LX_init_histogram_config_structure>
				7, 0, 1, 2, 3, 4,
				0, 1, 2, 3, 4, 5,
				phistogram);


		VL53LX_init_histogram_multizone_config_structure(
 80090c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c8:	3302      	adds	r3, #2
 80090ca:	9308      	str	r3, [sp, #32]
 80090cc:	2305      	movs	r3, #5
 80090ce:	9307      	str	r3, [sp, #28]
 80090d0:	2304      	movs	r3, #4
 80090d2:	9306      	str	r3, [sp, #24]
 80090d4:	2303      	movs	r3, #3
 80090d6:	9305      	str	r3, [sp, #20]
 80090d8:	2302      	movs	r3, #2
 80090da:	9304      	str	r3, [sp, #16]
 80090dc:	2301      	movs	r3, #1
 80090de:	9303      	str	r3, [sp, #12]
 80090e0:	2300      	movs	r3, #0
 80090e2:	9302      	str	r3, [sp, #8]
 80090e4:	2304      	movs	r3, #4
 80090e6:	9301      	str	r3, [sp, #4]
 80090e8:	2303      	movs	r3, #3
 80090ea:	9300      	str	r3, [sp, #0]
 80090ec:	2302      	movs	r3, #2
 80090ee:	2201      	movs	r2, #1
 80090f0:	2100      	movs	r1, #0
 80090f2:	2007      	movs	r0, #7
 80090f4:	f001 f816 	bl	800a124 <VL53LX_init_histogram_multizone_config_structure>
				&(pzone_cfg->multizone_hist_cfg));




		ptiming->range_config__vcsel_period_a = 0x09;
 80090f8:	6a3b      	ldr	r3, [r7, #32]
 80090fa:	2209      	movs	r2, #9
 80090fc:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b = 0x0B;
 80090fe:	6a3b      	ldr	r3, [r7, #32]
 8009100:	220b      	movs	r2, #11
 8009102:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__woi_sd0 = 0x09;
 8009104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009106:	2209      	movs	r2, #9
 8009108:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1 = 0x0B;
 800910a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800910c:	220b      	movs	r2, #11
 800910e:	725a      	strb	r2, [r3, #9]




		ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 8009110:	6a3b      	ldr	r3, [r7, #32]
 8009112:	2200      	movs	r2, #0
 8009114:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo = 0x20;
 8009116:	6a3b      	ldr	r3, [r7, #32]
 8009118:	2220      	movs	r2, #32
 800911a:	705a      	strb	r2, [r3, #1]
		ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 800911c:	6a3b      	ldr	r3, [r7, #32]
 800911e:	2200      	movs	r2, #0
 8009120:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo = 0x1A;
 8009122:	6a3b      	ldr	r3, [r7, #32]
 8009124:	221a      	movs	r2, #26
 8009126:	70da      	strb	r2, [r3, #3]


		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 8009128:	6a3b      	ldr	r3, [r7, #32]
 800912a:	2200      	movs	r2, #0
 800912c:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x28;
 800912e:	6a3b      	ldr	r3, [r7, #32]
 8009130:	2228      	movs	r2, #40	@ 0x28
 8009132:	715a      	strb	r2, [r3, #5]


		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 8009134:	6a3b      	ldr	r3, [r7, #32]
 8009136:	2200      	movs	r2, #0
 8009138:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0x21;
 800913a:	6a3b      	ldr	r3, [r7, #32]
 800913c:	2221      	movs	r2, #33	@ 0x21
 800913e:	721a      	strb	r2, [r3, #8]


		pgeneral->phasecal_config__timeout_macrop = 0xF5;
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	22f5      	movs	r2, #245	@ 0xf5
 8009144:	71da      	strb	r2, [r3, #7]



		phistpostprocess->valid_phase_low = 0x08;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2208      	movs	r2, #8
 800914a:	f883 2020 	strb.w	r2, [r3, #32]
		phistpostprocess->valid_phase_high = 0x88;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2288      	movs	r2, #136	@ 0x88
 8009152:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21



		VL53LX_copy_hist_cfg_to_static_cfg(
 8009156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009158:	9300      	str	r3, [sp, #0]
 800915a:	6a3b      	ldr	r3, [r7, #32]
 800915c:	683a      	ldr	r2, [r7, #0]
 800915e:	68b9      	ldr	r1, [r7, #8]
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f000 f9e6 	bl	8009532 <VL53LX_copy_hist_cfg_to_static_cfg>
				pdynamic);




		pdynamic->system__sequence_config =
 8009166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009168:	229b      	movs	r2, #155	@ 0x9b
 800916a:	745a      	strb	r2, [r3, #17]
				VL53LX_SEQUENCE_RANGE_EN;




		psystem->system__mode_start =
 800916c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800916e:	2226      	movs	r2, #38	@ 0x26
 8009170:	711a      	strb	r2, [r3, #4]
				VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
	}

	LOG_FUNCTION_END(status);

	return status;
 8009172:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009176:	4618      	mov	r0, r3
 8009178:	3718      	adds	r7, #24
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}

0800917e <VL53LX_preset_mode_histogram_long_range>:
	VL53LX_timing_config_t             *ptiming,
	VL53LX_dynamic_config_t            *pdynamic,
	VL53LX_system_control_t            *psystem,
	VL53LX_tuning_parm_storage_t       *ptuning_parms,
	VL53LX_zone_config_t               *pzone_cfg)
{
 800917e:	b580      	push	{r7, lr}
 8009180:	b090      	sub	sp, #64	@ 0x40
 8009182:	af0a      	add	r7, sp, #40	@ 0x28
 8009184:	60f8      	str	r0, [r7, #12]
 8009186:	60b9      	str	r1, [r7, #8]
 8009188:	607a      	str	r2, [r7, #4]
 800918a:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800918c:	2300      	movs	r3, #0
 800918e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_preset_mode_histogram_ranging(
 8009190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009192:	9304      	str	r3, [sp, #16]
 8009194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009196:	9303      	str	r3, [sp, #12]
 8009198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800919a:	9302      	str	r3, [sp, #8]
 800919c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800919e:	9301      	str	r3, [sp, #4]
 80091a0:	6a3b      	ldr	r3, [r7, #32]
 80091a2:	9300      	str	r3, [sp, #0]
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	68b9      	ldr	r1, [r7, #8]
 80091aa:	68f8      	ldr	r0, [r7, #12]
 80091ac:	f7ff ff52 	bl	8009054 <VL53LX_preset_mode_histogram_ranging>
 80091b0:	4603      	mov	r3, r0
 80091b2:	75fb      	strb	r3, [r7, #23]
			ptuning_parms,
			pzone_cfg);



	if (status == VL53LX_ERROR_NONE) {
 80091b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d178      	bne.n	80092ae <VL53LX_preset_mode_histogram_long_range+0x130>





		VL53LX_init_histogram_config_structure(
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	9308      	str	r3, [sp, #32]
 80091c0:	2305      	movs	r3, #5
 80091c2:	9307      	str	r3, [sp, #28]
 80091c4:	2304      	movs	r3, #4
 80091c6:	9306      	str	r3, [sp, #24]
 80091c8:	2303      	movs	r3, #3
 80091ca:	9305      	str	r3, [sp, #20]
 80091cc:	2302      	movs	r3, #2
 80091ce:	9304      	str	r3, [sp, #16]
 80091d0:	2301      	movs	r3, #1
 80091d2:	9303      	str	r3, [sp, #12]
 80091d4:	2300      	movs	r3, #0
 80091d6:	9302      	str	r3, [sp, #8]
 80091d8:	2304      	movs	r3, #4
 80091da:	9301      	str	r3, [sp, #4]
 80091dc:	2303      	movs	r3, #3
 80091de:	9300      	str	r3, [sp, #0]
 80091e0:	2302      	movs	r3, #2
 80091e2:	2201      	movs	r2, #1
 80091e4:	2100      	movs	r1, #0
 80091e6:	2007      	movs	r0, #7
 80091e8:	f000 ff0c 	bl	800a004 <VL53LX_init_histogram_config_structure>
			7, 0, 1, 2, 3, 4,
			0, 1, 2, 3, 4, 5,
			phistogram);


		VL53LX_init_histogram_multizone_config_structure(
 80091ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ee:	3302      	adds	r3, #2
 80091f0:	9308      	str	r3, [sp, #32]
 80091f2:	2305      	movs	r3, #5
 80091f4:	9307      	str	r3, [sp, #28]
 80091f6:	2304      	movs	r3, #4
 80091f8:	9306      	str	r3, [sp, #24]
 80091fa:	2303      	movs	r3, #3
 80091fc:	9305      	str	r3, [sp, #20]
 80091fe:	2302      	movs	r3, #2
 8009200:	9304      	str	r3, [sp, #16]
 8009202:	2301      	movs	r3, #1
 8009204:	9303      	str	r3, [sp, #12]
 8009206:	2300      	movs	r3, #0
 8009208:	9302      	str	r3, [sp, #8]
 800920a:	2304      	movs	r3, #4
 800920c:	9301      	str	r3, [sp, #4]
 800920e:	2303      	movs	r3, #3
 8009210:	9300      	str	r3, [sp, #0]
 8009212:	2302      	movs	r3, #2
 8009214:	2201      	movs	r2, #1
 8009216:	2100      	movs	r1, #0
 8009218:	2007      	movs	r0, #7
 800921a:	f000 ff83 	bl	800a124 <VL53LX_init_histogram_multizone_config_structure>
			0, 1, 2, 3, 4, 5,
			&(pzone_cfg->multizone_hist_cfg));



		VL53LX_copy_hist_cfg_to_static_cfg(
 800921e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009220:	9300      	str	r3, [sp, #0]
 8009222:	6a3b      	ldr	r3, [r7, #32]
 8009224:	683a      	ldr	r2, [r7, #0]
 8009226:	68b9      	ldr	r1, [r7, #8]
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f000 f982 	bl	8009532 <VL53LX_copy_hist_cfg_to_static_cfg>
			ptiming,
			pdynamic);



		ptiming->range_config__vcsel_period_a = 0x09;
 800922e:	6a3b      	ldr	r3, [r7, #32]
 8009230:	2209      	movs	r2, #9
 8009232:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b = 0x0b;
 8009234:	6a3b      	ldr	r3, [r7, #32]
 8009236:	220b      	movs	r2, #11
 8009238:	725a      	strb	r2, [r3, #9]



		ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 800923a:	6a3b      	ldr	r3, [r7, #32]
 800923c:	2200      	movs	r2, #0
 800923e:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo = 0x21;
 8009240:	6a3b      	ldr	r3, [r7, #32]
 8009242:	2221      	movs	r2, #33	@ 0x21
 8009244:	705a      	strb	r2, [r3, #1]
		ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 8009246:	6a3b      	ldr	r3, [r7, #32]
 8009248:	2200      	movs	r2, #0
 800924a:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo = 0x1b;
 800924c:	6a3b      	ldr	r3, [r7, #32]
 800924e:	221b      	movs	r2, #27
 8009250:	70da      	strb	r2, [r3, #3]



		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 8009252:	6a3b      	ldr	r3, [r7, #32]
 8009254:	2200      	movs	r2, #0
 8009256:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x29;
 8009258:	6a3b      	ldr	r3, [r7, #32]
 800925a:	2229      	movs	r2, #41	@ 0x29
 800925c:	715a      	strb	r2, [r3, #5]
		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 800925e:	6a3b      	ldr	r3, [r7, #32]
 8009260:	2200      	movs	r2, #0
 8009262:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0x22;
 8009264:	6a3b      	ldr	r3, [r7, #32]
 8009266:	2222      	movs	r2, #34	@ 0x22
 8009268:	721a      	strb	r2, [r3, #8]



		pgeneral->cal_config__vcsel_start = 0x09;
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	2209      	movs	r2, #9
 800926e:	70da      	strb	r2, [r3, #3]



		pgeneral->phasecal_config__timeout_macrop = 0xF5;
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	22f5      	movs	r2, #245	@ 0xf5
 8009274:	71da      	strb	r2, [r3, #7]



		pdynamic->sd_config__woi_sd0 = 0x09;
 8009276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009278:	2209      	movs	r2, #9
 800927a:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1 = 0x0B;
 800927c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800927e:	220b      	movs	r2, #11
 8009280:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0            =
				ptuning_parms->tp_init_phase_rtn_hist_long;
 8009282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009284:	7b1a      	ldrb	r2, [r3, #12]
		pdynamic->sd_config__initial_phase_sd0            =
 8009286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009288:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1            =
				ptuning_parms->tp_init_phase_ref_hist_long;
 800928a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800928c:	7bda      	ldrb	r2, [r3, #15]
		pdynamic->sd_config__initial_phase_sd1            =
 800928e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009290:	72da      	strb	r2, [r3, #11]



		phistpostprocess->valid_phase_low = 0x08;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2208      	movs	r2, #8
 8009296:	f883 2020 	strb.w	r2, [r3, #32]
		phistpostprocess->valid_phase_high = 0x88;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2288      	movs	r2, #136	@ 0x88
 800929e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		pdynamic->system__sequence_config =
 80092a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a4:	229b      	movs	r2, #155	@ 0x9b
 80092a6:	745a      	strb	r2, [r3, #17]
				VL53LX_SEQUENCE_RANGE_EN;




		psystem->system__mode_start =
 80092a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092aa:	2226      	movs	r2, #38	@ 0x26
 80092ac:	711a      	strb	r2, [r3, #4]
				VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
	}

	LOG_FUNCTION_END(status);

	return status;
 80092ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3718      	adds	r7, #24
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}

080092ba <VL53LX_preset_mode_histogram_medium_range>:
	VL53LX_timing_config_t             *ptiming,
	VL53LX_dynamic_config_t            *pdynamic,
	VL53LX_system_control_t            *psystem,
	VL53LX_tuning_parm_storage_t       *ptuning_parms,
	VL53LX_zone_config_t               *pzone_cfg)
{
 80092ba:	b580      	push	{r7, lr}
 80092bc:	b090      	sub	sp, #64	@ 0x40
 80092be:	af0a      	add	r7, sp, #40	@ 0x28
 80092c0:	60f8      	str	r0, [r7, #12]
 80092c2:	60b9      	str	r1, [r7, #8]
 80092c4:	607a      	str	r2, [r7, #4]
 80092c6:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 80092c8:	2300      	movs	r3, #0
 80092ca:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_preset_mode_histogram_ranging(
 80092cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ce:	9304      	str	r3, [sp, #16]
 80092d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092d2:	9303      	str	r3, [sp, #12]
 80092d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d6:	9302      	str	r3, [sp, #8]
 80092d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092da:	9301      	str	r3, [sp, #4]
 80092dc:	6a3b      	ldr	r3, [r7, #32]
 80092de:	9300      	str	r3, [sp, #0]
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	68b9      	ldr	r1, [r7, #8]
 80092e6:	68f8      	ldr	r0, [r7, #12]
 80092e8:	f7ff feb4 	bl	8009054 <VL53LX_preset_mode_histogram_ranging>
 80092ec:	4603      	mov	r3, r0
 80092ee:	75fb      	strb	r3, [r7, #23]
			ptuning_parms,
			pzone_cfg);



	if (status == VL53LX_ERROR_NONE) {
 80092f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d178      	bne.n	80093ea <VL53LX_preset_mode_histogram_medium_range+0x130>





		VL53LX_init_histogram_config_structure(
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	9308      	str	r3, [sp, #32]
 80092fc:	2303      	movs	r3, #3
 80092fe:	9307      	str	r3, [sp, #28]
 8009300:	2302      	movs	r3, #2
 8009302:	9306      	str	r3, [sp, #24]
 8009304:	2301      	movs	r3, #1
 8009306:	9305      	str	r3, [sp, #20]
 8009308:	2302      	movs	r3, #2
 800930a:	9304      	str	r3, [sp, #16]
 800930c:	2301      	movs	r3, #1
 800930e:	9303      	str	r3, [sp, #12]
 8009310:	2300      	movs	r3, #0
 8009312:	9302      	str	r3, [sp, #8]
 8009314:	2302      	movs	r3, #2
 8009316:	9301      	str	r3, [sp, #4]
 8009318:	2302      	movs	r3, #2
 800931a:	9300      	str	r3, [sp, #0]
 800931c:	2301      	movs	r3, #1
 800931e:	2201      	movs	r2, #1
 8009320:	2100      	movs	r1, #0
 8009322:	2007      	movs	r0, #7
 8009324:	f000 fe6e 	bl	800a004 <VL53LX_init_histogram_config_structure>
				7, 0, 1, 1, 2, 2,
				0, 1, 2, 1, 2, 3,
				phistogram);


		VL53LX_init_histogram_multizone_config_structure(
 8009328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800932a:	3302      	adds	r3, #2
 800932c:	9308      	str	r3, [sp, #32]
 800932e:	2303      	movs	r3, #3
 8009330:	9307      	str	r3, [sp, #28]
 8009332:	2302      	movs	r3, #2
 8009334:	9306      	str	r3, [sp, #24]
 8009336:	2301      	movs	r3, #1
 8009338:	9305      	str	r3, [sp, #20]
 800933a:	2302      	movs	r3, #2
 800933c:	9304      	str	r3, [sp, #16]
 800933e:	2301      	movs	r3, #1
 8009340:	9303      	str	r3, [sp, #12]
 8009342:	2300      	movs	r3, #0
 8009344:	9302      	str	r3, [sp, #8]
 8009346:	2302      	movs	r3, #2
 8009348:	9301      	str	r3, [sp, #4]
 800934a:	2302      	movs	r3, #2
 800934c:	9300      	str	r3, [sp, #0]
 800934e:	2301      	movs	r3, #1
 8009350:	2201      	movs	r2, #1
 8009352:	2100      	movs	r1, #0
 8009354:	2007      	movs	r0, #7
 8009356:	f000 fee5 	bl	800a124 <VL53LX_init_histogram_multizone_config_structure>
				0, 1, 2, 1, 2, 3,
				&(pzone_cfg->multizone_hist_cfg));



		VL53LX_copy_hist_cfg_to_static_cfg(
 800935a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935c:	9300      	str	r3, [sp, #0]
 800935e:	6a3b      	ldr	r3, [r7, #32]
 8009360:	683a      	ldr	r2, [r7, #0]
 8009362:	68b9      	ldr	r1, [r7, #8]
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f000 f8e4 	bl	8009532 <VL53LX_copy_hist_cfg_to_static_cfg>
				ptiming,
				pdynamic);



		ptiming->range_config__vcsel_period_a = 0x05;
 800936a:	6a3b      	ldr	r3, [r7, #32]
 800936c:	2205      	movs	r2, #5
 800936e:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b = 0x07;
 8009370:	6a3b      	ldr	r3, [r7, #32]
 8009372:	2207      	movs	r2, #7
 8009374:	725a      	strb	r2, [r3, #9]



		ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 8009376:	6a3b      	ldr	r3, [r7, #32]
 8009378:	2200      	movs	r2, #0
 800937a:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo = 0x36;
 800937c:	6a3b      	ldr	r3, [r7, #32]
 800937e:	2236      	movs	r2, #54	@ 0x36
 8009380:	705a      	strb	r2, [r3, #1]
		ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 8009382:	6a3b      	ldr	r3, [r7, #32]
 8009384:	2200      	movs	r2, #0
 8009386:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo = 0x28;
 8009388:	6a3b      	ldr	r3, [r7, #32]
 800938a:	2228      	movs	r2, #40	@ 0x28
 800938c:	70da      	strb	r2, [r3, #3]



		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 800938e:	6a3b      	ldr	r3, [r7, #32]
 8009390:	2200      	movs	r2, #0
 8009392:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x44;
 8009394:	6a3b      	ldr	r3, [r7, #32]
 8009396:	2244      	movs	r2, #68	@ 0x44
 8009398:	715a      	strb	r2, [r3, #5]
		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 800939a:	6a3b      	ldr	r3, [r7, #32]
 800939c:	2200      	movs	r2, #0
 800939e:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0x33;
 80093a0:	6a3b      	ldr	r3, [r7, #32]
 80093a2:	2233      	movs	r2, #51	@ 0x33
 80093a4:	721a      	strb	r2, [r3, #8]



		pgeneral->cal_config__vcsel_start = 0x05;
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	2205      	movs	r2, #5
 80093aa:	70da      	strb	r2, [r3, #3]



		pgeneral->phasecal_config__timeout_macrop = 0xF5;
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	22f5      	movs	r2, #245	@ 0xf5
 80093b0:	71da      	strb	r2, [r3, #7]



		pdynamic->sd_config__woi_sd0 = 0x05;
 80093b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b4:	2205      	movs	r2, #5
 80093b6:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1 = 0x07;
 80093b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ba:	2207      	movs	r2, #7
 80093bc:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0            =
			ptuning_parms->tp_init_phase_rtn_hist_med;
 80093be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093c0:	7b5a      	ldrb	r2, [r3, #13]
		pdynamic->sd_config__initial_phase_sd0            =
 80093c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c4:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1            =
			ptuning_parms->tp_init_phase_ref_hist_med;
 80093c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093c8:	7c1a      	ldrb	r2, [r3, #16]
		pdynamic->sd_config__initial_phase_sd1            =
 80093ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093cc:	72da      	strb	r2, [r3, #11]



		phistpostprocess->valid_phase_low = 0x08;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2208      	movs	r2, #8
 80093d2:	f883 2020 	strb.w	r2, [r3, #32]
		phistpostprocess->valid_phase_high = 0x48;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2248      	movs	r2, #72	@ 0x48
 80093da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		pdynamic->system__sequence_config =
 80093de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e0:	229b      	movs	r2, #155	@ 0x9b
 80093e2:	745a      	strb	r2, [r3, #17]
				VL53LX_SEQUENCE_RANGE_EN;




		psystem->system__mode_start =
 80093e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093e6:	2226      	movs	r2, #38	@ 0x26
 80093e8:	711a      	strb	r2, [r3, #4]
				VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
	}

	LOG_FUNCTION_END(status);

	return status;
 80093ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3718      	adds	r7, #24
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <VL53LX_preset_mode_histogram_short_range>:
	VL53LX_timing_config_t             *ptiming,
	VL53LX_dynamic_config_t            *pdynamic,
	VL53LX_system_control_t            *psystem,
	VL53LX_tuning_parm_storage_t       *ptuning_parms,
	VL53LX_zone_config_t               *pzone_cfg)
{
 80093f6:	b580      	push	{r7, lr}
 80093f8:	b090      	sub	sp, #64	@ 0x40
 80093fa:	af0a      	add	r7, sp, #40	@ 0x28
 80093fc:	60f8      	str	r0, [r7, #12]
 80093fe:	60b9      	str	r1, [r7, #8]
 8009400:	607a      	str	r2, [r7, #4]
 8009402:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 8009404:	2300      	movs	r3, #0
 8009406:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_preset_mode_histogram_ranging(
 8009408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800940a:	9304      	str	r3, [sp, #16]
 800940c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800940e:	9303      	str	r3, [sp, #12]
 8009410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009412:	9302      	str	r3, [sp, #8]
 8009414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009416:	9301      	str	r3, [sp, #4]
 8009418:	6a3b      	ldr	r3, [r7, #32]
 800941a:	9300      	str	r3, [sp, #0]
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	687a      	ldr	r2, [r7, #4]
 8009420:	68b9      	ldr	r1, [r7, #8]
 8009422:	68f8      	ldr	r0, [r7, #12]
 8009424:	f7ff fe16 	bl	8009054 <VL53LX_preset_mode_histogram_ranging>
 8009428:	4603      	mov	r3, r0
 800942a:	75fb      	strb	r3, [r7, #23]
			ptuning_parms,
			pzone_cfg);



	if (status == VL53LX_ERROR_NONE) {
 800942c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d178      	bne.n	8009526 <VL53LX_preset_mode_histogram_short_range+0x130>





		VL53LX_init_histogram_config_structure(
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	9308      	str	r3, [sp, #32]
 8009438:	2302      	movs	r3, #2
 800943a:	9307      	str	r3, [sp, #28]
 800943c:	2302      	movs	r3, #2
 800943e:	9306      	str	r3, [sp, #24]
 8009440:	2301      	movs	r3, #1
 8009442:	9305      	str	r3, [sp, #20]
 8009444:	2301      	movs	r3, #1
 8009446:	9304      	str	r3, [sp, #16]
 8009448:	2301      	movs	r3, #1
 800944a:	9303      	str	r3, [sp, #12]
 800944c:	2300      	movs	r3, #0
 800944e:	9302      	str	r3, [sp, #8]
 8009450:	2301      	movs	r3, #1
 8009452:	9301      	str	r3, [sp, #4]
 8009454:	2301      	movs	r3, #1
 8009456:	9300      	str	r3, [sp, #0]
 8009458:	2301      	movs	r3, #1
 800945a:	2200      	movs	r2, #0
 800945c:	2107      	movs	r1, #7
 800945e:	2007      	movs	r0, #7
 8009460:	f000 fdd0 	bl	800a004 <VL53LX_init_histogram_config_structure>
				7, 7, 0, 1, 1, 1,
				0, 1, 1, 1, 2, 2,
				phistogram);


		VL53LX_init_histogram_multizone_config_structure(
 8009464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009466:	3302      	adds	r3, #2
 8009468:	9308      	str	r3, [sp, #32]
 800946a:	2302      	movs	r3, #2
 800946c:	9307      	str	r3, [sp, #28]
 800946e:	2302      	movs	r3, #2
 8009470:	9306      	str	r3, [sp, #24]
 8009472:	2301      	movs	r3, #1
 8009474:	9305      	str	r3, [sp, #20]
 8009476:	2301      	movs	r3, #1
 8009478:	9304      	str	r3, [sp, #16]
 800947a:	2301      	movs	r3, #1
 800947c:	9303      	str	r3, [sp, #12]
 800947e:	2300      	movs	r3, #0
 8009480:	9302      	str	r3, [sp, #8]
 8009482:	2301      	movs	r3, #1
 8009484:	9301      	str	r3, [sp, #4]
 8009486:	2301      	movs	r3, #1
 8009488:	9300      	str	r3, [sp, #0]
 800948a:	2301      	movs	r3, #1
 800948c:	2200      	movs	r2, #0
 800948e:	2107      	movs	r1, #7
 8009490:	2007      	movs	r0, #7
 8009492:	f000 fe47 	bl	800a124 <VL53LX_init_histogram_multizone_config_structure>
				0, 1, 1, 1, 2, 2,
				&(pzone_cfg->multizone_hist_cfg));



		VL53LX_copy_hist_cfg_to_static_cfg(
 8009496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009498:	9300      	str	r3, [sp, #0]
 800949a:	6a3b      	ldr	r3, [r7, #32]
 800949c:	683a      	ldr	r2, [r7, #0]
 800949e:	68b9      	ldr	r1, [r7, #8]
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 f846 	bl	8009532 <VL53LX_copy_hist_cfg_to_static_cfg>
				ptiming,
				pdynamic);



		ptiming->range_config__vcsel_period_a = 0x03;
 80094a6:	6a3b      	ldr	r3, [r7, #32]
 80094a8:	2203      	movs	r2, #3
 80094aa:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b = 0x05;
 80094ac:	6a3b      	ldr	r3, [r7, #32]
 80094ae:	2205      	movs	r2, #5
 80094b0:	725a      	strb	r2, [r3, #9]



		ptiming->mm_config__timeout_macrop_a_hi = 0x00;
 80094b2:	6a3b      	ldr	r3, [r7, #32]
 80094b4:	2200      	movs	r2, #0
 80094b6:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo = 0x52;
 80094b8:	6a3b      	ldr	r3, [r7, #32]
 80094ba:	2252      	movs	r2, #82	@ 0x52
 80094bc:	705a      	strb	r2, [r3, #1]
		ptiming->mm_config__timeout_macrop_b_hi = 0x00;
 80094be:	6a3b      	ldr	r3, [r7, #32]
 80094c0:	2200      	movs	r2, #0
 80094c2:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo = 0x37;
 80094c4:	6a3b      	ldr	r3, [r7, #32]
 80094c6:	2237      	movs	r2, #55	@ 0x37
 80094c8:	70da      	strb	r2, [r3, #3]



		ptiming->range_config__timeout_macrop_a_hi = 0x00;
 80094ca:	6a3b      	ldr	r3, [r7, #32]
 80094cc:	2200      	movs	r2, #0
 80094ce:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo = 0x66;
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	2266      	movs	r2, #102	@ 0x66
 80094d4:	715a      	strb	r2, [r3, #5]
		ptiming->range_config__timeout_macrop_b_hi = 0x00;
 80094d6:	6a3b      	ldr	r3, [r7, #32]
 80094d8:	2200      	movs	r2, #0
 80094da:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo = 0x44;
 80094dc:	6a3b      	ldr	r3, [r7, #32]
 80094de:	2244      	movs	r2, #68	@ 0x44
 80094e0:	721a      	strb	r2, [r3, #8]



		pgeneral->cal_config__vcsel_start = 0x03;
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	2203      	movs	r2, #3
 80094e6:	70da      	strb	r2, [r3, #3]



		pgeneral->phasecal_config__timeout_macrop = 0xF5;
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	22f5      	movs	r2, #245	@ 0xf5
 80094ec:	71da      	strb	r2, [r3, #7]



		pdynamic->sd_config__woi_sd0 = 0x03;
 80094ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f0:	2203      	movs	r2, #3
 80094f2:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1 = 0x05;
 80094f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f6:	2205      	movs	r2, #5
 80094f8:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0            =
			ptuning_parms->tp_init_phase_rtn_hist_short;
 80094fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094fc:	7b9a      	ldrb	r2, [r3, #14]
		pdynamic->sd_config__initial_phase_sd0            =
 80094fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009500:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1            =
			ptuning_parms->tp_init_phase_ref_hist_short;
 8009502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009504:	7c5a      	ldrb	r2, [r3, #17]
		pdynamic->sd_config__initial_phase_sd1            =
 8009506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009508:	72da      	strb	r2, [r3, #11]


		phistpostprocess->valid_phase_low = 0x08;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2208      	movs	r2, #8
 800950e:	f883 2020 	strb.w	r2, [r3, #32]
		phistpostprocess->valid_phase_high = 0x28;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2228      	movs	r2, #40	@ 0x28
 8009516:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

		pdynamic->system__sequence_config =
 800951a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951c:	22bb      	movs	r2, #187	@ 0xbb
 800951e:	745a      	strb	r2, [r3, #17]
				VL53LX_SEQUENCE_RANGE_EN;




		psystem->system__mode_start =
 8009520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009522:	2226      	movs	r2, #38	@ 0x26
 8009524:	711a      	strb	r2, [r3, #4]
				VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK;
	}

	LOG_FUNCTION_END(status);

	return status;
 8009526:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800952a:	4618      	mov	r0, r3
 800952c:	3718      	adds	r7, #24
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <VL53LX_copy_hist_cfg_to_static_cfg>:
	VL53LX_histogram_config_t *phistogram,
	VL53LX_static_config_t    *pstatic,
	VL53LX_general_config_t   *pgeneral,
	VL53LX_timing_config_t    *ptiming,
	VL53LX_dynamic_config_t   *pdynamic)
{
 8009532:	b480      	push	{r7}
 8009534:	b085      	sub	sp, #20
 8009536:	af00      	add	r7, sp, #0
 8009538:	60f8      	str	r0, [r7, #12]
 800953a:	60b9      	str	r1, [r7, #8]
 800953c:	607a      	str	r2, [r7, #4]
 800953e:	603b      	str	r3, [r7, #0]
	LOG_FUNCTION_START("");

	SUPPRESS_UNUSED_WARNING(pgeneral);

	pstatic->sigma_estimator__effective_pulse_width_ns =
			phistogram->histogram_config__high_amb_even_bin_0_1;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	7bda      	ldrb	r2, [r3, #15]
	pstatic->sigma_estimator__effective_pulse_width_ns =
 8009544:	68bb      	ldr	r3, [r7, #8]
 8009546:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns =
			phistogram->histogram_config__high_amb_even_bin_2_3;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->sigma_estimator__effective_ambient_width_ns =
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm =
			phistogram->histogram_config__high_amb_even_bin_4_5;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	7c5a      	ldrb	r2, [r3, #17]
	pstatic->sigma_estimator__sigma_ref_mm =
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	751a      	strb	r2, [r3, #20]

	pstatic->algo__crosstalk_compensation_valid_height_mm =
			phistogram->histogram_config__high_amb_odd_bin_0_1;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	7c9a      	ldrb	r2, [r3, #18]
	pstatic->algo__crosstalk_compensation_valid_height_mm =
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	755a      	strb	r2, [r3, #21]

	pstatic->spare_host_config__static_config_spare_0 =
			phistogram->histogram_config__high_amb_odd_bin_2_3;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	7cda      	ldrb	r2, [r3, #19]
	pstatic->spare_host_config__static_config_spare_0 =
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1 =
			phistogram->histogram_config__high_amb_odd_bin_4_5;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	7d1a      	ldrb	r2, [r3, #20]
	pstatic->spare_host_config__static_config_spare_1 =
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps =
		(((uint16_t)phistogram->histogram_config__mid_amb_even_bin_0_1)
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	79db      	ldrb	r3, [r3, #7]
				<< 8)
 8009574:	021b      	lsls	r3, r3, #8
 8009576:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__mid_amb_even_bin_2_3;
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	7a12      	ldrb	r2, [r2, #8]
 800957c:	4413      	add	r3, r2
 800957e:	b29a      	uxth	r2, r3
	pstatic->algo__range_ignore_threshold_mcps =
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	831a      	strh	r2, [r3, #24]

	pstatic->algo__range_ignore_valid_height_mm =
			phistogram->histogram_config__mid_amb_even_bin_4_5;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	7a5a      	ldrb	r2, [r3, #9]
	pstatic->algo__range_ignore_valid_height_mm =
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip =
			phistogram->histogram_config__mid_amb_odd_bin_0_1;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	7a9a      	ldrb	r2, [r3, #10]
	pstatic->algo__range_min_clip =
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	76da      	strb	r2, [r3, #27]
	pstatic->algo__consistency_check__tolerance =
			phistogram->histogram_config__mid_amb_odd_bin_2;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	7ada      	ldrb	r2, [r3, #11]
	pstatic->algo__consistency_check__tolerance =
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	771a      	strb	r2, [r3, #28]

	pstatic->spare_host_config__static_config_spare_2 =
			phistogram->histogram_config__mid_amb_odd_bin_3_4;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->spare_host_config__static_config_spare_2 =
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb =
			phistogram->histogram_config__mid_amb_odd_bin_5;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	7b5a      	ldrb	r2, [r3, #13]
	pstatic->sd_config__reset_stages_msb =
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	779a      	strb	r2, [r3, #30]

	pstatic->sd_config__reset_stages_lsb =
			phistogram->histogram_config__user_bin_offset;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	7b9a      	ldrb	r2, [r3, #14]
	pstatic->sd_config__reset_stages_lsb =
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	77da      	strb	r2, [r3, #31]

	ptiming->range_config__sigma_thresh =
		(((uint16_t)phistogram->histogram_config__low_amb_even_bin_0_1)
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	785b      	ldrb	r3, [r3, #1]
				<< 8)
 80095b8:	021b      	lsls	r3, r3, #8
 80095ba:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__low_amb_even_bin_2_3;
 80095bc:	68fa      	ldr	r2, [r7, #12]
 80095be:	7892      	ldrb	r2, [r2, #2]
 80095c0:	4413      	add	r3, r2
 80095c2:	b29a      	uxth	r2, r3
	ptiming->range_config__sigma_thresh =
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	815a      	strh	r2, [r3, #10]

	ptiming->range_config__min_count_rate_rtn_limit_mcps =
		(((uint16_t)phistogram->histogram_config__low_amb_even_bin_4_5)
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	78db      	ldrb	r3, [r3, #3]
				<< 8)
 80095cc:	021b      	lsls	r3, r3, #8
 80095ce:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__low_amb_odd_bin_0_1;
 80095d0:	68fa      	ldr	r2, [r7, #12]
 80095d2:	7912      	ldrb	r2, [r2, #4]
 80095d4:	4413      	add	r3, r2
 80095d6:	b29a      	uxth	r2, r3
	ptiming->range_config__min_count_rate_rtn_limit_mcps =
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	819a      	strh	r2, [r3, #12]

	ptiming->range_config__valid_phase_low =
			phistogram->histogram_config__low_amb_odd_bin_2_3;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	795a      	ldrb	r2, [r3, #5]
	ptiming->range_config__valid_phase_low =
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high =
			phistogram->histogram_config__low_amb_odd_bin_4_5;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	799a      	ldrb	r2, [r3, #6]
	ptiming->range_config__valid_phase_high =
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	73da      	strb	r2, [r3, #15]

	pdynamic->system__thresh_high =
			phistogram->histogram_config__amb_thresh_low;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	8ada      	ldrh	r2, [r3, #22]
	pdynamic->system__thresh_high =
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	805a      	strh	r2, [r3, #2]

	pdynamic->system__thresh_low =
			phistogram->histogram_config__amb_thresh_high;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	8b1a      	ldrh	r2, [r3, #24]
	pdynamic->system__thresh_low =
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	809a      	strh	r2, [r3, #4]

	pdynamic->system__enable_xtalk_per_quadrant =
			phistogram->histogram_config__spad_array_selection;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	781a      	ldrb	r2, [r3, #0]
	pdynamic->system__enable_xtalk_per_quadrant =
 8009600:	69bb      	ldr	r3, [r7, #24]
 8009602:	719a      	strb	r2, [r3, #6]

	LOG_FUNCTION_END(0);

}
 8009604:	bf00      	nop
 8009606:	3714      	adds	r7, #20
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <VL53LX_copy_hist_bins_to_static_cfg>:

void VL53LX_copy_hist_bins_to_static_cfg(
	VL53LX_histogram_config_t *phistogram,
	VL53LX_static_config_t    *pstatic,
	VL53LX_timing_config_t    *ptiming)
{
 8009610:	b480      	push	{r7}
 8009612:	b085      	sub	sp, #20
 8009614:	af00      	add	r7, sp, #0
 8009616:	60f8      	str	r0, [r7, #12]
 8009618:	60b9      	str	r1, [r7, #8]
 800961a:	607a      	str	r2, [r7, #4]


	LOG_FUNCTION_START("");

	pstatic->sigma_estimator__effective_pulse_width_ns =
			phistogram->histogram_config__high_amb_even_bin_0_1;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	7bda      	ldrb	r2, [r3, #15]
	pstatic->sigma_estimator__effective_pulse_width_ns =
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns =
			phistogram->histogram_config__high_amb_even_bin_2_3;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->sigma_estimator__effective_ambient_width_ns =
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm =
			phistogram->histogram_config__high_amb_even_bin_4_5;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	7c5a      	ldrb	r2, [r3, #17]
	pstatic->sigma_estimator__sigma_ref_mm =
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	751a      	strb	r2, [r3, #20]

	pstatic->algo__crosstalk_compensation_valid_height_mm =
			phistogram->histogram_config__high_amb_odd_bin_0_1;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	7c9a      	ldrb	r2, [r3, #18]
	pstatic->algo__crosstalk_compensation_valid_height_mm =
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	755a      	strb	r2, [r3, #21]

	pstatic->spare_host_config__static_config_spare_0 =
			phistogram->histogram_config__high_amb_odd_bin_2_3;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	7cda      	ldrb	r2, [r3, #19]
	pstatic->spare_host_config__static_config_spare_0 =
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1 =
			phistogram->histogram_config__high_amb_odd_bin_4_5;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	7d1a      	ldrb	r2, [r3, #20]
	pstatic->spare_host_config__static_config_spare_1 =
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps =
		(((uint16_t)phistogram->histogram_config__mid_amb_even_bin_0_1)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	79db      	ldrb	r3, [r3, #7]
				<< 8)
 8009650:	021b      	lsls	r3, r3, #8
 8009652:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__mid_amb_even_bin_2_3;
 8009654:	68fa      	ldr	r2, [r7, #12]
 8009656:	7a12      	ldrb	r2, [r2, #8]
 8009658:	4413      	add	r3, r2
 800965a:	b29a      	uxth	r2, r3
	pstatic->algo__range_ignore_threshold_mcps =
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	831a      	strh	r2, [r3, #24]

	pstatic->algo__range_ignore_valid_height_mm =
			phistogram->histogram_config__mid_amb_even_bin_4_5;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	7a5a      	ldrb	r2, [r3, #9]
	pstatic->algo__range_ignore_valid_height_mm =
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip =
			phistogram->histogram_config__mid_amb_odd_bin_0_1;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	7a9a      	ldrb	r2, [r3, #10]
	pstatic->algo__range_min_clip =
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	76da      	strb	r2, [r3, #27]
	pstatic->algo__consistency_check__tolerance =
			phistogram->histogram_config__mid_amb_odd_bin_2;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	7ada      	ldrb	r2, [r3, #11]
	pstatic->algo__consistency_check__tolerance =
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	771a      	strb	r2, [r3, #28]

	pstatic->spare_host_config__static_config_spare_2 =
			phistogram->histogram_config__mid_amb_odd_bin_3_4;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->spare_host_config__static_config_spare_2 =
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb =
			phistogram->histogram_config__mid_amb_odd_bin_5;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	7b5a      	ldrb	r2, [r3, #13]
	pstatic->sd_config__reset_stages_msb =
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	779a      	strb	r2, [r3, #30]

	ptiming->range_config__sigma_thresh =
		(((uint16_t)phistogram->histogram_config__low_amb_even_bin_0_1)
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	785b      	ldrb	r3, [r3, #1]
				<< 8)
 800968c:	021b      	lsls	r3, r3, #8
 800968e:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__low_amb_even_bin_2_3;
 8009690:	68fa      	ldr	r2, [r7, #12]
 8009692:	7892      	ldrb	r2, [r2, #2]
 8009694:	4413      	add	r3, r2
 8009696:	b29a      	uxth	r2, r3
	ptiming->range_config__sigma_thresh =
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	815a      	strh	r2, [r3, #10]

	ptiming->range_config__min_count_rate_rtn_limit_mcps =
		(((uint16_t)phistogram->histogram_config__low_amb_even_bin_4_5)
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	78db      	ldrb	r3, [r3, #3]
				<< 8)
 80096a0:	021b      	lsls	r3, r3, #8
 80096a2:	b29b      	uxth	r3, r3
		+ (uint16_t)phistogram->histogram_config__low_amb_odd_bin_0_1;
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	7912      	ldrb	r2, [r2, #4]
 80096a8:	4413      	add	r3, r2
 80096aa:	b29a      	uxth	r2, r3
	ptiming->range_config__min_count_rate_rtn_limit_mcps =
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	819a      	strh	r2, [r3, #12]

	ptiming->range_config__valid_phase_low =
			phistogram->histogram_config__low_amb_odd_bin_2_3;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	795a      	ldrb	r2, [r3, #5]
	ptiming->range_config__valid_phase_low =
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high =
			phistogram->histogram_config__low_amb_odd_bin_4_5;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	799a      	ldrb	r2, [r3, #6]
	ptiming->range_config__valid_phase_high =
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	73da      	strb	r2, [r3, #15]

	LOG_FUNCTION_END(0);

}
 80096c0:	bf00      	nop
 80096c2:	3714      	adds	r7, #20
 80096c4:	46bd      	mov	sp, r7
 80096c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ca:	4770      	bx	lr

080096cc <VL53LX_init_version>:
	level, VL53LX_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53LX_init_version(
	VL53LX_DEV        Dev)
{
 80096cc:	b480      	push	{r7}
 80096ce:	b085      	sub	sp, #20
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]


	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	3318      	adds	r3, #24
 80096d8:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53LX_LL_API_IMPLEMENTATION_VER_MAJOR;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2201      	movs	r2, #1
 80096de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	pdev->version.ll_minor    = VL53LX_LL_API_IMPLEMENTATION_VER_MINOR;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2201      	movs	r2, #1
 80096e6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	pdev->version.ll_build    = VL53LX_LL_API_IMPLEMENTATION_VER_SUB;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2201      	movs	r2, #1
 80096ee:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pdev->version.ll_revision = VL53LX_LL_API_IMPLEMENTATION_VER_REVISION;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2200      	movs	r2, #0
 80096f6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80096f8:	bf00      	nop
 80096fa:	3714      	adds	r7, #20
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <VL53LX_init_ll_driver_state>:


void  VL53LX_init_ll_driver_state(
	VL53LX_DEV         Dev,
	VL53LX_DeviceState device_state)
{
 8009704:	b480      	push	{r7}
 8009706:	b085      	sub	sp, #20
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	460b      	mov	r3, r1
 800970e:	70fb      	strb	r3, [r7, #3]


	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	3318      	adds	r3, #24
 8009714:	60fb      	str	r3, [r7, #12]
	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	332c      	adds	r3, #44	@ 0x2c
 800971a:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	78fa      	ldrb	r2, [r7, #3]
 8009720:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	2200      	movs	r2, #0
 8009726:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	2202      	movs	r2, #2
 800972c:	711a      	strb	r2, [r3, #4]
	pstate->cfg_timing_status = 0;
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	2200      	movs	r2, #0
 8009732:	715a      	strb	r2, [r3, #5]
	pstate->cfg_zone_id       = 0;
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	2200      	movs	r2, #0
 8009738:	719a      	strb	r2, [r3, #6]

	pstate->rd_device_state   = device_state;
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	78fa      	ldrb	r2, [r7, #3]
 800973e:	71da      	strb	r2, [r3, #7]
	pstate->rd_stream_count   = 0;
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	2200      	movs	r2, #0
 8009744:	721a      	strb	r2, [r3, #8]
	pstate->rd_gph_id         = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	2202      	movs	r2, #2
 800974a:	72da      	strb	r2, [r3, #11]
	pstate->rd_timing_status  = 0;
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	2200      	movs	r2, #0
 8009750:	731a      	strb	r2, [r3, #12]
	pstate->rd_zone_id        = 0;
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	2200      	movs	r2, #0
 8009756:	735a      	strb	r2, [r3, #13]

}
 8009758:	bf00      	nop
 800975a:	3714      	adds	r7, #20
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <VL53LX_update_ll_driver_rd_state>:


VL53LX_Error  VL53LX_update_ll_driver_rd_state(
	VL53LX_DEV         Dev)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]


	VL53LX_Error        status  = VL53LX_ERROR_NONE;
 800976c:	2300      	movs	r3, #0
 800976e:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	3318      	adds	r3, #24
 8009774:	613b      	str	r3, [r7, #16]
	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	332c      	adds	r3, #44	@ 0x2c
 800977a:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");



	if ((pdev->sys_ctrl.system__mode_start &
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 8009782:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009786:	2b00      	cmp	r3, #0
 8009788:	d115      	bne.n	80097b6 <VL53LX_update_ll_driver_rd_state+0x52>
		VL53LX_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53LX_DEVICESTATE_SW_STANDBY;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2203      	movs	r2, #3
 800978e:	71da      	strb	r2, [r3, #7]
		pstate->rd_stream_count  = 0;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	2200      	movs	r2, #0
 8009794:	721a      	strb	r2, [r3, #8]
		pstate->rd_internal_stream_count = 0;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2200      	movs	r2, #0
 800979a:	725a      	strb	r2, [r3, #9]
		pstate->rd_internal_stream_count_val = 0;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2200      	movs	r2, #0
 80097a0:	729a      	strb	r2, [r3, #10]
		pstate->rd_gph_id = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2202      	movs	r2, #2
 80097a6:	72da      	strb	r2, [r3, #11]
		pstate->rd_timing_status = 0;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2200      	movs	r2, #0
 80097ac:	731a      	strb	r2, [r3, #12]
		pstate->rd_zone_id       = 0;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2200      	movs	r2, #0
 80097b2:	735a      	strb	r2, [r3, #13]
 80097b4:	e0be      	b.n	8009934 <VL53LX_update_ll_driver_rd_state+0x1d0>

	} else {



		if (pstate->rd_stream_count == 0xFF)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	7a1b      	ldrb	r3, [r3, #8]
 80097ba:	2bff      	cmp	r3, #255	@ 0xff
 80097bc:	d103      	bne.n	80097c6 <VL53LX_update_ll_driver_rd_state+0x62>
			pstate->rd_stream_count = 0x80;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	2280      	movs	r2, #128	@ 0x80
 80097c2:	721a      	strb	r2, [r3, #8]
 80097c4:	e005      	b.n	80097d2 <VL53LX_update_ll_driver_rd_state+0x6e>
		else
			pstate->rd_stream_count++;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	7a1b      	ldrb	r3, [r3, #8]
 80097ca:	3301      	adds	r3, #1
 80097cc:	b2da      	uxtb	r2, r3
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	721a      	strb	r2, [r3, #8]


		status = VL53LX_update_internal_stream_counters(Dev,
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	7a19      	ldrb	r1, [r3, #8]
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f103 0209 	add.w	r2, r3, #9
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	330a      	adds	r3, #10
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f002 fdb3 	bl	800c34c <VL53LX_update_internal_stream_counters>
 80097e6:	4603      	mov	r3, r0
 80097e8:	75fb      	strb	r3, [r7, #23]
			&(pstate->rd_internal_stream_count),
			&(pstate->rd_internal_stream_count_val));



		pstate->rd_gph_id ^= VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	7adb      	ldrb	r3, [r3, #11]
 80097ee:	f083 0302 	eor.w	r3, r3, #2
 80097f2:	b2da      	uxtb	r2, r3
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	72da      	strb	r2, [r3, #11]



		switch (pstate->rd_device_state) {
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	79db      	ldrb	r3, [r3, #7]
 80097fc:	3b03      	subs	r3, #3
 80097fe:	2b05      	cmp	r3, #5
 8009800:	f200 8082 	bhi.w	8009908 <VL53LX_update_ll_driver_rd_state+0x1a4>
 8009804:	a201      	add	r2, pc, #4	@ (adr r2, 800980c <VL53LX_update_ll_driver_rd_state+0xa8>)
 8009806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800980a:	bf00      	nop
 800980c:	08009825 	.word	0x08009825
 8009810:	08009909 	.word	0x08009909
 8009814:	08009909 	.word	0x08009909
 8009818:	08009877 	.word	0x08009877
 800981c:	080098ad 	.word	0x080098ad
 8009820:	080098d7 	.word	0x080098d7

		case VL53LX_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	f893 335e 	ldrb.w	r3, [r3, #862]	@ 0x35e
 800982a:	f003 0302 	and.w	r3, r3, #2
 800982e:	2b00      	cmp	r3, #0
 8009830:	dd03      	ble.n	800983a <VL53LX_update_ll_driver_rd_state+0xd6>
				VL53LX_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2206      	movs	r2, #6
 8009836:	71da      	strb	r2, [r3, #7]
 8009838:	e00d      	b.n	8009856 <VL53LX_update_ll_driver_rd_state+0xf2>
				VL53LX_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				if (pstate->rd_zone_id >=
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	7b5a      	ldrb	r2, [r3, #13]
					pdev->zone_cfg.active_zones)
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
				if (pstate->rd_zone_id >=
 8009844:	429a      	cmp	r2, r3
 8009846:	d303      	bcc.n	8009850 <VL53LX_update_ll_driver_rd_state+0xec>
					pstate->rd_device_state =
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	2208      	movs	r2, #8
 800984c:	71da      	strb	r2, [r3, #7]
 800984e:	e002      	b.n	8009856 <VL53LX_update_ll_driver_rd_state+0xf2>
					VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA;
				else
					pstate->rd_device_state =
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	2207      	movs	r2, #7
 8009854:	71da      	strb	r2, [r3, #7]
					VL53LX_DEVICESTATE_RANGING_GATHER_DATA;
			}

			pstate->rd_stream_count  = 0;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2200      	movs	r2, #0
 800985a:	721a      	strb	r2, [r3, #8]
			pstate->rd_internal_stream_count = 0;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2200      	movs	r2, #0
 8009860:	725a      	strb	r2, [r3, #9]
			pstate->rd_internal_stream_count_val = 0;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2200      	movs	r2, #0
 8009866:	729a      	strb	r2, [r3, #10]
			pstate->rd_timing_status = 0;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2200      	movs	r2, #0
 800986c:	731a      	strb	r2, [r3, #12]
			pstate->rd_zone_id       = 0;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	2200      	movs	r2, #0
 8009872:	735a      	strb	r2, [r3, #13]

			break;
 8009874:	e05e      	b.n	8009934 <VL53LX_update_ll_driver_rd_state+0x1d0>

		case VL53LX_DEVICESTATE_RANGING_WAIT_GPH_SYNC:
			pstate->rd_stream_count = 0;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2200      	movs	r2, #0
 800987a:	721a      	strb	r2, [r3, #8]
			pstate->rd_internal_stream_count = 0;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2200      	movs	r2, #0
 8009880:	725a      	strb	r2, [r3, #9]
			pstate->rd_internal_stream_count_val = 0;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2200      	movs	r2, #0
 8009886:	729a      	strb	r2, [r3, #10]
			pstate->rd_zone_id      = 0;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	2200      	movs	r2, #0
 800988c:	735a      	strb	r2, [r3, #13]
			if (pstate->rd_zone_id >=
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	7b5a      	ldrb	r2, [r3, #13]
				pdev->zone_cfg.active_zones)
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->rd_zone_id >=
 8009898:	429a      	cmp	r2, r3
 800989a:	d303      	bcc.n	80098a4 <VL53LX_update_ll_driver_rd_state+0x140>
				pstate->rd_device_state =
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2208      	movs	r2, #8
 80098a0:	71da      	strb	r2, [r3, #7]
					VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA;
			else
				pstate->rd_device_state =
					VL53LX_DEVICESTATE_RANGING_GATHER_DATA;

			break;
 80098a2:	e047      	b.n	8009934 <VL53LX_update_ll_driver_rd_state+0x1d0>
				pstate->rd_device_state =
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2207      	movs	r2, #7
 80098a8:	71da      	strb	r2, [r3, #7]
			break;
 80098aa:	e043      	b.n	8009934 <VL53LX_update_ll_driver_rd_state+0x1d0>

		case VL53LX_DEVICESTATE_RANGING_GATHER_DATA:
			pstate->rd_zone_id++;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	7b5b      	ldrb	r3, [r3, #13]
 80098b0:	3301      	adds	r3, #1
 80098b2:	b2da      	uxtb	r2, r3
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	735a      	strb	r2, [r3, #13]
			if (pstate->rd_zone_id >=
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	7b5a      	ldrb	r2, [r3, #13]
				pdev->zone_cfg.active_zones)
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->rd_zone_id >=
 80098c2:	429a      	cmp	r2, r3
 80098c4:	d303      	bcc.n	80098ce <VL53LX_update_ll_driver_rd_state+0x16a>
				pstate->rd_device_state =
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2208      	movs	r2, #8
 80098ca:	71da      	strb	r2, [r3, #7]
					VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA;
			else
				pstate->rd_device_state =
					VL53LX_DEVICESTATE_RANGING_GATHER_DATA;

			break;
 80098cc:	e032      	b.n	8009934 <VL53LX_update_ll_driver_rd_state+0x1d0>
				pstate->rd_device_state =
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2207      	movs	r2, #7
 80098d2:	71da      	strb	r2, [r3, #7]
			break;
 80098d4:	e02e      	b.n	8009934 <VL53LX_update_ll_driver_rd_state+0x1d0>

		case VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA:
			pstate->rd_zone_id        = 0;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2200      	movs	r2, #0
 80098da:	735a      	strb	r2, [r3, #13]
			pstate->rd_timing_status ^= 0x01;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	7b1b      	ldrb	r3, [r3, #12]
 80098e0:	f083 0301 	eor.w	r3, r3, #1
 80098e4:	b2da      	uxtb	r2, r3
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	731a      	strb	r2, [r3, #12]

			if (pstate->rd_zone_id >=
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	7b5a      	ldrb	r2, [r3, #13]
				pdev->zone_cfg.active_zones)
 80098ee:	693b      	ldr	r3, [r7, #16]
 80098f0:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->rd_zone_id >=
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d303      	bcc.n	8009900 <VL53LX_update_ll_driver_rd_state+0x19c>
				pstate->rd_device_state =
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2208      	movs	r2, #8
 80098fc:	71da      	strb	r2, [r3, #7]
					VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA;
			else
				pstate->rd_device_state =
					VL53LX_DEVICESTATE_RANGING_GATHER_DATA;
			break;
 80098fe:	e019      	b.n	8009934 <VL53LX_update_ll_driver_rd_state+0x1d0>
				pstate->rd_device_state =
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2207      	movs	r2, #7
 8009904:	71da      	strb	r2, [r3, #7]
			break;
 8009906:	e015      	b.n	8009934 <VL53LX_update_ll_driver_rd_state+0x1d0>

		default:
			pstate->rd_device_state  =
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2203      	movs	r2, #3
 800990c:	71da      	strb	r2, [r3, #7]
				VL53LX_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	2200      	movs	r2, #0
 8009912:	721a      	strb	r2, [r3, #8]
			pstate->rd_internal_stream_count = 0;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2200      	movs	r2, #0
 8009918:	725a      	strb	r2, [r3, #9]
			pstate->rd_internal_stream_count_val = 0;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	2200      	movs	r2, #0
 800991e:	729a      	strb	r2, [r3, #10]
			pstate->rd_gph_id = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2202      	movs	r2, #2
 8009924:	72da      	strb	r2, [r3, #11]
			pstate->rd_timing_status = 0;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2200      	movs	r2, #0
 800992a:	731a      	strb	r2, [r3, #12]
			pstate->rd_zone_id       = 0;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2200      	movs	r2, #0
 8009930:	735a      	strb	r2, [r3, #13]
			break;
 8009932:	bf00      	nop



	LOG_FUNCTION_END(status);

	return status;
 8009934:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009938:	4618      	mov	r0, r3
 800993a:	3718      	adds	r7, #24
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <VL53LX_check_ll_driver_rd_state>:


VL53LX_Error VL53LX_check_ll_driver_rd_state(
	VL53LX_DEV         Dev)
{
 8009940:	b480      	push	{r7}
 8009942:	b08d      	sub	sp, #52	@ 0x34
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]


	VL53LX_Error         status = VL53LX_ERROR_NONE;
 8009948:	2300      	movs	r3, #0
 800994a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	VL53LX_LLDriverData_t  *pdev =
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	3318      	adds	r3, #24
 8009952:	62bb      	str	r3, [r7, #40]	@ 0x28
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t  *pres =
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 800995a:	627b      	str	r3, [r7, #36]	@ 0x24
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 800995c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995e:	332c      	adds	r3, #44	@ 0x2c
 8009960:	623b      	str	r3, [r7, #32]
	VL53LX_system_results_t   *psys_results = &(pdev->sys_results);
 8009962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009964:	f203 3366 	addw	r3, r3, #870	@ 0x366
 8009968:	61fb      	str	r3, [r7, #28]
	VL53LX_histogram_bin_data_t *phist_data = &(pdev->hist_data);
 800996a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800996c:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8009970:	61bb      	str	r3, [r7, #24]
	VL53LX_zone_private_dyn_cfgs_t *pZ = &(pres->zone_dyn_cfgs);
 8009972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009974:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8009978:	617b      	str	r3, [r7, #20]

	uint8_t   device_range_status   = 0;
 800997a:	2300      	movs	r3, #0
 800997c:	74fb      	strb	r3, [r7, #19]
	uint8_t   device_stream_count   = 0;
 800997e:	2300      	movs	r3, #0
 8009980:	74bb      	strb	r3, [r7, #18]
	uint8_t   device_gph_id         = 0;
 8009982:	2300      	movs	r3, #0
 8009984:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	uint8_t   histogram_mode        = 0;
 8009988:	2300      	movs	r3, #0
 800998a:	747b      	strb	r3, [r7, #17]
	uint8_t   expected_stream_count = 0;
 800998c:	2300      	movs	r3, #0
 800998e:	743b      	strb	r3, [r7, #16]
	uint8_t   expected_gph_id       = 0;
 8009990:	2300      	movs	r3, #0
 8009992:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");



	device_range_status =
			psys_results->result__range_status &
 8009994:	69fb      	ldr	r3, [r7, #28]
 8009996:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 8009998:	f003 031f 	and.w	r3, r3, #31
 800999c:	74fb      	strb	r3, [r7, #19]
			VL53LX_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 800999e:	69fb      	ldr	r3, [r7, #28]
 80099a0:	78db      	ldrb	r3, [r3, #3]
 80099a2:	74bb      	strb	r3, [r7, #18]



	histogram_mode =
		(pdev->sys_ctrl.system__mode_start &
 80099a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a6:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 80099aa:	f003 0302 	and.w	r3, r3, #2
		VL53LX_DEVICESCHEDULERMODE_HISTOGRAM) ==
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	bf14      	ite	ne
 80099b2:	2301      	movne	r3, #1
 80099b4:	2300      	moveq	r3, #0
 80099b6:	b2db      	uxtb	r3, r3
	histogram_mode =
 80099b8:	747b      	strb	r3, [r7, #17]
		VL53LX_DEVICESCHEDULERMODE_HISTOGRAM;


	device_gph_id = (psys_results->result__interrupt_status &
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	781b      	ldrb	r3, [r3, #0]
		VL53LX_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 80099be:	111b      	asrs	r3, r3, #4
 80099c0:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 80099c2:	f003 0302 	and.w	r3, r3, #2
 80099c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	if (histogram_mode)
 80099ca:	7c7b      	ldrb	r3, [r7, #17]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d008      	beq.n	80099e2 <VL53LX_check_ll_driver_rd_state+0xa2>
		device_gph_id = (phist_data->result__interrupt_status &
 80099d0:	69bb      	ldr	r3, [r7, #24]
 80099d2:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
			VL53LX_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 80099d6:	111b      	asrs	r3, r3, #4
 80099d8:	b2db      	uxtb	r3, r3
		device_gph_id = (phist_data->result__interrupt_status &
 80099da:	f003 0302 	and.w	r3, r3, #2
 80099de:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e



	if (!((pdev->sys_ctrl.system__mode_start &
 80099e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e4:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 80099e8:	f003 0320 	and.w	r3, r3, #32
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d04e      	beq.n	8009a8e <VL53LX_check_ll_driver_rd_state+0x14e>
		VL53LX_DEVICEMEASUREMENTMODE_BACKTOBACK))
		goto ENDFUNC;



	if (pstate->rd_device_state ==
 80099f0:	6a3b      	ldr	r3, [r7, #32]
 80099f2:	79db      	ldrb	r3, [r3, #7]
 80099f4:	2b06      	cmp	r3, #6
 80099f6:	d109      	bne.n	8009a0c <VL53LX_check_ll_driver_rd_state+0xcc>
		VL53LX_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

		if (histogram_mode == 0) {
 80099f8:	7c7b      	ldrb	r3, [r7, #17]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d14a      	bne.n	8009a94 <VL53LX_check_ll_driver_rd_state+0x154>
			if (device_range_status !=
 80099fe:	7cfb      	ldrb	r3, [r7, #19]
 8009a00:	2b12      	cmp	r3, #18
 8009a02:	d047      	beq.n	8009a94 <VL53LX_check_ll_driver_rd_state+0x154>
			VL53LX_DEVICEERROR_GPHSTREAMCOUNT0READY)
				status =
 8009a04:	23ef      	movs	r3, #239	@ 0xef
 8009a06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009a0a:	e043      	b.n	8009a94 <VL53LX_check_ll_driver_rd_state+0x154>
				VL53LX_ERROR_GPH_SYNC_CHECK_FAIL;

		}
	} else {
		if (pstate->rd_stream_count != device_stream_count)
 8009a0c:	6a3b      	ldr	r3, [r7, #32]
 8009a0e:	7a1b      	ldrb	r3, [r3, #8]
 8009a10:	7cba      	ldrb	r2, [r7, #18]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	d002      	beq.n	8009a1c <VL53LX_check_ll_driver_rd_state+0xdc>
			status = VL53LX_ERROR_STREAM_COUNT_CHECK_FAIL;
 8009a16:	23ee      	movs	r3, #238	@ 0xee
 8009a18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


		if (pstate->rd_gph_id != device_gph_id)
 8009a1c:	6a3b      	ldr	r3, [r7, #32]
 8009a1e:	7adb      	ldrb	r3, [r3, #11]
 8009a20:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d002      	beq.n	8009a2e <VL53LX_check_ll_driver_rd_state+0xee>
			status = VL53LX_ERROR_GPH_ID_CHECK_FAIL;
 8009a28:	23ed      	movs	r3, #237	@ 0xed
 8009a2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f




		expected_stream_count =
		pZ->VL53LX_p_003[pstate->rd_zone_id].expected_stream_count;
 8009a2e:	6a3b      	ldr	r3, [r7, #32]
 8009a30:	7b5b      	ldrb	r3, [r3, #13]
 8009a32:	4619      	mov	r1, r3
		expected_stream_count =
 8009a34:	697a      	ldr	r2, [r7, #20]
 8009a36:	460b      	mov	r3, r1
 8009a38:	009b      	lsls	r3, r3, #2
 8009a3a:	440b      	add	r3, r1
 8009a3c:	005b      	lsls	r3, r3, #1
 8009a3e:	4413      	add	r3, r2
 8009a40:	3302      	adds	r3, #2
 8009a42:	781b      	ldrb	r3, [r3, #0]
 8009a44:	743b      	strb	r3, [r7, #16]
		expected_gph_id =
		pZ->VL53LX_p_003[pstate->rd_zone_id].expected_gph_id;
 8009a46:	6a3b      	ldr	r3, [r7, #32]
 8009a48:	7b5b      	ldrb	r3, [r3, #13]
 8009a4a:	4619      	mov	r1, r3
		expected_gph_id =
 8009a4c:	697a      	ldr	r2, [r7, #20]
 8009a4e:	460b      	mov	r3, r1
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	440b      	add	r3, r1
 8009a54:	005b      	lsls	r3, r3, #1
 8009a56:	4413      	add	r3, r2
 8009a58:	3303      	adds	r3, #3
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	73fb      	strb	r3, [r7, #15]



		if (expected_stream_count != device_stream_count) {
 8009a5e:	7c3a      	ldrb	r2, [r7, #16]
 8009a60:	7cbb      	ldrb	r3, [r7, #18]
 8009a62:	429a      	cmp	r2, r3
 8009a64:	d00a      	beq.n	8009a7c <VL53LX_check_ll_driver_rd_state+0x13c>


			if (!((pdev->zone_cfg.active_zones == 0) &&
 8009a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a68:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d102      	bne.n	8009a76 <VL53LX_check_ll_driver_rd_state+0x136>
 8009a70:	7cbb      	ldrb	r3, [r7, #18]
 8009a72:	2bff      	cmp	r3, #255	@ 0xff
 8009a74:	d002      	beq.n	8009a7c <VL53LX_check_ll_driver_rd_state+0x13c>
				(device_stream_count == 255)))
				status =
 8009a76:	23ec      	movs	r3, #236	@ 0xec
 8009a78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		}



		if (expected_gph_id != device_gph_id)
 8009a7c:	7bfa      	ldrb	r2, [r7, #15]
 8009a7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d005      	beq.n	8009a92 <VL53LX_check_ll_driver_rd_state+0x152>
			status = VL53LX_ERROR_ZONE_GPH_ID_CHECK_FAIL;
 8009a86:	23eb      	movs	r3, #235	@ 0xeb
 8009a88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009a8c:	e002      	b.n	8009a94 <VL53LX_check_ll_driver_rd_state+0x154>
		goto ENDFUNC;
 8009a8e:	bf00      	nop
 8009a90:	e000      	b.n	8009a94 <VL53LX_check_ll_driver_rd_state+0x154>

	}



ENDFUNC:
 8009a92:	bf00      	nop
	LOG_FUNCTION_END(status);
	return status;
 8009a94:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3734      	adds	r7, #52	@ 0x34
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <VL53LX_update_ll_driver_cfg_state>:


VL53LX_Error  VL53LX_update_ll_driver_cfg_state(
	VL53LX_DEV         Dev)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b088      	sub	sp, #32
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]


	VL53LX_Error         status = VL53LX_ERROR_NONE;
 8009aac:	2300      	movs	r3, #0
 8009aae:	77fb      	strb	r3, [r7, #31]
	VL53LX_LLDriverData_t  *pdev =
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	3318      	adds	r3, #24
 8009ab4:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t  *pres =
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8009abc:	617b      	str	r3, [r7, #20]
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	332c      	adds	r3, #44	@ 0x2c
 8009ac2:	613b      	str	r3, [r7, #16]
	VL53LX_zone_private_dyn_cfgs_t *pZ = &(pres->zone_dyn_cfgs);
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8009aca:	60fb      	str	r3, [r7, #12]





	if ((pdev->sys_ctrl.system__mode_start &
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	f893 3364 	ldrb.w	r3, [r3, #868]	@ 0x364
 8009ad2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d11b      	bne.n	8009b12 <VL53LX_update_ll_driver_cfg_state+0x6e>
		VL53LX_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53LX_DEVICESTATE_SW_STANDBY;
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	2203      	movs	r2, #3
 8009ade:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	705a      	strb	r2, [r3, #1]
		pstate->cfg_internal_stream_count = 0;
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	709a      	strb	r2, [r3, #2]
		pstate->cfg_internal_stream_count_val = 0;
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	2200      	movs	r2, #0
 8009af0:	70da      	strb	r2, [r3, #3]
		pstate->cfg_gph_id = VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	2202      	movs	r2, #2
 8009af6:	711a      	strb	r2, [r3, #4]
		pstate->cfg_timing_status = 0;
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	2200      	movs	r2, #0
 8009afc:	715a      	strb	r2, [r3, #5]
		pstate->cfg_zone_id       = 0;
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	2200      	movs	r2, #0
 8009b02:	719a      	strb	r2, [r3, #6]
		prev_cfg_zone_id          = 0;
 8009b04:	2300      	movs	r3, #0
 8009b06:	77bb      	strb	r3, [r7, #30]
		prev_cfg_gph_id           = 0;
 8009b08:	2300      	movs	r3, #0
 8009b0a:	777b      	strb	r3, [r7, #29]
		prev_cfg_stream_count     = 0;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	773b      	strb	r3, [r7, #28]
 8009b10:	e0b1      	b.n	8009c76 <VL53LX_update_ll_driver_cfg_state+0x1d2>

	} else {

		prev_cfg_gph_id           = pstate->cfg_gph_id;
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	791b      	ldrb	r3, [r3, #4]
 8009b16:	777b      	strb	r3, [r7, #29]
		prev_cfg_zone_id          = pstate->cfg_zone_id;
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	799b      	ldrb	r3, [r3, #6]
 8009b1c:	77bb      	strb	r3, [r7, #30]
		prev_cfg_stream_count     = pstate->cfg_stream_count;
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	785b      	ldrb	r3, [r3, #1]
 8009b22:	773b      	strb	r3, [r7, #28]



		if (pstate->cfg_stream_count == 0xFF)
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	785b      	ldrb	r3, [r3, #1]
 8009b28:	2bff      	cmp	r3, #255	@ 0xff
 8009b2a:	d103      	bne.n	8009b34 <VL53LX_update_ll_driver_cfg_state+0x90>
			pstate->cfg_stream_count = 0x80;
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	2280      	movs	r2, #128	@ 0x80
 8009b30:	705a      	strb	r2, [r3, #1]
 8009b32:	e005      	b.n	8009b40 <VL53LX_update_ll_driver_cfg_state+0x9c>
		else
			pstate->cfg_stream_count++;
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	785b      	ldrb	r3, [r3, #1]
 8009b38:	3301      	adds	r3, #1
 8009b3a:	b2da      	uxtb	r2, r3
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	705a      	strb	r2, [r3, #1]


		status = VL53LX_update_internal_stream_counters(
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	7859      	ldrb	r1, [r3, #1]
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	1c9a      	adds	r2, r3, #2
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	3303      	adds	r3, #3
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f002 fbfd 	bl	800c34c <VL53LX_update_internal_stream_counters>
 8009b52:	4603      	mov	r3, r0
 8009b54:	77fb      	strb	r3, [r7, #31]
			&(pstate->cfg_internal_stream_count),
			&(pstate->cfg_internal_stream_count_val));



		pstate->cfg_gph_id ^= VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	791b      	ldrb	r3, [r3, #4]
 8009b5a:	f083 0302 	eor.w	r3, r3, #2
 8009b5e:	b2da      	uxtb	r2, r3
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	711a      	strb	r2, [r3, #4]



		switch (pstate->cfg_device_state) {
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	781b      	ldrb	r3, [r3, #0]
 8009b68:	2b05      	cmp	r3, #5
 8009b6a:	d053      	beq.n	8009c14 <VL53LX_update_ll_driver_cfg_state+0x170>
 8009b6c:	2b05      	cmp	r3, #5
 8009b6e:	dc69      	bgt.n	8009c44 <VL53LX_update_ll_driver_cfg_state+0x1a0>
 8009b70:	2b03      	cmp	r3, #3
 8009b72:	d002      	beq.n	8009b7a <VL53LX_update_ll_driver_cfg_state+0xd6>
 8009b74:	2b04      	cmp	r3, #4
 8009b76:	d02d      	beq.n	8009bd4 <VL53LX_update_ll_driver_cfg_state+0x130>
 8009b78:	e064      	b.n	8009c44 <VL53LX_update_ll_driver_cfg_state+0x1a0>

		case VL53LX_DEVICESTATE_SW_STANDBY:
			pstate->cfg_zone_id = 1;
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	719a      	strb	r2, [r3, #6]
			if (pstate->cfg_zone_id >
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	799a      	ldrb	r2, [r3, #6]
				pdev->zone_cfg.active_zones) {
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->cfg_zone_id >
 8009b8a:	429a      	cmp	r2, r3
 8009b8c:	d909      	bls.n	8009ba2 <VL53LX_update_ll_driver_cfg_state+0xfe>
				pstate->cfg_zone_id = 0;
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	2200      	movs	r2, #0
 8009b92:	719a      	strb	r2, [r3, #6]
				pstate->cfg_timing_status ^= 0x01;
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	795b      	ldrb	r3, [r3, #5]
 8009b98:	f083 0301 	eor.w	r3, r3, #1
 8009b9c:	b2da      	uxtb	r2, r3
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	715a      	strb	r2, [r3, #5]
			}
			pstate->cfg_stream_count = 1;
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	705a      	strb	r2, [r3, #1]

			if (pdev->gen_cfg.global_config__stream_divider == 0) {
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d106      	bne.n	8009bc0 <VL53LX_update_ll_driver_cfg_state+0x11c>
				pstate->cfg_internal_stream_count = 1;
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	709a      	strb	r2, [r3, #2]
				pstate->cfg_internal_stream_count_val = 0;
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	70da      	strb	r2, [r3, #3]
 8009bbe:	e005      	b.n	8009bcc <VL53LX_update_ll_driver_cfg_state+0x128>
			} else {
				pstate->cfg_internal_stream_count = 0;
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	709a      	strb	r2, [r3, #2]
				pstate->cfg_internal_stream_count_val = 1;
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	70da      	strb	r2, [r3, #3]
			}
			pstate->cfg_device_state =
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	2204      	movs	r2, #4
 8009bd0:	701a      	strb	r2, [r3, #0]
					VL53LX_DEVICESTATE_RANGING_DSS_AUTO;
			break;
 8009bd2:	e050      	b.n	8009c76 <VL53LX_update_ll_driver_cfg_state+0x1d2>

		case VL53LX_DEVICESTATE_RANGING_DSS_AUTO:
			pstate->cfg_zone_id++;
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	799b      	ldrb	r3, [r3, #6]
 8009bd8:	3301      	adds	r3, #1
 8009bda:	b2da      	uxtb	r2, r3
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	719a      	strb	r2, [r3, #6]
			if (pstate->cfg_zone_id >
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	799a      	ldrb	r2, [r3, #6]
				pdev->zone_cfg.active_zones) {
 8009be4:	69bb      	ldr	r3, [r7, #24]
 8009be6:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->cfg_zone_id >
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d940      	bls.n	8009c70 <VL53LX_update_ll_driver_cfg_state+0x1cc>

				pstate->cfg_zone_id = 0;
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	719a      	strb	r2, [r3, #6]
				pstate->cfg_timing_status ^= 0x01;
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	795b      	ldrb	r3, [r3, #5]
 8009bf8:	f083 0301 	eor.w	r3, r3, #1
 8009bfc:	b2da      	uxtb	r2, r3
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	715a      	strb	r2, [r3, #5]




				if (pdev->zone_cfg.active_zones > 0) {
 8009c02:	69bb      	ldr	r3, [r7, #24]
 8009c04:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d031      	beq.n	8009c70 <VL53LX_update_ll_driver_cfg_state+0x1cc>
					pstate->cfg_device_state =
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	2205      	movs	r2, #5
 8009c10:	701a      	strb	r2, [r3, #0]
					VL53LX_DEVICESTATE_RANGING_DSS_MANUAL;
				}
			}
			break;
 8009c12:	e02d      	b.n	8009c70 <VL53LX_update_ll_driver_cfg_state+0x1cc>

		case VL53LX_DEVICESTATE_RANGING_DSS_MANUAL:
			pstate->cfg_zone_id++;
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	799b      	ldrb	r3, [r3, #6]
 8009c18:	3301      	adds	r3, #1
 8009c1a:	b2da      	uxtb	r2, r3
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	719a      	strb	r2, [r3, #6]
			if (pstate->cfg_zone_id >
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	799a      	ldrb	r2, [r3, #6]
				pdev->zone_cfg.active_zones) {
 8009c24:	69bb      	ldr	r3, [r7, #24]
 8009c26:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
			if (pstate->cfg_zone_id >
 8009c2a:	429a      	cmp	r2, r3
 8009c2c:	d922      	bls.n	8009c74 <VL53LX_update_ll_driver_cfg_state+0x1d0>
				pstate->cfg_zone_id = 0;
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	2200      	movs	r2, #0
 8009c32:	719a      	strb	r2, [r3, #6]
				pstate->cfg_timing_status ^= 0x01;
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	795b      	ldrb	r3, [r3, #5]
 8009c38:	f083 0301 	eor.w	r3, r3, #1
 8009c3c:	b2da      	uxtb	r2, r3
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	715a      	strb	r2, [r3, #5]
			}
			break;
 8009c42:	e017      	b.n	8009c74 <VL53LX_update_ll_driver_cfg_state+0x1d0>

		default:
			pstate->cfg_device_state =
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	2203      	movs	r2, #3
 8009c48:	701a      	strb	r2, [r3, #0]
					VL53LX_DEVICESTATE_SW_STANDBY;
			pstate->cfg_stream_count = 0;
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	705a      	strb	r2, [r3, #1]
			pstate->cfg_internal_stream_count = 0;
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	2200      	movs	r2, #0
 8009c54:	709a      	strb	r2, [r3, #2]
			pstate->cfg_internal_stream_count_val = 0;
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	70da      	strb	r2, [r3, #3]
			pstate->cfg_gph_id =
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	2202      	movs	r2, #2
 8009c60:	711a      	strb	r2, [r3, #4]
					VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
			pstate->cfg_timing_status = 0;
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	2200      	movs	r2, #0
 8009c66:	715a      	strb	r2, [r3, #5]
			pstate->cfg_zone_id       = 0;
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	719a      	strb	r2, [r3, #6]
			break;
 8009c6e:	e002      	b.n	8009c76 <VL53LX_update_ll_driver_cfg_state+0x1d2>
			break;
 8009c70:	bf00      	nop
 8009c72:	e000      	b.n	8009c76 <VL53LX_update_ll_driver_cfg_state+0x1d2>
			break;
 8009c74:	bf00      	nop
		}
	}


	if (pdev->zone_cfg.active_zones == 0) {
 8009c76:	69bb      	ldr	r3, [r7, #24]
 8009c78:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d11d      	bne.n	8009cbc <VL53LX_update_ll_driver_cfg_state+0x218>

		pZ->VL53LX_p_003[prev_cfg_zone_id].expected_stream_count
 8009c80:	7fba      	ldrb	r2, [r7, #30]
			= prev_cfg_stream_count - 1;
 8009c82:	7f3b      	ldrb	r3, [r7, #28]
 8009c84:	3b01      	subs	r3, #1
 8009c86:	b2d8      	uxtb	r0, r3
 8009c88:	68f9      	ldr	r1, [r7, #12]
 8009c8a:	4613      	mov	r3, r2
 8009c8c:	009b      	lsls	r3, r3, #2
 8009c8e:	4413      	add	r3, r2
 8009c90:	005b      	lsls	r3, r3, #1
 8009c92:	440b      	add	r3, r1
 8009c94:	3302      	adds	r3, #2
 8009c96:	4602      	mov	r2, r0
 8009c98:	701a      	strb	r2, [r3, #0]

		pZ->VL53LX_p_003[pstate->rd_zone_id].expected_gph_id =
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	7b5b      	ldrb	r3, [r3, #13]
 8009c9e:	4619      	mov	r1, r3
 8009ca0:	7f7b      	ldrb	r3, [r7, #29]
 8009ca2:	f083 0302 	eor.w	r3, r3, #2
 8009ca6:	b2d8      	uxtb	r0, r3
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	460b      	mov	r3, r1
 8009cac:	009b      	lsls	r3, r3, #2
 8009cae:	440b      	add	r3, r1
 8009cb0:	005b      	lsls	r3, r3, #1
 8009cb2:	4413      	add	r3, r2
 8009cb4:	3303      	adds	r3, #3
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	701a      	strb	r2, [r3, #0]
 8009cba:	e013      	b.n	8009ce4 <VL53LX_update_ll_driver_cfg_state+0x240>
			prev_cfg_gph_id ^ VL53LX_GROUPEDPARAMETERHOLD_ID_MASK;
	} else {
		pZ->VL53LX_p_003[prev_cfg_zone_id].expected_stream_count
 8009cbc:	7fba      	ldrb	r2, [r7, #30]
			= prev_cfg_stream_count;
 8009cbe:	68f9      	ldr	r1, [r7, #12]
 8009cc0:	4613      	mov	r3, r2
 8009cc2:	009b      	lsls	r3, r3, #2
 8009cc4:	4413      	add	r3, r2
 8009cc6:	005b      	lsls	r3, r3, #1
 8009cc8:	440b      	add	r3, r1
 8009cca:	3302      	adds	r3, #2
 8009ccc:	7f3a      	ldrb	r2, [r7, #28]
 8009cce:	701a      	strb	r2, [r3, #0]
		pZ->VL53LX_p_003[prev_cfg_zone_id].expected_gph_id =
 8009cd0:	7fba      	ldrb	r2, [r7, #30]
 8009cd2:	68f9      	ldr	r1, [r7, #12]
 8009cd4:	4613      	mov	r3, r2
 8009cd6:	009b      	lsls	r3, r3, #2
 8009cd8:	4413      	add	r3, r2
 8009cda:	005b      	lsls	r3, r3, #1
 8009cdc:	440b      	add	r3, r1
 8009cde:	3303      	adds	r3, #3
 8009ce0:	7f7a      	ldrb	r2, [r7, #29]
 8009ce2:	701a      	strb	r2, [r3, #0]



	LOG_FUNCTION_END(status);

	return status;
 8009ce4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3720      	adds	r7, #32
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <VL53LX_copy_rtn_good_spads_to_buffer>:


void VL53LX_copy_rtn_good_spads_to_buffer(
	VL53LX_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b083      	sub	sp, #12
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]


	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	7c1a      	ldrb	r2, [r3, #16]
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	3301      	adds	r3, #1
 8009d06:	687a      	ldr	r2, [r7, #4]
 8009d08:	7c52      	ldrb	r2, [r2, #17]
 8009d0a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	3302      	adds	r3, #2
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	7c92      	ldrb	r2, [r2, #18]
 8009d14:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	3303      	adds	r3, #3
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	7cd2      	ldrb	r2, [r2, #19]
 8009d1e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	3304      	adds	r3, #4
 8009d24:	687a      	ldr	r2, [r7, #4]
 8009d26:	7d12      	ldrb	r2, [r2, #20]
 8009d28:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	3305      	adds	r3, #5
 8009d2e:	687a      	ldr	r2, [r7, #4]
 8009d30:	7d52      	ldrb	r2, [r2, #21]
 8009d32:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	3306      	adds	r3, #6
 8009d38:	687a      	ldr	r2, [r7, #4]
 8009d3a:	7d92      	ldrb	r2, [r2, #22]
 8009d3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	3307      	adds	r3, #7
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	7dd2      	ldrb	r2, [r2, #23]
 8009d46:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	3308      	adds	r3, #8
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	7e12      	ldrb	r2, [r2, #24]
 8009d50:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	3309      	adds	r3, #9
 8009d56:	687a      	ldr	r2, [r7, #4]
 8009d58:	7e52      	ldrb	r2, [r2, #25]
 8009d5a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	330a      	adds	r3, #10
 8009d60:	687a      	ldr	r2, [r7, #4]
 8009d62:	7e92      	ldrb	r2, [r2, #26]
 8009d64:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	330b      	adds	r3, #11
 8009d6a:	687a      	ldr	r2, [r7, #4]
 8009d6c:	7ed2      	ldrb	r2, [r2, #27]
 8009d6e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	330c      	adds	r3, #12
 8009d74:	687a      	ldr	r2, [r7, #4]
 8009d76:	7f12      	ldrb	r2, [r2, #28]
 8009d78:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	330d      	adds	r3, #13
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	7f52      	ldrb	r2, [r2, #29]
 8009d82:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	330e      	adds	r3, #14
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	7f92      	ldrb	r2, [r2, #30]
 8009d8c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	330f      	adds	r3, #15
 8009d92:	687a      	ldr	r2, [r7, #4]
 8009d94:	7fd2      	ldrb	r2, [r2, #31]
 8009d96:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	3310      	adds	r3, #16
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8009da2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	3311      	adds	r3, #17
 8009da8:	687a      	ldr	r2, [r7, #4]
 8009daa:	f892 2021 	ldrb.w	r2, [r2, #33]	@ 0x21
 8009dae:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	3312      	adds	r3, #18
 8009db4:	687a      	ldr	r2, [r7, #4]
 8009db6:	f892 2022 	ldrb.w	r2, [r2, #34]	@ 0x22
 8009dba:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	3313      	adds	r3, #19
 8009dc0:	687a      	ldr	r2, [r7, #4]
 8009dc2:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8009dc6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	3314      	adds	r3, #20
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 8009dd2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	3315      	adds	r3, #21
 8009dd8:	687a      	ldr	r2, [r7, #4]
 8009dda:	f892 2025 	ldrb.w	r2, [r2, #37]	@ 0x25
 8009dde:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	3316      	adds	r3, #22
 8009de4:	687a      	ldr	r2, [r7, #4]
 8009de6:	f892 2026 	ldrb.w	r2, [r2, #38]	@ 0x26
 8009dea:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	3317      	adds	r3, #23
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	f892 2027 	ldrb.w	r2, [r2, #39]	@ 0x27
 8009df6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	3318      	adds	r3, #24
 8009dfc:	687a      	ldr	r2, [r7, #4]
 8009dfe:	f892 2028 	ldrb.w	r2, [r2, #40]	@ 0x28
 8009e02:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	3319      	adds	r3, #25
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 8009e0e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	331a      	adds	r3, #26
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
 8009e1a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	331b      	adds	r3, #27
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8009e26:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	331c      	adds	r3, #28
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	f892 202c 	ldrb.w	r2, [r2, #44]	@ 0x2c
 8009e32:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	331d      	adds	r3, #29
 8009e38:	687a      	ldr	r2, [r7, #4]
 8009e3a:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 8009e3e:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	331e      	adds	r3, #30
 8009e44:	687a      	ldr	r2, [r7, #4]
 8009e46:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 8009e4a:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	331f      	adds	r3, #31
 8009e50:	687a      	ldr	r2, [r7, #4]
 8009e52:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
 8009e56:	701a      	strb	r2, [r3, #0]
}
 8009e58:	bf00      	nop
 8009e5a:	370c      	adds	r7, #12
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr

08009e64 <VL53LX_init_system_results>:


void VL53LX_init_system_results(
		VL53LX_system_results_t  *pdata)
{
 8009e64:	b480      	push	{r7}
 8009e66:	b083      	sub	sp, #12
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]


	pdata->result__interrupt_status                       = 0xFF;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	22ff      	movs	r2, #255	@ 0xff
 8009e70:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status                           = 0xFF;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	22ff      	movs	r2, #255	@ 0xff
 8009e76:	705a      	strb	r2, [r3, #1]
	pdata->result__report_status                          = 0xFF;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	22ff      	movs	r2, #255	@ 0xff
 8009e7c:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count                           = 0xFF;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	22ff      	movs	r2, #255	@ 0xff
 8009e82:	70da      	strb	r2, [r3, #3]

	pdata->result__dss_actual_effective_spads_sd0         = 0xFFFF;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e8a:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0        = 0xFFFF;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e92:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0            = 0xFFFF;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e9a:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0                              = 0xFFFF;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ea2:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0                              = 0xFFFF;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009eaa:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 = 0xFFFF;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009eb2:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009eba:	821a      	strh	r2, [r3, #16]
			0xFFFF;
	pdata->result__mm_inner_actual_effective_spads_sd0    = 0xFFFF;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ec2:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0    = 0xFFFF;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009eca:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0         = 0xFFFF;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ed2:	82da      	strh	r2, [r3, #22]

	pdata->result__dss_actual_effective_spads_sd1         = 0xFFFF;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009eda:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1        = 0xFFFF;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ee2:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1            = 0xFFFF;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009eea:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1                              = 0xFFFF;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ef2:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1                              = 0xFFFF;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009efa:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 = 0xFFFF;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f02:	845a      	strh	r2, [r3, #34]	@ 0x22
	pdata->result__spare_0_sd1                            = 0xFFFF;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f0a:	849a      	strh	r2, [r3, #36]	@ 0x24
	pdata->result__spare_1_sd1                            = 0xFFFF;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f12:	84da      	strh	r2, [r3, #38]	@ 0x26
	pdata->result__spare_2_sd1                            = 0xFFFF;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
	pdata->result__spare_3_sd1                            = 0xFF;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	22ff      	movs	r2, #255	@ 0xff
 8009f20:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

}
 8009f24:	bf00      	nop
 8009f26:	370c      	adds	r7, #12
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr

08009f30 <V53L1_init_zone_results_structure>:


void V53L1_init_zone_results_structure(
	uint8_t                 active_zones,
	VL53LX_zone_results_t  *pdata)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b085      	sub	sp, #20
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	4603      	mov	r3, r0
 8009f38:	6039      	str	r1, [r7, #0]
 8009f3a:	71fb      	strb	r3, [r7, #7]



	uint8_t  z = 0;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	73fb      	strb	r3, [r7, #15]
	VL53LX_zone_objects_t *pobjects;

	pdata->max_zones    = VL53LX_MAX_USER_ZONES;
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	2205      	movs	r2, #5
 8009f44:	701a      	strb	r2, [r3, #0]
	pdata->active_zones = active_zones;
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	79fa      	ldrb	r2, [r7, #7]
 8009f4a:	705a      	strb	r2, [r3, #1]

	for (z = 0; z < pdata->max_zones; z++) {
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	73fb      	strb	r3, [r7, #15]
 8009f50:	e017      	b.n	8009f82 <V53L1_init_zone_results_structure+0x52>
		pobjects = &(pdata->VL53LX_p_003[z]);
 8009f52:	7bfa      	ldrb	r2, [r7, #15]
 8009f54:	4613      	mov	r3, r2
 8009f56:	011b      	lsls	r3, r3, #4
 8009f58:	4413      	add	r3, r2
 8009f5a:	009b      	lsls	r3, r3, #2
 8009f5c:	683a      	ldr	r2, [r7, #0]
 8009f5e:	4413      	add	r3, r2
 8009f60:	3304      	adds	r3, #4
 8009f62:	60bb      	str	r3, [r7, #8]
		pobjects->cfg_device_state = VL53LX_DEVICESTATE_SW_STANDBY;
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	2203      	movs	r2, #3
 8009f68:	701a      	strb	r2, [r3, #0]
		pobjects->rd_device_state  = VL53LX_DEVICESTATE_SW_STANDBY;
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	2203      	movs	r2, #3
 8009f6e:	705a      	strb	r2, [r3, #1]
		pobjects->max_objects      = VL53LX_MAX_RANGE_RESULTS;
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	2204      	movs	r2, #4
 8009f74:	711a      	strb	r2, [r3, #4]
		pobjects->active_objects   = 0;
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	715a      	strb	r2, [r3, #5]
	for (z = 0; z < pdata->max_zones; z++) {
 8009f7c:	7bfb      	ldrb	r3, [r7, #15]
 8009f7e:	3301      	adds	r3, #1
 8009f80:	73fb      	strb	r3, [r7, #15]
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	781b      	ldrb	r3, [r3, #0]
 8009f86:	7bfa      	ldrb	r2, [r7, #15]
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d3e2      	bcc.n	8009f52 <V53L1_init_zone_results_structure+0x22>
	}
}
 8009f8c:	bf00      	nop
 8009f8e:	bf00      	nop
 8009f90:	3714      	adds	r7, #20
 8009f92:	46bd      	mov	sp, r7
 8009f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f98:	4770      	bx	lr

08009f9a <V53L1_init_zone_dss_configs>:

void V53L1_init_zone_dss_configs(
	VL53LX_DEV              Dev)
{
 8009f9a:	b480      	push	{r7}
 8009f9c:	b087      	sub	sp, #28
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	6078      	str	r0, [r7, #4]



	VL53LX_LLDriverResults_t  *pres =
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 8009fa8:	613b      	str	r3, [r7, #16]
			VL53LXDevStructGetLLResultsHandle(Dev);
	uint8_t  z = 0;
 8009faa:	2300      	movs	r3, #0
 8009fac:	75fb      	strb	r3, [r7, #23]
	uint8_t max_zones    = VL53LX_MAX_USER_ZONES;
 8009fae:	2305      	movs	r3, #5
 8009fb0:	73fb      	strb	r3, [r7, #15]
	VL53LX_zone_private_dyn_cfgs_t *pdata = &(pres->zone_dyn_cfgs);
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8009fb8:	60bb      	str	r3, [r7, #8]

	for (z = 0; z < max_zones; z++) {
 8009fba:	2300      	movs	r3, #0
 8009fbc:	75fb      	strb	r3, [r7, #23]
 8009fbe:	e016      	b.n	8009fee <V53L1_init_zone_dss_configs+0x54>
		pdata->VL53LX_p_003[z].dss_mode =
 8009fc0:	7dfa      	ldrb	r2, [r7, #23]
 8009fc2:	68b9      	ldr	r1, [r7, #8]
 8009fc4:	4613      	mov	r3, r2
 8009fc6:	009b      	lsls	r3, r3, #2
 8009fc8:	4413      	add	r3, r2
 8009fca:	005b      	lsls	r3, r3, #1
 8009fcc:	440b      	add	r3, r1
 8009fce:	3304      	adds	r3, #4
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	701a      	strb	r2, [r3, #0]
			VL53LX_DSS_CONTROL__MODE_TARGET_RATE;
		pdata->VL53LX_p_003[z].dss_requested_effective_spad_count = 0;
 8009fd4:	7dfa      	ldrb	r2, [r7, #23]
 8009fd6:	68b9      	ldr	r1, [r7, #8]
 8009fd8:	4613      	mov	r3, r2
 8009fda:	009b      	lsls	r3, r3, #2
 8009fdc:	4413      	add	r3, r2
 8009fde:	005b      	lsls	r3, r3, #1
 8009fe0:	440b      	add	r3, r1
 8009fe2:	3306      	adds	r3, #6
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	801a      	strh	r2, [r3, #0]
	for (z = 0; z < max_zones; z++) {
 8009fe8:	7dfb      	ldrb	r3, [r7, #23]
 8009fea:	3301      	adds	r3, #1
 8009fec:	75fb      	strb	r3, [r7, #23]
 8009fee:	7dfa      	ldrb	r2, [r7, #23]
 8009ff0:	7bfb      	ldrb	r3, [r7, #15]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d3e4      	bcc.n	8009fc0 <V53L1_init_zone_dss_configs+0x26>
	}
}
 8009ff6:	bf00      	nop
 8009ff8:	bf00      	nop
 8009ffa:	371c      	adds	r7, #28
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <VL53LX_init_histogram_config_structure>:
	uint8_t   odd_bin2,
	uint8_t   odd_bin3,
	uint8_t   odd_bin4,
	uint8_t   odd_bin5,
	VL53LX_histogram_config_t  *pdata)
{
 800a004:	b490      	push	{r4, r7}
 800a006:	b082      	sub	sp, #8
 800a008:	af00      	add	r7, sp, #0
 800a00a:	4604      	mov	r4, r0
 800a00c:	4608      	mov	r0, r1
 800a00e:	4611      	mov	r1, r2
 800a010:	461a      	mov	r2, r3
 800a012:	4623      	mov	r3, r4
 800a014:	71fb      	strb	r3, [r7, #7]
 800a016:	4603      	mov	r3, r0
 800a018:	71bb      	strb	r3, [r7, #6]
 800a01a:	460b      	mov	r3, r1
 800a01c:	717b      	strb	r3, [r7, #5]
 800a01e:	4613      	mov	r3, r2
 800a020:	713b      	strb	r3, [r7, #4]


	pdata->histogram_config__low_amb_even_bin_0_1  =
			(even_bin1 << 4) + even_bin0;
 800a022:	79bb      	ldrb	r3, [r7, #6]
 800a024:	011b      	lsls	r3, r3, #4
 800a026:	b2da      	uxtb	r2, r3
 800a028:	79fb      	ldrb	r3, [r7, #7]
 800a02a:	4413      	add	r3, r2
 800a02c:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_0_1  =
 800a02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a030:	705a      	strb	r2, [r3, #1]
	pdata->histogram_config__low_amb_even_bin_2_3  =
			(even_bin3 << 4) + even_bin2;
 800a032:	793b      	ldrb	r3, [r7, #4]
 800a034:	011b      	lsls	r3, r3, #4
 800a036:	b2da      	uxtb	r2, r3
 800a038:	797b      	ldrb	r3, [r7, #5]
 800a03a:	4413      	add	r3, r2
 800a03c:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_2_3  =
 800a03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a040:	709a      	strb	r2, [r3, #2]
	pdata->histogram_config__low_amb_even_bin_4_5  =
			(even_bin5 << 4) + even_bin4;
 800a042:	7d3b      	ldrb	r3, [r7, #20]
 800a044:	011b      	lsls	r3, r3, #4
 800a046:	b2da      	uxtb	r2, r3
 800a048:	7c3b      	ldrb	r3, [r7, #16]
 800a04a:	4413      	add	r3, r2
 800a04c:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_4_5  =
 800a04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a050:	70da      	strb	r2, [r3, #3]

	pdata->histogram_config__low_amb_odd_bin_0_1   =
			(odd_bin1 << 4) + odd_bin0;
 800a052:	7f3b      	ldrb	r3, [r7, #28]
 800a054:	011b      	lsls	r3, r3, #4
 800a056:	b2da      	uxtb	r2, r3
 800a058:	7e3b      	ldrb	r3, [r7, #24]
 800a05a:	4413      	add	r3, r2
 800a05c:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_odd_bin_0_1   =
 800a05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a060:	711a      	strb	r2, [r3, #4]
	pdata->histogram_config__low_amb_odd_bin_2_3   =
			(odd_bin3 << 4) + odd_bin2;
 800a062:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a066:	011b      	lsls	r3, r3, #4
 800a068:	b2da      	uxtb	r2, r3
 800a06a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a06e:	4413      	add	r3, r2
 800a070:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_odd_bin_2_3   =
 800a072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a074:	715a      	strb	r2, [r3, #5]
	pdata->histogram_config__low_amb_odd_bin_4_5   =
			(odd_bin5 << 4) + odd_bin4;
 800a076:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a07a:	011b      	lsls	r3, r3, #4
 800a07c:	b2da      	uxtb	r2, r3
 800a07e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a082:	4413      	add	r3, r2
 800a084:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_odd_bin_4_5   =
 800a086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a088:	719a      	strb	r2, [r3, #6]

	pdata->histogram_config__mid_amb_even_bin_0_1  =
			pdata->histogram_config__low_amb_even_bin_0_1;
 800a08a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a08c:	785a      	ldrb	r2, [r3, #1]
	pdata->histogram_config__mid_amb_even_bin_0_1  =
 800a08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a090:	71da      	strb	r2, [r3, #7]
	pdata->histogram_config__mid_amb_even_bin_2_3  =
			pdata->histogram_config__low_amb_even_bin_2_3;
 800a092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a094:	789a      	ldrb	r2, [r3, #2]
	pdata->histogram_config__mid_amb_even_bin_2_3  =
 800a096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a098:	721a      	strb	r2, [r3, #8]
	pdata->histogram_config__mid_amb_even_bin_4_5  =
			pdata->histogram_config__low_amb_even_bin_4_5;
 800a09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09c:	78da      	ldrb	r2, [r3, #3]
	pdata->histogram_config__mid_amb_even_bin_4_5  =
 800a09e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a0:	725a      	strb	r2, [r3, #9]

	pdata->histogram_config__mid_amb_odd_bin_0_1   =
			pdata->histogram_config__low_amb_odd_bin_0_1;
 800a0a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a4:	791a      	ldrb	r2, [r3, #4]
	pdata->histogram_config__mid_amb_odd_bin_0_1   =
 800a0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a8:	729a      	strb	r2, [r3, #10]
	pdata->histogram_config__mid_amb_odd_bin_2     = odd_bin2;
 800a0aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ac:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a0b0:	72da      	strb	r2, [r3, #11]
	pdata->histogram_config__mid_amb_odd_bin_3_4   =
			(odd_bin4 << 4) + odd_bin3;
 800a0b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a0b6:	011b      	lsls	r3, r3, #4
 800a0b8:	b2da      	uxtb	r2, r3
 800a0ba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a0be:	4413      	add	r3, r2
 800a0c0:	b2da      	uxtb	r2, r3
	pdata->histogram_config__mid_amb_odd_bin_3_4   =
 800a0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c4:	731a      	strb	r2, [r3, #12]
	pdata->histogram_config__mid_amb_odd_bin_5     = odd_bin5;
 800a0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800a0cc:	735a      	strb	r2, [r3, #13]

	pdata->histogram_config__user_bin_offset       = 0x00;
 800a0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	739a      	strb	r2, [r3, #14]

	pdata->histogram_config__high_amb_even_bin_0_1 =
			pdata->histogram_config__low_amb_even_bin_0_1;
 800a0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d6:	785a      	ldrb	r2, [r3, #1]
	pdata->histogram_config__high_amb_even_bin_0_1 =
 800a0d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0da:	73da      	strb	r2, [r3, #15]
	pdata->histogram_config__high_amb_even_bin_2_3 =
			pdata->histogram_config__low_amb_even_bin_2_3;
 800a0dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0de:	789a      	ldrb	r2, [r3, #2]
	pdata->histogram_config__high_amb_even_bin_2_3 =
 800a0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e2:	741a      	strb	r2, [r3, #16]
	pdata->histogram_config__high_amb_even_bin_4_5 =
			pdata->histogram_config__low_amb_even_bin_4_5;
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e6:	78da      	ldrb	r2, [r3, #3]
	pdata->histogram_config__high_amb_even_bin_4_5 =
 800a0e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ea:	745a      	strb	r2, [r3, #17]

	pdata->histogram_config__high_amb_odd_bin_0_1  =
			pdata->histogram_config__low_amb_odd_bin_0_1;
 800a0ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ee:	791a      	ldrb	r2, [r3, #4]
	pdata->histogram_config__high_amb_odd_bin_0_1  =
 800a0f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f2:	749a      	strb	r2, [r3, #18]
	pdata->histogram_config__high_amb_odd_bin_2_3  =
			pdata->histogram_config__low_amb_odd_bin_2_3;
 800a0f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f6:	795a      	ldrb	r2, [r3, #5]
	pdata->histogram_config__high_amb_odd_bin_2_3  =
 800a0f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0fa:	74da      	strb	r2, [r3, #19]
	pdata->histogram_config__high_amb_odd_bin_4_5  =
			pdata->histogram_config__low_amb_odd_bin_4_5;
 800a0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0fe:	799a      	ldrb	r2, [r3, #6]
	pdata->histogram_config__high_amb_odd_bin_4_5  =
 800a100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a102:	751a      	strb	r2, [r3, #20]



	pdata->histogram_config__amb_thresh_low        = 0xFFFF;
 800a104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a106:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a10a:	82da      	strh	r2, [r3, #22]
	pdata->histogram_config__amb_thresh_high       = 0xFFFF;
 800a10c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a10e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a112:	831a      	strh	r2, [r3, #24]



	pdata->histogram_config__spad_array_selection  = 0x00;
 800a114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a116:	2200      	movs	r2, #0
 800a118:	701a      	strb	r2, [r3, #0]

}
 800a11a:	bf00      	nop
 800a11c:	3708      	adds	r7, #8
 800a11e:	46bd      	mov	sp, r7
 800a120:	bc90      	pop	{r4, r7}
 800a122:	4770      	bx	lr

0800a124 <VL53LX_init_histogram_multizone_config_structure>:
	uint8_t   odd_bin2,
	uint8_t   odd_bin3,
	uint8_t   odd_bin4,
	uint8_t   odd_bin5,
	VL53LX_histogram_config_t  *pdata)
{
 800a124:	b490      	push	{r4, r7}
 800a126:	b082      	sub	sp, #8
 800a128:	af00      	add	r7, sp, #0
 800a12a:	4604      	mov	r4, r0
 800a12c:	4608      	mov	r0, r1
 800a12e:	4611      	mov	r1, r2
 800a130:	461a      	mov	r2, r3
 800a132:	4623      	mov	r3, r4
 800a134:	71fb      	strb	r3, [r7, #7]
 800a136:	4603      	mov	r3, r0
 800a138:	71bb      	strb	r3, [r7, #6]
 800a13a:	460b      	mov	r3, r1
 800a13c:	717b      	strb	r3, [r7, #5]
 800a13e:	4613      	mov	r3, r2
 800a140:	713b      	strb	r3, [r7, #4]


	pdata->histogram_config__low_amb_even_bin_0_1  =
			(even_bin1 << 4) + even_bin0;
 800a142:	79bb      	ldrb	r3, [r7, #6]
 800a144:	011b      	lsls	r3, r3, #4
 800a146:	b2da      	uxtb	r2, r3
 800a148:	79fb      	ldrb	r3, [r7, #7]
 800a14a:	4413      	add	r3, r2
 800a14c:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_0_1  =
 800a14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a150:	705a      	strb	r2, [r3, #1]
	pdata->histogram_config__low_amb_even_bin_2_3  =
			(even_bin3 << 4) + even_bin2;
 800a152:	793b      	ldrb	r3, [r7, #4]
 800a154:	011b      	lsls	r3, r3, #4
 800a156:	b2da      	uxtb	r2, r3
 800a158:	797b      	ldrb	r3, [r7, #5]
 800a15a:	4413      	add	r3, r2
 800a15c:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_2_3  =
 800a15e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a160:	709a      	strb	r2, [r3, #2]
	pdata->histogram_config__low_amb_even_bin_4_5  =
			(even_bin5 << 4) + even_bin4;
 800a162:	7d3b      	ldrb	r3, [r7, #20]
 800a164:	011b      	lsls	r3, r3, #4
 800a166:	b2da      	uxtb	r2, r3
 800a168:	7c3b      	ldrb	r3, [r7, #16]
 800a16a:	4413      	add	r3, r2
 800a16c:	b2da      	uxtb	r2, r3
	pdata->histogram_config__low_amb_even_bin_4_5  =
 800a16e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a170:	70da      	strb	r2, [r3, #3]

	pdata->histogram_config__low_amb_odd_bin_0_1   =
			pdata->histogram_config__low_amb_even_bin_0_1;
 800a172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a174:	785a      	ldrb	r2, [r3, #1]
	pdata->histogram_config__low_amb_odd_bin_0_1   =
 800a176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a178:	711a      	strb	r2, [r3, #4]
	pdata->histogram_config__low_amb_odd_bin_2_3
		= pdata->histogram_config__low_amb_even_bin_2_3;
 800a17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a17c:	789a      	ldrb	r2, [r3, #2]
 800a17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a180:	715a      	strb	r2, [r3, #5]
	pdata->histogram_config__low_amb_odd_bin_4_5
		= pdata->histogram_config__low_amb_even_bin_4_5;
 800a182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a184:	78da      	ldrb	r2, [r3, #3]
 800a186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a188:	719a      	strb	r2, [r3, #6]

	pdata->histogram_config__mid_amb_even_bin_0_1  =
		pdata->histogram_config__low_amb_even_bin_0_1;
 800a18a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a18c:	785a      	ldrb	r2, [r3, #1]
	pdata->histogram_config__mid_amb_even_bin_0_1  =
 800a18e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a190:	71da      	strb	r2, [r3, #7]
	pdata->histogram_config__mid_amb_even_bin_2_3
		= pdata->histogram_config__low_amb_even_bin_2_3;
 800a192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a194:	789a      	ldrb	r2, [r3, #2]
 800a196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a198:	721a      	strb	r2, [r3, #8]
	pdata->histogram_config__mid_amb_even_bin_4_5
		= pdata->histogram_config__low_amb_even_bin_4_5;
 800a19a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a19c:	78da      	ldrb	r2, [r3, #3]
 800a19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a0:	725a      	strb	r2, [r3, #9]

	pdata->histogram_config__mid_amb_odd_bin_0_1
		= pdata->histogram_config__low_amb_odd_bin_0_1;
 800a1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a4:	791a      	ldrb	r2, [r3, #4]
 800a1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a8:	729a      	strb	r2, [r3, #10]
	pdata->histogram_config__mid_amb_odd_bin_2     = odd_bin2;
 800a1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ac:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a1b0:	72da      	strb	r2, [r3, #11]
	pdata->histogram_config__mid_amb_odd_bin_3_4   =
			(odd_bin4 << 4) + odd_bin3;
 800a1b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a1b6:	011b      	lsls	r3, r3, #4
 800a1b8:	b2da      	uxtb	r2, r3
 800a1ba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a1be:	4413      	add	r3, r2
 800a1c0:	b2da      	uxtb	r2, r3
	pdata->histogram_config__mid_amb_odd_bin_3_4   =
 800a1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1c4:	731a      	strb	r2, [r3, #12]
	pdata->histogram_config__mid_amb_odd_bin_5     = odd_bin5;
 800a1c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1c8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800a1cc:	735a      	strb	r2, [r3, #13]

	pdata->histogram_config__user_bin_offset       = 0x00;
 800a1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	739a      	strb	r2, [r3, #14]

	pdata->histogram_config__high_amb_even_bin_0_1 =
			(odd_bin1 << 4) + odd_bin0;
 800a1d4:	7f3b      	ldrb	r3, [r7, #28]
 800a1d6:	011b      	lsls	r3, r3, #4
 800a1d8:	b2da      	uxtb	r2, r3
 800a1da:	7e3b      	ldrb	r3, [r7, #24]
 800a1dc:	4413      	add	r3, r2
 800a1de:	b2da      	uxtb	r2, r3
	pdata->histogram_config__high_amb_even_bin_0_1 =
 800a1e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e2:	73da      	strb	r2, [r3, #15]
	pdata->histogram_config__high_amb_even_bin_2_3 =
			(odd_bin3 << 4) + odd_bin2;
 800a1e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a1e8:	011b      	lsls	r3, r3, #4
 800a1ea:	b2da      	uxtb	r2, r3
 800a1ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a1f0:	4413      	add	r3, r2
 800a1f2:	b2da      	uxtb	r2, r3
	pdata->histogram_config__high_amb_even_bin_2_3 =
 800a1f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1f6:	741a      	strb	r2, [r3, #16]
	pdata->histogram_config__high_amb_even_bin_4_5 =
			(odd_bin5 << 4) + odd_bin4;
 800a1f8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a1fc:	011b      	lsls	r3, r3, #4
 800a1fe:	b2da      	uxtb	r2, r3
 800a200:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a204:	4413      	add	r3, r2
 800a206:	b2da      	uxtb	r2, r3
	pdata->histogram_config__high_amb_even_bin_4_5 =
 800a208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a20a:	745a      	strb	r2, [r3, #17]

	pdata->histogram_config__high_amb_odd_bin_0_1
		= pdata->histogram_config__high_amb_even_bin_0_1;
 800a20c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a20e:	7bda      	ldrb	r2, [r3, #15]
 800a210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a212:	749a      	strb	r2, [r3, #18]
	pdata->histogram_config__high_amb_odd_bin_2_3
		= pdata->histogram_config__high_amb_even_bin_2_3;
 800a214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a216:	7c1a      	ldrb	r2, [r3, #16]
 800a218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a21a:	74da      	strb	r2, [r3, #19]
	pdata->histogram_config__high_amb_odd_bin_4_5
		= pdata->histogram_config__high_amb_even_bin_4_5;
 800a21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a21e:	7c5a      	ldrb	r2, [r3, #17]
 800a220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a222:	751a      	strb	r2, [r3, #20]



	pdata->histogram_config__amb_thresh_low        = 0xFFFF;
 800a224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a226:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a22a:	82da      	strh	r2, [r3, #22]
	pdata->histogram_config__amb_thresh_high       = 0xFFFF;
 800a22c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a22e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a232:	831a      	strh	r2, [r3, #24]



	pdata->histogram_config__spad_array_selection  = 0x00;
 800a234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a236:	2200      	movs	r2, #0
 800a238:	701a      	strb	r2, [r3, #0]
}
 800a23a:	bf00      	nop
 800a23c:	3708      	adds	r7, #8
 800a23e:	46bd      	mov	sp, r7
 800a240:	bc90      	pop	{r4, r7}
 800a242:	4770      	bx	lr

0800a244 <VL53LX_init_xtalk_bin_data_struct>:

void VL53LX_init_xtalk_bin_data_struct(
	uint32_t                        bin_value,
	uint16_t                        VL53LX_p_021,
	VL53LX_xtalk_histogram_shape_t *pdata)
{
 800a244:	b480      	push	{r7}
 800a246:	b087      	sub	sp, #28
 800a248:	af00      	add	r7, sp, #0
 800a24a:	60f8      	str	r0, [r7, #12]
 800a24c:	460b      	mov	r3, r1
 800a24e:	607a      	str	r2, [r7, #4]
 800a250:	817b      	strh	r3, [r7, #10]



	uint16_t          i = 0;
 800a252:	2300      	movs	r3, #0
 800a254:	82fb      	strh	r3, [r7, #22]

	pdata->zone_id                   = 0;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	701a      	strb	r2, [r3, #0]
	pdata->time_stamp                = 0;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	605a      	str	r2, [r3, #4]

	pdata->VL53LX_p_019                 = 0;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2200      	movs	r2, #0
 800a266:	721a      	strb	r2, [r3, #8]
	pdata->VL53LX_p_020               = VL53LX_XTALK_HISTO_BINS;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	220c      	movs	r2, #12
 800a26c:	725a      	strb	r2, [r3, #9]
	pdata->VL53LX_p_021            = (uint8_t)VL53LX_p_021;
 800a26e:	897b      	ldrh	r3, [r7, #10]
 800a270:	b2da      	uxtb	r2, r3
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	729a      	strb	r2, [r3, #10]

	pdata->phasecal_result__reference_phase   = 0;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2200      	movs	r2, #0
 800a27a:	879a      	strh	r2, [r3, #60]	@ 0x3c
	pdata->phasecal_result__vcsel_start       = 0;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	pdata->cal_config__vcsel_start            = 0;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

	pdata->vcsel_width                        = 0;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2200      	movs	r2, #0
 800a290:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	pdata->VL53LX_p_015                = 0;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2200      	movs	r2, #0
 800a298:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

	pdata->zero_distance_phase                = 0;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

	for (i = 0; i < VL53LX_XTALK_HISTO_BINS; i++) {
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	82fb      	strh	r3, [r7, #22]
 800a2a8:	e015      	b.n	800a2d6 <VL53LX_init_xtalk_bin_data_struct+0x92>
		if (i < VL53LX_p_021)
 800a2aa:	8afa      	ldrh	r2, [r7, #22]
 800a2ac:	897b      	ldrh	r3, [r7, #10]
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d207      	bcs.n	800a2c2 <VL53LX_init_xtalk_bin_data_struct+0x7e>
			pdata->bin_data[i] = bin_value;
 800a2b2:	8afb      	ldrh	r3, [r7, #22]
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	3302      	adds	r3, #2
 800a2b8:	009b      	lsls	r3, r3, #2
 800a2ba:	4413      	add	r3, r2
 800a2bc:	68fa      	ldr	r2, [r7, #12]
 800a2be:	605a      	str	r2, [r3, #4]
 800a2c0:	e006      	b.n	800a2d0 <VL53LX_init_xtalk_bin_data_struct+0x8c>
		else
			pdata->bin_data[i] = 0;
 800a2c2:	8afb      	ldrh	r3, [r7, #22]
 800a2c4:	687a      	ldr	r2, [r7, #4]
 800a2c6:	3302      	adds	r3, #2
 800a2c8:	009b      	lsls	r3, r3, #2
 800a2ca:	4413      	add	r3, r2
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	605a      	str	r2, [r3, #4]
	for (i = 0; i < VL53LX_XTALK_HISTO_BINS; i++) {
 800a2d0:	8afb      	ldrh	r3, [r7, #22]
 800a2d2:	3301      	adds	r3, #1
 800a2d4:	82fb      	strh	r3, [r7, #22]
 800a2d6:	8afb      	ldrh	r3, [r7, #22]
 800a2d8:	2b0b      	cmp	r3, #11
 800a2da:	d9e6      	bls.n	800a2aa <VL53LX_init_xtalk_bin_data_struct+0x66>
	}
}
 800a2dc:	bf00      	nop
 800a2de:	bf00      	nop
 800a2e0:	371c      	adds	r7, #28
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr

0800a2ea <VL53LX_i2c_encode_uint16_t>:

void VL53LX_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800a2ea:	b480      	push	{r7}
 800a2ec:	b085      	sub	sp, #20
 800a2ee:	af00      	add	r7, sp, #0
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	603a      	str	r2, [r7, #0]
 800a2f4:	80fb      	strh	r3, [r7, #6]
 800a2f6:	460b      	mov	r3, r1
 800a2f8:	80bb      	strh	r3, [r7, #4]


	uint16_t   i    = 0;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	81fb      	strh	r3, [r7, #14]
	uint16_t   VL53LX_p_003 = 0;
 800a2fe:	2300      	movs	r3, #0
 800a300:	81bb      	strh	r3, [r7, #12]

	VL53LX_p_003 =  ip_value;
 800a302:	88fb      	ldrh	r3, [r7, #6]
 800a304:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count; i++) {
 800a306:	2300      	movs	r3, #0
 800a308:	81fb      	strh	r3, [r7, #14]
 800a30a:	e00e      	b.n	800a32a <VL53LX_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(VL53LX_p_003 & 0x00FF);
 800a30c:	88ba      	ldrh	r2, [r7, #4]
 800a30e:	89fb      	ldrh	r3, [r7, #14]
 800a310:	1ad3      	subs	r3, r2, r3
 800a312:	3b01      	subs	r3, #1
 800a314:	683a      	ldr	r2, [r7, #0]
 800a316:	4413      	add	r3, r2
 800a318:	89ba      	ldrh	r2, [r7, #12]
 800a31a:	b2d2      	uxtb	r2, r2
 800a31c:	701a      	strb	r2, [r3, #0]
		VL53LX_p_003 = VL53LX_p_003 >> 8;
 800a31e:	89bb      	ldrh	r3, [r7, #12]
 800a320:	0a1b      	lsrs	r3, r3, #8
 800a322:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count; i++) {
 800a324:	89fb      	ldrh	r3, [r7, #14]
 800a326:	3301      	adds	r3, #1
 800a328:	81fb      	strh	r3, [r7, #14]
 800a32a:	89fa      	ldrh	r2, [r7, #14]
 800a32c:	88bb      	ldrh	r3, [r7, #4]
 800a32e:	429a      	cmp	r2, r3
 800a330:	d3ec      	bcc.n	800a30c <VL53LX_i2c_encode_uint16_t+0x22>
	}
}
 800a332:	bf00      	nop
 800a334:	bf00      	nop
 800a336:	3714      	adds	r7, #20
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr

0800a340 <VL53LX_i2c_decode_uint16_t>:

uint16_t VL53LX_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800a340:	b480      	push	{r7}
 800a342:	b085      	sub	sp, #20
 800a344:	af00      	add	r7, sp, #0
 800a346:	4603      	mov	r3, r0
 800a348:	6039      	str	r1, [r7, #0]
 800a34a:	80fb      	strh	r3, [r7, #6]


	uint16_t   value = 0x00;
 800a34c:	2300      	movs	r3, #0
 800a34e:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0)
 800a350:	e00b      	b.n	800a36a <VL53LX_i2c_decode_uint16_t+0x2a>
		value = (value << 8) | (uint16_t)*pbuffer++;
 800a352:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a356:	021b      	lsls	r3, r3, #8
 800a358:	b21a      	sxth	r2, r3
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	1c59      	adds	r1, r3, #1
 800a35e:	6039      	str	r1, [r7, #0]
 800a360:	781b      	ldrb	r3, [r3, #0]
 800a362:	b21b      	sxth	r3, r3
 800a364:	4313      	orrs	r3, r2
 800a366:	b21b      	sxth	r3, r3
 800a368:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0)
 800a36a:	88fb      	ldrh	r3, [r7, #6]
 800a36c:	1e5a      	subs	r2, r3, #1
 800a36e:	80fa      	strh	r2, [r7, #6]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d1ee      	bne.n	800a352 <VL53LX_i2c_decode_uint16_t+0x12>

	return value;
 800a374:	89fb      	ldrh	r3, [r7, #14]
}
 800a376:	4618      	mov	r0, r3
 800a378:	3714      	adds	r7, #20
 800a37a:	46bd      	mov	sp, r7
 800a37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a380:	4770      	bx	lr

0800a382 <VL53LX_i2c_encode_int16_t>:

void VL53LX_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800a382:	b480      	push	{r7}
 800a384:	b085      	sub	sp, #20
 800a386:	af00      	add	r7, sp, #0
 800a388:	4603      	mov	r3, r0
 800a38a:	603a      	str	r2, [r7, #0]
 800a38c:	80fb      	strh	r3, [r7, #6]
 800a38e:	460b      	mov	r3, r1
 800a390:	80bb      	strh	r3, [r7, #4]


	uint16_t   i    = 0;
 800a392:	2300      	movs	r3, #0
 800a394:	81fb      	strh	r3, [r7, #14]
	int16_t    VL53LX_p_003 = 0;
 800a396:	2300      	movs	r3, #0
 800a398:	81bb      	strh	r3, [r7, #12]

	VL53LX_p_003 =  ip_value;
 800a39a:	88fb      	ldrh	r3, [r7, #6]
 800a39c:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count; i++) {
 800a39e:	2300      	movs	r3, #0
 800a3a0:	81fb      	strh	r3, [r7, #14]
 800a3a2:	e00f      	b.n	800a3c4 <VL53LX_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(VL53LX_p_003 & 0x00FF);
 800a3a4:	88ba      	ldrh	r2, [r7, #4]
 800a3a6:	89fb      	ldrh	r3, [r7, #14]
 800a3a8:	1ad3      	subs	r3, r2, r3
 800a3aa:	3b01      	subs	r3, #1
 800a3ac:	683a      	ldr	r2, [r7, #0]
 800a3ae:	4413      	add	r3, r2
 800a3b0:	89ba      	ldrh	r2, [r7, #12]
 800a3b2:	b2d2      	uxtb	r2, r2
 800a3b4:	701a      	strb	r2, [r3, #0]
		VL53LX_p_003 = VL53LX_p_003 >> 8;
 800a3b6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a3ba:	121b      	asrs	r3, r3, #8
 800a3bc:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count; i++) {
 800a3be:	89fb      	ldrh	r3, [r7, #14]
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	81fb      	strh	r3, [r7, #14]
 800a3c4:	89fa      	ldrh	r2, [r7, #14]
 800a3c6:	88bb      	ldrh	r3, [r7, #4]
 800a3c8:	429a      	cmp	r2, r3
 800a3ca:	d3eb      	bcc.n	800a3a4 <VL53LX_i2c_encode_int16_t+0x22>
	}
}
 800a3cc:	bf00      	nop
 800a3ce:	bf00      	nop
 800a3d0:	3714      	adds	r7, #20
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <VL53LX_i2c_decode_int16_t>:

int16_t VL53LX_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800a3da:	b480      	push	{r7}
 800a3dc:	b085      	sub	sp, #20
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	6039      	str	r1, [r7, #0]
 800a3e4:	80fb      	strh	r3, [r7, #6]


	int16_t    value = 0x00;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	81fb      	strh	r3, [r7, #14]


	if (*pbuffer >= 0x80)
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	781b      	ldrb	r3, [r3, #0]
 800a3ee:	b25b      	sxtb	r3, r3
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	da0d      	bge.n	800a410 <VL53LX_i2c_decode_int16_t+0x36>
		value = 0xFFFF;
 800a3f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a3f8:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0)
 800a3fa:	e009      	b.n	800a410 <VL53LX_i2c_decode_int16_t+0x36>
		value = (value << 8) | (int16_t)*pbuffer++;
 800a3fc:	89fb      	ldrh	r3, [r7, #14]
 800a3fe:	021b      	lsls	r3, r3, #8
 800a400:	b21a      	sxth	r2, r3
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	1c59      	adds	r1, r3, #1
 800a406:	6039      	str	r1, [r7, #0]
 800a408:	781b      	ldrb	r3, [r3, #0]
 800a40a:	b21b      	sxth	r3, r3
 800a40c:	4313      	orrs	r3, r2
 800a40e:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0)
 800a410:	88fb      	ldrh	r3, [r7, #6]
 800a412:	1e5a      	subs	r2, r3, #1
 800a414:	80fa      	strh	r2, [r7, #6]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d1f0      	bne.n	800a3fc <VL53LX_i2c_decode_int16_t+0x22>

	return value;
 800a41a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3714      	adds	r7, #20
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr

0800a42a <VL53LX_i2c_encode_uint32_t>:

void VL53LX_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800a42a:	b480      	push	{r7}
 800a42c:	b087      	sub	sp, #28
 800a42e:	af00      	add	r7, sp, #0
 800a430:	60f8      	str	r0, [r7, #12]
 800a432:	460b      	mov	r3, r1
 800a434:	607a      	str	r2, [r7, #4]
 800a436:	817b      	strh	r3, [r7, #10]


	uint16_t   i    = 0;
 800a438:	2300      	movs	r3, #0
 800a43a:	82fb      	strh	r3, [r7, #22]
	uint32_t   VL53LX_p_003 = 0;
 800a43c:	2300      	movs	r3, #0
 800a43e:	613b      	str	r3, [r7, #16]

	VL53LX_p_003 =  ip_value;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count; i++) {
 800a444:	2300      	movs	r3, #0
 800a446:	82fb      	strh	r3, [r7, #22]
 800a448:	e00e      	b.n	800a468 <VL53LX_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(VL53LX_p_003 & 0x00FF);
 800a44a:	897a      	ldrh	r2, [r7, #10]
 800a44c:	8afb      	ldrh	r3, [r7, #22]
 800a44e:	1ad3      	subs	r3, r2, r3
 800a450:	3b01      	subs	r3, #1
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	4413      	add	r3, r2
 800a456:	693a      	ldr	r2, [r7, #16]
 800a458:	b2d2      	uxtb	r2, r2
 800a45a:	701a      	strb	r2, [r3, #0]
		VL53LX_p_003 = VL53LX_p_003 >> 8;
 800a45c:	693b      	ldr	r3, [r7, #16]
 800a45e:	0a1b      	lsrs	r3, r3, #8
 800a460:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count; i++) {
 800a462:	8afb      	ldrh	r3, [r7, #22]
 800a464:	3301      	adds	r3, #1
 800a466:	82fb      	strh	r3, [r7, #22]
 800a468:	8afa      	ldrh	r2, [r7, #22]
 800a46a:	897b      	ldrh	r3, [r7, #10]
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d3ec      	bcc.n	800a44a <VL53LX_i2c_encode_uint32_t+0x20>
	}
}
 800a470:	bf00      	nop
 800a472:	bf00      	nop
 800a474:	371c      	adds	r7, #28
 800a476:	46bd      	mov	sp, r7
 800a478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47c:	4770      	bx	lr

0800a47e <VL53LX_i2c_decode_uint32_t>:

uint32_t VL53LX_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800a47e:	b480      	push	{r7}
 800a480:	b085      	sub	sp, #20
 800a482:	af00      	add	r7, sp, #0
 800a484:	4603      	mov	r3, r0
 800a486:	6039      	str	r1, [r7, #0]
 800a488:	80fb      	strh	r3, [r7, #6]


	uint32_t   value = 0x00;
 800a48a:	2300      	movs	r3, #0
 800a48c:	60fb      	str	r3, [r7, #12]

	while (count-- > 0)
 800a48e:	e007      	b.n	800a4a0 <VL53LX_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	021a      	lsls	r2, r3, #8
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	1c59      	adds	r1, r3, #1
 800a498:	6039      	str	r1, [r7, #0]
 800a49a:	781b      	ldrb	r3, [r3, #0]
 800a49c:	4313      	orrs	r3, r2
 800a49e:	60fb      	str	r3, [r7, #12]
	while (count-- > 0)
 800a4a0:	88fb      	ldrh	r3, [r7, #6]
 800a4a2:	1e5a      	subs	r2, r3, #1
 800a4a4:	80fa      	strh	r2, [r7, #6]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d1f2      	bne.n	800a490 <VL53LX_i2c_decode_uint32_t+0x12>

	return value;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	3714      	adds	r7, #20
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <VL53LX_i2c_decode_int32_t>:
}

int32_t VL53LX_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b085      	sub	sp, #20
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	4603      	mov	r3, r0
 800a4c0:	6039      	str	r1, [r7, #0]
 800a4c2:	80fb      	strh	r3, [r7, #6]


	int32_t    value = 0x00;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	60fb      	str	r3, [r7, #12]


	if (*pbuffer >= 0x80)
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	781b      	ldrb	r3, [r3, #0]
 800a4cc:	b25b      	sxtb	r3, r3
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	da0b      	bge.n	800a4ea <VL53LX_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 800a4d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a4d6:	60fb      	str	r3, [r7, #12]

	while (count-- > 0)
 800a4d8:	e007      	b.n	800a4ea <VL53LX_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	021a      	lsls	r2, r3, #8
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	1c59      	adds	r1, r3, #1
 800a4e2:	6039      	str	r1, [r7, #0]
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	60fb      	str	r3, [r7, #12]
	while (count-- > 0)
 800a4ea:	88fb      	ldrh	r3, [r7, #6]
 800a4ec:	1e5a      	subs	r2, r3, #1
 800a4ee:	80fa      	strh	r2, [r7, #6]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d1f2      	bne.n	800a4da <VL53LX_i2c_decode_int32_t+0x22>

	return value;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3714      	adds	r7, #20
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a500:	4770      	bx	lr

0800a502 <VL53LX_start_test>:


VL53LX_Error VL53LX_start_test(
	VL53LX_DEV    Dev,
	uint8_t       test_mode__ctrl)
{
 800a502:	b580      	push	{r7, lr}
 800a504:	b084      	sub	sp, #16
 800a506:	af00      	add	r7, sp, #0
 800a508:	6078      	str	r0, [r7, #4]
 800a50a:	460b      	mov	r3, r1
 800a50c:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800a50e:	2300      	movs	r3, #0
 800a510:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE) {
 800a512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d107      	bne.n	800a52a <VL53LX_start_test+0x28>
		status = VL53LX_WrByte(
 800a51a:	78fb      	ldrb	r3, [r7, #3]
 800a51c:	461a      	mov	r2, r3
 800a51e:	2127      	movs	r1, #39	@ 0x27
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f009 f8c7 	bl	80136b4 <VL53LX_WrByte>
 800a526:	4603      	mov	r3, r0
 800a528:	73fb      	strb	r3, [r7, #15]
					test_mode__ctrl);
	}

	LOG_FUNCTION_END(status);

	return status;
 800a52a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3710      	adds	r7, #16
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}

0800a536 <VL53LX_set_firmware_enable_register>:


VL53LX_Error VL53LX_set_firmware_enable_register(
	VL53LX_DEV    Dev,
	uint8_t       value)
{
 800a536:	b580      	push	{r7, lr}
 800a538:	b084      	sub	sp, #16
 800a53a:	af00      	add	r7, sp, #0
 800a53c:	6078      	str	r0, [r7, #4]
 800a53e:	460b      	mov	r3, r1
 800a540:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status         = VL53LX_ERROR_NONE;
 800a542:	2300      	movs	r3, #0
 800a544:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	3318      	adds	r3, #24
 800a54a:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.firmware__enable = value;
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	78fa      	ldrb	r2, [r7, #3]
 800a550:	f883 2362 	strb.w	r2, [r3, #866]	@ 0x362

	status = VL53LX_WrByte(
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	f893 3362 	ldrb.w	r3, [r3, #866]	@ 0x362
 800a55a:	461a      	mov	r2, r3
 800a55c:	2185      	movs	r1, #133	@ 0x85
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f009 f8a8 	bl	80136b4 <VL53LX_WrByte>
 800a564:	4603      	mov	r3, r0
 800a566:	73fb      	strb	r3, [r7, #15]
				Dev,
				VL53LX_FIRMWARE__ENABLE,
				pdev->sys_ctrl.firmware__enable);

	return status;
 800a568:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3710      	adds	r7, #16
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}

0800a574 <VL53LX_enable_firmware>:

VL53LX_Error VL53LX_enable_firmware(
	VL53LX_DEV    Dev)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 800a57c:	2300      	movs	r3, #0
 800a57e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53LX_set_firmware_enable_register(Dev, 0x01);
 800a580:	2101      	movs	r1, #1
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f7ff ffd7 	bl	800a536 <VL53LX_set_firmware_enable_register>
 800a588:	4603      	mov	r3, r0
 800a58a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800a58c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a590:	4618      	mov	r0, r3
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <VL53LX_disable_firmware>:


VL53LX_Error VL53LX_disable_firmware(
	VL53LX_DEV    Dev)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b084      	sub	sp, #16
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53LX_set_firmware_enable_register(Dev, 0x00);
 800a5a4:	2100      	movs	r1, #0
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f7ff ffc5 	bl	800a536 <VL53LX_set_firmware_enable_register>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800a5b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3710      	adds	r7, #16
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}

0800a5bc <VL53LX_set_powerforce_register>:


VL53LX_Error VL53LX_set_powerforce_register(
	VL53LX_DEV    Dev,
	uint8_t       value)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b084      	sub	sp, #16
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
 800a5c4:	460b      	mov	r3, r1
 800a5c6:	70fb      	strb	r3, [r7, #3]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	3318      	adds	r3, #24
 800a5d0:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	78fa      	ldrb	r2, [r7, #3]
 800a5d6:	f883 2360 	strb.w	r2, [r3, #864]	@ 0x360

	status = VL53LX_WrByte(
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	f893 3360 	ldrb.w	r3, [r3, #864]	@ 0x360
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	2183      	movs	r1, #131	@ 0x83
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f009 f865 	bl	80136b4 <VL53LX_WrByte>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53LX_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 800a5ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3710      	adds	r7, #16
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <VL53LX_enable_powerforce>:


VL53LX_Error VL53LX_enable_powerforce(
	VL53LX_DEV    Dev)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b084      	sub	sp, #16
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 800a602:	2300      	movs	r3, #0
 800a604:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53LX_set_powerforce_register(Dev, 0x01);
 800a606:	2101      	movs	r1, #1
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f7ff ffd7 	bl	800a5bc <VL53LX_set_powerforce_register>
 800a60e:	4603      	mov	r3, r0
 800a610:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800a612:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a616:	4618      	mov	r0, r3
 800a618:	3710      	adds	r7, #16
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}

0800a61e <VL53LX_disable_powerforce>:


VL53LX_Error VL53LX_disable_powerforce(
	VL53LX_DEV    Dev)
{
 800a61e:	b580      	push	{r7, lr}
 800a620:	b084      	sub	sp, #16
 800a622:	af00      	add	r7, sp, #0
 800a624:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 800a626:	2300      	movs	r3, #0
 800a628:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53LX_set_powerforce_register(Dev, 0x00);
 800a62a:	2100      	movs	r1, #0
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f7ff ffc5 	bl	800a5bc <VL53LX_set_powerforce_register>
 800a632:	4603      	mov	r3, r0
 800a634:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800a636:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3710      	adds	r7, #16
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}

0800a642 <VL53LX_clear_interrupt>:


VL53LX_Error VL53LX_clear_interrupt(
	VL53LX_DEV    Dev)
{
 800a642:	b580      	push	{r7, lr}
 800a644:	b084      	sub	sp, #16
 800a646:	af00      	add	r7, sp, #0
 800a648:	6078      	str	r0, [r7, #4]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 800a64a:	2300      	movs	r3, #0
 800a64c:	73fb      	strb	r3, [r7, #15]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	3318      	adds	r3, #24
 800a652:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->sys_ctrl.system__interrupt_clear = VL53LX_CLEAR_RANGE_INT;
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	2201      	movs	r2, #1
 800a658:	f883 2363 	strb.w	r2, [r3, #867]	@ 0x363

	status = VL53LX_WrByte(
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	f893 3363 	ldrb.w	r3, [r3, #867]	@ 0x363
 800a662:	461a      	mov	r2, r3
 800a664:	2186      	movs	r1, #134	@ 0x86
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f009 f824 	bl	80136b4 <VL53LX_WrByte>
 800a66c:	4603      	mov	r3, r0
 800a66e:	73fb      	strb	r3, [r7, #15]
				VL53LX_SYSTEM__INTERRUPT_CLEAR,
				pdev->sys_ctrl.system__interrupt_clear);

	LOG_FUNCTION_END(status);

	return status;
 800a670:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a674:	4618      	mov	r0, r3
 800a676:	3710      	adds	r7, #16
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <VL53LX_calc_macro_period_us>:


uint32_t VL53LX_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   VL53LX_p_005)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b086      	sub	sp, #24
 800a680:	af00      	add	r7, sp, #0
 800a682:	4603      	mov	r3, r0
 800a684:	460a      	mov	r2, r1
 800a686:	80fb      	strh	r3, [r7, #6]
 800a688:	4613      	mov	r3, r2
 800a68a:	717b      	strb	r3, [r7, #5]


	uint32_t  pll_period_us        = 0;
 800a68c:	2300      	movs	r3, #0
 800a68e:	617b      	str	r3, [r7, #20]
	uint8_t   VL53LX_p_030   = 0;
 800a690:	2300      	movs	r3, #0
 800a692:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 800a694:	2300      	movs	r3, #0
 800a696:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");



	pll_period_us = VL53LX_calc_pll_period_us(fast_osc_frequency);
 800a698:	88fb      	ldrh	r3, [r7, #6]
 800a69a:	4618      	mov	r0, r3
 800a69c:	f002 ffd4 	bl	800d648 <VL53LX_calc_pll_period_us>
 800a6a0:	6178      	str	r0, [r7, #20]



	VL53LX_p_030 = VL53LX_decode_vcsel_period(VL53LX_p_005);
 800a6a2:	797b      	ldrb	r3, [r7, #5]
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f003 fbbf 	bl	800de28 <VL53LX_decode_vcsel_period>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	74fb      	strb	r3, [r7, #19]



	macro_period_us =
 800a6ae:	697a      	ldr	r2, [r7, #20]
 800a6b0:	4613      	mov	r3, r2
 800a6b2:	00db      	lsls	r3, r3, #3
 800a6b4:	4413      	add	r3, r2
 800a6b6:	021b      	lsls	r3, r3, #8
 800a6b8:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53LX_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	099b      	lsrs	r3, r3, #6
 800a6be:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)VL53LX_p_030;
 800a6c0:	7cfa      	ldrb	r2, [r7, #19]
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	fb02 f303 	mul.w	r3, r2, r3
 800a6c8:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	099b      	lsrs	r3, r3, #6
 800a6ce:	60fb      	str	r3, [r7, #12]



	LOG_FUNCTION_END(0);

	return macro_period_us;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3718      	adds	r7, #24
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
	...

0800a6dc <VL53LX_calc_range_ignore_threshold>:
uint16_t VL53LX_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b089      	sub	sp, #36	@ 0x24
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	60f8      	str	r0, [r7, #12]
 800a6e4:	4608      	mov	r0, r1
 800a6e6:	4611      	mov	r1, r2
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	817b      	strh	r3, [r7, #10]
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	813b      	strh	r3, [r7, #8]
 800a6f2:	4613      	mov	r3, r2
 800a6f4:	71fb      	strb	r3, [r7, #7]


	int32_t    range_ignore_thresh_int  = 0;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 800a6fe:	2300      	movs	r3, #0
 800a700:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800a702:	2300      	movs	r3, #0
 800a704:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800a706:	2300      	movs	r3, #0
 800a708:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");



	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	011b      	lsls	r3, r3, #4
 800a70e:	4a23      	ldr	r2, [pc, #140]	@ (800a79c <VL53LX_calc_range_ignore_threshold+0xc0>)
 800a710:	fb82 1203 	smull	r1, r2, r2, r3
 800a714:	1192      	asrs	r2, r2, #6
 800a716:	17db      	asrs	r3, r3, #31
 800a718:	1ad3      	subs	r3, r2, r3
 800a71a:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0)
 800a71c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800a720:	2b00      	cmp	r3, #0
 800a722:	da03      	bge.n	800a72c <VL53LX_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 800a724:	897b      	ldrh	r3, [r7, #10]
 800a726:	425b      	negs	r3, r3
 800a728:	b29b      	uxth	r3, r3
 800a72a:	83bb      	strh	r3, [r7, #28]

	if (y_gradient < 0)
 800a72c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800a730:	2b00      	cmp	r3, #0
 800a732:	da03      	bge.n	800a73c <VL53LX_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 800a734:	893b      	ldrh	r3, [r7, #8]
 800a736:	425b      	negs	r3, r3
 800a738:	b29b      	uxth	r3, r3
 800a73a:	837b      	strh	r3, [r7, #26]





	range_ignore_thresh_int = (8 * x_gradient_int * 4) +
 800a73c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800a740:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800a744:	4413      	add	r3, r2
 800a746:	015b      	lsls	r3, r3, #5
 800a748:	617b      	str	r3, [r7, #20]
			(8 * y_gradient_int * 4);



	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	4a13      	ldr	r2, [pc, #76]	@ (800a79c <VL53LX_calc_range_ignore_threshold+0xc0>)
 800a74e:	fb82 1203 	smull	r1, r2, r2, r3
 800a752:	1192      	asrs	r2, r2, #6
 800a754:	17db      	asrs	r3, r3, #31
 800a756:	1ad3      	subs	r3, r2, r3
 800a758:	617b      	str	r3, [r7, #20]



	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 800a75a:	697a      	ldr	r2, [r7, #20]
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	4413      	add	r3, r2
 800a760:	617b      	str	r3, [r7, #20]



	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 800a762:	79fa      	ldrb	r2, [r7, #7]
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	fb02 f303 	mul.w	r3, r2, r3
 800a76a:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 800a76c:	697b      	ldr	r3, [r7, #20]
 800a76e:	3310      	adds	r3, #16
 800a770:	2b00      	cmp	r3, #0
 800a772:	da00      	bge.n	800a776 <VL53LX_calc_range_ignore_threshold+0x9a>
 800a774:	331f      	adds	r3, #31
 800a776:	115b      	asrs	r3, r3, #5
 800a778:	617b      	str	r3, [r7, #20]



	if (range_ignore_thresh_int > 0xFFFF)
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a780:	db03      	blt.n	800a78a <VL53LX_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 800a782:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a786:	83fb      	strh	r3, [r7, #30]
 800a788:	e001      	b.n	800a78e <VL53LX_calc_range_ignore_threshold+0xb2>
	else
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 800a78a:	697b      	ldr	r3, [r7, #20]
 800a78c:	83fb      	strh	r3, [r7, #30]



	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 800a78e:	8bfb      	ldrh	r3, [r7, #30]
}
 800a790:	4618      	mov	r0, r3
 800a792:	3724      	adds	r7, #36	@ 0x24
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr
 800a79c:	10624dd3 	.word	0x10624dd3

0800a7a0 <VL53LX_calc_timeout_mclks>:


uint32_t VL53LX_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b085      	sub	sp, #20
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	6039      	str	r1, [r7, #0]


	uint32_t timeout_mclks   = 0;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	if (macro_period_us == 0)
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d102      	bne.n	800a7ba <VL53LX_calc_timeout_mclks+0x1a>
		timeout_mclks = 0;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	60fb      	str	r3, [r7, #12]
 800a7b8:	e008      	b.n	800a7cc <VL53LX_calc_timeout_mclks+0x2c>
	else
		timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	031a      	lsls	r2, r3, #12
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	085b      	lsrs	r3, r3, #1
 800a7c2:	441a      	add	r2, r3
		timeout_mclks   =
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7ca:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3714      	adds	r7, #20
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d8:	4770      	bx	lr

0800a7da <VL53LX_calc_encoded_timeout>:


uint16_t VL53LX_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b084      	sub	sp, #16
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	6078      	str	r0, [r7, #4]
 800a7e2:	6039      	str	r1, [r7, #0]


	uint32_t timeout_mclks   = 0;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53LX_calc_timeout_mclks(timeout_us, macro_period_us);
 800a7ec:	6839      	ldr	r1, [r7, #0]
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f7ff ffd6 	bl	800a7a0 <VL53LX_calc_timeout_mclks>
 800a7f4:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53LX_encode_timeout(timeout_mclks);
 800a7f6:	68f8      	ldr	r0, [r7, #12]
 800a7f8:	f000 f887 	bl	800a90a <VL53LX_encode_timeout>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	817b      	strh	r3, [r7, #10]



	LOG_FUNCTION_END(0);

	return timeout_encoded;
 800a800:	897b      	ldrh	r3, [r7, #10]
}
 800a802:	4618      	mov	r0, r3
 800a804:	3710      	adds	r7, #16
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <VL53LX_calc_timeout_us>:


uint32_t VL53LX_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 800a80a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a80e:	b087      	sub	sp, #28
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]


	uint32_t timeout_us     = 0;
 800a816:	2100      	movs	r1, #0
 800a818:	6179      	str	r1, [r7, #20]
	uint64_t tmp            = 0;
 800a81a:	f04f 0000 	mov.w	r0, #0
 800a81e:	f04f 0100 	mov.w	r1, #0
 800a822:	e9c7 0102 	strd	r0, r1, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 800a826:	6879      	ldr	r1, [r7, #4]
 800a828:	2000      	movs	r0, #0
 800a82a:	4688      	mov	r8, r1
 800a82c:	4681      	mov	r9, r0
 800a82e:	6839      	ldr	r1, [r7, #0]
 800a830:	2000      	movs	r0, #0
 800a832:	460c      	mov	r4, r1
 800a834:	4605      	mov	r5, r0
 800a836:	fb04 f009 	mul.w	r0, r4, r9
 800a83a:	fb08 f105 	mul.w	r1, r8, r5
 800a83e:	4401      	add	r1, r0
 800a840:	fba8 2304 	umull	r2, r3, r8, r4
 800a844:	4419      	add	r1, r3
 800a846:	460b      	mov	r3, r1
 800a848:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800a84c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 800a850:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a854:	f512 6a00 	adds.w	sl, r2, #2048	@ 0x800
 800a858:	f143 0b00 	adc.w	fp, r3, #0
 800a85c:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	tmp  = tmp >> 12;
 800a860:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a864:	f04f 0200 	mov.w	r2, #0
 800a868:	f04f 0300 	mov.w	r3, #0
 800a86c:	0b02      	lsrs	r2, r0, #12
 800a86e:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800a872:	0b0b      	lsrs	r3, r1, #12
 800a874:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	617b      	str	r3, [r7, #20]



	LOG_FUNCTION_END(0);

	return timeout_us;
 800a87c:	697b      	ldr	r3, [r7, #20]
}
 800a87e:	4618      	mov	r0, r3
 800a880:	371c      	adds	r7, #28
 800a882:	46bd      	mov	sp, r7
 800a884:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a888:	4770      	bx	lr
	...

0800a88c <VL53LX_calc_crosstalk_plane_offset_with_margin>:

uint32_t VL53LX_calc_crosstalk_plane_offset_with_margin(
		uint32_t     plane_offset_kcps,
		int16_t      margin_offset_kcps)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b085      	sub	sp, #20
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	460b      	mov	r3, r1
 800a896:	807b      	strh	r3, [r7, #2]
	uint32_t plane_offset_with_margin = 0;
 800a898:	2300      	movs	r3, #0
 800a89a:	60bb      	str	r3, [r7, #8]
	int32_t  plane_offset_kcps_temp   = 0;
 800a89c:	2300      	movs	r3, #0
 800a89e:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	plane_offset_kcps_temp =
		(int32_t)plane_offset_kcps +
		(int32_t)margin_offset_kcps;
 800a8a0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
		(int32_t)plane_offset_kcps +
 800a8a4:	687b      	ldr	r3, [r7, #4]
	plane_offset_kcps_temp =
 800a8a6:	4413      	add	r3, r2
 800a8a8:	60fb      	str	r3, [r7, #12]

	if (plane_offset_kcps_temp < 0)
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	da02      	bge.n	800a8b6 <VL53LX_calc_crosstalk_plane_offset_with_margin+0x2a>
		plane_offset_kcps_temp = 0;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	60fb      	str	r3, [r7, #12]
 800a8b4:	e005      	b.n	800a8c2 <VL53LX_calc_crosstalk_plane_offset_with_margin+0x36>
	else
		if (plane_offset_kcps_temp > 0x3FFFF)
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a8bc:	db01      	blt.n	800a8c2 <VL53LX_calc_crosstalk_plane_offset_with_margin+0x36>
			plane_offset_kcps_temp = 0x3FFFF;
 800a8be:	4b05      	ldr	r3, [pc, #20]	@ (800a8d4 <VL53LX_calc_crosstalk_plane_offset_with_margin+0x48>)
 800a8c0:	60fb      	str	r3, [r7, #12]

	plane_offset_with_margin = (uint32_t) plane_offset_kcps_temp;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END(0);

	return plane_offset_with_margin;
 800a8c6:	68bb      	ldr	r3, [r7, #8]

}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3714      	adds	r7, #20
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr
 800a8d4:	0003ffff 	.word	0x0003ffff

0800a8d8 <VL53LX_calc_decoded_timeout_us>:

uint32_t VL53LX_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b084      	sub	sp, #16
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	4603      	mov	r3, r0
 800a8e0:	6039      	str	r1, [r7, #0]
 800a8e2:	80fb      	strh	r3, [r7, #6]


	uint32_t timeout_mclks  = 0;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53LX_decode_timeout(timeout_encoded);
 800a8ec:	88fb      	ldrh	r3, [r7, #6]
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f000 f835 	bl	800a95e <VL53LX_decode_timeout>
 800a8f4:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53LX_calc_timeout_us(timeout_mclks, macro_period_us);
 800a8f6:	6839      	ldr	r1, [r7, #0]
 800a8f8:	68f8      	ldr	r0, [r7, #12]
 800a8fa:	f7ff ff86 	bl	800a80a <VL53LX_calc_timeout_us>
 800a8fe:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 800a900:	68bb      	ldr	r3, [r7, #8]
}
 800a902:	4618      	mov	r0, r3
 800a904:	3710      	adds	r7, #16
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}

0800a90a <VL53LX_encode_timeout>:


uint16_t VL53LX_encode_timeout(uint32_t timeout_mclks)
{
 800a90a:	b480      	push	{r7}
 800a90c:	b087      	sub	sp, #28
 800a90e:	af00      	add	r7, sp, #0
 800a910:	6078      	str	r0, [r7, #4]


	uint16_t encoded_timeout = 0;
 800a912:	2300      	movs	r3, #0
 800a914:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800a916:	2300      	movs	r3, #0
 800a918:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800a91a:	2300      	movs	r3, #0
 800a91c:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d015      	beq.n	800a950 <VL53LX_encode_timeout+0x46>
		ls_byte = timeout_mclks - 1;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	3b01      	subs	r3, #1
 800a928:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800a92a:	e005      	b.n	800a938 <VL53LX_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	085b      	lsrs	r3, r3, #1
 800a930:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800a932:	89fb      	ldrh	r3, [r7, #14]
 800a934:	3301      	adds	r3, #1
 800a936:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	2bff      	cmp	r3, #255	@ 0xff
 800a93c:	d8f6      	bhi.n	800a92c <VL53LX_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800a93e:	89fb      	ldrh	r3, [r7, #14]
 800a940:	021b      	lsls	r3, r3, #8
 800a942:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	b29b      	uxth	r3, r3
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800a94c:	4413      	add	r3, r2
 800a94e:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800a950:	8afb      	ldrh	r3, [r7, #22]
}
 800a952:	4618      	mov	r0, r3
 800a954:	371c      	adds	r7, #28
 800a956:	46bd      	mov	sp, r7
 800a958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95c:	4770      	bx	lr

0800a95e <VL53LX_decode_timeout>:


uint32_t VL53LX_decode_timeout(uint16_t encoded_timeout)
{
 800a95e:	b480      	push	{r7}
 800a960:	b085      	sub	sp, #20
 800a962:	af00      	add	r7, sp, #0
 800a964:	4603      	mov	r3, r0
 800a966:	80fb      	strh	r3, [r7, #6]


	uint32_t timeout_macro_clks = 0;
 800a968:	2300      	movs	r3, #0
 800a96a:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800a96c:	88fb      	ldrh	r3, [r7, #6]
 800a96e:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800a970:	88fa      	ldrh	r2, [r7, #6]
 800a972:	0a12      	lsrs	r2, r2, #8
 800a974:	b292      	uxth	r2, r2
 800a976:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800a978:	3301      	adds	r3, #1
 800a97a:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800a97c:	68fb      	ldr	r3, [r7, #12]
}
 800a97e:	4618      	mov	r0, r3
 800a980:	3714      	adds	r7, #20
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr

0800a98a <VL53LX_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53LX_general_config_t *pgeneral,
	VL53LX_timing_config_t  *ptiming)
{
 800a98a:	b580      	push	{r7, lr}
 800a98c:	b088      	sub	sp, #32
 800a98e:	af00      	add	r7, sp, #0
 800a990:	60f8      	str	r0, [r7, #12]
 800a992:	60b9      	str	r1, [r7, #8]
 800a994:	607a      	str	r2, [r7, #4]
 800a996:	807b      	strh	r3, [r7, #2]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800a998:	2300      	movs	r3, #0
 800a99a:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 800a99c:	2300      	movs	r3, #0
 800a99e:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 800a9a8:	887b      	ldrh	r3, [r7, #2]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d102      	bne.n	800a9b4 <VL53LX_calc_timeout_register_values+0x2a>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 800a9ae:	23f1      	movs	r3, #241	@ 0xf1
 800a9b0:	77fb      	strb	r3, [r7, #31]
 800a9b2:	e05d      	b.n	800aa70 <VL53LX_calc_timeout_register_values+0xe6>
	} else {

		macro_period_us =
				VL53LX_calc_macro_period_us(
 800a9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9b6:	799a      	ldrb	r2, [r3, #6]
 800a9b8:	887b      	ldrh	r3, [r7, #2]
 800a9ba:	4611      	mov	r1, r2
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f7ff fe5d 	bl	800a67c <VL53LX_calc_macro_period_us>
 800a9c2:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);


		timeout_mclks =
			VL53LX_calc_timeout_mclks(
 800a9c4:	6979      	ldr	r1, [r7, #20]
 800a9c6:	68f8      	ldr	r0, [r7, #12]
 800a9c8:	f7ff feea 	bl	800a7a0 <VL53LX_calc_timeout_mclks>
 800a9cc:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);


		if (timeout_mclks > 0xFF)
 800a9ce:	69bb      	ldr	r3, [r7, #24]
 800a9d0:	2bff      	cmp	r3, #255	@ 0xff
 800a9d2:	d901      	bls.n	800a9d8 <VL53LX_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 800a9d4:	23ff      	movs	r3, #255	@ 0xff
 800a9d6:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 800a9dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9de:	71da      	strb	r2, [r3, #7]


		timeout_encoded =
			VL53LX_calc_encoded_timeout(
 800a9e0:	6979      	ldr	r1, [r7, #20]
 800a9e2:	68b8      	ldr	r0, [r7, #8]
 800a9e4:	f7ff fef9 	bl	800a7da <VL53LX_calc_encoded_timeout>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800a9ec:	8a7b      	ldrh	r3, [r7, #18]
 800a9ee:	0a1b      	lsrs	r3, r3, #8
 800a9f0:	b29b      	uxth	r3, r3
 800a9f2:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 800a9f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9f6:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800a9f8:	8a7b      	ldrh	r3, [r7, #18]
 800a9fa:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 800a9fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9fe:	705a      	strb	r2, [r3, #1]


		timeout_encoded =
			VL53LX_calc_encoded_timeout(
 800aa00:	6979      	ldr	r1, [r7, #20]
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f7ff fee9 	bl	800a7da <VL53LX_calc_encoded_timeout>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800aa0c:	8a7b      	ldrh	r3, [r7, #18]
 800aa0e:	0a1b      	lsrs	r3, r3, #8
 800aa10:	b29b      	uxth	r3, r3
 800aa12:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 800aa14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa16:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800aa18:	8a7b      	ldrh	r3, [r7, #18]
 800aa1a:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 800aa1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa1e:	715a      	strb	r2, [r3, #5]


		macro_period_us =
				VL53LX_calc_macro_period_us(
 800aa20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa22:	7a5a      	ldrb	r2, [r3, #9]
 800aa24:	887b      	ldrh	r3, [r7, #2]
 800aa26:	4611      	mov	r1, r2
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f7ff fe27 	bl	800a67c <VL53LX_calc_macro_period_us>
 800aa2e:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);


		timeout_encoded =
				VL53LX_calc_encoded_timeout(
 800aa30:	6979      	ldr	r1, [r7, #20]
 800aa32:	68b8      	ldr	r0, [r7, #8]
 800aa34:	f7ff fed1 	bl	800a7da <VL53LX_calc_encoded_timeout>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800aa3c:	8a7b      	ldrh	r3, [r7, #18]
 800aa3e:	0a1b      	lsrs	r3, r3, #8
 800aa40:	b29b      	uxth	r3, r3
 800aa42:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 800aa44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa46:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800aa48:	8a7b      	ldrh	r3, [r7, #18]
 800aa4a:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 800aa4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa4e:	70da      	strb	r2, [r3, #3]


		timeout_encoded = VL53LX_calc_encoded_timeout(
 800aa50:	6979      	ldr	r1, [r7, #20]
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f7ff fec1 	bl	800a7da <VL53LX_calc_encoded_timeout>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800aa5c:	8a7b      	ldrh	r3, [r7, #18]
 800aa5e:	0a1b      	lsrs	r3, r3, #8
 800aa60:	b29b      	uxth	r3, r3
 800aa62:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 800aa64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa66:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800aa68:	8a7b      	ldrh	r3, [r7, #18]
 800aa6a:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 800aa6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa6e:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 800aa70:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800aa74:	4618      	mov	r0, r3
 800aa76:	3720      	adds	r7, #32
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <VL53LX_hist_copy_and_scale_ambient_info>:


VL53LX_Error  VL53LX_hist_copy_and_scale_ambient_info(
	VL53LX_zone_hist_info_t       *pidata,
	VL53LX_histogram_bin_data_t   *podata)
{
 800aa7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aa80:	b09c      	sub	sp, #112	@ 0x70
 800aa82:	af00      	add	r7, sp, #0
 800aa84:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800aa86:	64b9      	str	r1, [r7, #72]	@ 0x48


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	int64_t  evts              = 0;
 800aa8e:	f04f 0200 	mov.w	r2, #0
 800aa92:	f04f 0300 	mov.w	r3, #0
 800aa96:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
	int64_t  tmpi              = 0;
 800aa9a:	f04f 0200 	mov.w	r2, #0
 800aa9e:	f04f 0300 	mov.w	r3, #0
 800aaa2:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	int64_t  tmpo              = 0;
 800aaa6:	f04f 0200 	mov.w	r2, #0
 800aaaa:	f04f 0300 	mov.w	r3, #0
 800aaae:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	LOG_FUNCTION_START("");


	if (pidata->result__dss_actual_effective_spads == 0) {
 800aab2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aab4:	885b      	ldrh	r3, [r3, #2]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d103      	bne.n	800aac2 <VL53LX_hist_copy_and_scale_ambient_info+0x46>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 800aaba:	23f1      	movs	r3, #241	@ 0xf1
 800aabc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800aac0:	e0d3      	b.n	800ac6a <VL53LX_hist_copy_and_scale_ambient_info+0x1ee>
	} else {
		if (pidata->number_of_ambient_bins >  0 &&
 800aac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aac4:	785b      	ldrb	r3, [r3, #1]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	f000 80cf 	beq.w	800ac6a <VL53LX_hist_copy_and_scale_ambient_info+0x1ee>
			podata->number_of_ambient_bins == 0) {
 800aacc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aace:	7adb      	ldrb	r3, [r3, #11]
		if (pidata->number_of_ambient_bins >  0 &&
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	f040 80ca 	bne.w	800ac6a <VL53LX_hist_copy_and_scale_ambient_info+0x1ee>



			tmpo    = 1 + (int64_t)podata->total_periods_elapsed;
 800aad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aadc:	2200      	movs	r2, #0
 800aade:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aae0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800aae2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800aae6:	460b      	mov	r3, r1
 800aae8:	3301      	adds	r3, #1
 800aaea:	61bb      	str	r3, [r7, #24]
 800aaec:	4613      	mov	r3, r2
 800aaee:	f143 0300 	adc.w	r3, r3, #0
 800aaf2:	61fb      	str	r3, [r7, #28]
 800aaf4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aaf8:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
			tmpo   *=
			(int64_t)podata->result__dss_actual_effective_spads;
 800aafc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aafe:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800ab02:	b29b      	uxth	r3, r3
 800ab04:	2200      	movs	r2, #0
 800ab06:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab08:	647a      	str	r2, [r7, #68]	@ 0x44
			tmpo   *=
 800ab0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab0c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800ab10:	4602      	mov	r2, r0
 800ab12:	fb02 f203 	mul.w	r2, r2, r3
 800ab16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab18:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 800ab1c:	fb01 f303 	mul.w	r3, r1, r3
 800ab20:	441a      	add	r2, r3
 800ab22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ab26:	fba3 4501 	umull	r4, r5, r3, r1
 800ab2a:	1953      	adds	r3, r2, r5
 800ab2c:	461d      	mov	r5, r3
 800ab2e:	e9c7 4514 	strd	r4, r5, [r7, #80]	@ 0x50
 800ab32:	e9c7 4514 	strd	r4, r5, [r7, #80]	@ 0x50

			tmpi    = 1 + (int64_t)pidata->total_periods_elapsed;
 800ab36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab38:	689b      	ldr	r3, [r3, #8]
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab3e:	637a      	str	r2, [r7, #52]	@ 0x34
 800ab40:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800ab44:	460b      	mov	r3, r1
 800ab46:	3301      	adds	r3, #1
 800ab48:	613b      	str	r3, [r7, #16]
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	f143 0300 	adc.w	r3, r3, #0
 800ab50:	617b      	str	r3, [r7, #20]
 800ab52:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800ab56:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
			tmpi   *=
			(int64_t)pidata->result__dss_actual_effective_spads;
 800ab5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab5c:	885b      	ldrh	r3, [r3, #2]
 800ab5e:	b29b      	uxth	r3, r3
 800ab60:	2200      	movs	r2, #0
 800ab62:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab64:	62fa      	str	r2, [r7, #44]	@ 0x2c
			tmpi   *=
 800ab66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab68:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800ab6c:	4622      	mov	r2, r4
 800ab6e:	fb02 f203 	mul.w	r2, r2, r3
 800ab72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ab74:	4629      	mov	r1, r5
 800ab76:	fb01 f303 	mul.w	r3, r1, r3
 800ab7a:	4413      	add	r3, r2
 800ab7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ab7e:	4621      	mov	r1, r4
 800ab80:	fba2 ab01 	umull	sl, fp, r2, r1
 800ab84:	445b      	add	r3, fp
 800ab86:	469b      	mov	fp, r3
 800ab88:	e9c7 ab16 	strd	sl, fp, [r7, #88]	@ 0x58
 800ab8c:	e9c7 ab16 	strd	sl, fp, [r7, #88]	@ 0x58

			evts  = tmpo *
				(int64_t)pidata->ambient_events_sum;
 800ab90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab92:	68db      	ldr	r3, [r3, #12]
 800ab94:	17da      	asrs	r2, r3, #31
 800ab96:	623b      	str	r3, [r7, #32]
 800ab98:	627a      	str	r2, [r7, #36]	@ 0x24
			evts  = tmpo *
 800ab9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab9c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800aba0:	4622      	mov	r2, r4
 800aba2:	fb02 f203 	mul.w	r2, r2, r3
 800aba6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aba8:	4629      	mov	r1, r5
 800abaa:	fb01 f303 	mul.w	r3, r1, r3
 800abae:	4413      	add	r3, r2
 800abb0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800abb2:	4621      	mov	r1, r4
 800abb4:	fba2 8901 	umull	r8, r9, r2, r1
 800abb8:	444b      	add	r3, r9
 800abba:	4699      	mov	r9, r3
 800abbc:	e9c7 8918 	strd	r8, r9, [r7, #96]	@ 0x60
 800abc0:	e9c7 8918 	strd	r8, r9, [r7, #96]	@ 0x60
			evts += (tmpi/2);
 800abc4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800abc8:	f04f 0000 	mov.w	r0, #0
 800abcc:	f04f 0100 	mov.w	r1, #0
 800abd0:	0fd8      	lsrs	r0, r3, #31
 800abd2:	2100      	movs	r1, #0
 800abd4:	1884      	adds	r4, r0, r2
 800abd6:	60bc      	str	r4, [r7, #8]
 800abd8:	eb41 0303 	adc.w	r3, r1, r3
 800abdc:	60fb      	str	r3, [r7, #12]
 800abde:	f04f 0200 	mov.w	r2, #0
 800abe2:	f04f 0300 	mov.w	r3, #0
 800abe6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800abea:	4621      	mov	r1, r4
 800abec:	084a      	lsrs	r2, r1, #1
 800abee:	4629      	mov	r1, r5
 800abf0:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800abf4:	4629      	mov	r1, r5
 800abf6:	104b      	asrs	r3, r1, #1
 800abf8:	4610      	mov	r0, r2
 800abfa:	4619      	mov	r1, r3
 800abfc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800ac00:	1814      	adds	r4, r2, r0
 800ac02:	603c      	str	r4, [r7, #0]
 800ac04:	414b      	adcs	r3, r1
 800ac06:	607b      	str	r3, [r7, #4]
 800ac08:	e9d7 3400 	ldrd	r3, r4, [r7]
 800ac0c:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60


			if (tmpi != 0)
 800ac10:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800ac14:	4313      	orrs	r3, r2
 800ac16:	d009      	beq.n	800ac2c <VL53LX_hist_copy_and_scale_ambient_info+0x1b0>
				evts = do_division_s(evts, tmpi);
 800ac18:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800ac1c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800ac20:	f7f6 f826 	bl	8000c70 <__aeabi_ldivmod>
 800ac24:	4602      	mov	r2, r0
 800ac26:	460b      	mov	r3, r1
 800ac28:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

			podata->ambient_events_sum = (int32_t)evts;
 800ac2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ac2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac30:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0



			podata->VL53LX_p_028 =
				podata->ambient_events_sum;
 800ac34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac36:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
			podata->VL53LX_p_028 =
 800ac3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac3c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
			podata->VL53LX_p_028 +=
 800ac40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
				((int32_t)pidata->number_of_ambient_bins / 2);
 800ac46:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ac48:	7852      	ldrb	r2, [r2, #1]
 800ac4a:	0852      	lsrs	r2, r2, #1
 800ac4c:	b2d2      	uxtb	r2, r2
			podata->VL53LX_p_028 +=
 800ac4e:	441a      	add	r2, r3
 800ac50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac52:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
			podata->VL53LX_p_028 /=
 800ac56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac58:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
				(int32_t)pidata->number_of_ambient_bins;
 800ac5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ac5e:	7852      	ldrb	r2, [r2, #1]
			podata->VL53LX_p_028 /=
 800ac60:	fb93 f2f2 	sdiv	r2, r3, r2
 800ac64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac66:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		}
	}

	LOG_FUNCTION_END(0);

	return status;
 800ac6a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 800ac6e:	4618      	mov	r0, r3
 800ac70:	3770      	adds	r7, #112	@ 0x70
 800ac72:	46bd      	mov	sp, r7
 800ac74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ac78 <VL53LX_hist_get_bin_sequence_config>:


void  VL53LX_hist_get_bin_sequence_config(
	VL53LX_DEV                     Dev,
	VL53LX_histogram_bin_data_t   *pdata)
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b087      	sub	sp, #28
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
 800ac80:	6039      	str	r1, [r7, #0]


	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	3318      	adds	r3, #24
 800ac86:	613b      	str	r3, [r7, #16]

	int32_t amb_thresh_low   = 0;
 800ac88:	2300      	movs	r3, #0
 800ac8a:	60fb      	str	r3, [r7, #12]
	int32_t amb_thresh_high  = 0;
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	60bb      	str	r3, [r7, #8]

	uint8_t i = 0;
 800ac90:	2300      	movs	r3, #0
 800ac92:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	amb_thresh_low  = 1024 *
		(int32_t)pdev->hist_cfg.histogram_config__amb_thresh_low;
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	f8b3 32fa 	ldrh.w	r3, [r3, #762]	@ 0x2fa
	amb_thresh_low  = 1024 *
 800ac9a:	029b      	lsls	r3, r3, #10
 800ac9c:	60fb      	str	r3, [r7, #12]
	amb_thresh_high = 1024 *
		(int32_t)pdev->hist_cfg.histogram_config__amb_thresh_high;
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	f8b3 32fc 	ldrh.w	r3, [r3, #764]	@ 0x2fc
	amb_thresh_high = 1024 *
 800aca4:	029b      	lsls	r3, r3, #10
 800aca6:	60bb      	str	r3, [r7, #8]



	if ((pdev->ll_state.rd_stream_count & 0x01) == 0) {
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800acae:	f003 0301 	and.w	r3, r3, #1
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	f040 8095 	bne.w	800ade2 <VL53LX_hist_get_bin_sequence_config+0x16a>

		pdata->bin_seq[5] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_4_5 >> 4;
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	f893 32ed 	ldrb.w	r3, [r3, #749]	@ 0x2ed
		pdata->bin_seq[5] =
 800acbe:	091b      	lsrs	r3, r3, #4
 800acc0:	b2da      	uxtb	r2, r3
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	745a      	strb	r2, [r3, #17]
		pdata->bin_seq[4] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_4_5 & 0x0F;
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	f893 32ed 	ldrb.w	r3, [r3, #749]	@ 0x2ed
 800accc:	f003 030f 	and.w	r3, r3, #15
 800acd0:	b2da      	uxtb	r2, r3
		pdata->bin_seq[4] =
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	741a      	strb	r2, [r3, #16]
		pdata->bin_seq[3] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_2_3 >> 4;
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	f893 32ec 	ldrb.w	r3, [r3, #748]	@ 0x2ec
		pdata->bin_seq[3] =
 800acdc:	091b      	lsrs	r3, r3, #4
 800acde:	b2da      	uxtb	r2, r3
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	73da      	strb	r2, [r3, #15]
		pdata->bin_seq[2] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_2_3 & 0x0F;
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	f893 32ec 	ldrb.w	r3, [r3, #748]	@ 0x2ec
 800acea:	f003 030f 	and.w	r3, r3, #15
 800acee:	b2da      	uxtb	r2, r3
		pdata->bin_seq[2] =
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	739a      	strb	r2, [r3, #14]
		pdata->bin_seq[1] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_0_1 >> 4;
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	f893 32eb 	ldrb.w	r3, [r3, #747]	@ 0x2eb
		pdata->bin_seq[1] =
 800acfa:	091b      	lsrs	r3, r3, #4
 800acfc:	b2da      	uxtb	r2, r3
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	735a      	strb	r2, [r3, #13]
		pdata->bin_seq[0] =
		pdev->hist_cfg.histogram_config__mid_amb_even_bin_0_1 & 0x0F;
 800ad02:	693b      	ldr	r3, [r7, #16]
 800ad04:	f893 32eb 	ldrb.w	r3, [r3, #747]	@ 0x2eb
 800ad08:	f003 030f 	and.w	r3, r3, #15
 800ad0c:	b2da      	uxtb	r2, r3
		pdata->bin_seq[0] =
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	731a      	strb	r2, [r3, #12]

		if (pdata->ambient_events_sum > amb_thresh_high) {
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ad18:	68ba      	ldr	r2, [r7, #8]
 800ad1a:	429a      	cmp	r2, r3
 800ad1c:	da2c      	bge.n	800ad78 <VL53LX_hist_get_bin_sequence_config+0x100>
			pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_4_5
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	f893 32f5 	ldrb.w	r3, [r3, #757]	@ 0x2f5
			pdata->bin_seq[5] =
 800ad24:	091b      	lsrs	r3, r3, #4
 800ad26:	b2da      	uxtb	r2, r3
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	745a      	strb	r2, [r3, #17]
			>> 4;
			pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_4_5
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	f893 32f5 	ldrb.w	r3, [r3, #757]	@ 0x2f5
			& 0x0F;
 800ad32:	f003 030f 	and.w	r3, r3, #15
 800ad36:	b2da      	uxtb	r2, r3
			pdata->bin_seq[4] =
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	741a      	strb	r2, [r3, #16]
			pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_2_3
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	f893 32f4 	ldrb.w	r3, [r3, #756]	@ 0x2f4
			pdata->bin_seq[3] =
 800ad42:	091b      	lsrs	r3, r3, #4
 800ad44:	b2da      	uxtb	r2, r3
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	73da      	strb	r2, [r3, #15]
			>> 4;
			pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_2_3
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	f893 32f4 	ldrb.w	r3, [r3, #756]	@ 0x2f4
			& 0x0F;
 800ad50:	f003 030f 	and.w	r3, r3, #15
 800ad54:	b2da      	uxtb	r2, r3
			pdata->bin_seq[2] =
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	739a      	strb	r2, [r3, #14]
			pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_0_1
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	f893 32f3 	ldrb.w	r3, [r3, #755]	@ 0x2f3
			pdata->bin_seq[1] =
 800ad60:	091b      	lsrs	r3, r3, #4
 800ad62:	b2da      	uxtb	r2, r3
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	735a      	strb	r2, [r3, #13]
			>> 4;
			pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__high_amb_even_bin_0_1
 800ad68:	693b      	ldr	r3, [r7, #16]
 800ad6a:	f893 32f3 	ldrb.w	r3, [r3, #755]	@ 0x2f3
			& 0x0F;
 800ad6e:	f003 030f 	and.w	r3, r3, #15
 800ad72:	b2da      	uxtb	r2, r3
			pdata->bin_seq[0] =
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	731a      	strb	r2, [r3, #12]
		}

		if (pdata->ambient_events_sum < amb_thresh_low) {
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ad7e:	68fa      	ldr	r2, [r7, #12]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	f340 80c2 	ble.w	800af0a <VL53LX_hist_get_bin_sequence_config+0x292>
			pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_4_5
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
			pdata->bin_seq[5] =
 800ad8c:	091b      	lsrs	r3, r3, #4
 800ad8e:	b2da      	uxtb	r2, r3
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	745a      	strb	r2, [r3, #17]
			>> 4;
			pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_4_5
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
			& 0x0F;
 800ad9a:	f003 030f 	and.w	r3, r3, #15
 800ad9e:	b2da      	uxtb	r2, r3
			pdata->bin_seq[4] =
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	741a      	strb	r2, [r3, #16]
			pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_2_3
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
			pdata->bin_seq[3] =
 800adaa:	091b      	lsrs	r3, r3, #4
 800adac:	b2da      	uxtb	r2, r3
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	73da      	strb	r2, [r3, #15]
			>> 4;
			pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_2_3
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	f893 32e6 	ldrb.w	r3, [r3, #742]	@ 0x2e6
			& 0x0F;
 800adb8:	f003 030f 	and.w	r3, r3, #15
 800adbc:	b2da      	uxtb	r2, r3
			pdata->bin_seq[2] =
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	739a      	strb	r2, [r3, #14]
			pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_0_1
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
			pdata->bin_seq[1] =
 800adc8:	091b      	lsrs	r3, r3, #4
 800adca:	b2da      	uxtb	r2, r3
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	735a      	strb	r2, [r3, #13]
			>> 4;
			pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__low_amb_even_bin_0_1
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	f893 32e5 	ldrb.w	r3, [r3, #741]	@ 0x2e5
			& 0x0F;
 800add6:	f003 030f 	and.w	r3, r3, #15
 800adda:	b2da      	uxtb	r2, r3
			pdata->bin_seq[0] =
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	731a      	strb	r2, [r3, #12]
 800ade0:	e093      	b.n	800af0a <VL53LX_hist_get_bin_sequence_config+0x292>
		}

	} else {
		pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_5
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	f893 32f1 	ldrb.w	r3, [r3, #753]	@ 0x2f1
			& 0x0F;
 800ade8:	f003 030f 	and.w	r3, r3, #15
 800adec:	b2da      	uxtb	r2, r3
		pdata->bin_seq[5] =
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	745a      	strb	r2, [r3, #17]
		pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_3_4
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	f893 32f0 	ldrb.w	r3, [r3, #752]	@ 0x2f0
			& 0x0F;
 800adf8:	f003 030f 	and.w	r3, r3, #15
 800adfc:	b2da      	uxtb	r2, r3
		pdata->bin_seq[4] =
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	741a      	strb	r2, [r3, #16]
		pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_3_4
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	f893 32f0 	ldrb.w	r3, [r3, #752]	@ 0x2f0
		pdata->bin_seq[3] =
 800ae08:	091b      	lsrs	r3, r3, #4
 800ae0a:	b2da      	uxtb	r2, r3
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	73da      	strb	r2, [r3, #15]
			>> 4;
		pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_2 &
 800ae10:	693b      	ldr	r3, [r7, #16]
 800ae12:	f893 32ef 	ldrb.w	r3, [r3, #751]	@ 0x2ef
 800ae16:	f003 030f 	and.w	r3, r3, #15
 800ae1a:	b2da      	uxtb	r2, r3
		pdata->bin_seq[2] =
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	739a      	strb	r2, [r3, #14]
			0x0F;
		pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_0_1
 800ae20:	693b      	ldr	r3, [r7, #16]
 800ae22:	f893 32ee 	ldrb.w	r3, [r3, #750]	@ 0x2ee
		pdata->bin_seq[1] =
 800ae26:	091b      	lsrs	r3, r3, #4
 800ae28:	b2da      	uxtb	r2, r3
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	735a      	strb	r2, [r3, #13]
			>> 4;
		pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__mid_amb_odd_bin_0_1
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	f893 32ee 	ldrb.w	r3, [r3, #750]	@ 0x2ee
			& 0x0F;
 800ae34:	f003 030f 	and.w	r3, r3, #15
 800ae38:	b2da      	uxtb	r2, r3
		pdata->bin_seq[0] =
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	731a      	strb	r2, [r3, #12]

		if (pdata->ambient_events_sum > amb_thresh_high) {
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ae44:	68ba      	ldr	r2, [r7, #8]
 800ae46:	429a      	cmp	r2, r3
 800ae48:	da2c      	bge.n	800aea4 <VL53LX_hist_get_bin_sequence_config+0x22c>
			pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_4_5
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
			pdata->bin_seq[5] =
 800ae50:	091b      	lsrs	r3, r3, #4
 800ae52:	b2da      	uxtb	r2, r3
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	745a      	strb	r2, [r3, #17]
			>> 4;
			pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_4_5
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
			& 0x0F;
 800ae5e:	f003 030f 	and.w	r3, r3, #15
 800ae62:	b2da      	uxtb	r2, r3
			pdata->bin_seq[4] =
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	741a      	strb	r2, [r3, #16]
			pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_2_3
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	f893 32f7 	ldrb.w	r3, [r3, #759]	@ 0x2f7
			pdata->bin_seq[3] =
 800ae6e:	091b      	lsrs	r3, r3, #4
 800ae70:	b2da      	uxtb	r2, r3
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	73da      	strb	r2, [r3, #15]
			>> 4;
			pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_2_3
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	f893 32f7 	ldrb.w	r3, [r3, #759]	@ 0x2f7
			& 0x0F;
 800ae7c:	f003 030f 	and.w	r3, r3, #15
 800ae80:	b2da      	uxtb	r2, r3
			pdata->bin_seq[2] =
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	739a      	strb	r2, [r3, #14]
			pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_0_1
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	f893 32f6 	ldrb.w	r3, [r3, #758]	@ 0x2f6
			pdata->bin_seq[1] =
 800ae8c:	091b      	lsrs	r3, r3, #4
 800ae8e:	b2da      	uxtb	r2, r3
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	735a      	strb	r2, [r3, #13]
			>> 4;
			pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__high_amb_odd_bin_0_1
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	f893 32f6 	ldrb.w	r3, [r3, #758]	@ 0x2f6
			& 0x0F;
 800ae9a:	f003 030f 	and.w	r3, r3, #15
 800ae9e:	b2da      	uxtb	r2, r3
			pdata->bin_seq[0] =
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	731a      	strb	r2, [r3, #12]
		}

		if (pdata->ambient_events_sum < amb_thresh_low) {
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800aeaa:	68fa      	ldr	r2, [r7, #12]
 800aeac:	429a      	cmp	r2, r3
 800aeae:	dd2c      	ble.n	800af0a <VL53LX_hist_get_bin_sequence_config+0x292>
			pdata->bin_seq[5] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_4_5
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	f893 32ea 	ldrb.w	r3, [r3, #746]	@ 0x2ea
			pdata->bin_seq[5] =
 800aeb6:	091b      	lsrs	r3, r3, #4
 800aeb8:	b2da      	uxtb	r2, r3
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	745a      	strb	r2, [r3, #17]
			>> 4;
			pdata->bin_seq[4] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_4_5
 800aebe:	693b      	ldr	r3, [r7, #16]
 800aec0:	f893 32ea 	ldrb.w	r3, [r3, #746]	@ 0x2ea
			& 0x0F;
 800aec4:	f003 030f 	and.w	r3, r3, #15
 800aec8:	b2da      	uxtb	r2, r3
			pdata->bin_seq[4] =
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	741a      	strb	r2, [r3, #16]
			pdata->bin_seq[3] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_2_3
 800aece:	693b      	ldr	r3, [r7, #16]
 800aed0:	f893 32e9 	ldrb.w	r3, [r3, #745]	@ 0x2e9
			pdata->bin_seq[3] =
 800aed4:	091b      	lsrs	r3, r3, #4
 800aed6:	b2da      	uxtb	r2, r3
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	73da      	strb	r2, [r3, #15]
			>> 4;
			pdata->bin_seq[2] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_2_3
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	f893 32e9 	ldrb.w	r3, [r3, #745]	@ 0x2e9
			& 0x0F;
 800aee2:	f003 030f 	and.w	r3, r3, #15
 800aee6:	b2da      	uxtb	r2, r3
			pdata->bin_seq[2] =
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	739a      	strb	r2, [r3, #14]
			pdata->bin_seq[1] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_0_1
 800aeec:	693b      	ldr	r3, [r7, #16]
 800aeee:	f893 32e8 	ldrb.w	r3, [r3, #744]	@ 0x2e8
			pdata->bin_seq[1] =
 800aef2:	091b      	lsrs	r3, r3, #4
 800aef4:	b2da      	uxtb	r2, r3
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	735a      	strb	r2, [r3, #13]
			>> 4;
			pdata->bin_seq[0] =
			pdev->hist_cfg.histogram_config__low_amb_odd_bin_0_1
 800aefa:	693b      	ldr	r3, [r7, #16]
 800aefc:	f893 32e8 	ldrb.w	r3, [r3, #744]	@ 0x2e8
			& 0x0F;
 800af00:	f003 030f 	and.w	r3, r3, #15
 800af04:	b2da      	uxtb	r2, r3
			pdata->bin_seq[0] =
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	731a      	strb	r2, [r3, #12]
		}
	}



	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800af0a:	2300      	movs	r3, #0
 800af0c:	75fb      	strb	r3, [r7, #23]
 800af0e:	e007      	b.n	800af20 <VL53LX_hist_get_bin_sequence_config+0x2a8>
		pdata->bin_rep[i] = 1;
 800af10:	7dfb      	ldrb	r3, [r7, #23]
 800af12:	683a      	ldr	r2, [r7, #0]
 800af14:	4413      	add	r3, r2
 800af16:	2201      	movs	r2, #1
 800af18:	749a      	strb	r2, [r3, #18]
	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800af1a:	7dfb      	ldrb	r3, [r7, #23]
 800af1c:	3301      	adds	r3, #1
 800af1e:	75fb      	strb	r3, [r7, #23]
 800af20:	7dfb      	ldrb	r3, [r7, #23]
 800af22:	2b05      	cmp	r3, #5
 800af24:	d9f4      	bls.n	800af10 <VL53LX_hist_get_bin_sequence_config+0x298>

	LOG_FUNCTION_END(0);

}
 800af26:	bf00      	nop
 800af28:	bf00      	nop
 800af2a:	371c      	adds	r7, #28
 800af2c:	46bd      	mov	sp, r7
 800af2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af32:	4770      	bx	lr

0800af34 <VL53LX_hist_phase_consistency_check>:
VL53LX_Error  VL53LX_hist_phase_consistency_check(
	VL53LX_DEV                   Dev,
	VL53LX_zone_hist_info_t     *phist_prev,
	VL53LX_zone_objects_t       *prange_prev,
	VL53LX_range_results_t      *prange_curr)
{
 800af34:	b590      	push	{r4, r7, lr}
 800af36:	b093      	sub	sp, #76	@ 0x4c
 800af38:	af04      	add	r7, sp, #16
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	607a      	str	r2, [r7, #4]
 800af40:	603b      	str	r3, [r7, #0]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800af42:	2300      	movs	r3, #0
 800af44:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	VL53LX_LLDriverData_t *pdev =
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	3318      	adds	r3, #24
 800af4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		VL53LXDevStructGetLLDriverHandle(Dev);

	uint8_t   lc = 0;
 800af4e:	2300      	movs	r3, #0
 800af50:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t   p = 0;
 800af54:	2300      	movs	r3, #0
 800af56:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

	uint16_t  phase_delta      = 0;
 800af5a:	2300      	movs	r3, #0
 800af5c:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t  phase_tolerance  = 0;
 800af5e:	2300      	movs	r3, #0
 800af60:	857b      	strh	r3, [r7, #42]	@ 0x2a

	int32_t   events_delta     = 0;
 800af62:	2300      	movs	r3, #0
 800af64:	61fb      	str	r3, [r7, #28]
	int32_t   events_tolerance = 0;
 800af66:	2300      	movs	r3, #0
 800af68:	61bb      	str	r3, [r7, #24]
	uint8_t event_sigma;
	uint16_t event_min_spad_count;
	uint16_t min_max_tolerance;
	uint8_t pht;

	VL53LX_DeviceError  range_status = 0;
 800af6a:	2300      	movs	r3, #0
 800af6c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	event_sigma =
 800af6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af70:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 800af74:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
		pdev->histpostprocess.algo__consistency_check__event_sigma;
	event_min_spad_count =
 800af78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af7a:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 800af7e:	84fb      	strh	r3, [r7, #38]	@ 0x26
	pdev->histpostprocess.algo__consistency_check__event_min_spad_count;
	min_max_tolerance =
 800af80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af82:	f8b3 323a 	ldrh.w	r3, [r3, #570]	@ 0x23a
 800af86:	84bb      	strh	r3, [r7, #36]	@ 0x24
	pdev->histpostprocess.algo__consistency_check__min_max_tolerance;


	pht = pdev->histpostprocess.algo__consistency_check__phase_tolerance;
 800af88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af8a:	f893 3236 	ldrb.w	r3, [r3, #566]	@ 0x236
 800af8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	phase_tolerance = (uint16_t)pht;
 800af92:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800af96:	857b      	strh	r3, [r7, #42]	@ 0x2a
	phase_tolerance = phase_tolerance << 8;
 800af98:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800af9a:	021b      	lsls	r3, r3, #8
 800af9c:	857b      	strh	r3, [r7, #42]	@ 0x2a



	if (prange_prev->rd_device_state !=
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	785b      	ldrb	r3, [r3, #1]
 800afa2:	2b07      	cmp	r3, #7
 800afa4:	d006      	beq.n	800afb4 <VL53LX_hist_phase_consistency_check+0x80>
			VL53LX_DEVICESTATE_RANGING_GATHER_DATA &&
		prange_prev->rd_device_state !=
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	785b      	ldrb	r3, [r3, #1]
			VL53LX_DEVICESTATE_RANGING_GATHER_DATA &&
 800afaa:	2b08      	cmp	r3, #8
 800afac:	d002      	beq.n	800afb4 <VL53LX_hist_phase_consistency_check+0x80>
				VL53LX_DEVICESTATE_RANGING_OUTPUT_DATA)
		return status;
 800afae:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800afb2:	e0ec      	b.n	800b18e <VL53LX_hist_phase_consistency_check+0x25a>



	if (phase_tolerance == 0)
 800afb4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d102      	bne.n	800afc0 <VL53LX_hist_phase_consistency_check+0x8c>
		return status;
 800afba:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800afbe:	e0e6      	b.n	800b18e <VL53LX_hist_phase_consistency_check+0x25a>

	for (lc = 0; lc < prange_curr->active_results; lc++) {
 800afc0:	2300      	movs	r3, #0
 800afc2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800afc6:	e0d9      	b.n	800b17c <VL53LX_hist_phase_consistency_check+0x248>

		if (!((prange_curr->VL53LX_p_003[lc].range_status ==
 800afc8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800afcc:	683a      	ldr	r2, [r7, #0]
 800afce:	214c      	movs	r1, #76	@ 0x4c
 800afd0:	fb01 f303 	mul.w	r3, r1, r3
 800afd4:	4413      	add	r3, r2
 800afd6:	335e      	adds	r3, #94	@ 0x5e
 800afd8:	781b      	ldrb	r3, [r3, #0]
 800afda:	2b09      	cmp	r3, #9
 800afdc:	d00b      	beq.n	800aff6 <VL53LX_hist_phase_consistency_check+0xc2>
			VL53LX_DEVICEERROR_RANGECOMPLETE) ||
			(prange_curr->VL53LX_p_003[lc].range_status ==
 800afde:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800afe2:	683a      	ldr	r2, [r7, #0]
 800afe4:	214c      	movs	r1, #76	@ 0x4c
 800afe6:	fb01 f303 	mul.w	r3, r1, r3
 800afea:	4413      	add	r3, r2
 800afec:	335e      	adds	r3, #94	@ 0x5e
 800afee:	781b      	ldrb	r3, [r3, #0]
		if (!((prange_curr->VL53LX_p_003[lc].range_status ==
 800aff0:	2b13      	cmp	r3, #19
 800aff2:	f040 80bd 	bne.w	800b170 <VL53LX_hist_phase_consistency_check+0x23c>





		if (prange_prev->active_objects == 0)
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	795b      	ldrb	r3, [r3, #5]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d10a      	bne.n	800b014 <VL53LX_hist_phase_consistency_check+0xe0>
			prange_curr->VL53LX_p_003[lc].range_status =
 800affe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b002:	683a      	ldr	r2, [r7, #0]
 800b004:	214c      	movs	r1, #76	@ 0x4c
 800b006:	fb01 f303 	mul.w	r3, r1, r3
 800b00a:	4413      	add	r3, r2
 800b00c:	335e      	adds	r3, #94	@ 0x5e
 800b00e:	2217      	movs	r2, #23
 800b010:	701a      	strb	r2, [r3, #0]
 800b012:	e009      	b.n	800b028 <VL53LX_hist_phase_consistency_check+0xf4>
			VL53LX_DEVICEERROR_PREV_RANGE_NO_TARGETS;
		else
			prange_curr->VL53LX_p_003[lc].range_status =
 800b014:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b018:	683a      	ldr	r2, [r7, #0]
 800b01a:	214c      	movs	r1, #76	@ 0x4c
 800b01c:	fb01 f303 	mul.w	r3, r1, r3
 800b020:	4413      	add	r3, r2
 800b022:	335e      	adds	r3, #94	@ 0x5e
 800b024:	2207      	movs	r2, #7
 800b026:	701a      	strb	r2, [r3, #0]





		for (p = 0; p < prange_prev->active_objects; p++) {
 800b028:	2300      	movs	r3, #0
 800b02a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800b02e:	e097      	b.n	800b160 <VL53LX_hist_phase_consistency_check+0x22c>

			if (prange_curr->VL53LX_p_003[lc].VL53LX_p_011 >
 800b030:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b034:	683a      	ldr	r2, [r7, #0]
 800b036:	214c      	movs	r1, #76	@ 0x4c
 800b038:	fb01 f303 	mul.w	r3, r1, r3
 800b03c:	4413      	add	r3, r2
 800b03e:	3354      	adds	r3, #84	@ 0x54
 800b040:	8819      	ldrh	r1, [r3, #0]
				prange_prev->VL53LX_p_003[p].VL53LX_p_011) {
 800b042:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800b046:	6878      	ldr	r0, [r7, #4]
 800b048:	4613      	mov	r3, r2
 800b04a:	005b      	lsls	r3, r3, #1
 800b04c:	4413      	add	r3, r2
 800b04e:	009b      	lsls	r3, r3, #2
 800b050:	4403      	add	r3, r0
 800b052:	3310      	adds	r3, #16
 800b054:	881b      	ldrh	r3, [r3, #0]
			if (prange_curr->VL53LX_p_003[lc].VL53LX_p_011 >
 800b056:	4299      	cmp	r1, r3
 800b058:	d915      	bls.n	800b086 <VL53LX_hist_phase_consistency_check+0x152>
				phase_delta =
				prange_curr->VL53LX_p_003[lc].VL53LX_p_011 -
 800b05a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b05e:	683a      	ldr	r2, [r7, #0]
 800b060:	214c      	movs	r1, #76	@ 0x4c
 800b062:	fb01 f303 	mul.w	r3, r1, r3
 800b066:	4413      	add	r3, r2
 800b068:	3354      	adds	r3, #84	@ 0x54
 800b06a:	8819      	ldrh	r1, [r3, #0]
				prange_prev->VL53LX_p_003[p].VL53LX_p_011;
 800b06c:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	4613      	mov	r3, r2
 800b074:	005b      	lsls	r3, r3, #1
 800b076:	4413      	add	r3, r2
 800b078:	009b      	lsls	r3, r3, #2
 800b07a:	4403      	add	r3, r0
 800b07c:	3310      	adds	r3, #16
 800b07e:	881b      	ldrh	r3, [r3, #0]
				phase_delta =
 800b080:	1acb      	subs	r3, r1, r3
 800b082:	867b      	strh	r3, [r7, #50]	@ 0x32
 800b084:	e014      	b.n	800b0b0 <VL53LX_hist_phase_consistency_check+0x17c>
			} else {
				phase_delta =
				prange_prev->VL53LX_p_003[p].VL53LX_p_011 -
 800b086:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800b08a:	6879      	ldr	r1, [r7, #4]
 800b08c:	4613      	mov	r3, r2
 800b08e:	005b      	lsls	r3, r3, #1
 800b090:	4413      	add	r3, r2
 800b092:	009b      	lsls	r3, r3, #2
 800b094:	440b      	add	r3, r1
 800b096:	3310      	adds	r3, #16
 800b098:	881a      	ldrh	r2, [r3, #0]
				prange_curr->VL53LX_p_003[lc].VL53LX_p_011;
 800b09a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b09e:	6839      	ldr	r1, [r7, #0]
 800b0a0:	204c      	movs	r0, #76	@ 0x4c
 800b0a2:	fb00 f303 	mul.w	r3, r0, r3
 800b0a6:	440b      	add	r3, r1
 800b0a8:	3354      	adds	r3, #84	@ 0x54
 800b0aa:	881b      	ldrh	r3, [r3, #0]
				phase_delta =
 800b0ac:	1ad3      	subs	r3, r2, r3
 800b0ae:	867b      	strh	r3, [r7, #50]	@ 0x32
			}

			if (phase_delta < phase_tolerance) {
 800b0b0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800b0b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	d24e      	bcs.n	800b156 <VL53LX_hist_phase_consistency_check+0x222>





				if (status == VL53LX_ERROR_NONE)
 800b0b8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d125      	bne.n	800b10c <VL53LX_hist_phase_consistency_check+0x1d8>
					status =
					VL53LX_hist_events_consistency_check(
					event_sigma,
					event_min_spad_count,
					phist_prev,
					&(prange_prev->VL53LX_p_003[p]),
 800b0c0:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
					VL53LX_hist_events_consistency_check(
 800b0c4:	4613      	mov	r3, r2
 800b0c6:	005b      	lsls	r3, r3, #1
 800b0c8:	4413      	add	r3, r2
 800b0ca:	009b      	lsls	r3, r3, #2
 800b0cc:	3308      	adds	r3, #8
 800b0ce:	687a      	ldr	r2, [r7, #4]
 800b0d0:	18d4      	adds	r4, r2, r3
					&(prange_curr->VL53LX_p_003[lc]),
 800b0d2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
					VL53LX_hist_events_consistency_check(
 800b0d6:	224c      	movs	r2, #76	@ 0x4c
 800b0d8:	fb02 f303 	mul.w	r3, r2, r3
 800b0dc:	3310      	adds	r3, #16
 800b0de:	683a      	ldr	r2, [r7, #0]
 800b0e0:	4413      	add	r3, r2
 800b0e2:	3304      	adds	r3, #4
 800b0e4:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 800b0e6:	f897 0029 	ldrb.w	r0, [r7, #41]	@ 0x29
 800b0ea:	f107 0217 	add.w	r2, r7, #23
 800b0ee:	9203      	str	r2, [sp, #12]
 800b0f0:	f107 021c 	add.w	r2, r7, #28
 800b0f4:	9202      	str	r2, [sp, #8]
 800b0f6:	f107 0218 	add.w	r2, r7, #24
 800b0fa:	9201      	str	r2, [sp, #4]
 800b0fc:	9300      	str	r3, [sp, #0]
 800b0fe:	4623      	mov	r3, r4
 800b100:	68ba      	ldr	r2, [r7, #8]
 800b102:	f000 f848 	bl	800b196 <VL53LX_hist_events_consistency_check>
 800b106:	4603      	mov	r3, r0
 800b108:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					&range_status);




				if (status == VL53LX_ERROR_NONE &&
 800b10c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800b110:	2b00      	cmp	r3, #0
 800b112:	d115      	bne.n	800b140 <VL53LX_hist_phase_consistency_check+0x20c>
					range_status ==
 800b114:	7dfb      	ldrb	r3, [r7, #23]
				if (status == VL53LX_ERROR_NONE &&
 800b116:	2b09      	cmp	r3, #9
 800b118:	d112      	bne.n	800b140 <VL53LX_hist_phase_consistency_check+0x20c>
					VL53LX_DEVICEERROR_RANGECOMPLETE)
					status =
					VL53LX_hist_merged_pulse_check(
 800b11a:	f9b7 0024 	ldrsh.w	r0, [r7, #36]	@ 0x24
					min_max_tolerance,
					&(prange_curr->VL53LX_p_003[lc]),
 800b11e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
					VL53LX_hist_merged_pulse_check(
 800b122:	224c      	movs	r2, #76	@ 0x4c
 800b124:	fb02 f303 	mul.w	r3, r2, r3
 800b128:	3310      	adds	r3, #16
 800b12a:	683a      	ldr	r2, [r7, #0]
 800b12c:	4413      	add	r3, r2
 800b12e:	3304      	adds	r3, #4
 800b130:	f107 0217 	add.w	r2, r7, #23
 800b134:	4619      	mov	r1, r3
 800b136:	f000 fb40 	bl	800b7ba <VL53LX_hist_merged_pulse_check>
 800b13a:	4603      	mov	r3, r0
 800b13c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					&range_status);

				prange_curr->VL53LX_p_003[lc].range_status =
 800b140:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b144:	7df8      	ldrb	r0, [r7, #23]
 800b146:	683a      	ldr	r2, [r7, #0]
 800b148:	214c      	movs	r1, #76	@ 0x4c
 800b14a:	fb01 f303 	mul.w	r3, r1, r3
 800b14e:	4413      	add	r3, r2
 800b150:	335e      	adds	r3, #94	@ 0x5e
 800b152:	4602      	mov	r2, r0
 800b154:	701a      	strb	r2, [r3, #0]
		for (p = 0; p < prange_prev->active_objects; p++) {
 800b156:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800b15a:	3301      	adds	r3, #1
 800b15c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	795b      	ldrb	r3, [r3, #5]
 800b164:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800b168:	429a      	cmp	r2, r3
 800b16a:	f4ff af61 	bcc.w	800b030 <VL53LX_hist_phase_consistency_check+0xfc>
 800b16e:	e000      	b.n	800b172 <VL53LX_hist_phase_consistency_check+0x23e>
			continue;
 800b170:	bf00      	nop
	for (lc = 0; lc < prange_curr->active_results; lc++) {
 800b172:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800b176:	3301      	adds	r3, #1
 800b178:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	7c9b      	ldrb	r3, [r3, #18]
 800b180:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800b184:	429a      	cmp	r2, r3
 800b186:	f4ff af1f 	bcc.w	800afc8 <VL53LX_hist_phase_consistency_check+0x94>

	}

	LOG_FUNCTION_END(status);

	return status;
 800b18a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800b18e:	4618      	mov	r0, r3
 800b190:	373c      	adds	r7, #60	@ 0x3c
 800b192:	46bd      	mov	sp, r7
 800b194:	bd90      	pop	{r4, r7, pc}

0800b196 <VL53LX_hist_events_consistency_check>:
	VL53LX_object_data_t        *prange_prev,
	VL53LX_range_data_t         *prange_curr,
	int32_t                     *pevents_tolerance,
	int32_t                     *pevents_delta,
	VL53LX_DeviceError          *prange_status)
{
 800b196:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b19a:	b0d2      	sub	sp, #328	@ 0x148
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800b1a2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
 800b1ac:	460b      	mov	r3, r1
 800b1ae:	f8a7 30f4 	strh.w	r3, [r7, #244]	@ 0xf4



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

	int64_t   tmpp                   = 0;
 800b1b8:	f04f 0200 	mov.w	r2, #0
 800b1bc:	f04f 0300 	mov.w	r3, #0
 800b1c0:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	int64_t   tmpc                   = 0;
 800b1c4:	f04f 0200 	mov.w	r2, #0
 800b1c8:	f04f 0300 	mov.w	r3, #0
 800b1cc:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	int64_t   events_scaler          = 0;
 800b1d0:	f04f 0200 	mov.w	r2, #0
 800b1d4:	f04f 0300 	mov.w	r3, #0
 800b1d8:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
	int64_t   events_scaler_sq       = 0;
 800b1dc:	f04f 0200 	mov.w	r2, #0
 800b1e0:	f04f 0300 	mov.w	r3, #0
 800b1e4:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	int64_t   c_signal_events        = 0;
 800b1e8:	f04f 0200 	mov.w	r2, #0
 800b1ec:	f04f 0300 	mov.w	r3, #0
 800b1f0:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	int64_t   c_sig_noise_sq         = 0;
 800b1f4:	f04f 0200 	mov.w	r2, #0
 800b1f8:	f04f 0300 	mov.w	r3, #0
 800b1fc:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	int64_t   c_amb_noise_sq         = 0;
 800b200:	f04f 0200 	mov.w	r2, #0
 800b204:	f04f 0300 	mov.w	r3, #0
 800b208:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
	int64_t   p_amb_noise_sq         = 0;
 800b20c:	f04f 0200 	mov.w	r2, #0
 800b210:	f04f 0300 	mov.w	r3, #0
 800b214:	e9c7 2340 	strd	r2, r3, [r7, #256]	@ 0x100

	int32_t   p_signal_events        = 0;
 800b218:	2300      	movs	r3, #0
 800b21a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	uint32_t  noise_sq_sum           = 0;
 800b21e:	2300      	movs	r3, #0
 800b220:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8



	if (event_sigma == 0) {
 800b224:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d106      	bne.n	800b23a <VL53LX_hist_events_consistency_check+0xa4>
		*prange_status = VL53LX_DEVICEERROR_RANGECOMPLETE;
 800b22c:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800b230:	2209      	movs	r2, #9
 800b232:	701a      	strb	r2, [r3, #0]
		return status;
 800b234:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
 800b238:	e2b9      	b.n	800b7ae <VL53LX_hist_events_consistency_check+0x618>
	}



	tmpp  = 1 + (int64_t)phist_prev->total_periods_elapsed;
 800b23a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800b23e:	689b      	ldr	r3, [r3, #8]
 800b240:	2200      	movs	r2, #0
 800b242:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b246:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b24a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b24e:	460b      	mov	r3, r1
 800b250:	3301      	adds	r3, #1
 800b252:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b256:	4613      	mov	r3, r2
 800b258:	f143 0300 	adc.w	r3, r3, #0
 800b25c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b260:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800b264:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	tmpp *= (int64_t)phist_prev->result__dss_actual_effective_spads;
 800b268:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800b26c:	885b      	ldrh	r3, [r3, #2]
 800b26e:	b29b      	uxth	r3, r3
 800b270:	2200      	movs	r2, #0
 800b272:	469a      	mov	sl, r3
 800b274:	4693      	mov	fp, r2
 800b276:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800b27a:	fb0a f203 	mul.w	r2, sl, r3
 800b27e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b282:	fb0b f303 	mul.w	r3, fp, r3
 800b286:	441a      	add	r2, r3
 800b288:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b28c:	fba3 450a 	umull	r4, r5, r3, sl
 800b290:	1953      	adds	r3, r2, r5
 800b292:	461d      	mov	r5, r3
 800b294:	e9c7 454c 	strd	r4, r5, [r7, #304]	@ 0x130
 800b298:	e9c7 454c 	strd	r4, r5, [r7, #304]	@ 0x130



	tmpc  = 1 + (int64_t)prange_curr->total_periods_elapsed;
 800b29c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800b2a0:	699b      	ldr	r3, [r3, #24]
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b2a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b2ac:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800b2b0:	460b      	mov	r3, r1
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b2b8:	4613      	mov	r3, r2
 800b2ba:	f143 0300 	adc.w	r3, r3, #0
 800b2be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b2c2:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	@ 0x88
 800b2c6:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	tmpc *= (int64_t)prange_curr->VL53LX_p_004;
 800b2ca:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800b2ce:	8adb      	ldrh	r3, [r3, #22]
 800b2d0:	b29b      	uxth	r3, r3
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b2d8:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800b2dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800b2e0:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 800b2e4:	4622      	mov	r2, r4
 800b2e6:	fb02 f203 	mul.w	r2, r2, r3
 800b2ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b2ee:	4629      	mov	r1, r5
 800b2f0:	fb01 f303 	mul.w	r3, r1, r3
 800b2f4:	441a      	add	r2, r3
 800b2f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	fba3 8901 	umull	r8, r9, r3, r1
 800b300:	eb02 0309 	add.w	r3, r2, r9
 800b304:	4699      	mov	r9, r3
 800b306:	e9c7 894a 	strd	r8, r9, [r7, #296]	@ 0x128
 800b30a:	e9c7 894a 	strd	r8, r9, [r7, #296]	@ 0x128



	events_scaler  = tmpp * 4096;
 800b30e:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800b312:	f04f 0000 	mov.w	r0, #0
 800b316:	f04f 0100 	mov.w	r1, #0
 800b31a:	0319      	lsls	r1, r3, #12
 800b31c:	ea41 5112 	orr.w	r1, r1, r2, lsr #20
 800b320:	0310      	lsls	r0, r2, #12
 800b322:	e9c7 0150 	strd	r0, r1, [r7, #320]	@ 0x140
	if (tmpc != 0) {
 800b326:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800b32a:	4313      	orrs	r3, r2
 800b32c:	d031      	beq.n	800b392 <VL53LX_hist_events_consistency_check+0x1fc>
		events_scaler += (tmpc/2);
 800b32e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800b332:	f04f 0000 	mov.w	r0, #0
 800b336:	f04f 0100 	mov.w	r1, #0
 800b33a:	0fd8      	lsrs	r0, r3, #31
 800b33c:	2100      	movs	r1, #0
 800b33e:	1884      	adds	r4, r0, r2
 800b340:	f8c7 4080 	str.w	r4, [r7, #128]	@ 0x80
 800b344:	eb41 0303 	adc.w	r3, r1, r3
 800b348:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b34c:	f04f 0200 	mov.w	r2, #0
 800b350:	f04f 0300 	mov.w	r3, #0
 800b354:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800b358:	4621      	mov	r1, r4
 800b35a:	084a      	lsrs	r2, r1, #1
 800b35c:	4629      	mov	r1, r5
 800b35e:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800b362:	4629      	mov	r1, r5
 800b364:	104b      	asrs	r3, r1, #1
 800b366:	4610      	mov	r0, r2
 800b368:	4619      	mov	r1, r3
 800b36a:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 800b36e:	1814      	adds	r4, r2, r0
 800b370:	67bc      	str	r4, [r7, #120]	@ 0x78
 800b372:	414b      	adcs	r3, r1
 800b374:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b376:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 800b37a:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
		events_scaler  = do_division_s(events_scaler, tmpc);
 800b37e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800b382:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 800b386:	f7f5 fc73 	bl	8000c70 <__aeabi_ldivmod>
 800b38a:	4602      	mov	r2, r0
 800b38c:	460b      	mov	r3, r1
 800b38e:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
	}

	events_scaler_sq  = events_scaler * events_scaler;
 800b392:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800b396:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800b39a:	fb03 f102 	mul.w	r1, r3, r2
 800b39e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800b3a2:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800b3a6:	fb02 f303 	mul.w	r3, r2, r3
 800b3aa:	18ca      	adds	r2, r1, r3
 800b3ac:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800b3b0:	fba3 1303 	umull	r1, r3, r3, r3
 800b3b4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b3b8:	460b      	mov	r3, r1
 800b3ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b3be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3c2:	18d3      	adds	r3, r2, r3
 800b3c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b3c8:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	@ 0xe0
 800b3cc:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 800b3d0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	events_scaler_sq += 2048;
 800b3d4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800b3d8:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 800b3dc:	6739      	str	r1, [r7, #112]	@ 0x70
 800b3de:	f143 0300 	adc.w	r3, r3, #0
 800b3e2:	677b      	str	r3, [r7, #116]	@ 0x74
 800b3e4:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 800b3e8:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	events_scaler_sq /= 4096;
 800b3ec:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	da08      	bge.n	800b406 <VL53LX_hist_events_consistency_check+0x270>
 800b3f4:	f640 71ff 	movw	r1, #4095	@ 0xfff
 800b3f8:	1851      	adds	r1, r2, r1
 800b3fa:	66b9      	str	r1, [r7, #104]	@ 0x68
 800b3fc:	f143 0300 	adc.w	r3, r3, #0
 800b400:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b402:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800b406:	f04f 0000 	mov.w	r0, #0
 800b40a:	f04f 0100 	mov.w	r1, #0
 800b40e:	0b10      	lsrs	r0, r2, #12
 800b410:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 800b414:	1319      	asrs	r1, r3, #12
 800b416:	e9c7 0148 	strd	r0, r1, [r7, #288]	@ 0x120



	c_signal_events  = (int64_t)prange_curr->VL53LX_p_017;
 800b41a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800b41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b420:	2200      	movs	r2, #0
 800b422:	663b      	str	r3, [r7, #96]	@ 0x60
 800b424:	667a      	str	r2, [r7, #100]	@ 0x64
 800b426:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	@ 0x60
 800b42a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	c_signal_events -= (int64_t)prange_curr->VL53LX_p_016;
 800b42e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800b432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b434:	2200      	movs	r2, #0
 800b436:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b43a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b43e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b442:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 800b446:	4621      	mov	r1, r4
 800b448:	1a51      	subs	r1, r2, r1
 800b44a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b44c:	4629      	mov	r1, r5
 800b44e:	eb63 0301 	sbc.w	r3, r3, r1
 800b452:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b454:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	@ 0x58
 800b458:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	c_signal_events *= (int64_t)events_scaler;
 800b45c:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800b460:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800b464:	fb03 f102 	mul.w	r1, r3, r2
 800b468:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800b46c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b470:	fb02 f303 	mul.w	r3, r2, r3
 800b474:	4419      	add	r1, r3
 800b476:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800b47a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800b47e:	fba2 2303 	umull	r2, r3, r2, r3
 800b482:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b486:	4613      	mov	r3, r2
 800b488:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b48c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b490:	18cb      	adds	r3, r1, r3
 800b492:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b496:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	@ 0xd8
 800b49a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800b49e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	c_signal_events += 2048;
 800b4a2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b4a6:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 800b4aa:	6539      	str	r1, [r7, #80]	@ 0x50
 800b4ac:	f143 0300 	adc.w	r3, r3, #0
 800b4b0:	657b      	str	r3, [r7, #84]	@ 0x54
 800b4b2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 800b4b6:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	c_signal_events /= 4096;
 800b4ba:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	da08      	bge.n	800b4d4 <VL53LX_hist_events_consistency_check+0x33e>
 800b4c2:	f640 71ff 	movw	r1, #4095	@ 0xfff
 800b4c6:	1851      	adds	r1, r2, r1
 800b4c8:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b4ca:	f143 0300 	adc.w	r3, r3, #0
 800b4ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b4d4:	f04f 0000 	mov.w	r0, #0
 800b4d8:	f04f 0100 	mov.w	r1, #0
 800b4dc:	0b10      	lsrs	r0, r2, #12
 800b4de:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 800b4e2:	1319      	asrs	r1, r3, #12
 800b4e4:	e9c7 0146 	strd	r0, r1, [r7, #280]	@ 0x118

	c_sig_noise_sq  = (int64_t)events_scaler_sq;
 800b4e8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800b4ec:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	c_sig_noise_sq *= (int64_t)prange_curr->VL53LX_p_017;
 800b4f0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800b4f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b4fc:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b504:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 800b508:	4622      	mov	r2, r4
 800b50a:	fb02 f203 	mul.w	r2, r2, r3
 800b50e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800b512:	4629      	mov	r1, r5
 800b514:	fb01 f303 	mul.w	r3, r1, r3
 800b518:	441a      	add	r2, r3
 800b51a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800b51e:	4621      	mov	r1, r4
 800b520:	fba3 1301 	umull	r1, r3, r3, r1
 800b524:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b528:	460b      	mov	r3, r1
 800b52a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b52e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b532:	18d3      	adds	r3, r2, r3
 800b534:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b538:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 800b53c:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
 800b540:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	c_sig_noise_sq += 2048;
 800b544:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800b548:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 800b54c:	6439      	str	r1, [r7, #64]	@ 0x40
 800b54e:	f143 0300 	adc.w	r3, r3, #0
 800b552:	647b      	str	r3, [r7, #68]	@ 0x44
 800b554:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800b558:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	c_sig_noise_sq /= 4096;
 800b55c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800b560:	2b00      	cmp	r3, #0
 800b562:	da08      	bge.n	800b576 <VL53LX_hist_events_consistency_check+0x3e0>
 800b564:	f640 71ff 	movw	r1, #4095	@ 0xfff
 800b568:	1851      	adds	r1, r2, r1
 800b56a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b56c:	f143 0300 	adc.w	r3, r3, #0
 800b570:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b572:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b576:	f04f 0000 	mov.w	r0, #0
 800b57a:	f04f 0100 	mov.w	r1, #0
 800b57e:	0b10      	lsrs	r0, r2, #12
 800b580:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 800b584:	1319      	asrs	r1, r3, #12
 800b586:	e9c7 0144 	strd	r0, r1, [r7, #272]	@ 0x110

	c_amb_noise_sq  = (int64_t)events_scaler_sq;
 800b58a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800b58e:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
	c_amb_noise_sq *= (int64_t)prange_curr->VL53LX_p_016;
 800b592:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800b596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b598:	2200      	movs	r2, #0
 800b59a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b59e:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800b5a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b5a6:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 800b5aa:	4622      	mov	r2, r4
 800b5ac:	fb02 f203 	mul.w	r2, r2, r3
 800b5b0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800b5b4:	4629      	mov	r1, r5
 800b5b6:	fb01 f303 	mul.w	r3, r1, r3
 800b5ba:	441a      	add	r2, r3
 800b5bc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800b5c0:	4621      	mov	r1, r4
 800b5c2:	fba3 1301 	umull	r1, r3, r3, r1
 800b5c6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b5ca:	460b      	mov	r3, r1
 800b5cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b5d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b5d4:	18d3      	adds	r3, r2, r3
 800b5d6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b5da:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 800b5de:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
 800b5e2:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
	c_amb_noise_sq += 2048;
 800b5e6:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 800b5ea:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 800b5ee:	6339      	str	r1, [r7, #48]	@ 0x30
 800b5f0:	f143 0300 	adc.w	r3, r3, #0
 800b5f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5f6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800b5fa:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
	c_amb_noise_sq /= 4096;
 800b5fe:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 800b602:	4610      	mov	r0, r2
 800b604:	4619      	mov	r1, r3
 800b606:	2900      	cmp	r1, #0
 800b608:	da08      	bge.n	800b61c <VL53LX_hist_events_consistency_check+0x486>
 800b60a:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800b60e:	18c3      	adds	r3, r0, r3
 800b610:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b612:	f141 0300 	adc.w	r3, r1, #0
 800b616:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b618:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b61c:	f04f 0200 	mov.w	r2, #0
 800b620:	f04f 0300 	mov.w	r3, #0
 800b624:	0b02      	lsrs	r2, r0, #12
 800b626:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800b62a:	130b      	asrs	r3, r1, #12
 800b62c:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108


	c_amb_noise_sq += 2;
 800b630:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 800b634:	1c91      	adds	r1, r2, #2
 800b636:	6239      	str	r1, [r7, #32]
 800b638:	f143 0300 	adc.w	r3, r3, #0
 800b63c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b63e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800b642:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
	c_amb_noise_sq /= 4;
 800b646:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	da06      	bge.n	800b65c <VL53LX_hist_events_consistency_check+0x4c6>
 800b64e:	1cd1      	adds	r1, r2, #3
 800b650:	61b9      	str	r1, [r7, #24]
 800b652:	f143 0300 	adc.w	r3, r3, #0
 800b656:	61fb      	str	r3, [r7, #28]
 800b658:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b65c:	f04f 0000 	mov.w	r0, #0
 800b660:	f04f 0100 	mov.w	r1, #0
 800b664:	0890      	lsrs	r0, r2, #2
 800b666:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 800b66a:	1099      	asrs	r1, r3, #2
 800b66c:	e9c7 0142 	strd	r0, r1, [r7, #264]	@ 0x108



	p_amb_noise_sq  =
		(int64_t)prange_prev->VL53LX_p_016;
 800b670:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800b674:	681b      	ldr	r3, [r3, #0]
	p_amb_noise_sq  =
 800b676:	2200      	movs	r2, #0
 800b678:	613b      	str	r3, [r7, #16]
 800b67a:	617a      	str	r2, [r7, #20]
 800b67c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800b680:	e9c7 3440 	strd	r3, r4, [r7, #256]	@ 0x100


	p_amb_noise_sq += 2;
 800b684:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 800b688:	1c91      	adds	r1, r2, #2
 800b68a:	60b9      	str	r1, [r7, #8]
 800b68c:	f143 0300 	adc.w	r3, r3, #0
 800b690:	60fb      	str	r3, [r7, #12]
 800b692:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800b696:	e9c7 3440 	strd	r3, r4, [r7, #256]	@ 0x100
	p_amb_noise_sq /= 4;
 800b69a:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	@ 0x100
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	da06      	bge.n	800b6b0 <VL53LX_hist_events_consistency_check+0x51a>
 800b6a2:	1cd1      	adds	r1, r2, #3
 800b6a4:	6039      	str	r1, [r7, #0]
 800b6a6:	f143 0300 	adc.w	r3, r3, #0
 800b6aa:	607b      	str	r3, [r7, #4]
 800b6ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6b0:	f04f 0000 	mov.w	r0, #0
 800b6b4:	f04f 0100 	mov.w	r1, #0
 800b6b8:	0890      	lsrs	r0, r2, #2
 800b6ba:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 800b6be:	1099      	asrs	r1, r3, #2
 800b6c0:	e9c7 0140 	strd	r0, r1, [r7, #256]	@ 0x100

	noise_sq_sum =
		(uint32_t)prange_prev->VL53LX_p_017 +
 800b6c4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800b6c8:	685a      	ldr	r2, [r3, #4]
		(uint32_t)c_sig_noise_sq +
 800b6ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
		(uint32_t)prange_prev->VL53LX_p_017 +
 800b6ce:	441a      	add	r2, r3
		(uint32_t)p_amb_noise_sq +
 800b6d0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
		(uint32_t)c_sig_noise_sq +
 800b6d4:	441a      	add	r2, r3
		(uint32_t)c_amb_noise_sq;
 800b6d6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
	noise_sq_sum =
 800b6da:	4413      	add	r3, r2
 800b6dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

	*pevents_tolerance =
		(int32_t)VL53LX_isqrt(noise_sq_sum * 16);
 800b6e0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b6e4:	011b      	lsls	r3, r3, #4
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f002 f8b7 	bl	800d85a <VL53LX_isqrt>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	461a      	mov	r2, r3
	*pevents_tolerance =
 800b6f0:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800b6f4:	601a      	str	r2, [r3, #0]

	*pevents_tolerance *= (int32_t)event_sigma;
 800b6f6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 800b700:	fb03 f202 	mul.w	r2, r3, r2
 800b704:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800b708:	601a      	str	r2, [r3, #0]
	*pevents_tolerance += 32;
 800b70a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	f103 0220 	add.w	r2, r3, #32
 800b714:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800b718:	601a      	str	r2, [r3, #0]
	*pevents_tolerance /= 64;
 800b71a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	2b00      	cmp	r3, #0
 800b722:	da00      	bge.n	800b726 <VL53LX_hist_events_consistency_check+0x590>
 800b724:	333f      	adds	r3, #63	@ 0x3f
 800b726:	119b      	asrs	r3, r3, #6
 800b728:	461a      	mov	r2, r3
 800b72a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800b72e:	601a      	str	r2, [r3, #0]

	p_signal_events  = (int32_t)prange_prev->VL53LX_p_017;
 800b730:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800b734:	685b      	ldr	r3, [r3, #4]
 800b736:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	p_signal_events -= (int32_t)prange_prev->VL53LX_p_016;
 800b73a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	461a      	mov	r2, r3
 800b742:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b746:	1a9b      	subs	r3, r3, r2
 800b748:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc

	if ((int32_t)c_signal_events > p_signal_events)
 800b74c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b750:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800b754:	429a      	cmp	r2, r3
 800b756:	da08      	bge.n	800b76a <VL53LX_hist_events_consistency_check+0x5d4>
		*pevents_delta =
			(int32_t)c_signal_events - p_signal_events;
 800b758:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800b75c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b760:	1ad2      	subs	r2, r2, r3
		*pevents_delta =
 800b762:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800b766:	601a      	str	r2, [r3, #0]
 800b768:	e007      	b.n	800b77a <VL53LX_hist_events_consistency_check+0x5e4>
	else
		*pevents_delta =
			p_signal_events - (int32_t)c_signal_events;
 800b76a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b76e:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800b772:	1ad2      	subs	r2, r2, r3
		*pevents_delta =
 800b774:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800b778:	601a      	str	r2, [r3, #0]

	if (*pevents_delta > *pevents_tolerance &&
 800b77a:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	429a      	cmp	r2, r3
 800b788:	dd0b      	ble.n	800b7a2 <VL53LX_hist_events_consistency_check+0x60c>
		prange_curr->VL53LX_p_004 > min_effective_spad_count)
 800b78a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800b78e:	8adb      	ldrh	r3, [r3, #22]
	if (*pevents_delta > *pevents_tolerance &&
 800b790:	f8b7 20f4 	ldrh.w	r2, [r7, #244]	@ 0xf4
 800b794:	429a      	cmp	r2, r3
 800b796:	d204      	bcs.n	800b7a2 <VL53LX_hist_events_consistency_check+0x60c>
		*prange_status = VL53LX_DEVICEERROR_EVENTCONSISTENCY;
 800b798:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800b79c:	2214      	movs	r2, #20
 800b79e:	701a      	strb	r2, [r3, #0]
 800b7a0:	e003      	b.n	800b7aa <VL53LX_hist_events_consistency_check+0x614>
	else
		*prange_status = VL53LX_DEVICEERROR_RANGECOMPLETE;
 800b7a2:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800b7a6:	2209      	movs	r2, #9
 800b7a8:	701a      	strb	r2, [r3, #0]





	return status;
 800b7aa:	f997 313f 	ldrsb.w	r3, [r7, #319]	@ 0x13f
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b7ba <VL53LX_hist_merged_pulse_check>:

VL53LX_Error  VL53LX_hist_merged_pulse_check(
	int16_t                      min_max_tolerance_mm,
	VL53LX_range_data_t         *pdata,
	VL53LX_DeviceError          *prange_status)
{
 800b7ba:	b480      	push	{r7}
 800b7bc:	b087      	sub	sp, #28
 800b7be:	af00      	add	r7, sp, #0
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	60b9      	str	r1, [r7, #8]
 800b7c4:	607a      	str	r2, [r7, #4]
 800b7c6:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error  status   = VL53LX_ERROR_NONE;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	757b      	strb	r3, [r7, #21]
	int16_t       delta_mm = 0;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	82fb      	strh	r3, [r7, #22]

	if (pdata->max_range_mm > pdata->min_range_mm)
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	f9b3 2048 	ldrsh.w	r2, [r3, #72]	@ 0x48
 800b7d6:	68bb      	ldr	r3, [r7, #8]
 800b7d8:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 800b7dc:	429a      	cmp	r2, r3
 800b7de:	dd0b      	ble.n	800b7f8 <VL53LX_hist_merged_pulse_check+0x3e>
		delta_mm =
			pdata->max_range_mm - pdata->min_range_mm;
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 800b7e6:	b29a      	uxth	r2, r3
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 800b7ee:	b29b      	uxth	r3, r3
 800b7f0:	1ad3      	subs	r3, r2, r3
 800b7f2:	b29b      	uxth	r3, r3
		delta_mm =
 800b7f4:	82fb      	strh	r3, [r7, #22]
 800b7f6:	e00a      	b.n	800b80e <VL53LX_hist_merged_pulse_check+0x54>
	else
		delta_mm =
			pdata->min_range_mm - pdata->max_range_mm;
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 800b7fe:	b29a      	uxth	r2, r3
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 800b806:	b29b      	uxth	r3, r3
 800b808:	1ad3      	subs	r3, r2, r3
 800b80a:	b29b      	uxth	r3, r3
		delta_mm =
 800b80c:	82fb      	strh	r3, [r7, #22]

	if (min_max_tolerance_mm > 0 &&
 800b80e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b812:	2b00      	cmp	r3, #0
 800b814:	dd09      	ble.n	800b82a <VL53LX_hist_merged_pulse_check+0x70>
 800b816:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800b81a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b81e:	429a      	cmp	r2, r3
 800b820:	dd03      	ble.n	800b82a <VL53LX_hist_merged_pulse_check+0x70>
		delta_mm > min_max_tolerance_mm)
		*prange_status = VL53LX_DEVICEERROR_RANGECOMPLETE_MERGED_PULSE;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2216      	movs	r2, #22
 800b826:	701a      	strb	r2, [r3, #0]
 800b828:	e002      	b.n	800b830 <VL53LX_hist_merged_pulse_check+0x76>
	else
		*prange_status = VL53LX_DEVICEERROR_RANGECOMPLETE;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	2209      	movs	r2, #9
 800b82e:	701a      	strb	r2, [r3, #0]

	return status;
 800b830:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800b834:	4618      	mov	r0, r3
 800b836:	371c      	adds	r7, #28
 800b838:	46bd      	mov	sp, r7
 800b83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83e:	4770      	bx	lr

0800b840 <VL53LX_hist_xmonitor_consistency_check>:
VL53LX_Error  VL53LX_hist_xmonitor_consistency_check(
	VL53LX_DEV                   Dev,
	VL53LX_zone_hist_info_t     *phist_prev,
	VL53LX_zone_objects_t       *prange_prev,
	VL53LX_range_data_t         *prange_curr)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b08e      	sub	sp, #56	@ 0x38
 800b844:	af04      	add	r7, sp, #16
 800b846:	60f8      	str	r0, [r7, #12]
 800b848:	60b9      	str	r1, [r7, #8]
 800b84a:	607a      	str	r2, [r7, #4]
 800b84c:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800b84e:	2300      	movs	r3, #0
 800b850:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53LX_LLDriverData_t *pdev =
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	3318      	adds	r3, #24
 800b858:	623b      	str	r3, [r7, #32]
		VL53LXDevStructGetLLDriverHandle(Dev);

	int32_t   events_delta     = 0;
 800b85a:	2300      	movs	r3, #0
 800b85c:	61bb      	str	r3, [r7, #24]
	int32_t   events_tolerance = 0;
 800b85e:	2300      	movs	r3, #0
 800b860:	617b      	str	r3, [r7, #20]
	uint8_t event_sigma;
	uint16_t min_spad_count;

	event_sigma = pdev->histpostprocess.algo__crosstalk_detect_event_sigma;
 800b862:	6a3b      	ldr	r3, [r7, #32]
 800b864:	f893 3250 	ldrb.w	r3, [r3, #592]	@ 0x250
 800b868:	77fb      	strb	r3, [r7, #31]
	min_spad_count =
 800b86a:	6a3b      	ldr	r3, [r7, #32]
 800b86c:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 800b870:	83bb      	strh	r3, [r7, #28]
	pdev->histpostprocess.algo__consistency_check__event_min_spad_count;

	if (prange_curr->range_status == VL53LX_DEVICEERROR_RANGECOMPLETE ||
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800b878:	2b09      	cmp	r3, #9
 800b87a:	d009      	beq.n	800b890 <VL53LX_hist_xmonitor_consistency_check+0x50>
		prange_curr->range_status ==
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
	if (prange_curr->range_status == VL53LX_DEVICEERROR_RANGECOMPLETE ||
 800b882:	2b13      	cmp	r3, #19
 800b884:	d004      	beq.n	800b890 <VL53LX_hist_xmonitor_consistency_check+0x50>
			VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK ||
		prange_curr->range_status ==
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
			VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK ||
 800b88c:	2b14      	cmp	r3, #20
 800b88e:	d129      	bne.n	800b8e4 <VL53LX_hist_xmonitor_consistency_check+0xa4>
				VL53LX_DEVICEERROR_EVENTCONSISTENCY) {

		if (prange_prev->xmonitor.range_status ==
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b896:	2b09      	cmp	r3, #9
 800b898:	d009      	beq.n	800b8ae <VL53LX_hist_xmonitor_consistency_check+0x6e>
				VL53LX_DEVICEERROR_RANGECOMPLETE ||
			prange_prev->xmonitor.range_status ==
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
				VL53LX_DEVICEERROR_RANGECOMPLETE ||
 800b8a0:	2b13      	cmp	r3, #19
 800b8a2:	d004      	beq.n	800b8ae <VL53LX_hist_xmonitor_consistency_check+0x6e>
			VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK ||
			prange_prev->xmonitor.range_status ==
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
			VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK ||
 800b8aa:	2b14      	cmp	r3, #20
 800b8ac:	d11a      	bne.n	800b8e4 <VL53LX_hist_xmonitor_consistency_check+0xa4>
				VL53LX_DEVICEERROR_EVENTCONSISTENCY) {

			prange_curr->range_status =
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	2209      	movs	r2, #9
 800b8b2:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
					VL53LX_DEVICEERROR_RANGECOMPLETE;

			status =
				VL53LX_hist_events_consistency_check(
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
					phist_prev,
					&(prange_prev->xmonitor),
					prange_curr,
					&events_tolerance,
					&events_delta,
					&(prange_curr->range_status));
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	334a      	adds	r3, #74	@ 0x4a
				VL53LX_hist_events_consistency_check(
 800b8c0:	8bb9      	ldrh	r1, [r7, #28]
 800b8c2:	7ff8      	ldrb	r0, [r7, #31]
 800b8c4:	9303      	str	r3, [sp, #12]
 800b8c6:	f107 0318 	add.w	r3, r7, #24
 800b8ca:	9302      	str	r3, [sp, #8]
 800b8cc:	f107 0314 	add.w	r3, r7, #20
 800b8d0:	9301      	str	r3, [sp, #4]
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	9300      	str	r3, [sp, #0]
 800b8d6:	4613      	mov	r3, r2
 800b8d8:	68ba      	ldr	r2, [r7, #8]
 800b8da:	f7ff fc5c 	bl	800b196 <VL53LX_hist_events_consistency_check>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		}
	}

	return status;
 800b8e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3728      	adds	r7, #40	@ 0x28
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <VL53LX_hist_wrap_dmax>:

VL53LX_Error  VL53LX_hist_wrap_dmax(
	VL53LX_hist_post_process_config_t  *phistpostprocess,
	VL53LX_histogram_bin_data_t        *pcurrent,
	int16_t                            *pwrap_dmax_mm)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b088      	sub	sp, #32
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	60f8      	str	r0, [r7, #12]
 800b8f8:	60b9      	str	r1, [r7, #8]
 800b8fa:	607a      	str	r2, [r7, #4]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	77fb      	strb	r3, [r7, #31]

	uint32_t  pll_period_mm        = 0;
 800b900:	2300      	movs	r3, #0
 800b902:	61bb      	str	r3, [r7, #24]
	uint32_t  wrap_dmax_phase      = 0;
 800b904:	2300      	movs	r3, #0
 800b906:	617b      	str	r3, [r7, #20]
	uint32_t  range_mm             = 0;
 800b908:	2300      	movs	r3, #0
 800b90a:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	*pwrap_dmax_mm = 0;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2200      	movs	r2, #0
 800b910:	801a      	strh	r2, [r3, #0]


	if (pcurrent->VL53LX_p_015 != 0) {
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d019      	beq.n	800b950 <VL53LX_hist_wrap_dmax+0x60>



		pll_period_mm =
			VL53LX_calc_pll_period_mm(
 800b91c:	68bb      	ldr	r3, [r7, #8]
 800b91e:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800b922:	4618      	mov	r0, r3
 800b924:	f002 f900 	bl	800db28 <VL53LX_calc_pll_period_mm>
 800b928:	61b8      	str	r0, [r7, #24]
				pcurrent->VL53LX_p_015);



		wrap_dmax_phase =
			(uint32_t)phistpostprocess->valid_phase_high << 8;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
		wrap_dmax_phase =
 800b930:	021b      	lsls	r3, r3, #8
 800b932:	617b      	str	r3, [r7, #20]



		range_mm = wrap_dmax_phase * pll_period_mm;
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	69ba      	ldr	r2, [r7, #24]
 800b938:	fb02 f303 	mul.w	r3, r2, r3
 800b93c:	613b      	str	r3, [r7, #16]
		range_mm = (range_mm + (1<<14)) >> 15;
 800b93e:	693b      	ldr	r3, [r7, #16]
 800b940:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800b944:	0bdb      	lsrs	r3, r3, #15
 800b946:	613b      	str	r3, [r7, #16]

		*pwrap_dmax_mm = (int16_t)range_mm;
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	b21a      	sxth	r2, r3
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	801a      	strh	r2, [r3, #0]
	}

	LOG_FUNCTION_END(status);

	return status;
 800b950:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b954:	4618      	mov	r0, r3
 800b956:	3720      	adds	r7, #32
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}

0800b95c <VL53LX_hist_combine_mm1_mm2_offsets>:
	uint8_t                               encoded_zone_size,
	VL53LX_additional_offset_cal_data_t  *pcal_data,
	uint8_t                              *pgood_spads,
	uint16_t                              aperture_attenuation,
	int16_t                               *prange_offset_mm)
{
 800b95c:	b590      	push	{r4, r7, lr}
 800b95e:	b08d      	sub	sp, #52	@ 0x34
 800b960:	af04      	add	r7, sp, #16
 800b962:	4604      	mov	r4, r0
 800b964:	4608      	mov	r0, r1
 800b966:	4611      	mov	r1, r2
 800b968:	461a      	mov	r2, r3
 800b96a:	4623      	mov	r3, r4
 800b96c:	80fb      	strh	r3, [r7, #6]
 800b96e:	4603      	mov	r3, r0
 800b970:	80bb      	strh	r3, [r7, #4]
 800b972:	460b      	mov	r3, r1
 800b974:	70fb      	strb	r3, [r7, #3]
 800b976:	4613      	mov	r3, r2
 800b978:	70bb      	strb	r3, [r7, #2]



	uint16_t max_mm_inner_effective_spads = 0;
 800b97a:	2300      	movs	r3, #0
 800b97c:	81fb      	strh	r3, [r7, #14]
	uint16_t max_mm_outer_effective_spads = 0;
 800b97e:	2300      	movs	r3, #0
 800b980:	81bb      	strh	r3, [r7, #12]
	uint16_t mm_inner_effective_spads     = 0;
 800b982:	2300      	movs	r3, #0
 800b984:	817b      	strh	r3, [r7, #10]
	uint16_t mm_outer_effective_spads     = 0;
 800b986:	2300      	movs	r3, #0
 800b988:	813b      	strh	r3, [r7, #8]

	uint32_t scaled_mm1_peak_rate_mcps    = 0;
 800b98a:	2300      	movs	r3, #0
 800b98c:	61bb      	str	r3, [r7, #24]
	uint32_t scaled_mm2_peak_rate_mcps    = 0;
 800b98e:	2300      	movs	r3, #0
 800b990:	617b      	str	r3, [r7, #20]

	int32_t tmp0 = 0;
 800b992:	2300      	movs	r3, #0
 800b994:	61fb      	str	r3, [r7, #28]
	int32_t tmp1 = 0;
 800b996:	2300      	movs	r3, #0
 800b998:	613b      	str	r3, [r7, #16]



	VL53LX_calc_mm_effective_spads(
 800b99a:	78b9      	ldrb	r1, [r7, #2]
 800b99c:	78f8      	ldrb	r0, [r7, #3]
 800b99e:	f107 030c 	add.w	r3, r7, #12
 800b9a2:	9303      	str	r3, [sp, #12]
 800b9a4:	f107 030e 	add.w	r3, r7, #14
 800b9a8:	9302      	str	r3, [sp, #8]
 800b9aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800b9ae:	9301      	str	r3, [sp, #4]
 800b9b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9b2:	9300      	str	r3, [sp, #0]
 800b9b4:	23ff      	movs	r3, #255	@ 0xff
 800b9b6:	22c7      	movs	r2, #199	@ 0xc7
 800b9b8:	f000 fa01 	bl	800bdbe <VL53LX_calc_mm_effective_spads>
		pgood_spads,
		aperture_attenuation,
		&max_mm_inner_effective_spads,
		&max_mm_outer_effective_spads);

	if ((max_mm_inner_effective_spads == 0) ||
 800b9bc:	89fb      	ldrh	r3, [r7, #14]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d050      	beq.n	800ba64 <VL53LX_hist_combine_mm1_mm2_offsets+0x108>
		(max_mm_outer_effective_spads == 0))
 800b9c2:	89bb      	ldrh	r3, [r7, #12]
	if ((max_mm_inner_effective_spads == 0) ||
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d04d      	beq.n	800ba64 <VL53LX_hist_combine_mm1_mm2_offsets+0x108>
		goto FAIL;


	VL53LX_calc_mm_effective_spads(
 800b9c8:	f897 4034 	ldrb.w	r4, [r7, #52]	@ 0x34
 800b9cc:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800b9d0:	78b9      	ldrb	r1, [r7, #2]
 800b9d2:	78f8      	ldrb	r0, [r7, #3]
 800b9d4:	f107 0308 	add.w	r3, r7, #8
 800b9d8:	9303      	str	r3, [sp, #12]
 800b9da:	f107 030a 	add.w	r3, r7, #10
 800b9de:	9302      	str	r3, [sp, #8]
 800b9e0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800b9e4:	9301      	str	r3, [sp, #4]
 800b9e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9e8:	9300      	str	r3, [sp, #0]
 800b9ea:	4623      	mov	r3, r4
 800b9ec:	f000 f9e7 	bl	800bdbe <VL53LX_calc_mm_effective_spads>
		&mm_outer_effective_spads);



	scaled_mm1_peak_rate_mcps  =
	(uint32_t)pcal_data->result__mm_inner_peak_signal_count_rtn_mcps;
 800b9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9f2:	889b      	ldrh	r3, [r3, #4]
	scaled_mm1_peak_rate_mcps  =
 800b9f4:	61bb      	str	r3, [r7, #24]
	scaled_mm1_peak_rate_mcps *= (uint32_t)mm_inner_effective_spads;
 800b9f6:	897b      	ldrh	r3, [r7, #10]
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	69bb      	ldr	r3, [r7, #24]
 800b9fc:	fb02 f303 	mul.w	r3, r2, r3
 800ba00:	61bb      	str	r3, [r7, #24]
	scaled_mm1_peak_rate_mcps /= (uint32_t)max_mm_inner_effective_spads;
 800ba02:	89fb      	ldrh	r3, [r7, #14]
 800ba04:	461a      	mov	r2, r3
 800ba06:	69bb      	ldr	r3, [r7, #24]
 800ba08:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba0c:	61bb      	str	r3, [r7, #24]

	scaled_mm2_peak_rate_mcps  =
	(uint32_t)pcal_data->result__mm_outer_peak_signal_count_rtn_mcps;
 800ba0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba10:	88db      	ldrh	r3, [r3, #6]
	scaled_mm2_peak_rate_mcps  =
 800ba12:	617b      	str	r3, [r7, #20]
	scaled_mm2_peak_rate_mcps *= (uint32_t)mm_outer_effective_spads;
 800ba14:	893b      	ldrh	r3, [r7, #8]
 800ba16:	461a      	mov	r2, r3
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	fb02 f303 	mul.w	r3, r2, r3
 800ba1e:	617b      	str	r3, [r7, #20]
	scaled_mm2_peak_rate_mcps /= (uint32_t)max_mm_outer_effective_spads;
 800ba20:	89bb      	ldrh	r3, [r7, #12]
 800ba22:	461a      	mov	r2, r3
 800ba24:	697b      	ldr	r3, [r7, #20]
 800ba26:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba2a:	617b      	str	r3, [r7, #20]



	tmp0  = ((int32_t)mm1_offset_mm * (int32_t)scaled_mm1_peak_rate_mcps);
 800ba2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ba30:	69ba      	ldr	r2, [r7, #24]
 800ba32:	fb02 f303 	mul.w	r3, r2, r3
 800ba36:	61fb      	str	r3, [r7, #28]
	tmp0 += ((int32_t)mm2_offset_mm * (int32_t)scaled_mm2_peak_rate_mcps);
 800ba38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800ba3c:	697a      	ldr	r2, [r7, #20]
 800ba3e:	fb02 f303 	mul.w	r3, r2, r3
 800ba42:	69fa      	ldr	r2, [r7, #28]
 800ba44:	4413      	add	r3, r2
 800ba46:	61fb      	str	r3, [r7, #28]

	tmp1 =  (int32_t)scaled_mm1_peak_rate_mcps +
 800ba48:	69ba      	ldr	r2, [r7, #24]
			(int32_t)scaled_mm2_peak_rate_mcps;
 800ba4a:	697b      	ldr	r3, [r7, #20]
	tmp1 =  (int32_t)scaled_mm1_peak_rate_mcps +
 800ba4c:	4413      	add	r3, r2
 800ba4e:	613b      	str	r3, [r7, #16]



	if (tmp1 != 0)
 800ba50:	693b      	ldr	r3, [r7, #16]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d008      	beq.n	800ba68 <VL53LX_hist_combine_mm1_mm2_offsets+0x10c>
		tmp0 = (tmp0 * 4) / tmp1;
 800ba56:	69fb      	ldr	r3, [r7, #28]
 800ba58:	009a      	lsls	r2, r3, #2
 800ba5a:	693b      	ldr	r3, [r7, #16]
 800ba5c:	fb92 f3f3 	sdiv	r3, r2, r3
 800ba60:	61fb      	str	r3, [r7, #28]
 800ba62:	e002      	b.n	800ba6a <VL53LX_hist_combine_mm1_mm2_offsets+0x10e>
		goto FAIL;
 800ba64:	bf00      	nop
 800ba66:	e000      	b.n	800ba6a <VL53LX_hist_combine_mm1_mm2_offsets+0x10e>
FAIL:
 800ba68:	bf00      	nop
	*prange_offset_mm = (int16_t)tmp0;
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	b21a      	sxth	r2, r3
 800ba6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba70:	801a      	strh	r2, [r3, #0]

}
 800ba72:	bf00      	nop
 800ba74:	3724      	adds	r7, #36	@ 0x24
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd90      	pop	{r4, r7, pc}

0800ba7a <VL53LX_spad_number_to_byte_bit_index>:
void VL53LX_spad_number_to_byte_bit_index(
	uint8_t  spad_number,
	uint8_t *pbyte_index,
	uint8_t *pbit_index,
	uint8_t *pbit_mask)
{
 800ba7a:	b480      	push	{r7}
 800ba7c:	b085      	sub	sp, #20
 800ba7e:	af00      	add	r7, sp, #0
 800ba80:	60b9      	str	r1, [r7, #8]
 800ba82:	607a      	str	r2, [r7, #4]
 800ba84:	603b      	str	r3, [r7, #0]
 800ba86:	4603      	mov	r3, r0
 800ba88:	73fb      	strb	r3, [r7, #15]



	*pbyte_index  = spad_number >> 3;
 800ba8a:	7bfb      	ldrb	r3, [r7, #15]
 800ba8c:	08db      	lsrs	r3, r3, #3
 800ba8e:	b2da      	uxtb	r2, r3
 800ba90:	68bb      	ldr	r3, [r7, #8]
 800ba92:	701a      	strb	r2, [r3, #0]
	*pbit_index   = spad_number & 0x07;
 800ba94:	7bfb      	ldrb	r3, [r7, #15]
 800ba96:	f003 0307 	and.w	r3, r3, #7
 800ba9a:	b2da      	uxtb	r2, r3
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	701a      	strb	r2, [r3, #0]
	*pbit_mask    = 0x01 << *pbit_index;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	781b      	ldrb	r3, [r3, #0]
 800baa4:	461a      	mov	r2, r3
 800baa6:	2301      	movs	r3, #1
 800baa8:	4093      	lsls	r3, r2
 800baaa:	b2da      	uxtb	r2, r3
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	701a      	strb	r2, [r3, #0]

}
 800bab0:	bf00      	nop
 800bab2:	3714      	adds	r7, #20
 800bab4:	46bd      	mov	sp, r7
 800bab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baba:	4770      	bx	lr

0800babc <VL53LX_encode_row_col>:

void VL53LX_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 800babc:	b480      	push	{r7}
 800babe:	b083      	sub	sp, #12
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	4603      	mov	r3, r0
 800bac4:	603a      	str	r2, [r7, #0]
 800bac6:	71fb      	strb	r3, [r7, #7]
 800bac8:	460b      	mov	r3, r1
 800baca:	71bb      	strb	r3, [r7, #6]


	if (row > 7)
 800bacc:	79fb      	ldrb	r3, [r7, #7]
 800bace:	2b07      	cmp	r3, #7
 800bad0:	d90a      	bls.n	800bae8 <VL53LX_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 800bad2:	79bb      	ldrb	r3, [r7, #6]
 800bad4:	00db      	lsls	r3, r3, #3
 800bad6:	b2da      	uxtb	r2, r3
 800bad8:	79fb      	ldrb	r3, [r7, #7]
 800bada:	1ad3      	subs	r3, r2, r3
 800badc:	b2db      	uxtb	r3, r3
 800bade:	3b71      	subs	r3, #113	@ 0x71
 800bae0:	b2da      	uxtb	r2, r3
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	701a      	strb	r2, [r3, #0]
	else
		*pspad_number = ((15-col) << 3) + row;

}
 800bae6:	e00a      	b.n	800bafe <VL53LX_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 800bae8:	79bb      	ldrb	r3, [r7, #6]
 800baea:	f1c3 030f 	rsb	r3, r3, #15
 800baee:	b2db      	uxtb	r3, r3
 800baf0:	00db      	lsls	r3, r3, #3
 800baf2:	b2da      	uxtb	r2, r3
 800baf4:	79fb      	ldrb	r3, [r7, #7]
 800baf6:	4413      	add	r3, r2
 800baf8:	b2da      	uxtb	r2, r3
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	701a      	strb	r2, [r3, #0]
}
 800bafe:	bf00      	nop
 800bb00:	370c      	adds	r7, #12
 800bb02:	46bd      	mov	sp, r7
 800bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb08:	4770      	bx	lr

0800bb0a <VL53LX_decode_zone_size>:

void VL53LX_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 800bb0a:	b480      	push	{r7}
 800bb0c:	b085      	sub	sp, #20
 800bb0e:	af00      	add	r7, sp, #0
 800bb10:	4603      	mov	r3, r0
 800bb12:	60b9      	str	r1, [r7, #8]
 800bb14:	607a      	str	r2, [r7, #4]
 800bb16:	73fb      	strb	r3, [r7, #15]



	*pheight = encoded_xy_size >> 4;
 800bb18:	7bfb      	ldrb	r3, [r7, #15]
 800bb1a:	091b      	lsrs	r3, r3, #4
 800bb1c:	b2da      	uxtb	r2, r3
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 800bb22:	7bfb      	ldrb	r3, [r7, #15]
 800bb24:	f003 030f 	and.w	r3, r3, #15
 800bb28:	b2da      	uxtb	r2, r3
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	701a      	strb	r2, [r3, #0]

}
 800bb2e:	bf00      	nop
 800bb30:	3714      	adds	r7, #20
 800bb32:	46bd      	mov	sp, r7
 800bb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb38:	4770      	bx	lr

0800bb3a <VL53LX_encode_zone_size>:

void VL53LX_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 800bb3a:	b480      	push	{r7}
 800bb3c:	b083      	sub	sp, #12
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	4603      	mov	r3, r0
 800bb42:	603a      	str	r2, [r7, #0]
 800bb44:	71fb      	strb	r3, [r7, #7]
 800bb46:	460b      	mov	r3, r1
 800bb48:	71bb      	strb	r3, [r7, #6]


	*pencoded_xy_size = (height << 4) + width;
 800bb4a:	79bb      	ldrb	r3, [r7, #6]
 800bb4c:	011b      	lsls	r3, r3, #4
 800bb4e:	b2da      	uxtb	r2, r3
 800bb50:	79fb      	ldrb	r3, [r7, #7]
 800bb52:	4413      	add	r3, r2
 800bb54:	b2da      	uxtb	r2, r3
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	701a      	strb	r2, [r3, #0]

}
 800bb5a:	bf00      	nop
 800bb5c:	370c      	adds	r7, #12
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb64:	4770      	bx	lr

0800bb66 <VL53LX_decode_zone_limits>:
	uint8_t   encoded_xy_size,
	int16_t  *px_ll,
	int16_t  *py_ll,
	int16_t  *px_ur,
	int16_t  *py_ur)
{
 800bb66:	b580      	push	{r7, lr}
 800bb68:	b086      	sub	sp, #24
 800bb6a:	af00      	add	r7, sp, #0
 800bb6c:	60ba      	str	r2, [r7, #8]
 800bb6e:	607b      	str	r3, [r7, #4]
 800bb70:	4603      	mov	r3, r0
 800bb72:	73fb      	strb	r3, [r7, #15]
 800bb74:	460b      	mov	r3, r1
 800bb76:	73bb      	strb	r3, [r7, #14]



	uint8_t x_centre = 0;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	75fb      	strb	r3, [r7, #23]
	uint8_t y_centre = 0;
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	75bb      	strb	r3, [r7, #22]
	uint8_t width    = 0;
 800bb80:	2300      	movs	r3, #0
 800bb82:	757b      	strb	r3, [r7, #21]
	uint8_t height   = 0;
 800bb84:	2300      	movs	r3, #0
 800bb86:	753b      	strb	r3, [r7, #20]



	VL53LX_decode_row_col(
 800bb88:	f107 0217 	add.w	r2, r7, #23
 800bb8c:	f107 0116 	add.w	r1, r7, #22
 800bb90:	7bfb      	ldrb	r3, [r7, #15]
 800bb92:	4618      	mov	r0, r3
 800bb94:	f002 fa42 	bl	800e01c <VL53LX_decode_row_col>
		encoded_xy_centre,
		&y_centre,
		&x_centre);

	VL53LX_decode_zone_size(
 800bb98:	f107 0214 	add.w	r2, r7, #20
 800bb9c:	f107 0115 	add.w	r1, r7, #21
 800bba0:	7bbb      	ldrb	r3, [r7, #14]
 800bba2:	4618      	mov	r0, r3
 800bba4:	f7ff ffb1 	bl	800bb0a <VL53LX_decode_zone_size>
		&width,
		&height);



	*px_ll = (int16_t)x_centre - ((int16_t)width + 1) / 2;
 800bba8:	7dfb      	ldrb	r3, [r7, #23]
 800bbaa:	4619      	mov	r1, r3
 800bbac:	7d7b      	ldrb	r3, [r7, #21]
 800bbae:	3301      	adds	r3, #1
 800bbb0:	0fda      	lsrs	r2, r3, #31
 800bbb2:	4413      	add	r3, r2
 800bbb4:	105b      	asrs	r3, r3, #1
 800bbb6:	425b      	negs	r3, r3
 800bbb8:	b29b      	uxth	r3, r3
 800bbba:	440b      	add	r3, r1
 800bbbc:	b29b      	uxth	r3, r3
 800bbbe:	b21a      	sxth	r2, r3
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	801a      	strh	r2, [r3, #0]
	if (*px_ll < 0)
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	da02      	bge.n	800bbd4 <VL53LX_decode_zone_limits+0x6e>
		*px_ll = 0;
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	801a      	strh	r2, [r3, #0]

	*px_ur = *px_ll + (int16_t)width;
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	7d7a      	ldrb	r2, [r7, #21]
 800bbde:	4413      	add	r3, r2
 800bbe0:	b29b      	uxth	r3, r3
 800bbe2:	b21a      	sxth	r2, r3
 800bbe4:	6a3b      	ldr	r3, [r7, #32]
 800bbe6:	801a      	strh	r2, [r3, #0]
	if (*px_ur > (VL53LX_SPAD_ARRAY_WIDTH-1))
 800bbe8:	6a3b      	ldr	r3, [r7, #32]
 800bbea:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bbee:	2b0f      	cmp	r3, #15
 800bbf0:	dd02      	ble.n	800bbf8 <VL53LX_decode_zone_limits+0x92>
		*px_ur = VL53LX_SPAD_ARRAY_WIDTH-1;
 800bbf2:	6a3b      	ldr	r3, [r7, #32]
 800bbf4:	220f      	movs	r2, #15
 800bbf6:	801a      	strh	r2, [r3, #0]

	*py_ll = (int16_t)y_centre - ((int16_t)height + 1) / 2;
 800bbf8:	7dbb      	ldrb	r3, [r7, #22]
 800bbfa:	4619      	mov	r1, r3
 800bbfc:	7d3b      	ldrb	r3, [r7, #20]
 800bbfe:	3301      	adds	r3, #1
 800bc00:	0fda      	lsrs	r2, r3, #31
 800bc02:	4413      	add	r3, r2
 800bc04:	105b      	asrs	r3, r3, #1
 800bc06:	425b      	negs	r3, r3
 800bc08:	b29b      	uxth	r3, r3
 800bc0a:	440b      	add	r3, r1
 800bc0c:	b29b      	uxth	r3, r3
 800bc0e:	b21a      	sxth	r2, r3
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	801a      	strh	r2, [r3, #0]
	if (*py_ll < 0)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	da02      	bge.n	800bc24 <VL53LX_decode_zone_limits+0xbe>
		*py_ll = 0;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2200      	movs	r2, #0
 800bc22:	801a      	strh	r2, [r3, #0]

	*py_ur = *py_ll + (int16_t)height;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	7d3a      	ldrb	r2, [r7, #20]
 800bc2e:	4413      	add	r3, r2
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	b21a      	sxth	r2, r3
 800bc34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc36:	801a      	strh	r2, [r3, #0]
	if (*py_ur > (VL53LX_SPAD_ARRAY_HEIGHT-1))
 800bc38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bc3e:	2b0f      	cmp	r3, #15
 800bc40:	dd02      	ble.n	800bc48 <VL53LX_decode_zone_limits+0xe2>
		*py_ur = VL53LX_SPAD_ARRAY_HEIGHT-1;
 800bc42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc44:	220f      	movs	r2, #15
 800bc46:	801a      	strh	r2, [r3, #0]
}
 800bc48:	bf00      	nop
 800bc4a:	3718      	adds	r7, #24
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}

0800bc50 <VL53LX_is_aperture_location>:


uint8_t VL53LX_is_aperture_location(
	uint8_t row,
	uint8_t col)
{
 800bc50:	b480      	push	{r7}
 800bc52:	b085      	sub	sp, #20
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	4603      	mov	r3, r0
 800bc58:	460a      	mov	r2, r1
 800bc5a:	71fb      	strb	r3, [r7, #7]
 800bc5c:	4613      	mov	r3, r2
 800bc5e:	71bb      	strb	r3, [r7, #6]


	uint8_t is_aperture = 0;
 800bc60:	2300      	movs	r3, #0
 800bc62:	73fb      	strb	r3, [r7, #15]
	uint8_t mod_row     = row % 4;
 800bc64:	79fb      	ldrb	r3, [r7, #7]
 800bc66:	f003 0303 	and.w	r3, r3, #3
 800bc6a:	73bb      	strb	r3, [r7, #14]
	uint8_t mod_col     = col % 4;
 800bc6c:	79bb      	ldrb	r3, [r7, #6]
 800bc6e:	f003 0303 	and.w	r3, r3, #3
 800bc72:	737b      	strb	r3, [r7, #13]

	if (mod_row == 0 && mod_col == 2)
 800bc74:	7bbb      	ldrb	r3, [r7, #14]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d104      	bne.n	800bc84 <VL53LX_is_aperture_location+0x34>
 800bc7a:	7b7b      	ldrb	r3, [r7, #13]
 800bc7c:	2b02      	cmp	r3, #2
 800bc7e:	d101      	bne.n	800bc84 <VL53LX_is_aperture_location+0x34>
		is_aperture = 1;
 800bc80:	2301      	movs	r3, #1
 800bc82:	73fb      	strb	r3, [r7, #15]

	if (mod_row == 2 && mod_col == 0)
 800bc84:	7bbb      	ldrb	r3, [r7, #14]
 800bc86:	2b02      	cmp	r3, #2
 800bc88:	d104      	bne.n	800bc94 <VL53LX_is_aperture_location+0x44>
 800bc8a:	7b7b      	ldrb	r3, [r7, #13]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d101      	bne.n	800bc94 <VL53LX_is_aperture_location+0x44>
		is_aperture = 1;
 800bc90:	2301      	movs	r3, #1
 800bc92:	73fb      	strb	r3, [r7, #15]

	return is_aperture;
 800bc94:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc96:	4618      	mov	r0, r3
 800bc98:	3714      	adds	r7, #20
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca0:	4770      	bx	lr

0800bca2 <VL53LX_calc_max_effective_spads>:
	uint8_t     encoded_zone_centre,
	uint8_t     encoded_zone_size,
	uint8_t    *pgood_spads,
	uint16_t    aperture_attenuation,
	uint16_t   *pmax_effective_spads)
{
 800bca2:	b590      	push	{r4, r7, lr}
 800bca4:	b08b      	sub	sp, #44	@ 0x2c
 800bca6:	af02      	add	r7, sp, #8
 800bca8:	603a      	str	r2, [r7, #0]
 800bcaa:	461a      	mov	r2, r3
 800bcac:	4603      	mov	r3, r0
 800bcae:	71fb      	strb	r3, [r7, #7]
 800bcb0:	460b      	mov	r3, r1
 800bcb2:	71bb      	strb	r3, [r7, #6]
 800bcb4:	4613      	mov	r3, r2
 800bcb6:	80bb      	strh	r3, [r7, #4]



	int16_t   x         = 0;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	83fb      	strh	r3, [r7, #30]
	int16_t   y         = 0;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	83bb      	strh	r3, [r7, #28]

	int16_t   zone_x_ll = 0;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	833b      	strh	r3, [r7, #24]
	int16_t   zone_y_ll = 0;
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	82fb      	strh	r3, [r7, #22]
	int16_t   zone_x_ur = 0;
 800bcc8:	2300      	movs	r3, #0
 800bcca:	82bb      	strh	r3, [r7, #20]
	int16_t   zone_y_ur = 0;
 800bccc:	2300      	movs	r3, #0
 800bcce:	827b      	strh	r3, [r7, #18]

	uint8_t   spad_number = 0;
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	747b      	strb	r3, [r7, #17]
	uint8_t   byte_index  = 0;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	743b      	strb	r3, [r7, #16]
	uint8_t   bit_index   = 0;
 800bcd8:	2300      	movs	r3, #0
 800bcda:	73fb      	strb	r3, [r7, #15]
	uint8_t   bit_mask    = 0;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	73bb      	strb	r3, [r7, #14]

	uint8_t   is_aperture = 0;
 800bce0:	2300      	movs	r3, #0
 800bce2:	76fb      	strb	r3, [r7, #27]



	VL53LX_decode_zone_limits(
 800bce4:	f107 0416 	add.w	r4, r7, #22
 800bce8:	f107 0218 	add.w	r2, r7, #24
 800bcec:	79b9      	ldrb	r1, [r7, #6]
 800bcee:	79f8      	ldrb	r0, [r7, #7]
 800bcf0:	f107 0312 	add.w	r3, r7, #18
 800bcf4:	9301      	str	r3, [sp, #4]
 800bcf6:	f107 0314 	add.w	r3, r7, #20
 800bcfa:	9300      	str	r3, [sp, #0]
 800bcfc:	4623      	mov	r3, r4
 800bcfe:	f7ff ff32 	bl	800bb66 <VL53LX_decode_zone_limits>
		&zone_x_ur,
		&zone_y_ur);



	*pmax_effective_spads = 0;
 800bd02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd04:	2200      	movs	r2, #0
 800bd06:	801a      	strh	r2, [r3, #0]

	for (y = zone_y_ll; y <= zone_y_ur; y++) {
 800bd08:	8afb      	ldrh	r3, [r7, #22]
 800bd0a:	83bb      	strh	r3, [r7, #28]
 800bd0c:	e04c      	b.n	800bda8 <VL53LX_calc_max_effective_spads+0x106>
		for (x = zone_x_ll; x <= zone_x_ur; x++) {
 800bd0e:	8b3b      	ldrh	r3, [r7, #24]
 800bd10:	83fb      	strh	r3, [r7, #30]
 800bd12:	e03d      	b.n	800bd90 <VL53LX_calc_max_effective_spads+0xee>



			VL53LX_encode_row_col(
 800bd14:	8bbb      	ldrh	r3, [r7, #28]
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	8bfa      	ldrh	r2, [r7, #30]
 800bd1a:	b2d1      	uxtb	r1, r2
 800bd1c:	f107 0211 	add.w	r2, r7, #17
 800bd20:	4618      	mov	r0, r3
 800bd22:	f7ff fecb 	bl	800babc <VL53LX_encode_row_col>
				(uint8_t)x,
				&spad_number);



			VL53LX_spad_number_to_byte_bit_index(
 800bd26:	7c78      	ldrb	r0, [r7, #17]
 800bd28:	f107 030e 	add.w	r3, r7, #14
 800bd2c:	f107 020f 	add.w	r2, r7, #15
 800bd30:	f107 0110 	add.w	r1, r7, #16
 800bd34:	f7ff fea1 	bl	800ba7a <VL53LX_spad_number_to_byte_bit_index>
				&bit_index,
				&bit_mask);



			if ((pgood_spads[byte_index] & bit_mask) > 0) {
 800bd38:	7c3b      	ldrb	r3, [r7, #16]
 800bd3a:	461a      	mov	r2, r3
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	4413      	add	r3, r2
 800bd40:	781a      	ldrb	r2, [r3, #0]
 800bd42:	7bbb      	ldrb	r3, [r7, #14]
 800bd44:	4013      	ands	r3, r2
 800bd46:	b2db      	uxtb	r3, r3
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d01b      	beq.n	800bd84 <VL53LX_calc_max_effective_spads+0xe2>


				is_aperture = VL53LX_is_aperture_location(
 800bd4c:	8bbb      	ldrh	r3, [r7, #28]
 800bd4e:	b2db      	uxtb	r3, r3
 800bd50:	8bfa      	ldrh	r2, [r7, #30]
 800bd52:	b2d2      	uxtb	r2, r2
 800bd54:	4611      	mov	r1, r2
 800bd56:	4618      	mov	r0, r3
 800bd58:	f7ff ff7a 	bl	800bc50 <VL53LX_is_aperture_location>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	76fb      	strb	r3, [r7, #27]
					(uint8_t)y,
					(uint8_t)x);

				if (is_aperture > 0)
 800bd60:	7efb      	ldrb	r3, [r7, #27]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d007      	beq.n	800bd76 <VL53LX_calc_max_effective_spads+0xd4>
					*pmax_effective_spads +=
 800bd66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd68:	881a      	ldrh	r2, [r3, #0]
 800bd6a:	88bb      	ldrh	r3, [r7, #4]
 800bd6c:	4413      	add	r3, r2
 800bd6e:	b29a      	uxth	r2, r3
 800bd70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd72:	801a      	strh	r2, [r3, #0]
 800bd74:	e006      	b.n	800bd84 <VL53LX_calc_max_effective_spads+0xe2>
							aperture_attenuation;
				else
					*pmax_effective_spads += 0x0100;
 800bd76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd78:	881b      	ldrh	r3, [r3, #0]
 800bd7a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800bd7e:	b29a      	uxth	r2, r3
 800bd80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd82:	801a      	strh	r2, [r3, #0]
		for (x = zone_x_ll; x <= zone_x_ur; x++) {
 800bd84:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800bd88:	b29b      	uxth	r3, r3
 800bd8a:	3301      	adds	r3, #1
 800bd8c:	b29b      	uxth	r3, r3
 800bd8e:	83fb      	strh	r3, [r7, #30]
 800bd90:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800bd94:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800bd98:	429a      	cmp	r2, r3
 800bd9a:	ddbb      	ble.n	800bd14 <VL53LX_calc_max_effective_spads+0x72>
	for (y = zone_y_ll; y <= zone_y_ur; y++) {
 800bd9c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800bda0:	b29b      	uxth	r3, r3
 800bda2:	3301      	adds	r3, #1
 800bda4:	b29b      	uxth	r3, r3
 800bda6:	83bb      	strh	r3, [r7, #28]
 800bda8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bdac:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800bdb0:	429a      	cmp	r2, r3
 800bdb2:	ddac      	ble.n	800bd0e <VL53LX_calc_max_effective_spads+0x6c>

			}
		}
	}
}
 800bdb4:	bf00      	nop
 800bdb6:	bf00      	nop
 800bdb8:	3724      	adds	r7, #36	@ 0x24
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd90      	pop	{r4, r7, pc}

0800bdbe <VL53LX_calc_mm_effective_spads>:
	uint8_t     encoded_zone_size,
	uint8_t    *pgood_spads,
	uint16_t    aperture_attenuation,
	uint16_t   *pmm_inner_effective_spads,
	uint16_t   *pmm_outer_effective_spads)
{
 800bdbe:	b590      	push	{r4, r7, lr}
 800bdc0:	b08d      	sub	sp, #52	@ 0x34
 800bdc2:	af02      	add	r7, sp, #8
 800bdc4:	4604      	mov	r4, r0
 800bdc6:	4608      	mov	r0, r1
 800bdc8:	4611      	mov	r1, r2
 800bdca:	461a      	mov	r2, r3
 800bdcc:	4623      	mov	r3, r4
 800bdce:	71fb      	strb	r3, [r7, #7]
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	71bb      	strb	r3, [r7, #6]
 800bdd4:	460b      	mov	r3, r1
 800bdd6:	717b      	strb	r3, [r7, #5]
 800bdd8:	4613      	mov	r3, r2
 800bdda:	713b      	strb	r3, [r7, #4]



	int16_t   x         = 0;
 800bddc:	2300      	movs	r3, #0
 800bdde:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t   y         = 0;
 800bde0:	2300      	movs	r3, #0
 800bde2:	84bb      	strh	r3, [r7, #36]	@ 0x24

	int16_t   mm_x_ll   = 0;
 800bde4:	2300      	movs	r3, #0
 800bde6:	83fb      	strh	r3, [r7, #30]
	int16_t   mm_y_ll   = 0;
 800bde8:	2300      	movs	r3, #0
 800bdea:	83bb      	strh	r3, [r7, #28]
	int16_t   mm_x_ur   = 0;
 800bdec:	2300      	movs	r3, #0
 800bdee:	837b      	strh	r3, [r7, #26]
	int16_t   mm_y_ur   = 0;
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	833b      	strh	r3, [r7, #24]

	int16_t   zone_x_ll = 0;
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	82fb      	strh	r3, [r7, #22]
	int16_t   zone_y_ll = 0;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	82bb      	strh	r3, [r7, #20]
	int16_t   zone_x_ur = 0;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	827b      	strh	r3, [r7, #18]
	int16_t   zone_y_ur = 0;
 800be00:	2300      	movs	r3, #0
 800be02:	823b      	strh	r3, [r7, #16]

	uint8_t   spad_number = 0;
 800be04:	2300      	movs	r3, #0
 800be06:	73fb      	strb	r3, [r7, #15]
	uint8_t   byte_index  = 0;
 800be08:	2300      	movs	r3, #0
 800be0a:	73bb      	strb	r3, [r7, #14]
	uint8_t   bit_index   = 0;
 800be0c:	2300      	movs	r3, #0
 800be0e:	737b      	strb	r3, [r7, #13]
	uint8_t   bit_mask    = 0;
 800be10:	2300      	movs	r3, #0
 800be12:	733b      	strb	r3, [r7, #12]

	uint8_t   is_aperture = 0;
 800be14:	2300      	movs	r3, #0
 800be16:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint16_t  spad_attenuation = 0;
 800be1a:	2300      	movs	r3, #0
 800be1c:	847b      	strh	r3, [r7, #34]	@ 0x22



	VL53LX_decode_zone_limits(
 800be1e:	f107 041c 	add.w	r4, r7, #28
 800be22:	f107 021e 	add.w	r2, r7, #30
 800be26:	79b9      	ldrb	r1, [r7, #6]
 800be28:	79f8      	ldrb	r0, [r7, #7]
 800be2a:	f107 0318 	add.w	r3, r7, #24
 800be2e:	9301      	str	r3, [sp, #4]
 800be30:	f107 031a 	add.w	r3, r7, #26
 800be34:	9300      	str	r3, [sp, #0]
 800be36:	4623      	mov	r3, r4
 800be38:	f7ff fe95 	bl	800bb66 <VL53LX_decode_zone_limits>
		&mm_x_ll,
		&mm_y_ll,
		&mm_x_ur,
		&mm_y_ur);

	VL53LX_decode_zone_limits(
 800be3c:	f107 0414 	add.w	r4, r7, #20
 800be40:	f107 0216 	add.w	r2, r7, #22
 800be44:	7939      	ldrb	r1, [r7, #4]
 800be46:	7978      	ldrb	r0, [r7, #5]
 800be48:	f107 0310 	add.w	r3, r7, #16
 800be4c:	9301      	str	r3, [sp, #4]
 800be4e:	f107 0312 	add.w	r3, r7, #18
 800be52:	9300      	str	r3, [sp, #0]
 800be54:	4623      	mov	r3, r4
 800be56:	f7ff fe86 	bl	800bb66 <VL53LX_decode_zone_limits>
		&zone_x_ur,
		&zone_y_ur);



	*pmm_inner_effective_spads = 0;
 800be5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be5c:	2200      	movs	r2, #0
 800be5e:	801a      	strh	r2, [r3, #0]
	*pmm_outer_effective_spads = 0;
 800be60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be62:	2200      	movs	r2, #0
 800be64:	801a      	strh	r2, [r3, #0]

	for (y = zone_y_ll; y <= zone_y_ur; y++) {
 800be66:	8abb      	ldrh	r3, [r7, #20]
 800be68:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800be6a:	e06c      	b.n	800bf46 <VL53LX_calc_mm_effective_spads+0x188>
		for (x = zone_x_ll; x <= zone_x_ur; x++) {
 800be6c:	8afb      	ldrh	r3, [r7, #22]
 800be6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800be70:	e05d      	b.n	800bf2e <VL53LX_calc_mm_effective_spads+0x170>



			VL53LX_encode_row_col(
 800be72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800be74:	b2db      	uxtb	r3, r3
 800be76:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800be78:	b2d1      	uxtb	r1, r2
 800be7a:	f107 020f 	add.w	r2, r7, #15
 800be7e:	4618      	mov	r0, r3
 800be80:	f7ff fe1c 	bl	800babc <VL53LX_encode_row_col>
				(uint8_t)x,
				&spad_number);



			VL53LX_spad_number_to_byte_bit_index(
 800be84:	7bf8      	ldrb	r0, [r7, #15]
 800be86:	f107 030c 	add.w	r3, r7, #12
 800be8a:	f107 020d 	add.w	r2, r7, #13
 800be8e:	f107 010e 	add.w	r1, r7, #14
 800be92:	f7ff fdf2 	bl	800ba7a <VL53LX_spad_number_to_byte_bit_index>
				&bit_index,
				&bit_mask);



			if ((pgood_spads[byte_index] & bit_mask) > 0) {
 800be96:	7bbb      	ldrb	r3, [r7, #14]
 800be98:	461a      	mov	r2, r3
 800be9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be9c:	4413      	add	r3, r2
 800be9e:	781a      	ldrb	r2, [r3, #0]
 800bea0:	7b3b      	ldrb	r3, [r7, #12]
 800bea2:	4013      	ands	r3, r2
 800bea4:	b2db      	uxtb	r3, r3
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d03b      	beq.n	800bf22 <VL53LX_calc_mm_effective_spads+0x164>


				is_aperture = VL53LX_is_aperture_location(
 800beaa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800beac:	b2db      	uxtb	r3, r3
 800beae:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800beb0:	b2d2      	uxtb	r2, r2
 800beb2:	4611      	mov	r1, r2
 800beb4:	4618      	mov	r0, r3
 800beb6:	f7ff fecb 	bl	800bc50 <VL53LX_is_aperture_location>
 800beba:	4603      	mov	r3, r0
 800bebc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
					(uint8_t)y,
					(uint8_t)x);

				if (is_aperture > 0)
 800bec0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d002      	beq.n	800bece <VL53LX_calc_mm_effective_spads+0x110>
					spad_attenuation = aperture_attenuation;
 800bec8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800beca:	847b      	strh	r3, [r7, #34]	@ 0x22
 800becc:	e002      	b.n	800bed4 <VL53LX_calc_mm_effective_spads+0x116>
				else
					spad_attenuation = 0x0100;
 800bece:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bed2:	847b      	strh	r3, [r7, #34]	@ 0x22



				if (x >= mm_x_ll && x <= mm_x_ur &&
 800bed4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800bed8:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 800bedc:	429a      	cmp	r2, r3
 800bede:	db19      	blt.n	800bf14 <VL53LX_calc_mm_effective_spads+0x156>
 800bee0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800bee4:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 800bee8:	429a      	cmp	r2, r3
 800beea:	dc13      	bgt.n	800bf14 <VL53LX_calc_mm_effective_spads+0x156>
					y >= mm_y_ll && y <= mm_y_ur)
 800beec:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
				if (x >= mm_x_ll && x <= mm_x_ur &&
 800bef0:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 800bef4:	429a      	cmp	r2, r3
 800bef6:	db0d      	blt.n	800bf14 <VL53LX_calc_mm_effective_spads+0x156>
					y >= mm_y_ll && y <= mm_y_ur)
 800bef8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800befc:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 800bf00:	429a      	cmp	r2, r3
 800bf02:	dc07      	bgt.n	800bf14 <VL53LX_calc_mm_effective_spads+0x156>
					*pmm_inner_effective_spads +=
 800bf04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf06:	881a      	ldrh	r2, [r3, #0]
 800bf08:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bf0a:	4413      	add	r3, r2
 800bf0c:	b29a      	uxth	r2, r3
 800bf0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf10:	801a      	strh	r2, [r3, #0]
 800bf12:	e006      	b.n	800bf22 <VL53LX_calc_mm_effective_spads+0x164>
						spad_attenuation;
				else
					*pmm_outer_effective_spads +=
 800bf14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf16:	881a      	ldrh	r2, [r3, #0]
 800bf18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bf1a:	4413      	add	r3, r2
 800bf1c:	b29a      	uxth	r2, r3
 800bf1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf20:	801a      	strh	r2, [r3, #0]
		for (x = zone_x_ll; x <= zone_x_ur; x++) {
 800bf22:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800bf26:	b29b      	uxth	r3, r3
 800bf28:	3301      	adds	r3, #1
 800bf2a:	b29b      	uxth	r3, r3
 800bf2c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800bf2e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bf32:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 800bf36:	429a      	cmp	r2, r3
 800bf38:	dd9b      	ble.n	800be72 <VL53LX_calc_mm_effective_spads+0xb4>
	for (y = zone_y_ll; y <= zone_y_ur; y++) {
 800bf3a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800bf3e:	b29b      	uxth	r3, r3
 800bf40:	3301      	adds	r3, #1
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800bf46:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bf4a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	dd8c      	ble.n	800be6c <VL53LX_calc_mm_effective_spads+0xae>
						spad_attenuation;
			}
		}
	}
}
 800bf52:	bf00      	nop
 800bf54:	bf00      	nop
 800bf56:	372c      	adds	r7, #44	@ 0x2c
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	bd90      	pop	{r4, r7, pc}

0800bf5c <VL53LX_hist_copy_results_to_sys_and_core>:
void VL53LX_hist_copy_results_to_sys_and_core(
	VL53LX_histogram_bin_data_t      *pbins,
	VL53LX_range_results_t           *phist,
	VL53LX_system_results_t          *psys,
	VL53LX_core_results_t            *pcore)
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b086      	sub	sp, #24
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	60f8      	str	r0, [r7, #12]
 800bf64:	60b9      	str	r1, [r7, #8]
 800bf66:	607a      	str	r2, [r7, #4]
 800bf68:	603b      	str	r3, [r7, #0]


	uint8_t  i = 0;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");



	VL53LX_init_system_results(psys);
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	f7fd ff78 	bl	8009e64 <VL53LX_init_system_results>



	psys->result__interrupt_status = pbins->result__interrupt_status;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	f893 2078 	ldrb.w	r2, [r3, #120]	@ 0x78
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	701a      	strb	r2, [r3, #0]
	psys->result__range_status     = phist->active_results;
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	7c9a      	ldrb	r2, [r3, #18]
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	705a      	strb	r2, [r3, #1]
	psys->result__report_status    = pbins->result__report_status;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	f893 207a 	ldrb.w	r2, [r3, #122]	@ 0x7a
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	709a      	strb	r2, [r3, #2]
	psys->result__stream_count     = pbins->result__stream_count;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	f893 207b 	ldrb.w	r2, [r3, #123]	@ 0x7b
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	70da      	strb	r2, [r3, #3]

	pdata = &(phist->VL53LX_p_003[0]);
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	3314      	adds	r3, #20
 800bf9e:	613b      	str	r3, [r7, #16]

	for (i = 0; i < phist->active_results; i++) {
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	75fb      	strb	r3, [r7, #23]
 800bfa4:	e06b      	b.n	800c07e <VL53LX_hist_copy_results_to_sys_and_core+0x122>

		switch (i) {
 800bfa6:	7dfb      	ldrb	r3, [r7, #23]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d002      	beq.n	800bfb2 <VL53LX_hist_copy_results_to_sys_and_core+0x56>
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	d034      	beq.n	800c01a <VL53LX_hist_copy_results_to_sys_and_core+0xbe>
 800bfb0:	e05f      	b.n	800c072 <VL53LX_hist_copy_results_to_sys_and_core+0x116>
		case 0:
			psys->result__dss_actual_effective_spads_sd0 =
					pdata->VL53LX_p_004;
 800bfb2:	693b      	ldr	r3, [r7, #16]
 800bfb4:	8ada      	ldrh	r2, [r3, #22]
			psys->result__dss_actual_effective_spads_sd0 =
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	809a      	strh	r2, [r3, #4]
			psys->result__peak_signal_count_rate_mcps_sd0 =
					pdata->peak_signal_count_rate_mcps;
 800bfba:	693b      	ldr	r3, [r7, #16]
 800bfbc:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
			psys->result__peak_signal_count_rate_mcps_sd0 =
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	80da      	strh	r2, [r3, #6]
			psys->result__avg_signal_count_rate_mcps_sd0 =
					pdata->avg_signal_count_rate_mcps;
 800bfc2:	693b      	ldr	r3, [r7, #16]
 800bfc4:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
			psys->result__avg_signal_count_rate_mcps_sd0 =
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	82da      	strh	r2, [r3, #22]
			psys->result__ambient_count_rate_mcps_sd0 =
					pdata->ambient_count_rate_mcps;
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
			psys->result__ambient_count_rate_mcps_sd0 =
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	811a      	strh	r2, [r3, #8]

			psys->result__sigma_sd0 = pdata->VL53LX_p_002;
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	815a      	strh	r2, [r3, #10]
			psys->result__phase_sd0 = pdata->VL53LX_p_011;
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	819a      	strh	r2, [r3, #12]

			psys->result__final_crosstalk_corrected_range_mm_sd0 =
					(uint16_t)pdata->median_range_mm;
 800bfe4:	693b      	ldr	r3, [r7, #16]
 800bfe6:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800bfea:	b29a      	uxth	r2, r3
			psys->result__final_crosstalk_corrected_range_mm_sd0 =
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	81da      	strh	r2, [r3, #14]

			psys->result__phase_sd1  = pdata->zero_distance_phase;
 800bff0:	693b      	ldr	r3, [r7, #16]
 800bff2:	8a9a      	ldrh	r2, [r3, #20]
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	841a      	strh	r2, [r3, #32]

			pcore->result_core__ranging_total_events_sd0 =
					pdata->VL53LX_p_017;
 800bff8:	693b      	ldr	r3, [r7, #16]
 800bffa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
			pcore->result_core__ranging_total_events_sd0 =
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	605a      	str	r2, [r3, #4]
			pcore->result_core__signal_total_events_sd0 =
					pdata->VL53LX_p_010;
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
			pcore->result_core__signal_total_events_sd0 =
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	609a      	str	r2, [r3, #8]
			pcore->result_core__total_periods_elapsed_sd0 =
					pdata->total_periods_elapsed;
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	699a      	ldr	r2, [r3, #24]
			pcore->result_core__total_periods_elapsed_sd0 =
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	60da      	str	r2, [r3, #12]
			pcore->result_core__ambient_window_events_sd0 =
					pdata->VL53LX_p_016;
 800c010:	693b      	ldr	r3, [r7, #16]
 800c012:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
			pcore->result_core__ambient_window_events_sd0 =
 800c014:	683b      	ldr	r3, [r7, #0]
 800c016:	601a      	str	r2, [r3, #0]

			break;
 800c018:	e02b      	b.n	800c072 <VL53LX_hist_copy_results_to_sys_and_core+0x116>
		case 1:
			psys->result__dss_actual_effective_spads_sd1 =
				pdata->VL53LX_p_004;
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	8ada      	ldrh	r2, [r3, #22]
			psys->result__dss_actual_effective_spads_sd1 =
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	831a      	strh	r2, [r3, #24]
			psys->result__peak_signal_count_rate_mcps_sd1 =
				pdata->peak_signal_count_rate_mcps;
 800c022:	693b      	ldr	r3, [r7, #16]
 800c024:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
			psys->result__peak_signal_count_rate_mcps_sd1 =
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	835a      	strh	r2, [r3, #26]
			psys->result__ambient_count_rate_mcps_sd1 =
				pdata->ambient_count_rate_mcps;
 800c02a:	693b      	ldr	r3, [r7, #16]
 800c02c:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
			psys->result__ambient_count_rate_mcps_sd1 =
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	839a      	strh	r2, [r3, #28]

			psys->result__sigma_sd1 = pdata->VL53LX_p_002;
 800c032:	693b      	ldr	r3, [r7, #16]
 800c034:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	83da      	strh	r2, [r3, #30]
			psys->result__phase_sd1 = pdata->VL53LX_p_011;
 800c03a:	693b      	ldr	r3, [r7, #16]
 800c03c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	841a      	strh	r2, [r3, #32]

			psys->result__final_crosstalk_corrected_range_mm_sd1 =
				(uint16_t)pdata->median_range_mm;
 800c044:	693b      	ldr	r3, [r7, #16]
 800c046:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800c04a:	b29a      	uxth	r2, r3
			psys->result__final_crosstalk_corrected_range_mm_sd1 =
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	845a      	strh	r2, [r3, #34]	@ 0x22

			pcore->result_core__ranging_total_events_sd1 =
				pdata->VL53LX_p_017;
 800c050:	693b      	ldr	r3, [r7, #16]
 800c052:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
			pcore->result_core__ranging_total_events_sd1 =
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	615a      	str	r2, [r3, #20]
			pcore->result_core__signal_total_events_sd1 =
				pdata->VL53LX_p_010;
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
			pcore->result_core__signal_total_events_sd1 =
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	619a      	str	r2, [r3, #24]
			pcore->result_core__total_periods_elapsed_sd1 =
				pdata->total_periods_elapsed;
 800c060:	693b      	ldr	r3, [r7, #16]
 800c062:	699a      	ldr	r2, [r3, #24]
			pcore->result_core__total_periods_elapsed_sd1 =
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	61da      	str	r2, [r3, #28]
			pcore->result_core__ambient_window_events_sd1 =
				pdata->VL53LX_p_016;
 800c068:	693b      	ldr	r3, [r7, #16]
 800c06a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
			pcore->result_core__ambient_window_events_sd1 =
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	611a      	str	r2, [r3, #16]
			break;
 800c070:	bf00      	nop
		}

		pdata++;
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	334c      	adds	r3, #76	@ 0x4c
 800c076:	613b      	str	r3, [r7, #16]
	for (i = 0; i < phist->active_results; i++) {
 800c078:	7dfb      	ldrb	r3, [r7, #23]
 800c07a:	3301      	adds	r3, #1
 800c07c:	75fb      	strb	r3, [r7, #23]
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	7c9b      	ldrb	r3, [r3, #18]
 800c082:	7dfa      	ldrb	r2, [r7, #23]
 800c084:	429a      	cmp	r2, r3
 800c086:	d38e      	bcc.n	800bfa6 <VL53LX_hist_copy_results_to_sys_and_core+0x4a>
	}

	LOG_FUNCTION_END(0);

}
 800c088:	bf00      	nop
 800c08a:	bf00      	nop
 800c08c:	3718      	adds	r7, #24
 800c08e:	46bd      	mov	sp, r7
 800c090:	bd80      	pop	{r7, pc}

0800c092 <VL53LX_save_cfg_data>:
}


VL53LX_Error VL53LX_save_cfg_data(
	VL53LX_DEV  Dev)
{
 800c092:	b480      	push	{r7}
 800c094:	b089      	sub	sp, #36	@ 0x24
 800c096:	af00      	add	r7, sp, #0
 800c098:	6078      	str	r0, [r7, #4]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800c09a:	2300      	movs	r3, #0
 800c09c:	77fb      	strb	r3, [r7, #31]

	VL53LX_LLDriverData_t  *pdev =
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	3318      	adds	r3, #24
 800c0a2:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t  *pres =
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 800c0aa:	617b      	str	r3, [r7, #20]
			VL53LXDevStructGetLLResultsHandle(Dev);

	VL53LX_zone_private_dyn_cfg_t *pzone_dyn_cfg;
	VL53LX_dynamic_config_t       *pdynamic = &(pdev->dyn_cfg);
 800c0ac:	69bb      	ldr	r3, [r7, #24]
 800c0ae:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 800c0b2:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	pzone_dyn_cfg =
		&(pres->zone_dyn_cfgs.VL53LX_p_003[pdev->ll_state.cfg_zone_id]);
 800c0b4:	69bb      	ldr	r3, [r7, #24]
 800c0b6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c0ba:	461a      	mov	r2, r3
	pzone_dyn_cfg =
 800c0bc:	4613      	mov	r3, r2
 800c0be:	009b      	lsls	r3, r3, #2
 800c0c0:	4413      	add	r3, r2
 800c0c2:	005b      	lsls	r3, r3, #1
 800c0c4:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800c0c8:	697a      	ldr	r2, [r7, #20]
 800c0ca:	4413      	add	r3, r2
 800c0cc:	3302      	adds	r3, #2
 800c0ce:	60fb      	str	r3, [r7, #12]

	pzone_dyn_cfg->expected_stream_count =
			pdev->ll_state.cfg_stream_count;
 800c0d0:	69bb      	ldr	r3, [r7, #24]
 800c0d2:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
	pzone_dyn_cfg->expected_stream_count =
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	701a      	strb	r2, [r3, #0]

	pzone_dyn_cfg->expected_gph_id =
			pdev->ll_state.cfg_gph_id;
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
	pzone_dyn_cfg->expected_gph_id =
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	705a      	strb	r2, [r3, #1]

	pzone_dyn_cfg->roi_config__user_roi_centre_spad =
		pdynamic->roi_config__user_roi_centre_spad;
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	7bda      	ldrb	r2, [r3, #15]
	pzone_dyn_cfg->roi_config__user_roi_centre_spad =
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	721a      	strb	r2, [r3, #8]

	pzone_dyn_cfg->roi_config__user_roi_requested_global_xy_size =
		pdynamic->roi_config__user_roi_requested_global_xy_size;
 800c0ec:	693b      	ldr	r3, [r7, #16]
 800c0ee:	7c1a      	ldrb	r2, [r3, #16]
	pzone_dyn_cfg->roi_config__user_roi_requested_global_xy_size =
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	725a      	strb	r2, [r3, #9]

	LOG_FUNCTION_END(status);

	return status;
 800c0f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	3724      	adds	r7, #36	@ 0x24
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c102:	4770      	bx	lr

0800c104 <VL53LX_dynamic_zone_update>:


VL53LX_Error VL53LX_dynamic_zone_update(
	VL53LX_DEV  Dev,
	VL53LX_range_results_t *presults)
{
 800c104:	b480      	push	{r7}
 800c106:	b08b      	sub	sp, #44	@ 0x2c
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
 800c10c:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800c10e:	2300      	movs	r3, #0
 800c110:	77fb      	strb	r3, [r7, #31]

	VL53LX_LLDriverData_t  *pdev =
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	3318      	adds	r3, #24
 800c116:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);
	VL53LX_LLDriverResults_t  *pres =
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 800c11e:	617b      	str	r3, [r7, #20]
			VL53LXDevStructGetLLResultsHandle(Dev);
	VL53LX_zone_private_dyn_cfgs_t *pZ = &(pres->zone_dyn_cfgs);
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800c126:	613b      	str	r3, [r7, #16]

	uint8_t   zone_id = pdev->ll_state.rd_zone_id;
 800c128:	69bb      	ldr	r3, [r7, #24]
 800c12a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800c12e:	73fb      	strb	r3, [r7, #15]
	uint8_t   i;
	uint16_t  max_total_rate_per_spads;
	uint16_t  target_rate =
 800c130:	69bb      	ldr	r3, [r7, #24]
 800c132:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	@ 0x2fe
 800c136:	81bb      	strh	r3, [r7, #12]
		pdev->stat_cfg.dss_config__target_total_rate_mcps;
	uint32_t  temp = 0xFFFF;
 800c138:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c13c:	623b      	str	r3, [r7, #32]
		pZ->VL53LX_p_003[zone_id].dss_requested_effective_spad_count;
#endif

	LOG_FUNCTION_START("");

	pZ->VL53LX_p_003[zone_id].dss_requested_effective_spad_count = 0;
 800c13e:	7bfa      	ldrb	r2, [r7, #15]
 800c140:	6939      	ldr	r1, [r7, #16]
 800c142:	4613      	mov	r3, r2
 800c144:	009b      	lsls	r3, r3, #2
 800c146:	4413      	add	r3, r2
 800c148:	005b      	lsls	r3, r3, #1
 800c14a:	440b      	add	r3, r1
 800c14c:	3306      	adds	r3, #6
 800c14e:	2200      	movs	r2, #0
 800c150:	801a      	strh	r2, [r3, #0]

	trace_print(VL53LX_TRACE_LEVEL_DEBUG,
		"    DYNZONEUPDATE: active results: %u\n",
		presults->active_results);

	max_total_rate_per_spads =
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800c158:	84bb      	strh	r3, [r7, #36]	@ 0x24

	trace_print(VL53LX_TRACE_LEVEL_DEBUG,
		"    DYNZONEUPDATE: max total rate per spad at start: %u\n",
		max_total_rate_per_spads);

	for (i = 1; i < presults->active_results; i++) {
 800c15a:	2301      	movs	r3, #1
 800c15c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c160:	e01a      	b.n	800c198 <VL53LX_dynamic_zone_update+0x94>

		trace_print(VL53LX_TRACE_LEVEL_DEBUG,
		"total rate per spad: %u\n",
		presults->VL53LX_p_003[i].total_rate_per_spad_mcps);

		if (presults->VL53LX_p_003[i].total_rate_per_spad_mcps >
 800c162:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c166:	683a      	ldr	r2, [r7, #0]
 800c168:	214c      	movs	r1, #76	@ 0x4c
 800c16a:	fb01 f303 	mul.w	r3, r1, r3
 800c16e:	4413      	add	r3, r2
 800c170:	334a      	adds	r3, #74	@ 0x4a
 800c172:	881b      	ldrh	r3, [r3, #0]
 800c174:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c176:	429a      	cmp	r2, r3
 800c178:	d209      	bcs.n	800c18e <VL53LX_dynamic_zone_update+0x8a>
			max_total_rate_per_spads)
			max_total_rate_per_spads =
			presults->VL53LX_p_003[i].total_rate_per_spad_mcps;
 800c17a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
			max_total_rate_per_spads =
 800c17e:	683a      	ldr	r2, [r7, #0]
 800c180:	214c      	movs	r1, #76	@ 0x4c
 800c182:	fb01 f303 	mul.w	r3, r1, r3
 800c186:	4413      	add	r3, r2
 800c188:	334a      	adds	r3, #74	@ 0x4a
 800c18a:	881b      	ldrh	r3, [r3, #0]
 800c18c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	for (i = 1; i < presults->active_results; i++) {
 800c18e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c192:	3301      	adds	r3, #1
 800c194:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	7c9b      	ldrb	r3, [r3, #18]
 800c19c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	d3de      	bcc.n	800c162 <VL53LX_dynamic_zone_update+0x5e>

	}

	if (max_total_rate_per_spads == 0) {
 800c1a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d103      	bne.n	800c1b2 <VL53LX_dynamic_zone_update+0xae>

		temp = 0xFFFF;
 800c1aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c1ae:	623b      	str	r3, [r7, #32]
 800c1b0:	e00e      	b.n	800c1d0 <VL53LX_dynamic_zone_update+0xcc>
	} else {

		temp = target_rate << 14;
 800c1b2:	89bb      	ldrh	r3, [r7, #12]
 800c1b4:	039b      	lsls	r3, r3, #14
 800c1b6:	623b      	str	r3, [r7, #32]
		trace_print(VL53LX_TRACE_LEVEL_DEBUG,
			"    DYNZONEUPDATE: 1: temp: %u\n",
			temp);


		temp = temp / max_total_rate_per_spads;
 800c1b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1ba:	6a3a      	ldr	r2, [r7, #32]
 800c1bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1c0:	623b      	str	r3, [r7, #32]
		trace_print(VL53LX_TRACE_LEVEL_DEBUG,
			"    DYNZONEUPDATE: 2: temp: %u\n",
			temp);


		if (temp > 0xFFFF)
 800c1c2:	6a3b      	ldr	r3, [r7, #32]
 800c1c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c1c8:	d302      	bcc.n	800c1d0 <VL53LX_dynamic_zone_update+0xcc>
			temp = 0xFFFF;
 800c1ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c1ce:	623b      	str	r3, [r7, #32]
		trace_print(VL53LX_TRACE_LEVEL_DEBUG,
			"    DYNZONEUPDATE: 3: temp: %u\n",
			temp);
	}

	pZ->VL53LX_p_003[zone_id].dss_requested_effective_spad_count =
 800c1d0:	7bfa      	ldrb	r2, [r7, #15]
			(uint16_t)temp;
 800c1d2:	6a3b      	ldr	r3, [r7, #32]
 800c1d4:	b298      	uxth	r0, r3
	pZ->VL53LX_p_003[zone_id].dss_requested_effective_spad_count =
 800c1d6:	6939      	ldr	r1, [r7, #16]
 800c1d8:	4613      	mov	r3, r2
 800c1da:	009b      	lsls	r3, r3, #2
 800c1dc:	4413      	add	r3, r2
 800c1de:	005b      	lsls	r3, r3, #1
 800c1e0:	440b      	add	r3, r1
 800c1e2:	3306      	adds	r3, #6
 800c1e4:	4602      	mov	r2, r0
 800c1e6:	801a      	strh	r2, [r3, #0]
		max_total_rate_per_spads,
		eff_spad_cnt);

	LOG_FUNCTION_END(status);

	return status;
 800c1e8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	372c      	adds	r7, #44	@ 0x2c
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f6:	4770      	bx	lr

0800c1f8 <VL53LX_multizone_hist_bins_update>:

VL53LX_Error VL53LX_multizone_hist_bins_update(
	VL53LX_DEV  Dev)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b08a      	sub	sp, #40	@ 0x28
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800c200:	2300      	movs	r3, #0
 800c202:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	3318      	adds	r3, #24
 800c20a:	623b      	str	r3, [r7, #32]
	VL53LX_ll_driver_state_t *pstate = &(pdev->ll_state);
 800c20c:	6a3b      	ldr	r3, [r7, #32]
 800c20e:	332c      	adds	r3, #44	@ 0x2c
 800c210:	61fb      	str	r3, [r7, #28]
	VL53LX_zone_config_t *pzone_cfg = &(pdev->zone_cfg);
 800c212:	6a3b      	ldr	r3, [r7, #32]
 800c214:	33c2      	adds	r3, #194	@ 0xc2
 800c216:	61bb      	str	r3, [r7, #24]
	VL53LX_histogram_config_t *phist_cfg = &(pdev->hist_cfg);
 800c218:	6a3b      	ldr	r3, [r7, #32]
 800c21a:	f503 7339 	add.w	r3, r3, #740	@ 0x2e4
 800c21e:	617b      	str	r3, [r7, #20]
	VL53LX_histogram_config_t *pmulti_hist =
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	3302      	adds	r3, #2
 800c224:	613b      	str	r3, [r7, #16]
			&(pzone_cfg->multizone_hist_cfg);

	uint8_t   next_range_is_odd_timing = (pstate->cfg_stream_count) % 2;
 800c226:	69fb      	ldr	r3, [r7, #28]
 800c228:	785b      	ldrb	r3, [r3, #1]
 800c22a:	f003 0301 	and.w	r3, r3, #1
 800c22e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");


	if (pzone_cfg->bin_config[pdev->ll_state.cfg_zone_id] ==
 800c230:	6a3b      	ldr	r3, [r7, #32]
 800c232:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c236:	461a      	mov	r2, r3
 800c238:	69bb      	ldr	r3, [r7, #24]
 800c23a:	4413      	add	r3, r2
 800c23c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c240:	2b01      	cmp	r3, #1
 800c242:	d11e      	bne.n	800c282 <VL53LX_multizone_hist_bins_update+0x8a>
		VL53LX_ZONECONFIG_BINCONFIG__LOWAMB) {
		if (!next_range_is_odd_timing) {
 800c244:	7bfb      	ldrb	r3, [r7, #15]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d10b      	bne.n	800c262 <VL53LX_multizone_hist_bins_update+0x6a>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"   HISTBINCONFIGUPDATE: Setting LOWAMB EVEN timing\n");
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
			pmulti_hist->histogram_config__low_amb_even_bin_0_1;
 800c24a:	693b      	ldr	r3, [r7, #16]
 800c24c:	785a      	ldrb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
 800c24e:	697b      	ldr	r3, [r7, #20]
 800c250:	705a      	strb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
			pmulti_hist->histogram_config__low_amb_even_bin_2_3;
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	789a      	ldrb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	709a      	strb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
			pmulti_hist->histogram_config__low_amb_even_bin_4_5;
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	78da      	ldrb	r2, [r3, #3]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	70da      	strb	r2, [r3, #3]
		}

		if (next_range_is_odd_timing) {
 800c262:	7bfb      	ldrb	r3, [r7, #15]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d05d      	beq.n	800c324 <VL53LX_multizone_hist_bins_update+0x12c>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"    HISTBINCONFIGUPDATE: Setting LOWAMB ODD timing\n");
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
			pmulti_hist->histogram_config__low_amb_even_bin_0_1;
 800c268:	693b      	ldr	r3, [r7, #16]
 800c26a:	785a      	ldrb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
 800c26c:	697b      	ldr	r3, [r7, #20]
 800c26e:	711a      	strb	r2, [r3, #4]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
			pmulti_hist->histogram_config__low_amb_even_bin_2_3;
 800c270:	693b      	ldr	r3, [r7, #16]
 800c272:	789a      	ldrb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
 800c274:	697b      	ldr	r3, [r7, #20]
 800c276:	715a      	strb	r2, [r3, #5]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
			pmulti_hist->histogram_config__low_amb_even_bin_4_5;
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	78da      	ldrb	r2, [r3, #3]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
 800c27c:	697b      	ldr	r3, [r7, #20]
 800c27e:	719a      	strb	r2, [r3, #6]
 800c280:	e050      	b.n	800c324 <VL53LX_multizone_hist_bins_update+0x12c>
		}
	} else if (pzone_cfg->bin_config[pdev->ll_state.cfg_zone_id] ==
 800c282:	6a3b      	ldr	r3, [r7, #32]
 800c284:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c288:	461a      	mov	r2, r3
 800c28a:	69bb      	ldr	r3, [r7, #24]
 800c28c:	4413      	add	r3, r2
 800c28e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c292:	2b02      	cmp	r3, #2
 800c294:	d11e      	bne.n	800c2d4 <VL53LX_multizone_hist_bins_update+0xdc>
		VL53LX_ZONECONFIG_BINCONFIG__MIDAMB) {
		trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"    HISTBINCONFIGUPDATE: Setting MIDAMB timing\n");
		if (!next_range_is_odd_timing) {
 800c296:	7bfb      	ldrb	r3, [r7, #15]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d10b      	bne.n	800c2b4 <VL53LX_multizone_hist_bins_update+0xbc>
			trace_print(VL53LX_TRACE_LEVEL_DEBUG,
			"   HISTBINCONFIGUPDATE: Setting MIDAMB EVEN timing\n");
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
			pmulti_hist->histogram_config__mid_amb_even_bin_0_1;
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	79da      	ldrb	r2, [r3, #7]
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
 800c2a0:	697b      	ldr	r3, [r7, #20]
 800c2a2:	705a      	strb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
			pmulti_hist->histogram_config__mid_amb_even_bin_2_3;
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	7a1a      	ldrb	r2, [r3, #8]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
 800c2a8:	697b      	ldr	r3, [r7, #20]
 800c2aa:	709a      	strb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
			pmulti_hist->histogram_config__mid_amb_even_bin_4_5;
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	7a5a      	ldrb	r2, [r3, #9]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
 800c2b0:	697b      	ldr	r3, [r7, #20]
 800c2b2:	70da      	strb	r2, [r3, #3]
		}

		if (next_range_is_odd_timing) {
 800c2b4:	7bfb      	ldrb	r3, [r7, #15]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d034      	beq.n	800c324 <VL53LX_multizone_hist_bins_update+0x12c>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"    HISTBINCONFIGUPDATE: Setting MIDAMB ODD timing\n");
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
			pmulti_hist->histogram_config__mid_amb_even_bin_0_1;
 800c2ba:	693b      	ldr	r3, [r7, #16]
 800c2bc:	79da      	ldrb	r2, [r3, #7]
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
 800c2be:	697b      	ldr	r3, [r7, #20]
 800c2c0:	711a      	strb	r2, [r3, #4]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
			pmulti_hist->histogram_config__mid_amb_even_bin_2_3;
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	7a1a      	ldrb	r2, [r3, #8]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
 800c2c6:	697b      	ldr	r3, [r7, #20]
 800c2c8:	715a      	strb	r2, [r3, #5]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
			pmulti_hist->histogram_config__mid_amb_even_bin_4_5;
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	7a5a      	ldrb	r2, [r3, #9]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	719a      	strb	r2, [r3, #6]
 800c2d2:	e027      	b.n	800c324 <VL53LX_multizone_hist_bins_update+0x12c>
		}
	} else if (pzone_cfg->bin_config[pdev->ll_state.cfg_zone_id] ==
 800c2d4:	6a3b      	ldr	r3, [r7, #32]
 800c2d6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c2da:	461a      	mov	r2, r3
 800c2dc:	69bb      	ldr	r3, [r7, #24]
 800c2de:	4413      	add	r3, r2
 800c2e0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c2e4:	2b03      	cmp	r3, #3
 800c2e6:	d11d      	bne.n	800c324 <VL53LX_multizone_hist_bins_update+0x12c>
			VL53LX_ZONECONFIG_BINCONFIG__HIGHAMB) {
		if (!next_range_is_odd_timing) {
 800c2e8:	7bfb      	ldrb	r3, [r7, #15]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d10b      	bne.n	800c306 <VL53LX_multizone_hist_bins_update+0x10e>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"    HISTBINCONFIGUPDATE: Setting HIGHAMB EVEN timing\n"
					);
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
			pmulti_hist->histogram_config__high_amb_even_bin_0_1;
 800c2ee:	693b      	ldr	r3, [r7, #16]
 800c2f0:	7bda      	ldrb	r2, [r3, #15]
			phist_cfg->histogram_config__low_amb_even_bin_0_1  =
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	705a      	strb	r2, [r3, #1]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
			pmulti_hist->histogram_config__high_amb_even_bin_2_3;
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	7c1a      	ldrb	r2, [r3, #16]
			phist_cfg->histogram_config__low_amb_even_bin_2_3  =
 800c2fa:	697b      	ldr	r3, [r7, #20]
 800c2fc:	709a      	strb	r2, [r3, #2]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
			pmulti_hist->histogram_config__high_amb_even_bin_4_5;
 800c2fe:	693b      	ldr	r3, [r7, #16]
 800c300:	7c5a      	ldrb	r2, [r3, #17]
			phist_cfg->histogram_config__low_amb_even_bin_4_5  =
 800c302:	697b      	ldr	r3, [r7, #20]
 800c304:	70da      	strb	r2, [r3, #3]
		}

		if (next_range_is_odd_timing) {
 800c306:	7bfb      	ldrb	r3, [r7, #15]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d00b      	beq.n	800c324 <VL53LX_multizone_hist_bins_update+0x12c>
			trace_print (VL53LX_TRACE_LEVEL_DEBUG,
			"   HISTBINCONFIGUPDATE: Setting HIGHAMB ODD timing\n");
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
			pmulti_hist->histogram_config__high_amb_even_bin_0_1;
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	7bda      	ldrb	r2, [r3, #15]
			phist_cfg->histogram_config__low_amb_odd_bin_0_1  =
 800c310:	697b      	ldr	r3, [r7, #20]
 800c312:	711a      	strb	r2, [r3, #4]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
			pmulti_hist->histogram_config__high_amb_even_bin_2_3;
 800c314:	693b      	ldr	r3, [r7, #16]
 800c316:	7c1a      	ldrb	r2, [r3, #16]
			phist_cfg->histogram_config__low_amb_odd_bin_2_3  =
 800c318:	697b      	ldr	r3, [r7, #20]
 800c31a:	715a      	strb	r2, [r3, #5]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
			pmulti_hist->histogram_config__high_amb_even_bin_4_5;
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	7c5a      	ldrb	r2, [r3, #17]
			phist_cfg->histogram_config__low_amb_odd_bin_4_5  =
 800c320:	697b      	ldr	r3, [r7, #20]
 800c322:	719a      	strb	r2, [r3, #6]
		}
	}



	if (status == VL53LX_ERROR_NONE) {
 800c324:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d109      	bne.n	800c340 <VL53LX_multizone_hist_bins_update+0x148>
		VL53LX_copy_hist_bins_to_static_cfg(
 800c32c:	6a3b      	ldr	r3, [r7, #32]
 800c32e:	f203 21fe 	addw	r1, r3, #766	@ 0x2fe
 800c332:	6a3b      	ldr	r3, [r7, #32]
 800c334:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 800c338:	461a      	mov	r2, r3
 800c33a:	6978      	ldr	r0, [r7, #20]
 800c33c:	f7fd f968 	bl	8009610 <VL53LX_copy_hist_bins_to_static_cfg>
			&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 800c340:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800c344:	4618      	mov	r0, r3
 800c346:	3728      	adds	r7, #40	@ 0x28
 800c348:	46bd      	mov	sp, r7
 800c34a:	bd80      	pop	{r7, pc}

0800c34c <VL53LX_update_internal_stream_counters>:
VL53LX_Error VL53LX_update_internal_stream_counters(
	VL53LX_DEV  Dev,
	uint8_t     external_stream_count,
	uint8_t    *pinternal_stream_count,
	uint8_t    *pinternal_stream_count_val)
{
 800c34c:	b480      	push	{r7}
 800c34e:	b089      	sub	sp, #36	@ 0x24
 800c350:	af00      	add	r7, sp, #0
 800c352:	60f8      	str	r0, [r7, #12]
 800c354:	607a      	str	r2, [r7, #4]
 800c356:	603b      	str	r3, [r7, #0]
 800c358:	460b      	mov	r3, r1
 800c35a:	72fb      	strb	r3, [r7, #11]

	VL53LX_Error status = VL53LX_ERROR_NONE;
 800c35c:	2300      	movs	r3, #0
 800c35e:	77fb      	strb	r3, [r7, #31]
	uint8_t stream_divider;

	VL53LX_LLDriverData_t  *pdev =
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	3318      	adds	r3, #24
 800c364:	61bb      	str	r3, [r7, #24]
			VL53LXDevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	stream_divider = pdev->gen_cfg.global_config__stream_divider;
 800c366:	69bb      	ldr	r3, [r7, #24]
 800c368:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800c36c:	75fb      	strb	r3, [r7, #23]

	if (stream_divider == 0) {
 800c36e:	7dfb      	ldrb	r3, [r7, #23]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d103      	bne.n	800c37c <VL53LX_update_internal_stream_counters+0x30>


		*pinternal_stream_count = external_stream_count;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	7afa      	ldrb	r2, [r7, #11]
 800c378:	701a      	strb	r2, [r3, #0]
 800c37a:	e01e      	b.n	800c3ba <VL53LX_update_internal_stream_counters+0x6e>

	} else if (*pinternal_stream_count_val == (stream_divider-1)) {
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	461a      	mov	r2, r3
 800c382:	7dfb      	ldrb	r3, [r7, #23]
 800c384:	3b01      	subs	r3, #1
 800c386:	429a      	cmp	r2, r3
 800c388:	d111      	bne.n	800c3ae <VL53LX_update_internal_stream_counters+0x62>


		if (*pinternal_stream_count == 0xFF)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	781b      	ldrb	r3, [r3, #0]
 800c38e:	2bff      	cmp	r3, #255	@ 0xff
 800c390:	d103      	bne.n	800c39a <VL53LX_update_internal_stream_counters+0x4e>
			*pinternal_stream_count = 0x80;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2280      	movs	r2, #128	@ 0x80
 800c396:	701a      	strb	r2, [r3, #0]
 800c398:	e005      	b.n	800c3a6 <VL53LX_update_internal_stream_counters+0x5a>
		else
			*pinternal_stream_count = *pinternal_stream_count + 1;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	781b      	ldrb	r3, [r3, #0]
 800c39e:	3301      	adds	r3, #1
 800c3a0:	b2da      	uxtb	r2, r3
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	701a      	strb	r2, [r3, #0]


		*pinternal_stream_count_val = 0;
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	701a      	strb	r2, [r3, #0]
 800c3ac:	e005      	b.n	800c3ba <VL53LX_update_internal_stream_counters+0x6e>

	} else {


		*pinternal_stream_count_val = *pinternal_stream_count_val + 1;
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	781b      	ldrb	r3, [r3, #0]
 800c3b2:	3301      	adds	r3, #1
 800c3b4:	b2da      	uxtb	r2, r3
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	701a      	strb	r2, [r3, #0]
		*pinternal_stream_count_val,
		stream_divider);

	LOG_FUNCTION_END(status);

	return status;
 800c3ba:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c3be:	4618      	mov	r0, r3
 800c3c0:	3724      	adds	r7, #36	@ 0x24
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c8:	4770      	bx	lr

0800c3ca <VL53LX_set_ref_spad_char_config>:
	uint32_t      phasecal_timeout_us,
	uint16_t      total_rate_target_mcps,
	uint16_t      max_count_rate_rtn_limit_mcps,
	uint16_t      min_count_rate_rtn_limit_mcps,
	uint16_t      fast_osc_frequency)
{
 800c3ca:	b580      	push	{r7, lr}
 800c3cc:	b08a      	sub	sp, #40	@ 0x28
 800c3ce:	af00      	add	r7, sp, #0
 800c3d0:	60f8      	str	r0, [r7, #12]
 800c3d2:	607a      	str	r2, [r7, #4]
 800c3d4:	461a      	mov	r2, r3
 800c3d6:	460b      	mov	r3, r1
 800c3d8:	72fb      	strb	r3, [r7, #11]
 800c3da:	4613      	mov	r3, r2
 800c3dc:	813b      	strh	r3, [r7, #8]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 800c3de:	2300      	movs	r3, #0
 800c3e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	3318      	adds	r3, #24
 800c3e8:	61fb      	str	r3, [r7, #28]

	uint8_t buffer[2];

	uint32_t macro_period_us = 0;
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	623b      	str	r3, [r7, #32]
	uint32_t timeout_mclks   = 0;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");


	macro_period_us =
		VL53LX_calc_macro_period_us(
 800c3f2:	7afa      	ldrb	r2, [r7, #11]
 800c3f4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c3f6:	4611      	mov	r1, r2
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f7fe f93f 	bl	800a67c <VL53LX_calc_macro_period_us>
 800c3fe:	6238      	str	r0, [r7, #32]
			fast_osc_frequency,
			vcsel_period_a);
	if (macro_period_us == 0)
 800c400:	6a3b      	ldr	r3, [r7, #32]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d101      	bne.n	800c40a <VL53LX_set_ref_spad_char_config+0x40>
		macro_period_us = 1;
 800c406:	2301      	movs	r3, #1
 800c408:	623b      	str	r3, [r7, #32]


	timeout_mclks = phasecal_timeout_us << 12;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	031b      	lsls	r3, r3, #12
 800c40e:	61bb      	str	r3, [r7, #24]
	timeout_mclks = timeout_mclks + (macro_period_us>>1);
 800c410:	6a3b      	ldr	r3, [r7, #32]
 800c412:	085b      	lsrs	r3, r3, #1
 800c414:	69ba      	ldr	r2, [r7, #24]
 800c416:	4413      	add	r3, r2
 800c418:	61bb      	str	r3, [r7, #24]
	timeout_mclks = timeout_mclks / macro_period_us;
 800c41a:	69ba      	ldr	r2, [r7, #24]
 800c41c:	6a3b      	ldr	r3, [r7, #32]
 800c41e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c422:	61bb      	str	r3, [r7, #24]

	if (timeout_mclks > 0xFF)
 800c424:	69bb      	ldr	r3, [r7, #24]
 800c426:	2bff      	cmp	r3, #255	@ 0xff
 800c428:	d904      	bls.n	800c434 <VL53LX_set_ref_spad_char_config+0x6a>
		pdev->gen_cfg.phasecal_config__timeout_macrop = 0xFF;
 800c42a:	69fb      	ldr	r3, [r7, #28]
 800c42c:	22ff      	movs	r2, #255	@ 0xff
 800c42e:	f883 2325 	strb.w	r2, [r3, #805]	@ 0x325
 800c432:	e004      	b.n	800c43e <VL53LX_set_ref_spad_char_config+0x74>
	else
		pdev->gen_cfg.phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 800c434:	69bb      	ldr	r3, [r7, #24]
 800c436:	b2da      	uxtb	r2, r3
		pdev->gen_cfg.phasecal_config__timeout_macrop =
 800c438:	69fb      	ldr	r3, [r7, #28]
 800c43a:	f883 2325 	strb.w	r2, [r3, #805]	@ 0x325

	pdev->tim_cfg.range_config__vcsel_period_a = vcsel_period_a;
 800c43e:	69fb      	ldr	r3, [r7, #28]
 800c440:	7afa      	ldrb	r2, [r7, #11]
 800c442:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a



	if (status == VL53LX_ERROR_NONE)
 800c446:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d10a      	bne.n	800c464 <VL53LX_set_ref_spad_char_config+0x9a>
		status =
			VL53LX_WrByte(
 800c44e:	69fb      	ldr	r3, [r7, #28]
 800c450:	f893 3325 	ldrb.w	r3, [r3, #805]	@ 0x325
 800c454:	461a      	mov	r2, r3
 800c456:	214b      	movs	r1, #75	@ 0x4b
 800c458:	68f8      	ldr	r0, [r7, #12]
 800c45a:	f007 f92b 	bl	80136b4 <VL53LX_WrByte>
 800c45e:	4603      	mov	r3, r0
 800c460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				Dev,
				VL53LX_PHASECAL_CONFIG__TIMEOUT_MACROP,
				pdev->gen_cfg.phasecal_config__timeout_macrop);

	if (status == VL53LX_ERROR_NONE)
 800c464:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d10a      	bne.n	800c482 <VL53LX_set_ref_spad_char_config+0xb8>
		status =
			VL53LX_WrByte(
 800c46c:	69fb      	ldr	r3, [r7, #28]
 800c46e:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 800c472:	461a      	mov	r2, r3
 800c474:	2160      	movs	r1, #96	@ 0x60
 800c476:	68f8      	ldr	r0, [r7, #12]
 800c478:	f007 f91c 	bl	80136b4 <VL53LX_WrByte>
 800c47c:	4603      	mov	r3, r0
 800c47e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53LX_RANGE_CONFIG__VCSEL_PERIOD_A,
				pdev->tim_cfg.range_config__vcsel_period_a);



	buffer[0] = pdev->tim_cfg.range_config__vcsel_period_a;
 800c482:	69fb      	ldr	r3, [r7, #28]
 800c484:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 800c488:	753b      	strb	r3, [r7, #20]
	buffer[1] = pdev->tim_cfg.range_config__vcsel_period_a;
 800c48a:	69fb      	ldr	r3, [r7, #28]
 800c48c:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 800c490:	757b      	strb	r3, [r7, #21]

	if (status == VL53LX_ERROR_NONE)
 800c492:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c496:	2b00      	cmp	r3, #0
 800c498:	d109      	bne.n	800c4ae <VL53LX_set_ref_spad_char_config+0xe4>
		status =
			VL53LX_WriteMulti(
 800c49a:	f107 0214 	add.w	r2, r7, #20
 800c49e:	2302      	movs	r3, #2
 800c4a0:	2178      	movs	r1, #120	@ 0x78
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f007 f89a 	bl	80135dc <VL53LX_WriteMulti>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				buffer,
				2);



	pdev->customer.ref_spad_char__total_rate_target_mcps =
 800c4ae:	69fb      	ldr	r3, [r7, #28]
 800c4b0:	893a      	ldrh	r2, [r7, #8]
 800c4b2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
			total_rate_target_mcps;

	if (status == VL53LX_ERROR_NONE)
 800c4b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d108      	bne.n	800c4d0 <VL53LX_set_ref_spad_char_config+0x106>
		status =
			VL53LX_WrWord(
 800c4be:	893b      	ldrh	r3, [r7, #8]
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	211c      	movs	r1, #28
 800c4c4:	68f8      	ldr	r0, [r7, #12]
 800c4c6:	f007 f91f 	bl	8013708 <VL53LX_WrWord>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				Dev,
				VL53LX_REF_SPAD_CHAR__TOTAL_RATE_TARGET_MCPS,
				total_rate_target_mcps);

	if (status == VL53LX_ERROR_NONE)
 800c4d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d108      	bne.n	800c4ea <VL53LX_set_ref_spad_char_config+0x120>
		status =
			VL53LX_WrWord(
 800c4d8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800c4da:	461a      	mov	r2, r3
 800c4dc:	2164      	movs	r1, #100	@ 0x64
 800c4de:	68f8      	ldr	r0, [r7, #12]
 800c4e0:	f007 f912 	bl	8013708 <VL53LX_WrWord>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				Dev,
				VL53LX_RANGE_CONFIG__SIGMA_THRESH,
				max_count_rate_rtn_limit_mcps);

	if (status == VL53LX_ERROR_NONE)
 800c4ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d108      	bne.n	800c504 <VL53LX_set_ref_spad_char_config+0x13a>
		status =
			VL53LX_WrWord(
 800c4f2:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800c4f4:	461a      	mov	r2, r3
 800c4f6:	2166      	movs	r1, #102	@ 0x66
 800c4f8:	68f8      	ldr	r0, [r7, #12]
 800c4fa:	f007 f905 	bl	8013708 <VL53LX_WrWord>
 800c4fe:	4603      	mov	r3, r0
 800c500:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53LX_RANGE_CONFIG__MIN_COUNT_RATE_RTN_LIMIT_MCPS,
			min_count_rate_rtn_limit_mcps);

	LOG_FUNCTION_END(status);

	return status;
 800c504:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3728      	adds	r7, #40	@ 0x28
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}

0800c510 <VL53LX_dynamic_xtalk_correction_calc_required_samples>:


VL53LX_Error VL53LX_dynamic_xtalk_correction_calc_required_samples(
	VL53LX_DEV                          Dev
	)
{
 800c510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c514:	b0a2      	sub	sp, #136	@ 0x88
 800c516:	af00      	add	r7, sp, #0
 800c518:	64f8      	str	r0, [r7, #76]	@ 0x4c



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800c51a:	2300      	movs	r3, #0
 800c51c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800c520:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c522:	3318      	adds	r3, #24
 800c524:	673b      	str	r3, [r7, #112]	@ 0x70
	VL53LX_LLDriverResults_t *pres = VL53LXDevStructGetLLResultsHandle(Dev);
 800c526:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c528:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 800c52c:	66fb      	str	r3, [r7, #108]	@ 0x6c
	VL53LX_smudge_corrector_config_t *pconfig =
 800c52e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c530:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800c534:	3314      	adds	r3, #20
 800c536:	66bb      	str	r3, [r7, #104]	@ 0x68
				&(pdev->smudge_correct_config);
	VL53LX_smudge_corrector_internals_t *pint =
 800c538:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c53a:	f503 539e 	add.w	r3, r3, #5056	@ 0x13c0
 800c53e:	3318      	adds	r3, #24
 800c540:	667b      	str	r3, [r7, #100]	@ 0x64
				&(pdev->smudge_corrector_internals);

	VL53LX_range_results_t *presults = &(pres->range_results);
 800c542:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c544:	663b      	str	r3, [r7, #96]	@ 0x60
	VL53LX_range_data_t *pxmonitor = &(presults->xmonitor);
 800c546:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c548:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 800c54c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	uint32_t peak_duration_us = pxmonitor->peak_duration_us;
 800c54e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c550:	69db      	ldr	r3, [r3, #28]
 800c552:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	uint64_t temp64a;
	uint64_t temp64z;

	LOG_FUNCTION_START("");

	temp64a = pxmonitor->VL53LX_p_017 +
 800c556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c558:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
		pxmonitor->VL53LX_p_016;
 800c55a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c55c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	temp64a = pxmonitor->VL53LX_p_017 +
 800c55e:	4413      	add	r3, r2
 800c560:	2200      	movs	r2, #0
 800c562:	461c      	mov	r4, r3
 800c564:	4615      	mov	r5, r2
 800c566:	e9c7 4514 	strd	r4, r5, [r7, #80]	@ 0x50
	if (peak_duration_us == 0)
 800c56a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d103      	bne.n	800c57a <VL53LX_dynamic_xtalk_correction_calc_required_samples+0x6a>
		peak_duration_us = 1000;
 800c572:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c576:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	temp64a = do_division_u((temp64a * 1000), peak_duration_us);
 800c57a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800c57e:	4622      	mov	r2, r4
 800c580:	462b      	mov	r3, r5
 800c582:	f04f 0000 	mov.w	r0, #0
 800c586:	f04f 0100 	mov.w	r1, #0
 800c58a:	0159      	lsls	r1, r3, #5
 800c58c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c590:	0150      	lsls	r0, r2, #5
 800c592:	4602      	mov	r2, r0
 800c594:	460b      	mov	r3, r1
 800c596:	ebb2 0804 	subs.w	r8, r2, r4
 800c59a:	eb63 0905 	sbc.w	r9, r3, r5
 800c59e:	f04f 0200 	mov.w	r2, #0
 800c5a2:	f04f 0300 	mov.w	r3, #0
 800c5a6:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800c5aa:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800c5ae:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800c5b2:	4690      	mov	r8, r2
 800c5b4:	4699      	mov	r9, r3
 800c5b6:	eb18 0304 	adds.w	r3, r8, r4
 800c5ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800c5bc:	eb49 0305 	adc.w	r3, r9, r5
 800c5c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5c2:	f04f 0200 	mov.w	r2, #0
 800c5c6:	f04f 0300 	mov.w	r3, #0
 800c5ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800c5ce:	4629      	mov	r1, r5
 800c5d0:	00cb      	lsls	r3, r1, #3
 800c5d2:	4621      	mov	r1, r4
 800c5d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c5d8:	4621      	mov	r1, r4
 800c5da:	00ca      	lsls	r2, r1, #3
 800c5dc:	4610      	mov	r0, r2
 800c5de:	4619      	mov	r1, r3
 800c5e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c5e8:	647a      	str	r2, [r7, #68]	@ 0x44
 800c5ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c5ee:	f7f4 fb8f 	bl	8000d10 <__aeabi_uldivmod>
 800c5f2:	4602      	mov	r2, r0
 800c5f4:	460b      	mov	r3, r1
 800c5f6:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	temp64a = do_division_u((temp64a * 1000), peak_duration_us);
 800c5fa:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800c5fe:	4622      	mov	r2, r4
 800c600:	462b      	mov	r3, r5
 800c602:	f04f 0000 	mov.w	r0, #0
 800c606:	f04f 0100 	mov.w	r1, #0
 800c60a:	0159      	lsls	r1, r3, #5
 800c60c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c610:	0150      	lsls	r0, r2, #5
 800c612:	4602      	mov	r2, r0
 800c614:	460b      	mov	r3, r1
 800c616:	ebb2 0a04 	subs.w	sl, r2, r4
 800c61a:	eb63 0b05 	sbc.w	fp, r3, r5
 800c61e:	f04f 0200 	mov.w	r2, #0
 800c622:	f04f 0300 	mov.w	r3, #0
 800c626:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800c62a:	ea43 739a 	orr.w	r3, r3, sl, lsr #30
 800c62e:	ea4f 028a 	mov.w	r2, sl, lsl #2
 800c632:	4692      	mov	sl, r2
 800c634:	469b      	mov	fp, r3
 800c636:	eb1a 0304 	adds.w	r3, sl, r4
 800c63a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c63c:	eb4b 0305 	adc.w	r3, fp, r5
 800c640:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c642:	f04f 0200 	mov.w	r2, #0
 800c646:	f04f 0300 	mov.w	r3, #0
 800c64a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800c64e:	4629      	mov	r1, r5
 800c650:	00cb      	lsls	r3, r1, #3
 800c652:	4621      	mov	r1, r4
 800c654:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c658:	4621      	mov	r1, r4
 800c65a:	00ca      	lsls	r2, r1, #3
 800c65c:	4610      	mov	r0, r2
 800c65e:	4619      	mov	r1, r3
 800c660:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c664:	2200      	movs	r2, #0
 800c666:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c668:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800c66a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c66e:	f7f4 fb4f 	bl	8000d10 <__aeabi_uldivmod>
 800c672:	4602      	mov	r2, r0
 800c674:	460b      	mov	r3, r1
 800c676:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	temp64z = pconfig->noise_margin * pxmonitor->VL53LX_p_004;
 800c67a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c67c:	689b      	ldr	r3, [r3, #8]
 800c67e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c680:	8ad2      	ldrh	r2, [r2, #22]
 800c682:	fb02 f303 	mul.w	r3, r2, r3
 800c686:	2200      	movs	r2, #0
 800c688:	623b      	str	r3, [r7, #32]
 800c68a:	627a      	str	r2, [r7, #36]	@ 0x24
 800c68c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800c690:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
	if (temp64z == 0)
 800c694:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800c698:	4313      	orrs	r3, r2
 800c69a:	d105      	bne.n	800c6a8 <VL53LX_dynamic_xtalk_correction_calc_required_samples+0x198>
		temp64z = 1;
 800c69c:	f04f 0201 	mov.w	r2, #1
 800c6a0:	f04f 0300 	mov.w	r3, #0
 800c6a4:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
	temp64a = temp64a * 1000 * 256;
 800c6a8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800c6ac:	4602      	mov	r2, r0
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	f04f 0400 	mov.w	r4, #0
 800c6b4:	f04f 0500 	mov.w	r5, #0
 800c6b8:	015d      	lsls	r5, r3, #5
 800c6ba:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 800c6be:	0154      	lsls	r4, r2, #5
 800c6c0:	4622      	mov	r2, r4
 800c6c2:	462b      	mov	r3, r5
 800c6c4:	1a14      	subs	r4, r2, r0
 800c6c6:	61bc      	str	r4, [r7, #24]
 800c6c8:	eb63 0301 	sbc.w	r3, r3, r1
 800c6cc:	61fb      	str	r3, [r7, #28]
 800c6ce:	f04f 0200 	mov.w	r2, #0
 800c6d2:	f04f 0300 	mov.w	r3, #0
 800c6d6:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800c6da:	464c      	mov	r4, r9
 800c6dc:	00a3      	lsls	r3, r4, #2
 800c6de:	4644      	mov	r4, r8
 800c6e0:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800c6e4:	4644      	mov	r4, r8
 800c6e6:	00a2      	lsls	r2, r4, #2
 800c6e8:	4614      	mov	r4, r2
 800c6ea:	461d      	mov	r5, r3
 800c6ec:	4623      	mov	r3, r4
 800c6ee:	181b      	adds	r3, r3, r0
 800c6f0:	613b      	str	r3, [r7, #16]
 800c6f2:	462b      	mov	r3, r5
 800c6f4:	eb41 0303 	adc.w	r3, r1, r3
 800c6f8:	617b      	str	r3, [r7, #20]
 800c6fa:	f04f 0200 	mov.w	r2, #0
 800c6fe:	f04f 0300 	mov.w	r3, #0
 800c702:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800c706:	4629      	mov	r1, r5
 800c708:	02cb      	lsls	r3, r1, #11
 800c70a:	4621      	mov	r1, r4
 800c70c:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 800c710:	4621      	mov	r1, r4
 800c712:	02ca      	lsls	r2, r1, #11
 800c714:	461c      	mov	r4, r3
 800c716:	4613      	mov	r3, r2
 800c718:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
	temp64a = do_division_u(temp64a, temp64z);
 800c71c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800c720:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800c724:	f7f4 faf4 	bl	8000d10 <__aeabi_uldivmod>
 800c728:	4602      	mov	r2, r0
 800c72a:	460b      	mov	r3, r1
 800c72c:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	temp64a = temp64a * 1000 * 256;
 800c730:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800c734:	4602      	mov	r2, r0
 800c736:	460b      	mov	r3, r1
 800c738:	f04f 0400 	mov.w	r4, #0
 800c73c:	f04f 0500 	mov.w	r5, #0
 800c740:	015d      	lsls	r5, r3, #5
 800c742:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 800c746:	0154      	lsls	r4, r2, #5
 800c748:	4622      	mov	r2, r4
 800c74a:	462b      	mov	r3, r5
 800c74c:	1a14      	subs	r4, r2, r0
 800c74e:	60bc      	str	r4, [r7, #8]
 800c750:	eb63 0301 	sbc.w	r3, r3, r1
 800c754:	60fb      	str	r3, [r7, #12]
 800c756:	f04f 0200 	mov.w	r2, #0
 800c75a:	f04f 0300 	mov.w	r3, #0
 800c75e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800c762:	464c      	mov	r4, r9
 800c764:	00a3      	lsls	r3, r4, #2
 800c766:	4644      	mov	r4, r8
 800c768:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800c76c:	4644      	mov	r4, r8
 800c76e:	00a2      	lsls	r2, r4, #2
 800c770:	4614      	mov	r4, r2
 800c772:	461d      	mov	r5, r3
 800c774:	4623      	mov	r3, r4
 800c776:	181b      	adds	r3, r3, r0
 800c778:	603b      	str	r3, [r7, #0]
 800c77a:	462b      	mov	r3, r5
 800c77c:	eb41 0303 	adc.w	r3, r1, r3
 800c780:	607b      	str	r3, [r7, #4]
 800c782:	f04f 0200 	mov.w	r2, #0
 800c786:	f04f 0300 	mov.w	r3, #0
 800c78a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800c78e:	4629      	mov	r1, r5
 800c790:	02cb      	lsls	r3, r1, #11
 800c792:	4621      	mov	r1, r4
 800c794:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 800c798:	4621      	mov	r1, r4
 800c79a:	02ca      	lsls	r2, r1, #11
 800c79c:	461c      	mov	r4, r3
 800c79e:	4613      	mov	r3, r2
 800c7a0:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
	temp64a = do_division_u(temp64a, temp64z);
 800c7a4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800c7a8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800c7ac:	f7f4 fab0 	bl	8000d10 <__aeabi_uldivmod>
 800c7b0:	4602      	mov	r2, r0
 800c7b2:	460b      	mov	r3, r1
 800c7b4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	pint->required_samples = (uint32_t)temp64a;
 800c7b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c7ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c7bc:	605a      	str	r2, [r3, #4]


	if (pint->required_samples < 2)
 800c7be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c7c0:	685b      	ldr	r3, [r3, #4]
 800c7c2:	2b01      	cmp	r3, #1
 800c7c4:	d802      	bhi.n	800c7cc <VL53LX_dynamic_xtalk_correction_calc_required_samples+0x2bc>
		pint->required_samples = 2;
 800c7c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c7c8:	2202      	movs	r2, #2
 800c7ca:	605a      	str	r2, [r3, #4]

	LOG_FUNCTION_END(status);

	return status;
 800c7cc:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3788      	adds	r7, #136	@ 0x88
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800c7dc <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>:
	VL53LX_smudge_corrector_config_t	*pconfig,
	VL53LX_smudge_corrector_data_t		*pout,
	uint8_t					add_smudge,
	uint8_t					soft_update
	)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b096      	sub	sp, #88	@ 0x58
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	607a      	str	r2, [r7, #4]
 800c7e8:	603b      	str	r3, [r7, #0]



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	3318      	adds	r3, #24
 800c7f4:	637b      	str	r3, [r7, #52]	@ 0x34
	int16_t  orig_y_gradient;
	uint8_t  histo_merge_nb;
	uint8_t  i;
	int32_t  itemp32;
	long int SmudgeFactor;
	VL53LX_xtalk_config_t  *pX = &(pdev->xtalk_cfg);
 800c7f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7f8:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800c7fc:	633b      	str	r3, [r7, #48]	@ 0x30
	VL53LX_xtalk_calibration_results_t  *pC = &(pdev->xtalk_cal);
 800c7fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c800:	f503 5391 	add.w	r3, r3, #4640	@ 0x1220
 800c804:	331c      	adds	r3, #28
 800c806:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t incXtalk, cval;

	LOG_FUNCTION_START("");


	if (add_smudge == 1) {
 800c808:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800c80c:	2b01      	cmp	r3, #1
 800c80e:	d107      	bne.n	800c820 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x44>
		pout->algo__crosstalk_compensation_plane_offset_kcps =
			(uint32_t)xtalk_offset_out +
			(uint32_t)pconfig->smudge_margin;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	889b      	ldrh	r3, [r3, #4]
 800c814:	461a      	mov	r2, r3
			(uint32_t)xtalk_offset_out +
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	441a      	add	r2, r3
		pout->algo__crosstalk_compensation_plane_offset_kcps =
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	609a      	str	r2, [r3, #8]
 800c81e:	e002      	b.n	800c826 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x4a>
	} else {
		pout->algo__crosstalk_compensation_plane_offset_kcps =
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	68ba      	ldr	r2, [r7, #8]
 800c824:	609a      	str	r2, [r3, #8]
			(uint32_t)xtalk_offset_out;
	}


	orig_xtalk_offset =
 800c826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c828:	689b      	ldr	r3, [r3, #8]
 800c82a:	653b      	str	r3, [r7, #80]	@ 0x50
	pX->nvm_default__crosstalk_compensation_plane_offset_kcps;

	orig_x_gradient =
 800c82c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c82e:	899b      	ldrh	r3, [r3, #12]
 800c830:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		pX->nvm_default__crosstalk_compensation_x_plane_gradient_kcps;

	orig_y_gradient =
 800c834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c836:	89db      	ldrh	r3, [r3, #14]
 800c838:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		pX->nvm_default__crosstalk_compensation_y_plane_gradient_kcps;

	if (((pconfig->user_scaler_set == 0) ||
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c842:	2b00      	cmp	r3, #0
 800c844:	d004      	beq.n	800c850 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x74>
		(pconfig->scaler_calc_method == 1)) &&
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
	if (((pconfig->user_scaler_set == 0) ||
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	d126      	bne.n	800c89e <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xc2>
		(pC->algo__crosstalk_compensation_plane_offset_kcps != 0)) {
 800c850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c852:	681b      	ldr	r3, [r3, #0]
		(pconfig->scaler_calc_method == 1)) &&
 800c854:	2b00      	cmp	r3, #0
 800c856:	d022      	beq.n	800c89e <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xc2>

		VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 800c858:	f107 0317 	add.w	r3, r7, #23
 800c85c:	4619      	mov	r1, r3
 800c85e:	68f8      	ldr	r0, [r7, #12]
 800c860:	f000 feb2 	bl	800d5c8 <VL53LX_compute_histo_merge_nb>

		if (histo_merge_nb == 0)
 800c864:	7dfb      	ldrb	r3, [r7, #23]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d101      	bne.n	800c86e <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x92>
			histo_merge_nb = 1;
 800c86a:	2301      	movs	r3, #1
 800c86c:	75fb      	strb	r3, [r7, #23]
		if (pdev->tuning_parms.tp_hist_merge != 1)
 800c86e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c870:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 800c874:	2b01      	cmp	r3, #1
 800c876:	d003      	beq.n	800c880 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xa4>
			orig_xtalk_offset =
 800c878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	653b      	str	r3, [r7, #80]	@ 0x50
 800c87e:	e006      	b.n	800c88e <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xb2>
			pC->algo__crosstalk_compensation_plane_offset_kcps;
		else
			orig_xtalk_offset =
			pC->algo__xtalk_cpo_HistoMerge_kcps[histo_merge_nb-1];
 800c880:	7dfb      	ldrb	r3, [r7, #23]
 800c882:	1e5a      	subs	r2, r3, #1
			orig_xtalk_offset =
 800c884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c886:	3202      	adds	r2, #2
 800c888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c88c:	653b      	str	r3, [r7, #80]	@ 0x50

		orig_x_gradient =
 800c88e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c890:	889b      	ldrh	r3, [r3, #4]
 800c892:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
			pC->algo__crosstalk_compensation_x_plane_gradient_kcps;

		orig_y_gradient =
 800c896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c898:	88db      	ldrh	r3, [r3, #6]
 800c89a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			pC->algo__crosstalk_compensation_y_plane_gradient_kcps;
	}


	if ((pconfig->user_scaler_set == 0) && (orig_x_gradient == 0))
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d10a      	bne.n	800c8be <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xe2>
 800c8a8:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d106      	bne.n	800c8be <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0xe2>
		pout->gradient_zero_flag |= 0x01;
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	795b      	ldrb	r3, [r3, #5]
 800c8b4:	f043 0301 	orr.w	r3, r3, #1
 800c8b8:	b2da      	uxtb	r2, r3
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	715a      	strb	r2, [r3, #5]

	if ((pconfig->user_scaler_set == 0) && (orig_y_gradient == 0))
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d10a      	bne.n	800c8de <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x102>
 800c8c8:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d106      	bne.n	800c8de <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x102>
		pout->gradient_zero_flag |= 0x02;
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	795b      	ldrb	r3, [r3, #5]
 800c8d4:	f043 0302 	orr.w	r3, r3, #2
 800c8d8:	b2da      	uxtb	r2, r3
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	715a      	strb	r2, [r3, #5]



	if (orig_xtalk_offset == 0)
 800c8de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d101      	bne.n	800c8e8 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x10c>
		orig_xtalk_offset = 1;
 800c8e4:	2301      	movs	r3, #1
 800c8e6:	653b      	str	r3, [r7, #80]	@ 0x50



	if (pconfig->user_scaler_set == 1) {
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800c8ee:	2b01      	cmp	r3, #1
 800c8f0:	d108      	bne.n	800c904 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x128>
		x_gradient_scaler = pconfig->x_gradient_scaler;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c8f6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		y_gradient_scaler = pconfig->y_gradient_scaler;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c8fe:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 800c902:	e017      	b.n	800c934 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x158>
	} else {

		x_gradient_scaler = (int16_t)do_division_s(
 800c904:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800c908:	019a      	lsls	r2, r3, #6
 800c90a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c90c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c910:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
				(((int32_t)orig_x_gradient) << 6),
				orig_xtalk_offset);
		pconfig->x_gradient_scaler = x_gradient_scaler;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800c91a:	855a      	strh	r2, [r3, #42]	@ 0x2a
		y_gradient_scaler = (int16_t)do_division_s(
 800c91c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 800c920:	019a      	lsls	r2, r3, #6
 800c922:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c924:	fbb2 f3f3 	udiv	r3, r2, r3
 800c928:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
				(((int32_t)orig_y_gradient) << 6),
				orig_xtalk_offset);
		pconfig->y_gradient_scaler = y_gradient_scaler;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800c932:	859a      	strh	r2, [r3, #44]	@ 0x2c
	}



	if (pconfig->scaler_calc_method == 0) {
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d12a      	bne.n	800c994 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x1b8>


		itemp32 = (int32_t)(
			pout->algo__crosstalk_compensation_plane_offset_kcps *
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	689b      	ldr	r3, [r3, #8]
 800c942:	f9b7 2056 	ldrsh.w	r2, [r7, #86]	@ 0x56
 800c946:	fb02 f303 	mul.w	r3, r2, r3
		itemp32 = (int32_t)(
 800c94a:	647b      	str	r3, [r7, #68]	@ 0x44
				x_gradient_scaler);
		itemp32 = itemp32 >> 6;
 800c94c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c94e:	119b      	asrs	r3, r3, #6
 800c950:	647b      	str	r3, [r7, #68]	@ 0x44
		if (itemp32 > 0xFFFF)
 800c952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c958:	db02      	blt.n	800c960 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x184>
			itemp32 = 0xFFFF;
 800c95a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c95e:	647b      	str	r3, [r7, #68]	@ 0x44

		pout->algo__crosstalk_compensation_x_plane_gradient_kcps =
			(int16_t)itemp32;
 800c960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c962:	b21a      	sxth	r2, r3
		pout->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	819a      	strh	r2, [r3, #12]

		itemp32 = (int32_t)(
			pout->algo__crosstalk_compensation_plane_offset_kcps *
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	689b      	ldr	r3, [r3, #8]
 800c96c:	f9b7 2054 	ldrsh.w	r2, [r7, #84]	@ 0x54
 800c970:	fb02 f303 	mul.w	r3, r2, r3
		itemp32 = (int32_t)(
 800c974:	647b      	str	r3, [r7, #68]	@ 0x44
				y_gradient_scaler);
		itemp32 = itemp32 >> 6;
 800c976:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c978:	119b      	asrs	r3, r3, #6
 800c97a:	647b      	str	r3, [r7, #68]	@ 0x44
		if (itemp32 > 0xFFFF)
 800c97c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c97e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c982:	db02      	blt.n	800c98a <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x1ae>
			itemp32 = 0xFFFF;
 800c984:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c988:	647b      	str	r3, [r7, #68]	@ 0x44

		pout->algo__crosstalk_compensation_y_plane_gradient_kcps =
			(int16_t)itemp32;
 800c98a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c98c:	b21a      	sxth	r2, r3
		pout->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	81da      	strh	r2, [r3, #14]
 800c992:	e042      	b.n	800ca1a <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x23e>
	} else if (pconfig->scaler_calc_method == 1) {
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c99a:	2b01      	cmp	r3, #1
 800c99c:	d13d      	bne.n	800ca1a <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x23e>


		itemp32 = (int32_t)(orig_xtalk_offset -
			pout->algo__crosstalk_compensation_plane_offset_kcps);
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	689b      	ldr	r3, [r3, #8]
		itemp32 = (int32_t)(orig_xtalk_offset -
 800c9a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c9a4:	1ad3      	subs	r3, r2, r3
 800c9a6:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = (int32_t)(do_division_s(itemp32, 16));
 800c9a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	da00      	bge.n	800c9b0 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x1d4>
 800c9ae:	330f      	adds	r3, #15
 800c9b0:	111b      	asrs	r3, r3, #4
 800c9b2:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = itemp32 << 2;
 800c9b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9b6:	009b      	lsls	r3, r3, #2
 800c9b8:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = itemp32 + (int32_t)(orig_x_gradient);
 800c9ba:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800c9be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c9c0:	4413      	add	r3, r2
 800c9c2:	647b      	str	r3, [r7, #68]	@ 0x44
		if (itemp32 > 0xFFFF)
 800c9c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c9ca:	db02      	blt.n	800c9d2 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x1f6>
			itemp32 = 0xFFFF;
 800c9cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c9d0:	647b      	str	r3, [r7, #68]	@ 0x44

		pout->algo__crosstalk_compensation_x_plane_gradient_kcps =
			(int16_t)itemp32;
 800c9d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9d4:	b21a      	sxth	r2, r3
		pout->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	819a      	strh	r2, [r3, #12]

		itemp32 = (int32_t)(orig_xtalk_offset -
			pout->algo__crosstalk_compensation_plane_offset_kcps);
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	689b      	ldr	r3, [r3, #8]
		itemp32 = (int32_t)(orig_xtalk_offset -
 800c9de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c9e0:	1ad3      	subs	r3, r2, r3
 800c9e2:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = (int32_t)(do_division_s(itemp32, 80));
 800c9e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9e6:	4a55      	ldr	r2, [pc, #340]	@ (800cb3c <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x360>)
 800c9e8:	fb82 1203 	smull	r1, r2, r2, r3
 800c9ec:	1152      	asrs	r2, r2, #5
 800c9ee:	17db      	asrs	r3, r3, #31
 800c9f0:	1ad3      	subs	r3, r2, r3
 800c9f2:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = itemp32 << 2;
 800c9f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9f6:	009b      	lsls	r3, r3, #2
 800c9f8:	647b      	str	r3, [r7, #68]	@ 0x44
		itemp32 = itemp32 + (int32_t)(orig_y_gradient);
 800c9fa:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 800c9fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ca00:	4413      	add	r3, r2
 800ca02:	647b      	str	r3, [r7, #68]	@ 0x44
		if (itemp32 > 0xFFFF)
 800ca04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca0a:	db02      	blt.n	800ca12 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x236>
			itemp32 = 0xFFFF;
 800ca0c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ca10:	647b      	str	r3, [r7, #68]	@ 0x44

		pout->algo__crosstalk_compensation_y_plane_gradient_kcps =
			(int16_t)itemp32;
 800ca12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca14:	b21a      	sxth	r2, r3
		pout->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	81da      	strh	r2, [r3, #14]
	}


	if ((pconfig->smudge_corr_apply_enabled == 1) &&
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	785b      	ldrb	r3, [r3, #1]
 800ca1e:	2b01      	cmp	r3, #1
 800ca20:	d17f      	bne.n	800cb22 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x346>
 800ca22:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800ca26:	2b01      	cmp	r3, #1
 800ca28:	d07b      	beq.n	800cb22 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x346>
		(soft_update != 1)) {

		pout->new_xtalk_applied_flag = 1;
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	2201      	movs	r2, #1
 800ca2e:	719a      	strb	r2, [r3, #6]
		nXtalk = pout->algo__crosstalk_compensation_plane_offset_kcps;
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	689b      	ldr	r3, [r3, #8]
 800ca34:	62bb      	str	r3, [r7, #40]	@ 0x28

		VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 800ca36:	f107 0317 	add.w	r3, r7, #23
 800ca3a:	4619      	mov	r1, r3
 800ca3c:	68f8      	ldr	r0, [r7, #12]
 800ca3e:	f000 fdc3 	bl	800d5c8 <VL53LX_compute_histo_merge_nb>
		max = pdev->tuning_parms.tp_hist_merge_max_size;
 800ca42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca44:	f893 3184 	ldrb.w	r3, [r3, #388]	@ 0x184
 800ca48:	627b      	str	r3, [r7, #36]	@ 0x24
		pcpo = &(pC->algo__xtalk_cpo_HistoMerge_kcps[0]);
 800ca4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca4c:	3308      	adds	r3, #8
 800ca4e:	643b      	str	r3, [r7, #64]	@ 0x40
		if ((histo_merge_nb > 0) &&
 800ca50:	7dfb      	ldrb	r3, [r7, #23]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d049      	beq.n	800caea <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x30e>
			(pdev->tuning_parms.tp_hist_merge == 1) &&
 800ca56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca58:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
		if ((histo_merge_nb > 0) &&
 800ca5c:	2b01      	cmp	r3, #1
 800ca5e:	d144      	bne.n	800caea <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x30e>
			(pdev->tuning_parms.tp_hist_merge == 1) &&
 800ca60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d041      	beq.n	800caea <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x30e>
			(nXtalk != 0)) {
			cXtalk =
 800ca66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	623b      	str	r3, [r7, #32]
			pX->algo__crosstalk_compensation_plane_offset_kcps;
			SmudgeFactor = ((long int)(nXtalk) - (long int)(cXtalk))/512;
 800ca6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca6e:	6a3b      	ldr	r3, [r7, #32]
 800ca70:	1ad3      	subs	r3, r2, r3
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	da01      	bge.n	800ca7a <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x29e>
 800ca76:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800ca7a:	125b      	asrs	r3, r3, #9
 800ca7c:	61fb      	str	r3, [r7, #28]
			if ((max ==  0)||
 800ca7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d005      	beq.n	800ca90 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x2b4>
				(SmudgeFactor >= (long int)(pconfig->max_smudge_factor)))
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca88:	461a      	mov	r2, r3
			if ((max ==  0)||
 800ca8a:	69fb      	ldr	r3, [r7, #28]
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	db03      	blt.n	800ca98 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x2bc>
				pout->new_xtalk_applied_flag = 0;
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	2200      	movs	r2, #0
 800ca94:	719a      	strb	r2, [r3, #6]
 800ca96:	e028      	b.n	800caea <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x30e>
			else {
				incXtalk = nXtalk / max;
 800ca98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800caa0:	61bb      	str	r3, [r7, #24]
				cval = 0;
 800caa2:	2300      	movs	r3, #0
 800caa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
				for (i = 0; i < max-1; i++) {
 800caa6:	2300      	movs	r3, #0
 800caa8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800caac:	e014      	b.n	800cad8 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x2fc>
					cval += incXtalk;
 800caae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cab0:	69bb      	ldr	r3, [r7, #24]
 800cab2:	4413      	add	r3, r2
 800cab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
					*pcpo = cval + cval/100;
 800cab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cab8:	4a21      	ldr	r2, [pc, #132]	@ (800cb40 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x364>)
 800caba:	fba2 2303 	umull	r2, r3, r2, r3
 800cabe:	095a      	lsrs	r2, r3, #5
 800cac0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cac2:	441a      	add	r2, r3
 800cac4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cac6:	601a      	str	r2, [r3, #0]
					pcpo++;
 800cac8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800caca:	3304      	adds	r3, #4
 800cacc:	643b      	str	r3, [r7, #64]	@ 0x40
				for (i = 0; i < max-1; i++) {
 800cace:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cad2:	3301      	adds	r3, #1
 800cad4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800cad8:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 800cadc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cade:	3b01      	subs	r3, #1
 800cae0:	429a      	cmp	r2, r3
 800cae2:	d3e4      	bcc.n	800caae <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x2d2>
				}
				*pcpo = nXtalk;
 800cae4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cae6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cae8:	601a      	str	r2, [r3, #0]
			}
		}
		if (pout->new_xtalk_applied_flag) {
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	799b      	ldrb	r3, [r3, #6]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d017      	beq.n	800cb22 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x346>

		pX->algo__crosstalk_compensation_plane_offset_kcps =
		pout->algo__crosstalk_compensation_plane_offset_kcps;
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	689a      	ldr	r2, [r3, #8]
		pX->algo__crosstalk_compensation_plane_offset_kcps =
 800caf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caf8:	601a      	str	r2, [r3, #0]
		pX->algo__crosstalk_compensation_x_plane_gradient_kcps =
		pout->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
		pX->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800cb00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb02:	809a      	strh	r2, [r3, #4]
		pX->algo__crosstalk_compensation_y_plane_gradient_kcps =
		pout->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
		pX->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800cb0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb0c:	80da      	strh	r2, [r3, #6]

		if (pconfig->smudge_corr_single_apply == 1) {
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	789b      	ldrb	r3, [r3, #2]
 800cb12:	2b01      	cmp	r3, #1
 800cb14:	d105      	bne.n	800cb22 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x346>

			pconfig->smudge_corr_apply_enabled = 0;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	705a      	strb	r2, [r3, #1]
			pconfig->smudge_corr_single_apply = 0;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	709a      	strb	r2, [r3, #2]
		}
		}
	}


	if (soft_update != 1)
 800cb22:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800cb26:	2b01      	cmp	r3, #1
 800cb28:	d002      	beq.n	800cb30 <VL53LX_dynamic_xtalk_correction_calc_new_xtalk+0x354>
		pout->smudge_corr_valid = 1;
 800cb2a:	683b      	ldr	r3, [r7, #0]
 800cb2c:	2201      	movs	r2, #1
 800cb2e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800cb30:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
}
 800cb34:	4618      	mov	r0, r3
 800cb36:	3758      	adds	r7, #88	@ 0x58
 800cb38:	46bd      	mov	sp, r7
 800cb3a:	bd80      	pop	{r7, pc}
 800cb3c:	66666667 	.word	0x66666667
 800cb40:	51eb851f 	.word	0x51eb851f

0800cb44 <VL53LX_dynamic_xtalk_correction_corrector>:
#define CONT_NEXT_LOOP	1
#define CONT_RESET	2
VL53LX_Error VL53LX_dynamic_xtalk_correction_corrector(
	VL53LX_DEV                          Dev
	)
{
 800cb44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cb48:	b0a2      	sub	sp, #136	@ 0x88
 800cb4a:	af02      	add	r7, sp, #8
 800cb4c:	6278      	str	r0, [r7, #36]	@ 0x24



	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800cb4e:	2300      	movs	r3, #0
 800cb50:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800cb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb56:	3318      	adds	r3, #24
 800cb58:	66bb      	str	r3, [r7, #104]	@ 0x68
	VL53LX_LLDriverResults_t *pres = VL53LXDevStructGetLLResultsHandle(Dev);
 800cb5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb5c:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 800cb60:	667b      	str	r3, [r7, #100]	@ 0x64
	VL53LX_smudge_corrector_config_t *pconfig =
 800cb62:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb64:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800cb68:	3314      	adds	r3, #20
 800cb6a:	663b      	str	r3, [r7, #96]	@ 0x60
				&(pdev->smudge_correct_config);
	VL53LX_smudge_corrector_internals_t *pint =
 800cb6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb6e:	f503 539e 	add.w	r3, r3, #5056	@ 0x13c0
 800cb72:	3318      	adds	r3, #24
 800cb74:	65fb      	str	r3, [r7, #92]	@ 0x5c
				&(pdev->smudge_corrector_internals);
	VL53LX_smudge_corrector_data_t *pout =
 800cb76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb78:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800cb7c:	65bb      	str	r3, [r7, #88]	@ 0x58
			&(pres->range_results.smudge_corrector_data);
	VL53LX_range_results_t  *pR = &(pres->range_results);
 800cb7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb80:	657b      	str	r3, [r7, #84]	@ 0x54
	VL53LX_xtalk_config_t  *pX = &(pdev->xtalk_cfg);
 800cb82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb84:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800cb88:	653b      	str	r3, [r7, #80]	@ 0x50

	uint8_t	run_smudge_detection = 0;
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	uint8_t merging_complete = 0;
 800cb90:	2300      	movs	r3, #0
 800cb92:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	uint8_t	run_nodetect = 0;
 800cb96:	2300      	movs	r3, #0
 800cb98:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	uint8_t ambient_check = 0;
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	int32_t itemp32 = 0;
 800cba2:	2300      	movs	r3, #0
 800cba4:	67bb      	str	r3, [r7, #120]	@ 0x78
	uint64_t utemp64 = 0;
 800cba6:	f04f 0200 	mov.w	r2, #0
 800cbaa:	f04f 0300 	mov.w	r3, #0
 800cbae:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	uint8_t continue_processing = CONT_CONTINUE;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	uint32_t xtalk_offset_out = 0;
 800cbb8:	2300      	movs	r3, #0
 800cbba:	673b      	str	r3, [r7, #112]	@ 0x70
	uint32_t xtalk_offset_in = 0;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t current_xtalk = 0;
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t smudge_margin_adjusted = 0;
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	637b      	str	r3, [r7, #52]	@ 0x34
	uint8_t i = 0;
 800cbc8:	2300      	movs	r3, #0
 800cbca:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	uint8_t nodetect_index = 0;
 800cbce:	2300      	movs	r3, #0
 800cbd0:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
	uint8_t histo_merge_nb;


	LOG_FUNCTION_START("");

	VL53LX_compute_histo_merge_nb(Dev, &histo_merge_nb);
 800cbd4:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800cbd8:	4619      	mov	r1, r3
 800cbda:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cbdc:	f000 fcf4 	bl	800d5c8 <VL53LX_compute_histo_merge_nb>
	if ((histo_merge_nb == 0) ||
 800cbe0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d004      	beq.n	800cbf2 <VL53LX_dynamic_xtalk_correction_corrector+0xae>
		(pdev->tuning_parms.tp_hist_merge != 1))
 800cbe8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cbea:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
	if ((histo_merge_nb == 0) ||
 800cbee:	2b01      	cmp	r3, #1
 800cbf0:	d002      	beq.n	800cbf8 <VL53LX_dynamic_xtalk_correction_corrector+0xb4>
		histo_merge_nb = 1;
 800cbf2:	2301      	movs	r3, #1
 800cbf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b


	VL53LX_dynamic_xtalk_correction_output_init(pres);
 800cbf8:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800cbfa:	f000 fb1b 	bl	800d234 <VL53LX_dynamic_xtalk_correction_output_init>


	ambient_check = (pconfig->smudge_corr_ambient_threshold == 0) ||
 800cbfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d00a      	beq.n	800cc1c <VL53LX_dynamic_xtalk_correction_corrector+0xd8>
		((pconfig->smudge_corr_ambient_threshold * histo_merge_nb)  >
 800cc06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cc0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cc0e:	fb03 f202 	mul.w	r2, r3, r2
		((uint32_t)pR->xmonitor.ambient_count_rate_mcps));
 800cc12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc14:	f8b3 3178 	ldrh.w	r3, [r3, #376]	@ 0x178
	ambient_check = (pconfig->smudge_corr_ambient_threshold == 0) ||
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	d901      	bls.n	800cc20 <VL53LX_dynamic_xtalk_correction_corrector+0xdc>
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	e000      	b.n	800cc22 <VL53LX_dynamic_xtalk_correction_corrector+0xde>
 800cc20:	2300      	movs	r3, #0
 800cc22:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d


	merging_complete =
		((pdev->tuning_parms.tp_hist_merge != 1) ||
 800cc26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc28:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 800cc2c:	2b01      	cmp	r3, #1
 800cc2e:	d106      	bne.n	800cc3e <VL53LX_dynamic_xtalk_correction_corrector+0xfa>
		(histo_merge_nb == pdev->tuning_parms.tp_hist_merge_max_size));
 800cc30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc32:	f893 2184 	ldrb.w	r2, [r3, #388]	@ 0x184
 800cc36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
		((pdev->tuning_parms.tp_hist_merge != 1) ||
 800cc3a:	429a      	cmp	r2, r3
 800cc3c:	d101      	bne.n	800cc42 <VL53LX_dynamic_xtalk_correction_corrector+0xfe>
 800cc3e:	2301      	movs	r3, #1
 800cc40:	e000      	b.n	800cc44 <VL53LX_dynamic_xtalk_correction_corrector+0x100>
 800cc42:	2300      	movs	r3, #0
	merging_complete =
 800cc44:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	run_smudge_detection =
		(pconfig->smudge_corr_enabled == 1) &&
 800cc48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc4a:	781b      	ldrb	r3, [r3, #0]
		ambient_check &&
		(pR->xmonitor.range_status
			== VL53LX_DEVICEERROR_RANGECOMPLETE) &&
 800cc4c:	2b01      	cmp	r3, #1
 800cc4e:	d10e      	bne.n	800cc6e <VL53LX_dynamic_xtalk_correction_corrector+0x12a>
		(pconfig->smudge_corr_enabled == 1) &&
 800cc50:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d00a      	beq.n	800cc6e <VL53LX_dynamic_xtalk_correction_corrector+0x12a>
		(pR->xmonitor.range_status
 800cc58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc5a:	f893 318e 	ldrb.w	r3, [r3, #398]	@ 0x18e
		ambient_check &&
 800cc5e:	2b09      	cmp	r3, #9
 800cc60:	d105      	bne.n	800cc6e <VL53LX_dynamic_xtalk_correction_corrector+0x12a>
			== VL53LX_DEVICEERROR_RANGECOMPLETE) &&
 800cc62:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d001      	beq.n	800cc6e <VL53LX_dynamic_xtalk_correction_corrector+0x12a>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	e000      	b.n	800cc70 <VL53LX_dynamic_xtalk_correction_corrector+0x12c>
 800cc6e:	2300      	movs	r3, #0
	run_smudge_detection =
 800cc70:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		merging_complete;


	if ((pR->xmonitor.range_status
 800cc74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc76:	f893 318e 	ldrb.w	r3, [r3, #398]	@ 0x18e
 800cc7a:	2b09      	cmp	r3, #9
 800cc7c:	f000 80a6 	beq.w	800cdcc <VL53LX_dynamic_xtalk_correction_corrector+0x288>
		!= VL53LX_DEVICEERROR_RANGECOMPLETE) &&
			(pconfig->smudge_corr_enabled == 1)) {
 800cc80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc82:	781b      	ldrb	r3, [r3, #0]
		!= VL53LX_DEVICEERROR_RANGECOMPLETE) &&
 800cc84:	2b01      	cmp	r3, #1
 800cc86:	f040 80a1 	bne.w	800cdcc <VL53LX_dynamic_xtalk_correction_corrector+0x288>

		run_nodetect = 2;
 800cc8a:	2302      	movs	r3, #2
 800cc8c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		for (i = 0; i < pR->active_results; i++) {
 800cc90:	2300      	movs	r3, #0
 800cc92:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800cc96:	e02d      	b.n	800ccf4 <VL53LX_dynamic_xtalk_correction_corrector+0x1b0>
			if (pR->VL53LX_p_003[i].range_status ==
 800cc98:	f897 106f 	ldrb.w	r1, [r7, #111]	@ 0x6f
 800cc9c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cc9e:	234c      	movs	r3, #76	@ 0x4c
 800cca0:	fb01 f303 	mul.w	r3, r1, r3
 800cca4:	4413      	add	r3, r2
 800cca6:	335e      	adds	r3, #94	@ 0x5e
 800cca8:	781b      	ldrb	r3, [r3, #0]
 800ccaa:	2b09      	cmp	r3, #9
 800ccac:	d11d      	bne.n	800ccea <VL53LX_dynamic_xtalk_correction_corrector+0x1a6>
				VL53LX_DEVICEERROR_RANGECOMPLETE) {
				if (pR->VL53LX_p_003[i].median_range_mm
 800ccae:	f897 106f 	ldrb.w	r1, [r7, #111]	@ 0x6f
 800ccb2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ccb4:	234c      	movs	r3, #76	@ 0x4c
 800ccb6:	fb01 f303 	mul.w	r3, r1, r3
 800ccba:	4413      	add	r3, r2
 800ccbc:	335a      	adds	r3, #90	@ 0x5a
 800ccbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ccc2:	461a      	mov	r2, r3
						<=
					pconfig->nodetect_min_range_mm) {
 800ccc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ccc6:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
				if (pR->VL53LX_p_003[i].median_range_mm
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	dc03      	bgt.n	800ccd4 <VL53LX_dynamic_xtalk_correction_corrector+0x190>
					run_nodetect = 0;
 800cccc:	2300      	movs	r3, #0
 800ccce:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800ccd2:	e00a      	b.n	800ccea <VL53LX_dynamic_xtalk_correction_corrector+0x1a6>
				} else {
					if (run_nodetect == 2) {
 800ccd4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ccd8:	2b02      	cmp	r3, #2
 800ccda:	d106      	bne.n	800ccea <VL53LX_dynamic_xtalk_correction_corrector+0x1a6>
						run_nodetect = 1;
 800ccdc:	2301      	movs	r3, #1
 800ccde:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
						nodetect_index = i;
 800cce2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cce6:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
		for (i = 0; i < pR->active_results; i++) {
 800ccea:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800ccee:	3301      	adds	r3, #1
 800ccf0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800ccf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ccf6:	7c9a      	ldrb	r2, [r3, #18]
 800ccf8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d3cb      	bcc.n	800cc98 <VL53LX_dynamic_xtalk_correction_corrector+0x154>
					}
				}
			}
		}

		if (run_nodetect == 2)
 800cd00:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800cd04:	2b02      	cmp	r3, #2
 800cd06:	d102      	bne.n	800cd0e <VL53LX_dynamic_xtalk_correction_corrector+0x1ca>

			run_nodetect = 0;
 800cd08:	2300      	movs	r3, #0
 800cd0a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

		amr =
		pR->VL53LX_p_003[nodetect_index].ambient_count_rate_mcps;
 800cd0e:	f897 106e 	ldrb.w	r1, [r7, #110]	@ 0x6e
		amr =
 800cd12:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cd14:	234c      	movs	r3, #76	@ 0x4c
 800cd16:	fb01 f303 	mul.w	r3, r1, r3
 800cd1a:	4413      	add	r3, r2
 800cd1c:	3348      	adds	r3, #72	@ 0x48
 800cd1e:	881b      	ldrh	r3, [r3, #0]
 800cd20:	867b      	strh	r3, [r7, #50]	@ 0x32

		if (run_nodetect == 1) {
 800cd22:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800cd26:	2b01      	cmp	r3, #1
 800cd28:	d150      	bne.n	800cdcc <VL53LX_dynamic_xtalk_correction_corrector+0x288>




			utemp64 = 1000 * ((uint64_t)amr);
 800cd2a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	469a      	mov	sl, r3
 800cd30:	4693      	mov	fp, r2
 800cd32:	4652      	mov	r2, sl
 800cd34:	465b      	mov	r3, fp
 800cd36:	f04f 0000 	mov.w	r0, #0
 800cd3a:	f04f 0100 	mov.w	r1, #0
 800cd3e:	0159      	lsls	r1, r3, #5
 800cd40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800cd44:	0150      	lsls	r0, r2, #5
 800cd46:	4602      	mov	r2, r0
 800cd48:	460b      	mov	r3, r1
 800cd4a:	ebb2 040a 	subs.w	r4, r2, sl
 800cd4e:	eb63 050b 	sbc.w	r5, r3, fp
 800cd52:	f04f 0200 	mov.w	r2, #0
 800cd56:	f04f 0300 	mov.w	r3, #0
 800cd5a:	00ab      	lsls	r3, r5, #2
 800cd5c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800cd60:	00a2      	lsls	r2, r4, #2
 800cd62:	4614      	mov	r4, r2
 800cd64:	461d      	mov	r5, r3
 800cd66:	eb14 080a 	adds.w	r8, r4, sl
 800cd6a:	eb45 090b 	adc.w	r9, r5, fp
 800cd6e:	f04f 0200 	mov.w	r2, #0
 800cd72:	f04f 0300 	mov.w	r3, #0
 800cd76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cd7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cd7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cd82:	4690      	mov	r8, r2
 800cd84:	4699      	mov	r9, r3
 800cd86:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40


			utemp64 = utemp64 << 9;
 800cd8a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800cd8e:	f04f 0200 	mov.w	r2, #0
 800cd92:	f04f 0300 	mov.w	r3, #0
 800cd96:	024b      	lsls	r3, r1, #9
 800cd98:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 800cd9c:	0242      	lsls	r2, r0, #9
 800cd9e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40


			if (utemp64 < pconfig->nodetect_ambient_threshold)
 800cda2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cda4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cda6:	2200      	movs	r2, #0
 800cda8:	61bb      	str	r3, [r7, #24]
 800cdaa:	61fa      	str	r2, [r7, #28]
 800cdac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800cdb0:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800cdb4:	4621      	mov	r1, r4
 800cdb6:	428a      	cmp	r2, r1
 800cdb8:	4629      	mov	r1, r5
 800cdba:	418b      	sbcs	r3, r1
 800cdbc:	d203      	bcs.n	800cdc6 <VL53LX_dynamic_xtalk_correction_corrector+0x282>
				run_nodetect = 1;
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800cdc4:	e002      	b.n	800cdcc <VL53LX_dynamic_xtalk_correction_corrector+0x288>
			else
				run_nodetect = 0;
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

		}
	}


	if (run_smudge_detection) {
 800cdcc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	f000 810b 	beq.w	800cfec <VL53LX_dynamic_xtalk_correction_corrector+0x4a8>

		pint->nodetect_counter = 0;
 800cdd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cdd8:	2200      	movs	r2, #0
 800cdda:	611a      	str	r2, [r3, #16]


		VL53LX_dynamic_xtalk_correction_calc_required_samples(Dev);
 800cddc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cdde:	f7ff fb97 	bl	800c510 <VL53LX_dynamic_xtalk_correction_calc_required_samples>


		xtalk_offset_in =
 800cde2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cde4:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
 800cde8:	63fb      	str	r3, [r7, #60]	@ 0x3c
			pR->xmonitor.VL53LX_p_009;


		cco = pX->algo__crosstalk_compensation_plane_offset_kcps;
 800cdea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	62fb      	str	r3, [r7, #44]	@ 0x2c
		current_xtalk = ((uint32_t)cco) << 2;
 800cdf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdf2:	009b      	lsls	r3, r3, #2
 800cdf4:	63bb      	str	r3, [r7, #56]	@ 0x38


		smudge_margin_adjusted =
				((uint32_t)(pconfig->smudge_margin)) << 2;
 800cdf6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cdf8:	889b      	ldrh	r3, [r3, #4]
		smudge_margin_adjusted =
 800cdfa:	009b      	lsls	r3, r3, #2
 800cdfc:	637b      	str	r3, [r7, #52]	@ 0x34


		itemp32 = xtalk_offset_in - current_xtalk +
 800cdfe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ce00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce02:	1ad2      	subs	r2, r2, r3
 800ce04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce06:	4413      	add	r3, r2
 800ce08:	67bb      	str	r3, [r7, #120]	@ 0x78
			smudge_margin_adjusted;

		if (itemp32 < 0)
 800ce0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	da02      	bge.n	800ce16 <VL53LX_dynamic_xtalk_correction_corrector+0x2d2>
			itemp32 = itemp32 * (-1);
 800ce10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce12:	425b      	negs	r3, r3
 800ce14:	67bb      	str	r3, [r7, #120]	@ 0x78


		if (itemp32 > ((int32_t)pconfig->single_xtalk_delta)) {
 800ce16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ce18:	699b      	ldr	r3, [r3, #24]
 800ce1a:	461a      	mov	r2, r3
 800ce1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ce1e:	4293      	cmp	r3, r2
 800ce20:	dd0c      	ble.n	800ce3c <VL53LX_dynamic_xtalk_correction_corrector+0x2f8>
			if ((int32_t)xtalk_offset_in >
				((int32_t)current_xtalk -
 800ce22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
					(int32_t)smudge_margin_adjusted)) {
 800ce24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
				((int32_t)current_xtalk -
 800ce26:	1ad2      	subs	r2, r2, r3
			if ((int32_t)xtalk_offset_in >
 800ce28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	da03      	bge.n	800ce36 <VL53LX_dynamic_xtalk_correction_corrector+0x2f2>
				pout->single_xtalk_delta_flag = 1;
 800ce2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce30:	2201      	movs	r2, #1
 800ce32:	709a      	strb	r2, [r3, #2]
 800ce34:	e002      	b.n	800ce3c <VL53LX_dynamic_xtalk_correction_corrector+0x2f8>
			} else {
				pout->single_xtalk_delta_flag = 2;
 800ce36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce38:	2202      	movs	r2, #2
 800ce3a:	709a      	strb	r2, [r3, #2]
			}
		}


		pint->current_samples = pint->current_samples + 1;
 800ce3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	1c5a      	adds	r2, r3, #1
 800ce42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce44:	601a      	str	r2, [r3, #0]


		if (pint->current_samples > pconfig->sample_limit) {
 800ce46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce48:	681a      	ldr	r2, [r3, #0]
 800ce4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ce4c:	695b      	ldr	r3, [r3, #20]
 800ce4e:	429a      	cmp	r2, r3
 800ce50:	d906      	bls.n	800ce60 <VL53LX_dynamic_xtalk_correction_corrector+0x31c>
			pout->sample_limit_exceeded_flag = 1;
 800ce52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce54:	2201      	movs	r2, #1
 800ce56:	711a      	strb	r2, [r3, #4]
			continue_processing = CONT_RESET;
 800ce58:	2302      	movs	r3, #2
 800ce5a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800ce5e:	e014      	b.n	800ce8a <VL53LX_dynamic_xtalk_correction_corrector+0x346>
		} else {
			pint->accumulator = pint->accumulator +
 800ce60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce62:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800ce66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ce68:	2000      	movs	r0, #0
 800ce6a:	6139      	str	r1, [r7, #16]
 800ce6c:	6178      	str	r0, [r7, #20]
 800ce6e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800ce72:	4621      	mov	r1, r4
 800ce74:	1851      	adds	r1, r2, r1
 800ce76:	60b9      	str	r1, [r7, #8]
 800ce78:	4629      	mov	r1, r5
 800ce7a:	eb43 0101 	adc.w	r1, r3, r1
 800ce7e:	60f9      	str	r1, [r7, #12]
 800ce80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce82:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ce86:	e9c3 1202 	strd	r1, r2, [r3, #8]
				xtalk_offset_in;
		}

		if (pint->current_samples < pint->required_samples)
 800ce8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce8c:	681a      	ldr	r2, [r3, #0]
 800ce8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce90:	685b      	ldr	r3, [r3, #4]
 800ce92:	429a      	cmp	r2, r3
 800ce94:	d202      	bcs.n	800ce9c <VL53LX_dynamic_xtalk_correction_corrector+0x358>
			continue_processing = CONT_NEXT_LOOP;
 800ce96:	2301      	movs	r3, #1
 800ce98:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77


		xtalk_offset_out =
		(uint32_t)(do_division_u(pint->accumulator,
 800ce9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce9e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800cea2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	2200      	movs	r2, #0
 800cea8:	603b      	str	r3, [r7, #0]
 800ceaa:	607a      	str	r2, [r7, #4]
 800ceac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ceb0:	f7f3 ff2e 	bl	8000d10 <__aeabi_uldivmod>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	460b      	mov	r3, r1
		xtalk_offset_out =
 800ceb8:	4613      	mov	r3, r2
 800ceba:	673b      	str	r3, [r7, #112]	@ 0x70
			pint->current_samples));


		itemp32 = xtalk_offset_out - current_xtalk +
 800cebc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800cebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec0:	1ad2      	subs	r2, r2, r3
 800cec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cec4:	4413      	add	r3, r2
 800cec6:	67bb      	str	r3, [r7, #120]	@ 0x78
			smudge_margin_adjusted;

		if (itemp32 < 0)
 800cec8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	da02      	bge.n	800ced4 <VL53LX_dynamic_xtalk_correction_corrector+0x390>
			itemp32 = itemp32 * (-1);
 800cece:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ced0:	425b      	negs	r3, r3
 800ced2:	67bb      	str	r3, [r7, #120]	@ 0x78

		if (continue_processing == CONT_CONTINUE &&
 800ced4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d112      	bne.n	800cf02 <VL53LX_dynamic_xtalk_correction_corrector+0x3be>
			(itemp32 >= ((int32_t)(pconfig->averaged_xtalk_delta)))
 800cedc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cede:	69db      	ldr	r3, [r3, #28]
 800cee0:	461a      	mov	r2, r3
		if (continue_processing == CONT_CONTINUE &&
 800cee2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cee4:	4293      	cmp	r3, r2
 800cee6:	db0c      	blt.n	800cf02 <VL53LX_dynamic_xtalk_correction_corrector+0x3be>
			) {
			if ((int32_t)xtalk_offset_out >
				((int32_t)current_xtalk -
 800cee8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
					(int32_t)smudge_margin_adjusted))
 800ceea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
				((int32_t)current_xtalk -
 800ceec:	1ad2      	subs	r2, r2, r3
			if ((int32_t)xtalk_offset_out >
 800ceee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cef0:	429a      	cmp	r2, r3
 800cef2:	da03      	bge.n	800cefc <VL53LX_dynamic_xtalk_correction_corrector+0x3b8>
				pout->averaged_xtalk_delta_flag = 1;
 800cef4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cef6:	2201      	movs	r2, #1
 800cef8:	70da      	strb	r2, [r3, #3]
 800cefa:	e002      	b.n	800cf02 <VL53LX_dynamic_xtalk_correction_corrector+0x3be>
			else
				pout->averaged_xtalk_delta_flag = 2;
 800cefc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cefe:	2202      	movs	r2, #2
 800cf00:	70da      	strb	r2, [r3, #3]
		}

		if (continue_processing == CONT_CONTINUE &&
 800cf02:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d108      	bne.n	800cf1c <VL53LX_dynamic_xtalk_correction_corrector+0x3d8>
			(itemp32 < ((int32_t)(pconfig->averaged_xtalk_delta)))
 800cf0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf0c:	69db      	ldr	r3, [r3, #28]
 800cf0e:	461a      	mov	r2, r3
		if (continue_processing == CONT_CONTINUE &&
 800cf10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cf12:	4293      	cmp	r3, r2
 800cf14:	da02      	bge.n	800cf1c <VL53LX_dynamic_xtalk_correction_corrector+0x3d8>
			)

			continue_processing = CONT_RESET;
 800cf16:	2302      	movs	r3, #2
 800cf18:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77



		pout->smudge_corr_clipped = 0;
 800cf1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf1e:	2200      	movs	r2, #0
 800cf20:	705a      	strb	r2, [r3, #1]
		if ((continue_processing == CONT_CONTINUE) &&
 800cf22:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d112      	bne.n	800cf50 <VL53LX_dynamic_xtalk_correction_corrector+0x40c>
			(pconfig->smudge_corr_clip_limit != 0)) {
 800cf2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf2c:	6a1b      	ldr	r3, [r3, #32]
		if ((continue_processing == CONT_CONTINUE) &&
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d00e      	beq.n	800cf50 <VL53LX_dynamic_xtalk_correction_corrector+0x40c>
			if (xtalk_offset_out >
			(pconfig->smudge_corr_clip_limit * histo_merge_nb)) {
 800cf32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf34:	6a1b      	ldr	r3, [r3, #32]
 800cf36:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800cf3a:	fb02 f303 	mul.w	r3, r2, r3
			if (xtalk_offset_out >
 800cf3e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800cf40:	429a      	cmp	r2, r3
 800cf42:	d905      	bls.n	800cf50 <VL53LX_dynamic_xtalk_correction_corrector+0x40c>
				pout->smudge_corr_clipped = 1;
 800cf44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf46:	2201      	movs	r2, #1
 800cf48:	705a      	strb	r2, [r3, #1]
				continue_processing = CONT_RESET;
 800cf4a:	2302      	movs	r3, #2
 800cf4c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			}
		}



		if (pconfig->user_xtalk_offset_limit_hi &&
 800cf50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf52:	7c1b      	ldrb	r3, [r3, #16]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d007      	beq.n	800cf68 <VL53LX_dynamic_xtalk_correction_corrector+0x424>
			(xtalk_offset_out >
				pconfig->user_xtalk_offset_limit))
 800cf58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf5a:	68db      	ldr	r3, [r3, #12]
		if (pconfig->user_xtalk_offset_limit_hi &&
 800cf5c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800cf5e:	429a      	cmp	r2, r3
 800cf60:	d902      	bls.n	800cf68 <VL53LX_dynamic_xtalk_correction_corrector+0x424>
			xtalk_offset_out =
 800cf62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf64:	68db      	ldr	r3, [r3, #12]
 800cf66:	673b      	str	r3, [r7, #112]	@ 0x70
				pconfig->user_xtalk_offset_limit;



		if ((pconfig->user_xtalk_offset_limit_hi == 0) &&
 800cf68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf6a:	7c1b      	ldrb	r3, [r3, #16]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d107      	bne.n	800cf80 <VL53LX_dynamic_xtalk_correction_corrector+0x43c>
			(xtalk_offset_out <
				pconfig->user_xtalk_offset_limit))
 800cf70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf72:	68db      	ldr	r3, [r3, #12]
		if ((pconfig->user_xtalk_offset_limit_hi == 0) &&
 800cf74:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800cf76:	429a      	cmp	r2, r3
 800cf78:	d202      	bcs.n	800cf80 <VL53LX_dynamic_xtalk_correction_corrector+0x43c>
			xtalk_offset_out =
 800cf7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf7c:	68db      	ldr	r3, [r3, #12]
 800cf7e:	673b      	str	r3, [r7, #112]	@ 0x70
				pconfig->user_xtalk_offset_limit;



		xtalk_offset_out = xtalk_offset_out >> 2;
 800cf80:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf82:	089b      	lsrs	r3, r3, #2
 800cf84:	673b      	str	r3, [r7, #112]	@ 0x70
		if (xtalk_offset_out > 0x3FFFF)
 800cf86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf88:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cf8c:	d301      	bcc.n	800cf92 <VL53LX_dynamic_xtalk_correction_corrector+0x44e>
			xtalk_offset_out = 0x3FFFF;
 800cf8e:	4b45      	ldr	r3, [pc, #276]	@ (800d0a4 <VL53LX_dynamic_xtalk_correction_corrector+0x560>)
 800cf90:	673b      	str	r3, [r7, #112]	@ 0x70


		if (continue_processing == CONT_CONTINUE) {
 800cf92:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d10d      	bne.n	800cfb6 <VL53LX_dynamic_xtalk_correction_corrector+0x472>

			VL53LX_dynamic_xtalk_correction_calc_new_xtalk(
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	9301      	str	r3, [sp, #4]
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	9300      	str	r3, [sp, #0]
 800cfa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cfa4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cfa6:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800cfa8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cfaa:	f7ff fc17 	bl	800c7dc <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>
				1,
				0
				);


			continue_processing = CONT_RESET;
 800cfae:	2302      	movs	r3, #2
 800cfb0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800cfb4:	e009      	b.n	800cfca <VL53LX_dynamic_xtalk_correction_corrector+0x486>
		} else {

			VL53LX_dynamic_xtalk_correction_calc_new_xtalk(
 800cfb6:	2301      	movs	r3, #1
 800cfb8:	9301      	str	r3, [sp, #4]
 800cfba:	2301      	movs	r3, #1
 800cfbc:	9300      	str	r3, [sp, #0]
 800cfbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cfc0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cfc2:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800cfc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cfc6:	f7ff fc09 	bl	800c7dc <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>
				1
				);
		}


		if (continue_processing == CONT_RESET) {
 800cfca:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800cfce:	2b02      	cmp	r3, #2
 800cfd0:	d10c      	bne.n	800cfec <VL53LX_dynamic_xtalk_correction_corrector+0x4a8>
			pint->accumulator = 0;
 800cfd2:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800cfd4:	f04f 0200 	mov.w	r2, #0
 800cfd8:	f04f 0300 	mov.w	r3, #0
 800cfdc:	e9c1 2302 	strd	r2, r3, [r1, #8]
			pint->current_samples = 0;
 800cfe0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	601a      	str	r2, [r3, #0]
			pint->nodetect_counter = 0;
 800cfe6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfe8:	2200      	movs	r2, #0
 800cfea:	611a      	str	r2, [r3, #16]
		}

	}

	continue_processing = CONT_CONTINUE;
 800cfec:	2300      	movs	r3, #0
 800cfee:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	if (run_nodetect == 1) {
 800cff2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800cff6:	2b01      	cmp	r3, #1
 800cff8:	d14d      	bne.n	800d096 <VL53LX_dynamic_xtalk_correction_corrector+0x552>

		pint->nodetect_counter += 1;
 800cffa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cffc:	691b      	ldr	r3, [r3, #16]
 800cffe:	1c5a      	adds	r2, r3, #1
 800d000:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d002:	611a      	str	r2, [r3, #16]


		if (pint->nodetect_counter < pconfig->nodetect_sample_limit)
 800d004:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d006:	691a      	ldr	r2, [r3, #16]
 800d008:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d00a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d00c:	429a      	cmp	r2, r3
 800d00e:	d202      	bcs.n	800d016 <VL53LX_dynamic_xtalk_correction_corrector+0x4d2>
			continue_processing = CONT_NEXT_LOOP;
 800d010:	2301      	movs	r3, #1
 800d012:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77


		xtalk_offset_out = (uint32_t)(pconfig->nodetect_xtalk_offset);
 800d016:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d01a:	673b      	str	r3, [r7, #112]	@ 0x70

		if (pdev->tuning_parms.tp_hist_merge == 1)
 800d01c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d01e:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 800d022:	2b01      	cmp	r3, #1
 800d024:	d107      	bne.n	800d036 <VL53LX_dynamic_xtalk_correction_corrector+0x4f2>
			xtalk_offset_out = xtalk_offset_out *
			(uint32_t)(pdev->tuning_parms.tp_hist_merge_max_size);
 800d026:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d028:	f893 3184 	ldrb.w	r3, [r3, #388]	@ 0x184
 800d02c:	461a      	mov	r2, r3
			xtalk_offset_out = xtalk_offset_out *
 800d02e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d030:	fb02 f303 	mul.w	r3, r2, r3
 800d034:	673b      	str	r3, [r7, #112]	@ 0x70

		if (continue_processing == CONT_CONTINUE) {
 800d036:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d110      	bne.n	800d060 <VL53LX_dynamic_xtalk_correction_corrector+0x51c>

			VL53LX_dynamic_xtalk_correction_calc_new_xtalk(
 800d03e:	2300      	movs	r3, #0
 800d040:	9301      	str	r3, [sp, #4]
 800d042:	2300      	movs	r3, #0
 800d044:	9300      	str	r3, [sp, #0]
 800d046:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d048:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d04a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800d04c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d04e:	f7ff fbc5 	bl	800c7dc <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>
				0,
				0
				);


			pout->smudge_corr_valid = 2;
 800d052:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d054:	2202      	movs	r2, #2
 800d056:	701a      	strb	r2, [r3, #0]


			continue_processing = CONT_RESET;
 800d058:	2302      	movs	r3, #2
 800d05a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800d05e:	e009      	b.n	800d074 <VL53LX_dynamic_xtalk_correction_corrector+0x530>
		} else {

			VL53LX_dynamic_xtalk_correction_calc_new_xtalk(
 800d060:	2301      	movs	r3, #1
 800d062:	9301      	str	r3, [sp, #4]
 800d064:	2300      	movs	r3, #0
 800d066:	9300      	str	r3, [sp, #0]
 800d068:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d06a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d06c:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800d06e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d070:	f7ff fbb4 	bl	800c7dc <VL53LX_dynamic_xtalk_correction_calc_new_xtalk>
				1
				);
		}


		if (continue_processing == CONT_RESET) {
 800d074:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d078:	2b02      	cmp	r3, #2
 800d07a:	d10c      	bne.n	800d096 <VL53LX_dynamic_xtalk_correction_corrector+0x552>
			pint->accumulator = 0;
 800d07c:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800d07e:	f04f 0200 	mov.w	r2, #0
 800d082:	f04f 0300 	mov.w	r3, #0
 800d086:	e9c1 2302 	strd	r2, r3, [r1, #8]
			pint->current_samples = 0;
 800d08a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d08c:	2200      	movs	r2, #0
 800d08e:	601a      	str	r2, [r3, #0]
			pint->nodetect_counter = 0;
 800d090:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d092:	2200      	movs	r2, #0
 800d094:	611a      	str	r2, [r3, #16]
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800d096:	f997 306d 	ldrsb.w	r3, [r7, #109]	@ 0x6d
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3780      	adds	r7, #128	@ 0x80
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d0a4:	0003ffff 	.word	0x0003ffff

0800d0a8 <VL53LX_dynamic_xtalk_correction_data_init>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_data_init(
	VL53LX_DEV                          Dev
	)
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b086      	sub	sp, #24
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]




	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	75fb      	strb	r3, [r7, #23]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	3318      	adds	r3, #24
 800d0b8:	613b      	str	r3, [r7, #16]
	VL53LX_LLDriverResults_t *pres = VL53LXDevStructGetLLResultsHandle(Dev);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 800d0c0:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");



	pdev->smudge_correct_config.smudge_corr_enabled       = 1;
 800d0c2:	693b      	ldr	r3, [r7, #16]
 800d0c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d0c8:	2201      	movs	r2, #1
 800d0ca:	f883 2394 	strb.w	r2, [r3, #916]	@ 0x394
	pdev->smudge_correct_config.smudge_corr_apply_enabled = 1;
 800d0ce:	693b      	ldr	r3, [r7, #16]
 800d0d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d0d4:	2201      	movs	r2, #1
 800d0d6:	f883 2395 	strb.w	r2, [r3, #917]	@ 0x395
	pdev->smudge_correct_config.smudge_corr_single_apply  =
 800d0da:	693b      	ldr	r3, [r7, #16]
 800d0dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	f883 2396 	strb.w	r2, [r3, #918]	@ 0x396
		VL53LX_TUNINGPARM_DYNXTALK_SMUDGE_COR_SINGLE_APPLY_DEFAULT;

	pdev->smudge_correct_config.smudge_margin =
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	f8a3 2398 	strh.w	r2, [r3, #920]	@ 0x398
		VL53LX_TUNINGPARM_DYNXTALK_SMUDGE_MARGIN_DEFAULT;
	pdev->smudge_correct_config.noise_margin =
 800d0f2:	693b      	ldr	r3, [r7, #16]
 800d0f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d0f8:	461a      	mov	r2, r3
 800d0fa:	2364      	movs	r3, #100	@ 0x64
 800d0fc:	f8c2 339c 	str.w	r3, [r2, #924]	@ 0x39c
		VL53LX_TUNINGPARM_DYNXTALK_NOISE_MARGIN_DEFAULT;
	pdev->smudge_correct_config.user_xtalk_offset_limit =
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d106:	461a      	mov	r2, r3
 800d108:	2300      	movs	r3, #0
 800d10a:	f8c2 33a0 	str.w	r3, [r2, #928]	@ 0x3a0
		VL53LX_TUNINGPARM_DYNXTALK_XTALK_OFFSET_LIMIT_DEFAULT;
	pdev->smudge_correct_config.user_xtalk_offset_limit_hi =
 800d10e:	693b      	ldr	r3, [r7, #16]
 800d110:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d114:	2200      	movs	r2, #0
 800d116:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4
		VL53LX_TUNINGPARM_DYNXTALK_XTALK_OFFSET_LIMIT_HI_DEFAULT;
	pdev->smudge_correct_config.sample_limit =
 800d11a:	693b      	ldr	r3, [r7, #16]
 800d11c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d120:	461a      	mov	r2, r3
 800d122:	23c8      	movs	r3, #200	@ 0xc8
 800d124:	f8c2 33a8 	str.w	r3, [r2, #936]	@ 0x3a8
		VL53LX_TUNINGPARM_DYNXTALK_SAMPLE_LIMIT_DEFAULT;
	pdev->smudge_correct_config.single_xtalk_delta =
 800d128:	693b      	ldr	r3, [r7, #16]
 800d12a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d12e:	461a      	mov	r2, r3
 800d130:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d134:	f8c2 33ac 	str.w	r3, [r2, #940]	@ 0x3ac
		VL53LX_TUNINGPARM_DYNXTALK_SINGLE_XTALK_DELTA_DEFAULT;
	pdev->smudge_correct_config.averaged_xtalk_delta =
 800d138:	693b      	ldr	r3, [r7, #16]
 800d13a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d13e:	461a      	mov	r2, r3
 800d140:	f44f 739a 	mov.w	r3, #308	@ 0x134
 800d144:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
		VL53LX_TUNINGPARM_DYNXTALK_AVERAGED_XTALK_DELTA_DEFAULT;
	pdev->smudge_correct_config.smudge_corr_clip_limit =
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d14e:	461a      	mov	r2, r3
 800d150:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800d154:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
		VL53LX_TUNINGPARM_DYNXTALK_CLIP_LIMIT_DEFAULT;
	pdev->smudge_correct_config.smudge_corr_ambient_threshold =
 800d158:	693b      	ldr	r3, [r7, #16]
 800d15a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d15e:	461a      	mov	r2, r3
 800d160:	2380      	movs	r3, #128	@ 0x80
 800d162:	f8c2 33b8 	str.w	r3, [r2, #952]	@ 0x3b8
		VL53LX_TUNINGPARM_DYNXTALK_XTALK_AMB_THRESHOLD_DEFAULT;
	pdev->smudge_correct_config.scaler_calc_method =
 800d166:	693b      	ldr	r3, [r7, #16]
 800d168:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d16c:	2200      	movs	r2, #0
 800d16e:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
		0;
	pdev->smudge_correct_config.x_gradient_scaler =
 800d172:	693b      	ldr	r3, [r7, #16]
 800d174:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d178:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d17c:	f8a3 23be 	strh.w	r2, [r3, #958]	@ 0x3be
		VL53LX_TUNINGPARM_DYNXTALK_XGRADIENT_SCALER_DEFAULT;
	pdev->smudge_correct_config.y_gradient_scaler =
 800d180:	693b      	ldr	r3, [r7, #16]
 800d182:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d186:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d18a:	f8a3 23c0 	strh.w	r2, [r3, #960]	@ 0x3c0
		VL53LX_TUNINGPARM_DYNXTALK_YGRADIENT_SCALER_DEFAULT;
	pdev->smudge_correct_config.user_scaler_set =
 800d18e:	693b      	ldr	r3, [r7, #16]
 800d190:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d194:	2200      	movs	r2, #0
 800d196:	f883 23c2 	strb.w	r2, [r3, #962]	@ 0x3c2
		VL53LX_TUNINGPARM_DYNXTALK_USER_SCALER_SET_DEFAULT;
	pdev->smudge_correct_config.nodetect_ambient_threshold =
 800d19a:	693b      	ldr	r3, [r7, #16]
 800d19c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d1a0:	461a      	mov	r2, r3
 800d1a2:	f04f 735c 	mov.w	r3, #57671680	@ 0x3700000
 800d1a6:	f8c2 33c4 	str.w	r3, [r2, #964]	@ 0x3c4
		VL53LX_TUNINGPARM_DYNXTALK_NODETECT_AMB_THRESHOLD_KCPS_DEFAULT;
	pdev->smudge_correct_config.nodetect_sample_limit =
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d1b0:	461a      	mov	r2, r3
 800d1b2:	2328      	movs	r3, #40	@ 0x28
 800d1b4:	f8c2 33c8 	str.w	r3, [r2, #968]	@ 0x3c8
		VL53LX_TUNINGPARM_DYNXTALK_NODETECT_SAMPLE_LIMIT_DEFAULT;
	pdev->smudge_correct_config.nodetect_xtalk_offset =
 800d1b8:	693b      	ldr	r3, [r7, #16]
 800d1ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d1be:	461a      	mov	r2, r3
 800d1c0:	f44f 73cd 	mov.w	r3, #410	@ 0x19a
 800d1c4:	f8c2 33cc 	str.w	r3, [r2, #972]	@ 0x3cc
		VL53LX_TUNINGPARM_DYNXTALK_NODETECT_XTALK_OFFSET_KCPS_DEFAULT;
	pdev->smudge_correct_config.nodetect_min_range_mm =
 800d1c8:	693b      	ldr	r3, [r7, #16]
 800d1ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d1ce:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800d1d2:	f8a3 23d0 	strh.w	r2, [r3, #976]	@ 0x3d0
		VL53LX_TUNINGPARM_DYNXTALK_NODETECT_MIN_RANGE_MM_DEFAULT;
	pdev->smudge_correct_config.max_smudge_factor =
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d1dc:	461a      	mov	r2, r3
 800d1de:	2312      	movs	r3, #18
 800d1e0:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
		VL53LX_TUNINGPARM_DYNXTALK_MAX_SMUDGE_FACTOR_DEFAULT;


	pdev->smudge_corrector_internals.current_samples = 0;
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d1ea:	461a      	mov	r2, r3
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	f8c2 33d8 	str.w	r3, [r2, #984]	@ 0x3d8
	pdev->smudge_corrector_internals.required_samples = 0;
 800d1f2:	693b      	ldr	r3, [r7, #16]
 800d1f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d1f8:	461a      	mov	r2, r3
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
	pdev->smudge_corrector_internals.accumulator = 0;
 800d200:	693b      	ldr	r3, [r7, #16]
 800d202:	f503 539f 	add.w	r3, r3, #5088	@ 0x13e0
 800d206:	4619      	mov	r1, r3
 800d208:	f04f 0200 	mov.w	r2, #0
 800d20c:	f04f 0300 	mov.w	r3, #0
 800d210:	e9c1 2300 	strd	r2, r3, [r1]
	pdev->smudge_corrector_internals.nodetect_counter = 0;
 800d214:	693b      	ldr	r3, [r7, #16]
 800d216:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d21a:	461a      	mov	r2, r3
 800d21c:	2300      	movs	r3, #0
 800d21e:	f8c2 33e8 	str.w	r3, [r2, #1000]	@ 0x3e8


	VL53LX_dynamic_xtalk_correction_output_init(pres);
 800d222:	68f8      	ldr	r0, [r7, #12]
 800d224:	f000 f806 	bl	800d234 <VL53LX_dynamic_xtalk_correction_output_init>

	LOG_FUNCTION_END(status);

	return status;
 800d228:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3718      	adds	r7, #24
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}

0800d234 <VL53LX_dynamic_xtalk_correction_output_init>:

VL53LX_Error VL53LX_dynamic_xtalk_correction_output_init(
	VL53LX_LLDriverResults_t *pres
	)
{
 800d234:	b480      	push	{r7}
 800d236:	b085      	sub	sp, #20
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]




	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800d23c:	2300      	movs	r3, #0
 800d23e:	73fb      	strb	r3, [r7, #15]
	VL53LX_smudge_corrector_data_t *pdata;

	LOG_FUNCTION_START("");


	pdata = &(pres->range_results.smudge_corrector_data);
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800d246:	60bb      	str	r3, [r7, #8]

	pdata->smudge_corr_valid = 0;
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	2200      	movs	r2, #0
 800d24c:	701a      	strb	r2, [r3, #0]
	pdata->smudge_corr_clipped = 0;
 800d24e:	68bb      	ldr	r3, [r7, #8]
 800d250:	2200      	movs	r2, #0
 800d252:	705a      	strb	r2, [r3, #1]
	pdata->single_xtalk_delta_flag = 0;
 800d254:	68bb      	ldr	r3, [r7, #8]
 800d256:	2200      	movs	r2, #0
 800d258:	709a      	strb	r2, [r3, #2]
	pdata->averaged_xtalk_delta_flag = 0;
 800d25a:	68bb      	ldr	r3, [r7, #8]
 800d25c:	2200      	movs	r2, #0
 800d25e:	70da      	strb	r2, [r3, #3]
	pdata->sample_limit_exceeded_flag = 0;
 800d260:	68bb      	ldr	r3, [r7, #8]
 800d262:	2200      	movs	r2, #0
 800d264:	711a      	strb	r2, [r3, #4]
	pdata->gradient_zero_flag = 0;
 800d266:	68bb      	ldr	r3, [r7, #8]
 800d268:	2200      	movs	r2, #0
 800d26a:	715a      	strb	r2, [r3, #5]
	pdata->new_xtalk_applied_flag = 0;
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	2200      	movs	r2, #0
 800d270:	719a      	strb	r2, [r3, #6]

	pdata->algo__crosstalk_compensation_plane_offset_kcps = 0;
 800d272:	68bb      	ldr	r3, [r7, #8]
 800d274:	2200      	movs	r2, #0
 800d276:	609a      	str	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps = 0;
 800d278:	68bb      	ldr	r3, [r7, #8]
 800d27a:	2200      	movs	r2, #0
 800d27c:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps = 0;
 800d27e:	68bb      	ldr	r3, [r7, #8]
 800d280:	2200      	movs	r2, #0
 800d282:	81da      	strh	r2, [r3, #14]

	LOG_FUNCTION_END(status);

	return status;
 800d284:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d288:	4618      	mov	r0, r3
 800d28a:	3714      	adds	r7, #20
 800d28c:	46bd      	mov	sp, r7
 800d28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d292:	4770      	bx	lr

0800d294 <VL53LX_xtalk_cal_data_init>:


VL53LX_Error VL53LX_xtalk_cal_data_init(
	VL53LX_DEV                          Dev
	)
{
 800d294:	b580      	push	{r7, lr}
 800d296:	b084      	sub	sp, #16
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]




	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800d29c:	2300      	movs	r3, #0
 800d29e:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	3318      	adds	r3, #24
 800d2a4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");



	pdev->xtalk_cal.algo__crosstalk_compensation_plane_offset_kcps = 0;
 800d2a6:	68bb      	ldr	r3, [r7, #8]
 800d2a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d2ac:	461a      	mov	r2, r3
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	f8c2 323c 	str.w	r3, [r2, #572]	@ 0x23c
	pdev->xtalk_cal.algo__crosstalk_compensation_x_plane_gradient_kcps = 0;
 800d2b4:	68bb      	ldr	r3, [r7, #8]
 800d2b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
	pdev->xtalk_cal.algo__crosstalk_compensation_y_plane_gradient_kcps = 0;
 800d2c0:	68bb      	ldr	r3, [r7, #8]
 800d2c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
	memset(&pdev->xtalk_cal.algo__xtalk_cpo_HistoMerge_kcps[0], 0,
 800d2cc:	68bb      	ldr	r3, [r7, #8]
 800d2ce:	f503 5392 	add.w	r3, r3, #4672	@ 0x1240
 800d2d2:	3304      	adds	r3, #4
 800d2d4:	2218      	movs	r2, #24
 800d2d6:	2100      	movs	r1, #0
 800d2d8:	4618      	mov	r0, r3
 800d2da:	f011 fc61 	bl	801eba0 <memset>
		sizeof(pdev->xtalk_cal.algo__xtalk_cpo_HistoMerge_kcps));

	LOG_FUNCTION_END(status);

	return status;
 800d2de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	3710      	adds	r7, #16
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bd80      	pop	{r7, pc}

0800d2ea <VL53LX_low_power_auto_data_init>:


VL53LX_Error VL53LX_low_power_auto_data_init(
	VL53LX_DEV                          Dev
	)
{
 800d2ea:	b480      	push	{r7}
 800d2ec:	b085      	sub	sp, #20
 800d2ee:	af00      	add	r7, sp, #0
 800d2f0:	6078      	str	r0, [r7, #4]




	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	3318      	adds	r3, #24
 800d2fa:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d302:	2203      	movs	r2, #3
 800d304:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
		VL53LX_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 800d308:	68bb      	ldr	r3, [r7, #8]
 800d30a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d30e:	2200      	movs	r2, #0
 800d310:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d31a:	2200      	movs	r2, #0
 800d31c:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800d320:	68bb      	ldr	r3, [r7, #8]
 800d322:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d326:	2200      	movs	r2, #0
 800d328:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d332:	2200      	movs	r2, #0
 800d334:	f883 23f4 	strb.w	r2, [r3, #1012]	@ 0x3f4
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d33e:	2200      	movs	r2, #0
 800d340:	f883 23f5 	strb.w	r2, [r3, #1013]	@ 0x3f5
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d34a:	2200      	movs	r2, #0
 800d34c:	f883 23f6 	strb.w	r2, [r3, #1014]	@ 0x3f6
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d356:	461a      	mov	r2, r3
 800d358:	2300      	movs	r3, #0
 800d35a:	f8c2 33f8 	str.w	r3, [r2, #1016]	@ 0x3f8
	pdev->low_power_auto_data.dss__required_spads = 0;
 800d35e:	68bb      	ldr	r3, [r7, #8]
 800d360:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d364:	2200      	movs	r2, #0
 800d366:	f8a3 23fc 	strh.w	r2, [r3, #1020]	@ 0x3fc

	LOG_FUNCTION_END(status);

	return status;
 800d36a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3714      	adds	r7, #20
 800d372:	46bd      	mov	sp, r7
 800d374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d378:	4770      	bx	lr

0800d37a <VL53LX_low_power_auto_data_stop_range>:

VL53LX_Error VL53LX_low_power_auto_data_stop_range(
	VL53LX_DEV                          Dev
	)
{
 800d37a:	b480      	push	{r7}
 800d37c:	b085      	sub	sp, #20
 800d37e:	af00      	add	r7, sp, #0
 800d380:	6078      	str	r0, [r7, #4]




	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800d382:	2300      	movs	r3, #0
 800d384:	73fb      	strb	r3, [r7, #15]

	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	3318      	adds	r3, #24
 800d38a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");



	pdev->low_power_auto_data.low_power_auto_range_count = 0xFF;
 800d38c:	68bb      	ldr	r3, [r7, #8]
 800d38e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d392:	22ff      	movs	r2, #255	@ 0xff
 800d394:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2

	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d39e:	2200      	movs	r2, #0
 800d3a0:	f883 23f6 	strb.w	r2, [r3, #1014]	@ 0x3f6
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	f8c2 33f8 	str.w	r3, [r2, #1016]	@ 0x3f8
	pdev->low_power_auto_data.dss__required_spads = 0;
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	f8a3 23fc 	strh.w	r2, [r3, #1020]	@ 0x3fc


	if (pdev->low_power_auto_data.saved_vhv_init != 0)
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d3c4:	f893 33f4 	ldrb.w	r3, [r3, #1012]	@ 0x3f4
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d007      	beq.n	800d3dc <VL53LX_low_power_auto_data_stop_range+0x62>
		pdev->stat_nvm.vhv_config__init =
			pdev->low_power_auto_data.saved_vhv_init;
 800d3cc:	68bb      	ldr	r3, [r7, #8]
 800d3ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d3d2:	f893 23f4 	ldrb.w	r2, [r3, #1012]	@ 0x3f4
		pdev->stat_nvm.vhv_config__init =
 800d3d6:	68bb      	ldr	r3, [r7, #8]
 800d3d8:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3
	if (pdev->low_power_auto_data.saved_vhv_timeout != 0)
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d3e2:	f893 33f5 	ldrb.w	r3, [r3, #1013]	@ 0x3f5
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d007      	beq.n	800d3fa <VL53LX_low_power_auto_data_stop_range+0x80>
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			pdev->low_power_auto_data.saved_vhv_timeout;
 800d3ea:	68bb      	ldr	r3, [r7, #8]
 800d3ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d3f0:	f893 23f5 	ldrb.w	r2, [r3, #1013]	@ 0x3f5
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800d3f4:	68bb      	ldr	r3, [r7, #8]
 800d3f6:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0


	pdev->gen_cfg.phasecal_config__override = 0x00;
 800d3fa:	68bb      	ldr	r3, [r7, #8]
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	f883 2327 	strb.w	r2, [r3, #807]	@ 0x327

	LOG_FUNCTION_END(status);

	return status;
 800d402:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d406:	4618      	mov	r0, r3
 800d408:	3714      	adds	r7, #20
 800d40a:	46bd      	mov	sp, r7
 800d40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d410:	4770      	bx	lr

0800d412 <VL53LX_low_power_auto_setup_manual_calibration>:
	return status;
}

VL53LX_Error VL53LX_low_power_auto_setup_manual_calibration(
	VL53LX_DEV        Dev)
{
 800d412:	b480      	push	{r7}
 800d414:	b085      	sub	sp, #20
 800d416:	af00      	add	r7, sp, #0
 800d418:	6078      	str	r0, [r7, #4]



	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	3318      	adds	r3, #24
 800d41e:	60fb      	str	r3, [r7, #12]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800d420:	2300      	movs	r3, #0
 800d422:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");


	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	f893 22e3 	ldrb.w	r2, [r3, #739]	@ 0x2e3
	pdev->low_power_auto_data.saved_vhv_init =
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d430:	f883 23f4 	strb.w	r2, [r3, #1012]	@ 0x3f4
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	f893 22e0 	ldrb.w	r2, [r3, #736]	@ 0x2e0
	pdev->low_power_auto_data.saved_vhv_timeout =
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d440:	f883 23f5 	strb.w	r2, [r3, #1013]	@ 0x3f5


	pdev->stat_nvm.vhv_config__init &= 0x7F;
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	f893 32e3 	ldrb.w	r3, [r3, #739]	@ 0x2e3
 800d44a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d44e:	b2da      	uxtb	r2, r3
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 800d45c:	f003 0303 	and.w	r3, r3, #3
 800d460:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d468:	f893 33f0 	ldrb.w	r3, [r3, #1008]	@ 0x3f0
 800d46c:	009b      	lsls	r3, r3, #2
 800d46e:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800d470:	4413      	add	r3, r2
 800d472:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0

	pdev->gen_cfg.phasecal_config__override = 0x01;
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	2201      	movs	r2, #1
 800d47e:	f883 2327 	strb.w	r2, [r3, #807]	@ 0x327
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d488:	f893 235e 	ldrb.w	r2, [r3, #862]	@ 0x35e
	pdev->low_power_auto_data.first_run_phasecal_result =
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d492:	f883 23f6 	strb.w	r2, [r3, #1014]	@ 0x3f6
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d49c:	f893 23f6 	ldrb.w	r2, [r3, #1014]	@ 0x3f6
	pdev->gen_cfg.cal_config__vcsel_start =
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

	LOG_FUNCTION_END(status);

	return status;
 800d4a6:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	3714      	adds	r7, #20
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b4:	4770      	bx	lr

0800d4b6 <VL53LX_low_power_auto_update_DSS>:

VL53LX_Error VL53LX_low_power_auto_update_DSS(
	VL53LX_DEV        Dev)
{
 800d4b6:	b480      	push	{r7}
 800d4b8:	b087      	sub	sp, #28
 800d4ba:	af00      	add	r7, sp, #0
 800d4bc:	6078      	str	r0, [r7, #4]



	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	3318      	adds	r3, #24
 800d4c2:	60fb      	str	r3, [r7, #12]

	VL53LX_system_results_t *pS = &(pdev->sys_results);
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	f203 3366 	addw	r3, r3, #870	@ 0x366
 800d4ca:	60bb      	str	r3, [r7, #8]


	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	75fb      	strb	r3, [r7, #23]




	utemp32a =
		pS->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	8a1b      	ldrh	r3, [r3, #16]
 800d4d4:	461a      	mov	r2, r3
		 + pS->result__ambient_count_rate_mcps_sd0;
 800d4d6:	68bb      	ldr	r3, [r7, #8]
 800d4d8:	891b      	ldrh	r3, [r3, #8]
 800d4da:	4413      	add	r3, r2
	utemp32a =
 800d4dc:	613b      	str	r3, [r7, #16]


	if (utemp32a > 0xFFFF)
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4e4:	d302      	bcc.n	800d4ec <VL53LX_low_power_auto_update_DSS+0x36>
		utemp32a = 0xFFFF;
 800d4e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d4ea:	613b      	str	r3, [r7, #16]



	utemp32a = utemp32a << 16;
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	041b      	lsls	r3, r3, #16
 800d4f0:	613b      	str	r3, [r7, #16]


	if (pdev->sys_results.result__dss_actual_effective_spads_sd0 == 0)
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	f8b3 336a 	ldrh.w	r3, [r3, #874]	@ 0x36a
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d102      	bne.n	800d502 <VL53LX_low_power_auto_update_DSS+0x4c>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 800d4fc:	23f1      	movs	r3, #241	@ 0xf1
 800d4fe:	75fb      	strb	r3, [r7, #23]
 800d500:	e040      	b.n	800d584 <VL53LX_low_power_auto_update_DSS+0xce>
	else {

		utemp32a = utemp32a /
		pdev->sys_results.result__dss_actual_effective_spads_sd0;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	f8b3 336a 	ldrh.w	r3, [r3, #874]	@ 0x36a
 800d508:	461a      	mov	r2, r3
		utemp32a = utemp32a /
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d510:	613b      	str	r3, [r7, #16]

		pdev->low_power_auto_data.dss__total_rate_per_spad_mcps =
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d518:	461a      	mov	r2, r3
 800d51a:	693b      	ldr	r3, [r7, #16]
 800d51c:	f8c2 33f8 	str.w	r3, [r2, #1016]	@ 0x3f8
			utemp32a;


		utemp32a = pdev->stat_cfg.dss_config__target_total_rate_mcps <<
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	f8b3 32fe 	ldrh.w	r3, [r3, #766]	@ 0x2fe
 800d526:	041b      	lsls	r3, r3, #16
 800d528:	613b      	str	r3, [r7, #16]
			16;


		if (pdev->low_power_auto_data.dss__total_rate_per_spad_mcps
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d530:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	@ 0x3f8
 800d534:	2b00      	cmp	r3, #0
 800d536:	d102      	bne.n	800d53e <VL53LX_low_power_auto_update_DSS+0x88>
				== 0)
			status = VL53LX_ERROR_DIVISION_BY_ZERO;
 800d538:	23f1      	movs	r3, #241	@ 0xf1
 800d53a:	75fb      	strb	r3, [r7, #23]
 800d53c:	e022      	b.n	800d584 <VL53LX_low_power_auto_update_DSS+0xce>
		else {

			utemp32a = utemp32a /
			pdev->low_power_auto_data.dss__total_rate_per_spad_mcps;
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d544:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	@ 0x3f8
			utemp32a = utemp32a /
 800d548:	693a      	ldr	r2, [r7, #16]
 800d54a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d54e:	613b      	str	r3, [r7, #16]


			if (utemp32a > 0xFFFF)
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d556:	d302      	bcc.n	800d55e <VL53LX_low_power_auto_update_DSS+0xa8>
				utemp32a = 0xFFFF;
 800d558:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d55c:	613b      	str	r3, [r7, #16]


			pdev->low_power_auto_data.dss__required_spads =
				(uint16_t)utemp32a;
 800d55e:	693b      	ldr	r3, [r7, #16]
 800d560:	b29a      	uxth	r2, r3
			pdev->low_power_auto_data.dss__required_spads =
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d568:	f8a3 23fc 	strh.w	r2, [r3, #1020]	@ 0x3fc


			pdev->gen_cfg.dss_config__manual_effective_spads_select
			= pdev->low_power_auto_data.dss__required_spads;
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d572:	f8b3 23fc 	ldrh.w	r2, [r3, #1020]	@ 0x3fc
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	f8a3 232e 	strh.w	r2, [r3, #814]	@ 0x32e
			pdev->gen_cfg.dss_config__roi_mode_control =
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	2202      	movs	r2, #2
 800d580:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
			VL53LX_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;
		}

	}

	if (status == VL53LX_ERROR_DIVISION_BY_ZERO) {
 800d584:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d588:	f113 0f0f 	cmn.w	r3, #15
 800d58c:	d114      	bne.n	800d5b8 <VL53LX_low_power_auto_update_DSS+0x102>



		pdev->low_power_auto_data.dss__required_spads = 0x8000;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d594:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800d598:	f8a3 23fc 	strh.w	r2, [r3, #1020]	@ 0x3fc


		pdev->gen_cfg.dss_config__manual_effective_spads_select =
			pdev->low_power_auto_data.dss__required_spads;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d5a2:	f8b3 23fc 	ldrh.w	r2, [r3, #1020]	@ 0x3fc
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	f8a3 232e 	strh.w	r2, [r3, #814]	@ 0x32e
		pdev->gen_cfg.dss_config__roi_mode_control =
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	2202      	movs	r2, #2
 800d5b0:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
			VL53LX_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;


		status = VL53LX_ERROR_NONE;
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(status);

	return status;
 800d5b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	371c      	adds	r7, #28
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c6:	4770      	bx	lr

0800d5c8 <VL53LX_compute_histo_merge_nb>:



VL53LX_Error VL53LX_compute_histo_merge_nb(
	VL53LX_DEV        Dev,	uint8_t *histo_merge_nb)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	b087      	sub	sp, #28
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
 800d5d0:	6039      	str	r1, [r7, #0]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	3318      	adds	r3, #24
 800d5d6:	613b      	str	r3, [r7, #16]
	VL53LX_Error  status = VL53LX_ERROR_NONE;
 800d5d8:	2300      	movs	r3, #0
 800d5da:	73fb      	strb	r3, [r7, #15]
	uint8_t i, timing;
	uint8_t sum = 0;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	75bb      	strb	r3, [r7, #22]

	timing = (pdev->hist_data.bin_seq[0] == 7 ? 1 : 0);
 800d5e0:	693b      	ldr	r3, [r7, #16]
 800d5e2:	f893 33d0 	ldrb.w	r3, [r3, #976]	@ 0x3d0
 800d5e6:	2b07      	cmp	r3, #7
 800d5e8:	bf0c      	ite	eq
 800d5ea:	2301      	moveq	r3, #1
 800d5ec:	2300      	movne	r3, #0
 800d5ee:	b2db      	uxtb	r3, r3
 800d5f0:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < VL53LX_BIN_REC_SIZE; i++)
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	75fb      	strb	r3, [r7, #23]
 800d5f6:	e019      	b.n	800d62c <VL53LX_compute_histo_merge_nb+0x64>
		if (pdev->multi_bins_rec[i][timing][7] > 0)
 800d5f8:	7df9      	ldrb	r1, [r7, #23]
 800d5fa:	7bbb      	ldrb	r3, [r7, #14]
 800d5fc:	6938      	ldr	r0, [r7, #16]
 800d5fe:	461a      	mov	r2, r3
 800d600:	0052      	lsls	r2, r2, #1
 800d602:	441a      	add	r2, r3
 800d604:	0153      	lsls	r3, r2, #5
 800d606:	461a      	mov	r2, r3
 800d608:	460b      	mov	r3, r1
 800d60a:	005b      	lsls	r3, r3, #1
 800d60c:	440b      	add	r3, r1
 800d60e:	019b      	lsls	r3, r3, #6
 800d610:	4413      	add	r3, r2
 800d612:	4403      	add	r3, r0
 800d614:	f503 53e1 	add.w	r3, r3, #7200	@ 0x1c20
 800d618:	330c      	adds	r3, #12
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	dd02      	ble.n	800d626 <VL53LX_compute_histo_merge_nb+0x5e>
			sum++;
 800d620:	7dbb      	ldrb	r3, [r7, #22]
 800d622:	3301      	adds	r3, #1
 800d624:	75bb      	strb	r3, [r7, #22]
	for (i = 0; i < VL53LX_BIN_REC_SIZE; i++)
 800d626:	7dfb      	ldrb	r3, [r7, #23]
 800d628:	3301      	adds	r3, #1
 800d62a:	75fb      	strb	r3, [r7, #23]
 800d62c:	7dfb      	ldrb	r3, [r7, #23]
 800d62e:	2b05      	cmp	r3, #5
 800d630:	d9e2      	bls.n	800d5f8 <VL53LX_compute_histo_merge_nb+0x30>
	*histo_merge_nb = sum;
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	7dba      	ldrb	r2, [r7, #22]
 800d636:	701a      	strb	r2, [r3, #0]

	return status;
 800d638:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d63c:	4618      	mov	r0, r3
 800d63e:	371c      	adds	r7, #28
 800d640:	46bd      	mov	sp, r7
 800d642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d646:	4770      	bx	lr

0800d648 <VL53LX_calc_pll_period_us>:
	level, VL53LX_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53LX_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 800d648:	b480      	push	{r7}
 800d64a:	b085      	sub	sp, #20
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	4603      	mov	r3, r0
 800d650:	80fb      	strh	r3, [r7, #6]


	uint32_t  pll_period_us        = 0;
 800d652:	2300      	movs	r3, #0
 800d654:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency > 0)
 800d656:	88fb      	ldrh	r3, [r7, #6]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d005      	beq.n	800d668 <VL53LX_calc_pll_period_us+0x20>
		pll_period_us = (0x01 << 30) / fast_osc_frequency;
 800d65c:	88fb      	ldrh	r3, [r7, #6]
 800d65e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800d662:	fb92 f3f3 	sdiv	r3, r2, r3
 800d666:	60fb      	str	r3, [r7, #12]



	LOG_FUNCTION_END(0);

	return pll_period_us;
 800d668:	68fb      	ldr	r3, [r7, #12]
}
 800d66a:	4618      	mov	r0, r3
 800d66c:	3714      	adds	r7, #20
 800d66e:	46bd      	mov	sp, r7
 800d670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d674:	4770      	bx	lr

0800d676 <VL53LX_duration_maths>:
uint32_t  VL53LX_duration_maths(
	uint32_t  pll_period_us,
	uint32_t  vcsel_parm_pclks,
	uint32_t  window_vclks,
	uint32_t  elapsed_mclks)
{
 800d676:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800d67a:	b089      	sub	sp, #36	@ 0x24
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	60f8      	str	r0, [r7, #12]
 800d680:	60b9      	str	r1, [r7, #8]
 800d682:	607a      	str	r2, [r7, #4]
 800d684:	603b      	str	r3, [r7, #0]


	uint64_t  tmp_long_int = 0;
 800d686:	f04f 0200 	mov.w	r2, #0
 800d68a:	f04f 0300 	mov.w	r3, #0
 800d68e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint32_t  duration_us  = 0;
 800d692:	2300      	movs	r3, #0
 800d694:	617b      	str	r3, [r7, #20]


	duration_us = window_vclks * pll_period_us;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	68fa      	ldr	r2, [r7, #12]
 800d69a:	fb02 f303 	mul.w	r3, r2, r3
 800d69e:	617b      	str	r3, [r7, #20]


	duration_us = duration_us >> 12;
 800d6a0:	697b      	ldr	r3, [r7, #20]
 800d6a2:	0b1b      	lsrs	r3, r3, #12
 800d6a4:	617b      	str	r3, [r7, #20]


	tmp_long_int = (uint64_t)duration_us;
 800d6a6:	697b      	ldr	r3, [r7, #20]
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	469a      	mov	sl, r3
 800d6ac:	4693      	mov	fp, r2
 800d6ae:	e9c7 ab06 	strd	sl, fp, [r7, #24]


	duration_us = elapsed_mclks * vcsel_parm_pclks;
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	68ba      	ldr	r2, [r7, #8]
 800d6b6:	fb02 f303 	mul.w	r3, r2, r3
 800d6ba:	617b      	str	r3, [r7, #20]


	duration_us = duration_us >> 4;
 800d6bc:	697b      	ldr	r3, [r7, #20]
 800d6be:	091b      	lsrs	r3, r3, #4
 800d6c0:	617b      	str	r3, [r7, #20]


	tmp_long_int = tmp_long_int * (uint64_t)duration_us;
 800d6c2:	697b      	ldr	r3, [r7, #20]
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	4698      	mov	r8, r3
 800d6c8:	4691      	mov	r9, r2
 800d6ca:	69fb      	ldr	r3, [r7, #28]
 800d6cc:	fb08 f203 	mul.w	r2, r8, r3
 800d6d0:	69bb      	ldr	r3, [r7, #24]
 800d6d2:	fb09 f303 	mul.w	r3, r9, r3
 800d6d6:	4413      	add	r3, r2
 800d6d8:	69ba      	ldr	r2, [r7, #24]
 800d6da:	fba2 4508 	umull	r4, r5, r2, r8
 800d6de:	442b      	add	r3, r5
 800d6e0:	461d      	mov	r5, r3
 800d6e2:	e9c7 4506 	strd	r4, r5, [r7, #24]
 800d6e6:	e9c7 4506 	strd	r4, r5, [r7, #24]


	tmp_long_int = tmp_long_int >> 12;
 800d6ea:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800d6ee:	f04f 0200 	mov.w	r2, #0
 800d6f2:	f04f 0300 	mov.w	r3, #0
 800d6f6:	0b02      	lsrs	r2, r0, #12
 800d6f8:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800d6fc:	0b0b      	lsrs	r3, r1, #12
 800d6fe:	e9c7 2306 	strd	r2, r3, [r7, #24]


	if (tmp_long_int > 0xFFFFFFFF)
 800d702:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d706:	2b01      	cmp	r3, #1
 800d708:	d305      	bcc.n	800d716 <VL53LX_duration_maths+0xa0>
		tmp_long_int = 0xFFFFFFFF;
 800d70a:	f04f 32ff 	mov.w	r2, #4294967295
 800d70e:	f04f 0300 	mov.w	r3, #0
 800d712:	e9c7 2306 	strd	r2, r3, [r7, #24]

	duration_us  = (uint32_t)tmp_long_int;
 800d716:	69bb      	ldr	r3, [r7, #24]
 800d718:	617b      	str	r3, [r7, #20]

	return duration_us;
 800d71a:	697b      	ldr	r3, [r7, #20]
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3724      	adds	r7, #36	@ 0x24
 800d720:	46bd      	mov	sp, r7
 800d722:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800d726:	4770      	bx	lr

0800d728 <VL53LX_events_per_spad_maths>:

uint32_t VL53LX_events_per_spad_maths(
	int32_t   VL53LX_p_010,
	uint16_t  num_spads,
	uint32_t  duration)
{
 800d728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d72c:	b096      	sub	sp, #88	@ 0x58
 800d72e:	af00      	add	r7, sp, #0
 800d730:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800d732:	460b      	mov	r3, r1
 800d734:	627a      	str	r2, [r7, #36]	@ 0x24
 800d736:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint64_t total_hist_counts  = 0;
 800d738:	f04f 0200 	mov.w	r2, #0
 800d73c:	f04f 0300 	mov.w	r3, #0
 800d740:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	uint64_t xtalk_per_spad     = 0;
 800d744:	f04f 0200 	mov.w	r2, #0
 800d748:	f04f 0300 	mov.w	r3, #0
 800d74c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	uint32_t rate_per_spad_kcps = 0;
 800d750:	2300      	movs	r3, #0
 800d752:	647b      	str	r3, [r7, #68]	@ 0x44





	uint64_t dividend = ((uint64_t)VL53LX_p_010
 800d754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d756:	17da      	asrs	r2, r3, #31
 800d758:	469a      	mov	sl, r3
 800d75a:	4693      	mov	fp, r2
 800d75c:	4652      	mov	r2, sl
 800d75e:	465b      	mov	r3, fp
 800d760:	f04f 0000 	mov.w	r0, #0
 800d764:	f04f 0100 	mov.w	r1, #0
 800d768:	0159      	lsls	r1, r3, #5
 800d76a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800d76e:	0150      	lsls	r0, r2, #5
 800d770:	4602      	mov	r2, r0
 800d772:	460b      	mov	r3, r1
 800d774:	ebb2 040a 	subs.w	r4, r2, sl
 800d778:	eb63 050b 	sbc.w	r5, r3, fp
 800d77c:	f04f 0200 	mov.w	r2, #0
 800d780:	f04f 0300 	mov.w	r3, #0
 800d784:	00ab      	lsls	r3, r5, #2
 800d786:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800d78a:	00a2      	lsls	r2, r4, #2
 800d78c:	4614      	mov	r4, r2
 800d78e:	461d      	mov	r5, r3
 800d790:	eb14 080a 	adds.w	r8, r4, sl
 800d794:	eb45 090b 	adc.w	r9, r5, fp
 800d798:	f04f 0200 	mov.w	r2, #0
 800d79c:	f04f 0300 	mov.w	r3, #0
 800d7a0:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 800d7a4:	ea43 5358 	orr.w	r3, r3, r8, lsr #21
 800d7a8:	ea4f 22c8 	mov.w	r2, r8, lsl #11
 800d7ac:	4690      	mov	r8, r2
 800d7ae:	4699      	mov	r9, r3
 800d7b0:	e9c7 890e 	strd	r8, r9, [r7, #56]	@ 0x38
			* 1000 * 256);

	if (num_spads != 0)
 800d7b4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d00d      	beq.n	800d7d6 <VL53LX_events_per_spad_maths+0xae>
		total_hist_counts = do_division_u(
 800d7ba:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d7bc:	2200      	movs	r2, #0
 800d7be:	61bb      	str	r3, [r7, #24]
 800d7c0:	61fa      	str	r2, [r7, #28]
 800d7c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d7c6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800d7ca:	f7f3 faa1 	bl	8000d10 <__aeabi_uldivmod>
 800d7ce:	4602      	mov	r2, r0
 800d7d0:	460b      	mov	r3, r1
 800d7d2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
				dividend, (uint64_t)num_spads);



	if (duration > 0) {
 800d7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d02a      	beq.n	800d832 <VL53LX_events_per_spad_maths+0x10a>


		uint64_t dividend = (((uint64_t)(total_hist_counts << 11))
 800d7dc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800d7e0:	f04f 0200 	mov.w	r2, #0
 800d7e4:	f04f 0300 	mov.w	r3, #0
 800d7e8:	02cb      	lsls	r3, r1, #11
 800d7ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800d7ee:	02c2      	lsls	r2, r0, #11
			+ ((uint64_t)duration / 2));
 800d7f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d7f2:	0849      	lsrs	r1, r1, #1
 800d7f4:	2000      	movs	r0, #0
 800d7f6:	6139      	str	r1, [r7, #16]
 800d7f8:	6178      	str	r0, [r7, #20]
		uint64_t dividend = (((uint64_t)(total_hist_counts << 11))
 800d7fa:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800d7fe:	4621      	mov	r1, r4
 800d800:	1851      	adds	r1, r2, r1
 800d802:	6039      	str	r1, [r7, #0]
 800d804:	4629      	mov	r1, r5
 800d806:	eb43 0101 	adc.w	r1, r3, r1
 800d80a:	6079      	str	r1, [r7, #4]
 800d80c:	e9d7 3400 	ldrd	r3, r4, [r7]
 800d810:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

		xtalk_per_spad = do_division_u(dividend, (uint64_t)duration);
 800d814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d816:	2200      	movs	r2, #0
 800d818:	60bb      	str	r3, [r7, #8]
 800d81a:	60fa      	str	r2, [r7, #12]
 800d81c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d820:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800d824:	f7f3 fa74 	bl	8000d10 <__aeabi_uldivmod>
 800d828:	4602      	mov	r2, r0
 800d82a:	460b      	mov	r3, r1
 800d82c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 800d830:	e00b      	b.n	800d84a <VL53LX_events_per_spad_maths+0x122>
	} else {
		xtalk_per_spad =   (uint64_t)(total_hist_counts << 11);
 800d832:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800d836:	f04f 0200 	mov.w	r2, #0
 800d83a:	f04f 0300 	mov.w	r3, #0
 800d83e:	02cb      	lsls	r3, r1, #11
 800d840:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800d844:	02c2      	lsls	r2, r0, #11
 800d846:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	}

	rate_per_spad_kcps = (uint32_t)xtalk_per_spad;
 800d84a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d84c:	647b      	str	r3, [r7, #68]	@ 0x44

	return rate_per_spad_kcps;
 800d84e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800d850:	4618      	mov	r0, r3
 800d852:	3758      	adds	r7, #88	@ 0x58
 800d854:	46bd      	mov	sp, r7
 800d856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800d85a <VL53LX_isqrt>:


uint32_t VL53LX_isqrt(uint32_t num)
{
 800d85a:	b480      	push	{r7}
 800d85c:	b085      	sub	sp, #20
 800d85e:	af00      	add	r7, sp, #0
 800d860:	6078      	str	r0, [r7, #4]



	uint32_t  res = 0;
 800d862:	2300      	movs	r3, #0
 800d864:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800d866:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d86a:	60bb      	str	r3, [r7, #8]


	while (bit > num)
 800d86c:	e002      	b.n	800d874 <VL53LX_isqrt+0x1a>
		bit >>= 2;
 800d86e:	68bb      	ldr	r3, [r7, #8]
 800d870:	089b      	lsrs	r3, r3, #2
 800d872:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800d874:	68ba      	ldr	r2, [r7, #8]
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	429a      	cmp	r2, r3
 800d87a:	d8f8      	bhi.n	800d86e <VL53LX_isqrt+0x14>

	while (bit != 0) {
 800d87c:	e017      	b.n	800d8ae <VL53LX_isqrt+0x54>
		if (num >= res + bit)  {
 800d87e:	68fa      	ldr	r2, [r7, #12]
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	4413      	add	r3, r2
 800d884:	687a      	ldr	r2, [r7, #4]
 800d886:	429a      	cmp	r2, r3
 800d888:	d30b      	bcc.n	800d8a2 <VL53LX_isqrt+0x48>
			num -= res + bit;
 800d88a:	68fa      	ldr	r2, [r7, #12]
 800d88c:	68bb      	ldr	r3, [r7, #8]
 800d88e:	4413      	add	r3, r2
 800d890:	687a      	ldr	r2, [r7, #4]
 800d892:	1ad3      	subs	r3, r2, r3
 800d894:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	085b      	lsrs	r3, r3, #1
 800d89a:	68ba      	ldr	r2, [r7, #8]
 800d89c:	4413      	add	r3, r2
 800d89e:	60fb      	str	r3, [r7, #12]
 800d8a0:	e002      	b.n	800d8a8 <VL53LX_isqrt+0x4e>
		} else {
			res >>= 1;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	085b      	lsrs	r3, r3, #1
 800d8a6:	60fb      	str	r3, [r7, #12]
		}
		bit >>= 2;
 800d8a8:	68bb      	ldr	r3, [r7, #8]
 800d8aa:	089b      	lsrs	r3, r3, #2
 800d8ac:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800d8ae:	68bb      	ldr	r3, [r7, #8]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d1e4      	bne.n	800d87e <VL53LX_isqrt+0x24>
	}

	return res;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
}
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	3714      	adds	r7, #20
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c0:	4770      	bx	lr

0800d8c2 <VL53LX_hist_calc_zero_distance_phase>:


void  VL53LX_hist_calc_zero_distance_phase(
	VL53LX_histogram_bin_data_t   *pdata)
{
 800d8c2:	b580      	push	{r7, lr}
 800d8c4:	b084      	sub	sp, #16
 800d8c6:	af00      	add	r7, sp, #0
 800d8c8:	6078      	str	r0, [r7, #4]


	uint32_t  period        = 0;
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	60bb      	str	r3, [r7, #8]
	uint32_t  VL53LX_p_014         = 0;
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	period = 2048 *
		(uint32_t)VL53LX_decode_vcsel_period(pdata->VL53LX_p_005);
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d8d8:	4618      	mov	r0, r3
 800d8da:	f000 faa5 	bl	800de28 <VL53LX_decode_vcsel_period>
 800d8de:	4603      	mov	r3, r0
	period = 2048 *
 800d8e0:	02db      	lsls	r3, r3, #11
 800d8e2:	60bb      	str	r3, [r7, #8]

	VL53LX_p_014  = period;
 800d8e4:	68bb      	ldr	r3, [r7, #8]
 800d8e6:	60fb      	str	r3, [r7, #12]
	VL53LX_p_014 += (uint32_t)pdata->phasecal_result__reference_phase;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f8b3 307e 	ldrh.w	r3, [r3, #126]	@ 0x7e
 800d8ee:	461a      	mov	r2, r3
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	4413      	add	r3, r2
 800d8f4:	60fb      	str	r3, [r7, #12]
	VL53LX_p_014 += (2048 * (uint32_t)pdata->phasecal_result__vcsel_start);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d8fc:	02db      	lsls	r3, r3, #11
 800d8fe:	68fa      	ldr	r2, [r7, #12]
 800d900:	4413      	add	r3, r2
 800d902:	60fb      	str	r3, [r7, #12]
	VL53LX_p_014 -= (2048 * (uint32_t)pdata->cal_config__vcsel_start);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d90a:	02db      	lsls	r3, r3, #11
 800d90c:	68fa      	ldr	r2, [r7, #12]
 800d90e:	1ad3      	subs	r3, r2, r3
 800d910:	60fb      	str	r3, [r7, #12]

	if (period != 0)
 800d912:	68bb      	ldr	r3, [r7, #8]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d009      	beq.n	800d92c <VL53LX_hist_calc_zero_distance_phase+0x6a>
		VL53LX_p_014  = VL53LX_p_014 % period;
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	68ba      	ldr	r2, [r7, #8]
 800d91c:	fbb3 f2f2 	udiv	r2, r3, r2
 800d920:	68b9      	ldr	r1, [r7, #8]
 800d922:	fb01 f202 	mul.w	r2, r1, r2
 800d926:	1a9b      	subs	r3, r3, r2
 800d928:	60fb      	str	r3, [r7, #12]
 800d92a:	e001      	b.n	800d930 <VL53LX_hist_calc_zero_distance_phase+0x6e>
	else
		VL53LX_p_014 = 0;
 800d92c:	2300      	movs	r3, #0
 800d92e:	60fb      	str	r3, [r7, #12]

	pdata->zero_distance_phase = (uint16_t)VL53LX_p_014;
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	b29a      	uxth	r2, r3
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

	LOG_FUNCTION_END(0);
}
 800d93a:	bf00      	nop
 800d93c:	3710      	adds	r7, #16
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}

0800d942 <VL53LX_hist_estimate_ambient_from_thresholded_bins>:


void  VL53LX_hist_estimate_ambient_from_thresholded_bins(
	int32_t                        ambient_threshold_sigma,
	VL53LX_histogram_bin_data_t   *pdata)
{
 800d942:	b580      	push	{r7, lr}
 800d944:	b084      	sub	sp, #16
 800d946:	af00      	add	r7, sp, #0
 800d948:	6078      	str	r0, [r7, #4]
 800d94a:	6039      	str	r1, [r7, #0]


	uint8_t  bin                      = 0;
 800d94c:	2300      	movs	r3, #0
 800d94e:	73fb      	strb	r3, [r7, #15]
	int32_t  VL53LX_p_031 = 0;
 800d950:	2300      	movs	r3, #0
 800d952:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");



	VL53LX_hist_find_min_max_bin_values(pdata);
 800d954:	6838      	ldr	r0, [r7, #0]
 800d956:	f000 fb90 	bl	800e07a <VL53LX_hist_find_min_max_bin_values>



	VL53LX_p_031  =
		(int32_t)VL53LX_isqrt((uint32_t)pdata->min_bin_value);
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d960:	4618      	mov	r0, r3
 800d962:	f7ff ff7a 	bl	800d85a <VL53LX_isqrt>
 800d966:	4603      	mov	r3, r0
	VL53LX_p_031  =
 800d968:	60bb      	str	r3, [r7, #8]
	VL53LX_p_031 *= ambient_threshold_sigma;
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	687a      	ldr	r2, [r7, #4]
 800d96e:	fb02 f303 	mul.w	r3, r2, r3
 800d972:	60bb      	str	r3, [r7, #8]
	VL53LX_p_031 += 0x07;
 800d974:	68bb      	ldr	r3, [r7, #8]
 800d976:	3307      	adds	r3, #7
 800d978:	60bb      	str	r3, [r7, #8]
	VL53LX_p_031  = VL53LX_p_031 >> 4;
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	111b      	asrs	r3, r3, #4
 800d97e:	60bb      	str	r3, [r7, #8]
	VL53LX_p_031 += pdata->min_bin_value;
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d986:	68ba      	ldr	r2, [r7, #8]
 800d988:	4413      	add	r3, r2
 800d98a:	60bb      	str	r3, [r7, #8]



	pdata->number_of_ambient_samples = 0;
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	2200      	movs	r2, #0
 800d990:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
	pdata->ambient_events_sum        = 0;
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	2200      	movs	r2, #0
 800d998:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

	for (bin = 0; bin < pdata->VL53LX_p_021; bin++)
 800d99c:	2300      	movs	r3, #0
 800d99e:	73fb      	strb	r3, [r7, #15]
 800d9a0:	e01e      	b.n	800d9e0 <VL53LX_hist_estimate_ambient_from_thresholded_bins+0x9e>
		if (pdata->bin_data[bin] < VL53LX_p_031) {
 800d9a2:	7bfa      	ldrb	r2, [r7, #15]
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	3206      	adds	r2, #6
 800d9a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9ac:	68ba      	ldr	r2, [r7, #8]
 800d9ae:	429a      	cmp	r2, r3
 800d9b0:	dd13      	ble.n	800d9da <VL53LX_hist_estimate_ambient_from_thresholded_bins+0x98>
			pdata->ambient_events_sum += pdata->bin_data[bin];
 800d9b2:	683b      	ldr	r3, [r7, #0]
 800d9b4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800d9b8:	7bf9      	ldrb	r1, [r7, #15]
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	3106      	adds	r1, #6
 800d9be:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d9c2:	441a      	add	r2, r3
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			pdata->number_of_ambient_samples++;
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	f893 309e 	ldrb.w	r3, [r3, #158]	@ 0x9e
 800d9d0:	3301      	adds	r3, #1
 800d9d2:	b2da      	uxtb	r2, r3
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
	for (bin = 0; bin < pdata->VL53LX_p_021; bin++)
 800d9da:	7bfb      	ldrb	r3, [r7, #15]
 800d9dc:	3301      	adds	r3, #1
 800d9de:	73fb      	strb	r3, [r7, #15]
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	7a9b      	ldrb	r3, [r3, #10]
 800d9e4:	7bfa      	ldrb	r2, [r7, #15]
 800d9e6:	429a      	cmp	r2, r3
 800d9e8:	d3db      	bcc.n	800d9a2 <VL53LX_hist_estimate_ambient_from_thresholded_bins+0x60>
		}



	if (pdata->number_of_ambient_samples > 0) {
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	f893 309e 	ldrb.w	r3, [r3, #158]	@ 0x9e
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d01c      	beq.n	800da2e <VL53LX_hist_estimate_ambient_from_thresholded_bins+0xec>
		pdata->VL53LX_p_028 =
			pdata->ambient_events_sum;
 800d9f4:	683b      	ldr	r3, [r7, #0]
 800d9f6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
		pdata->VL53LX_p_028 =
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pdata->VL53LX_p_028 +=
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
			((int32_t)pdata->number_of_ambient_samples/2);
 800da06:	683a      	ldr	r2, [r7, #0]
 800da08:	f892 209e 	ldrb.w	r2, [r2, #158]	@ 0x9e
 800da0c:	0852      	lsrs	r2, r2, #1
 800da0e:	b2d2      	uxtb	r2, r2
		pdata->VL53LX_p_028 +=
 800da10:	441a      	add	r2, r3
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pdata->VL53LX_p_028 /=
 800da18:	683b      	ldr	r3, [r7, #0]
 800da1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
			(int32_t)pdata->number_of_ambient_samples;
 800da1e:	683a      	ldr	r2, [r7, #0]
 800da20:	f892 209e 	ldrb.w	r2, [r2, #158]	@ 0x9e
		pdata->VL53LX_p_028 /=
 800da24:	fb93 f2f2 	sdiv	r2, r3, r2
 800da28:	683b      	ldr	r3, [r7, #0]
 800da2a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	}

	LOG_FUNCTION_END(0);
}
 800da2e:	bf00      	nop
 800da30:	3710      	adds	r7, #16
 800da32:	46bd      	mov	sp, r7
 800da34:	bd80      	pop	{r7, pc}

0800da36 <VL53LX_hist_remove_ambient_bins>:


void  VL53LX_hist_remove_ambient_bins(
	VL53LX_histogram_bin_data_t   *pdata)
{
 800da36:	b480      	push	{r7}
 800da38:	b085      	sub	sp, #20
 800da3a:	af00      	add	r7, sp, #0
 800da3c:	6078      	str	r0, [r7, #4]



	uint8_t bin = 0;
 800da3e:	2300      	movs	r3, #0
 800da40:	73fb      	strb	r3, [r7, #15]
	uint8_t lc = 0;
 800da42:	2300      	movs	r3, #0
 800da44:	73bb      	strb	r3, [r7, #14]
	uint8_t i = 0;
 800da46:	2300      	movs	r3, #0
 800da48:	737b      	strb	r3, [r7, #13]



	if ((pdata->bin_seq[0] & 0x07) == 0x07) {
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	7b1b      	ldrb	r3, [r3, #12]
 800da4e:	f003 0307 	and.w	r3, r3, #7
 800da52:	2b07      	cmp	r3, #7
 800da54:	d13a      	bne.n	800dacc <VL53LX_hist_remove_ambient_bins+0x96>

		i = 0;
 800da56:	2300      	movs	r3, #0
 800da58:	737b      	strb	r3, [r7, #13]
		for (lc = 0; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH; lc++) {
 800da5a:	2300      	movs	r3, #0
 800da5c:	73bb      	strb	r3, [r7, #14]
 800da5e:	e01f      	b.n	800daa0 <VL53LX_hist_remove_ambient_bins+0x6a>
			if ((pdata->bin_seq[lc] & 0x07) != 0x07) {
 800da60:	7bbb      	ldrb	r3, [r7, #14]
 800da62:	687a      	ldr	r2, [r7, #4]
 800da64:	4413      	add	r3, r2
 800da66:	7b1b      	ldrb	r3, [r3, #12]
 800da68:	f003 0307 	and.w	r3, r3, #7
 800da6c:	2b07      	cmp	r3, #7
 800da6e:	d014      	beq.n	800da9a <VL53LX_hist_remove_ambient_bins+0x64>
				pdata->bin_seq[i] = pdata->bin_seq[lc];
 800da70:	7bba      	ldrb	r2, [r7, #14]
 800da72:	7b7b      	ldrb	r3, [r7, #13]
 800da74:	6879      	ldr	r1, [r7, #4]
 800da76:	440a      	add	r2, r1
 800da78:	7b11      	ldrb	r1, [r2, #12]
 800da7a:	687a      	ldr	r2, [r7, #4]
 800da7c:	4413      	add	r3, r2
 800da7e:	460a      	mov	r2, r1
 800da80:	731a      	strb	r2, [r3, #12]
				pdata->bin_rep[i] = pdata->bin_rep[lc];
 800da82:	7bba      	ldrb	r2, [r7, #14]
 800da84:	7b7b      	ldrb	r3, [r7, #13]
 800da86:	6879      	ldr	r1, [r7, #4]
 800da88:	440a      	add	r2, r1
 800da8a:	7c91      	ldrb	r1, [r2, #18]
 800da8c:	687a      	ldr	r2, [r7, #4]
 800da8e:	4413      	add	r3, r2
 800da90:	460a      	mov	r2, r1
 800da92:	749a      	strb	r2, [r3, #18]
				i++;
 800da94:	7b7b      	ldrb	r3, [r7, #13]
 800da96:	3301      	adds	r3, #1
 800da98:	737b      	strb	r3, [r7, #13]
		for (lc = 0; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH; lc++) {
 800da9a:	7bbb      	ldrb	r3, [r7, #14]
 800da9c:	3301      	adds	r3, #1
 800da9e:	73bb      	strb	r3, [r7, #14]
 800daa0:	7bbb      	ldrb	r3, [r7, #14]
 800daa2:	2b05      	cmp	r3, #5
 800daa4:	d9dc      	bls.n	800da60 <VL53LX_hist_remove_ambient_bins+0x2a>
			}
		}



		for (lc = i; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH; lc++) {
 800daa6:	7b7b      	ldrb	r3, [r7, #13]
 800daa8:	73bb      	strb	r3, [r7, #14]
 800daaa:	e00c      	b.n	800dac6 <VL53LX_hist_remove_ambient_bins+0x90>
			pdata->bin_seq[lc] = VL53LX_MAX_BIN_SEQUENCE_CODE + 1;
 800daac:	7bbb      	ldrb	r3, [r7, #14]
 800daae:	687a      	ldr	r2, [r7, #4]
 800dab0:	4413      	add	r3, r2
 800dab2:	2210      	movs	r2, #16
 800dab4:	731a      	strb	r2, [r3, #12]
			pdata->bin_rep[lc] = 0;
 800dab6:	7bbb      	ldrb	r3, [r7, #14]
 800dab8:	687a      	ldr	r2, [r7, #4]
 800daba:	4413      	add	r3, r2
 800dabc:	2200      	movs	r2, #0
 800dabe:	749a      	strb	r2, [r3, #18]
		for (lc = i; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH; lc++) {
 800dac0:	7bbb      	ldrb	r3, [r7, #14]
 800dac2:	3301      	adds	r3, #1
 800dac4:	73bb      	strb	r3, [r7, #14]
 800dac6:	7bbb      	ldrb	r3, [r7, #14]
 800dac8:	2b05      	cmp	r3, #5
 800daca:	d9ef      	bls.n	800daac <VL53LX_hist_remove_ambient_bins+0x76>
		}
	}

	if (pdata->number_of_ambient_bins > 0) {
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	7adb      	ldrb	r3, [r3, #11]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d023      	beq.n	800db1c <VL53LX_hist_remove_ambient_bins+0xe6>


		for (bin = pdata->number_of_ambient_bins;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	7adb      	ldrb	r3, [r3, #11]
 800dad8:	73fb      	strb	r3, [r7, #15]
 800dada:	e00f      	b.n	800dafc <VL53LX_hist_remove_ambient_bins+0xc6>
				bin < pdata->VL53LX_p_020; bin++) {
			pdata->bin_data[bin-pdata->number_of_ambient_bins] =
				pdata->bin_data[bin];
 800dadc:	7bf9      	ldrb	r1, [r7, #15]
			pdata->bin_data[bin-pdata->number_of_ambient_bins] =
 800dade:	7bfb      	ldrb	r3, [r7, #15]
 800dae0:	687a      	ldr	r2, [r7, #4]
 800dae2:	7ad2      	ldrb	r2, [r2, #11]
 800dae4:	1a9a      	subs	r2, r3, r2
				pdata->bin_data[bin];
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	3106      	adds	r1, #6
 800daea:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
			pdata->bin_data[bin-pdata->number_of_ambient_bins] =
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	3206      	adds	r2, #6
 800daf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				bin < pdata->VL53LX_p_020; bin++) {
 800daf6:	7bfb      	ldrb	r3, [r7, #15]
 800daf8:	3301      	adds	r3, #1
 800dafa:	73fb      	strb	r3, [r7, #15]
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	7a5b      	ldrb	r3, [r3, #9]
 800db00:	7bfa      	ldrb	r2, [r7, #15]
 800db02:	429a      	cmp	r2, r3
 800db04:	d3ea      	bcc.n	800dadc <VL53LX_hist_remove_ambient_bins+0xa6>
		}


		pdata->VL53LX_p_021 =
				pdata->VL53LX_p_021 -
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	7a9a      	ldrb	r2, [r3, #10]
				pdata->number_of_ambient_bins;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	7adb      	ldrb	r3, [r3, #11]
				pdata->VL53LX_p_021 -
 800db0e:	1ad3      	subs	r3, r2, r3
 800db10:	b2da      	uxtb	r2, r3
		pdata->VL53LX_p_021 =
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	729a      	strb	r2, [r3, #10]
		pdata->number_of_ambient_bins = 0;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2200      	movs	r2, #0
 800db1a:	72da      	strb	r2, [r3, #11]
	}
}
 800db1c:	bf00      	nop
 800db1e:	3714      	adds	r7, #20
 800db20:	46bd      	mov	sp, r7
 800db22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db26:	4770      	bx	lr

0800db28 <VL53LX_calc_pll_period_mm>:


uint32_t VL53LX_calc_pll_period_mm(
	uint16_t fast_osc_frequency)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b084      	sub	sp, #16
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	4603      	mov	r3, r0
 800db30:	80fb      	strh	r3, [r7, #6]


	uint32_t pll_period_us = 0;
 800db32:	2300      	movs	r3, #0
 800db34:	60fb      	str	r3, [r7, #12]
	uint32_t pll_period_mm = 0;
 800db36:	2300      	movs	r3, #0
 800db38:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");



	pll_period_us  = VL53LX_calc_pll_period_us(fast_osc_frequency);
 800db3a:	88fb      	ldrh	r3, [r7, #6]
 800db3c:	4618      	mov	r0, r3
 800db3e:	f7ff fd83 	bl	800d648 <VL53LX_calc_pll_period_us>
 800db42:	60f8      	str	r0, [r7, #12]



	pll_period_mm =
			VL53LX_SPEED_OF_LIGHT_IN_AIR_DIV_8 *
			(pll_period_us >> 2);
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	089b      	lsrs	r3, r3, #2
	pll_period_mm =
 800db48:	f249 2257 	movw	r2, #37463	@ 0x9257
 800db4c:	fb02 f303 	mul.w	r3, r2, r3
 800db50:	60bb      	str	r3, [r7, #8]


	pll_period_mm = (pll_period_mm + (0x01<<15)) >> 16;
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800db58:	0c1b      	lsrs	r3, r3, #16
 800db5a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END(0);

	return pll_period_mm;
 800db5c:	68bb      	ldr	r3, [r7, #8]
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3710      	adds	r7, #16
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}

0800db66 <VL53LX_rate_maths>:


uint16_t VL53LX_rate_maths(
	int32_t   VL53LX_p_018,
	uint32_t  time_us)
{
 800db66:	b480      	push	{r7}
 800db68:	b087      	sub	sp, #28
 800db6a:	af00      	add	r7, sp, #0
 800db6c:	6078      	str	r0, [r7, #4]
 800db6e:	6039      	str	r1, [r7, #0]


	uint32_t  tmp_int   = 0;
 800db70:	2300      	movs	r3, #0
 800db72:	617b      	str	r3, [r7, #20]
	uint32_t  frac_bits = 7;
 800db74:	2307      	movs	r3, #7
 800db76:	613b      	str	r3, [r7, #16]
	uint16_t  rate_mcps = 0;
 800db78:	2300      	movs	r3, #0
 800db7a:	81fb      	strh	r3, [r7, #14]



	if (VL53LX_p_018 > VL53LX_SPAD_TOTAL_COUNT_MAX)
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db82:	db03      	blt.n	800db8c <VL53LX_rate_maths+0x26>
		tmp_int = VL53LX_SPAD_TOTAL_COUNT_MAX;
 800db84:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 800db88:	617b      	str	r3, [r7, #20]
 800db8a:	e004      	b.n	800db96 <VL53LX_rate_maths+0x30>
	else if (VL53LX_p_018 > 0)
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	dd01      	ble.n	800db96 <VL53LX_rate_maths+0x30>
		tmp_int = (uint32_t)VL53LX_p_018;
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	617b      	str	r3, [r7, #20]




	if (VL53LX_p_018 > VL53LX_SPAD_TOTAL_COUNT_RES_THRES)
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800db9c:	dd02      	ble.n	800dba4 <VL53LX_rate_maths+0x3e>
		frac_bits = 3;
 800db9e:	2303      	movs	r3, #3
 800dba0:	613b      	str	r3, [r7, #16]
 800dba2:	e001      	b.n	800dba8 <VL53LX_rate_maths+0x42>
	else
		frac_bits = 7;
 800dba4:	2307      	movs	r3, #7
 800dba6:	613b      	str	r3, [r7, #16]


	if (time_us > 0)
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d009      	beq.n	800dbc2 <VL53LX_rate_maths+0x5c>
		tmp_int = ((tmp_int << frac_bits) + (time_us / 2)) / time_us;
 800dbae:	697a      	ldr	r2, [r7, #20]
 800dbb0:	693b      	ldr	r3, [r7, #16]
 800dbb2:	409a      	lsls	r2, r3
 800dbb4:	683b      	ldr	r3, [r7, #0]
 800dbb6:	085b      	lsrs	r3, r3, #1
 800dbb8:	441a      	add	r2, r3
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbc0:	617b      	str	r3, [r7, #20]


	if (VL53LX_p_018 > VL53LX_SPAD_TOTAL_COUNT_RES_THRES)
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dbc8:	dd02      	ble.n	800dbd0 <VL53LX_rate_maths+0x6a>
		tmp_int = tmp_int << 4;
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	011b      	lsls	r3, r3, #4
 800dbce:	617b      	str	r3, [r7, #20]



	if (tmp_int > 0xFFFF)
 800dbd0:	697b      	ldr	r3, [r7, #20]
 800dbd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dbd6:	d302      	bcc.n	800dbde <VL53LX_rate_maths+0x78>
		tmp_int = 0xFFFF;
 800dbd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dbdc:	617b      	str	r3, [r7, #20]

	rate_mcps =  (uint16_t)tmp_int;
 800dbde:	697b      	ldr	r3, [r7, #20]
 800dbe0:	81fb      	strh	r3, [r7, #14]

	return rate_mcps;
 800dbe2:	89fb      	ldrh	r3, [r7, #14]
}
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	371c      	adds	r7, #28
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	4770      	bx	lr

0800dbf0 <VL53LX_rate_per_spad_maths>:
uint16_t VL53LX_rate_per_spad_maths(
	uint32_t  frac_bits,
	uint32_t  peak_count_rate,
	uint16_t  num_spads,
	uint32_t  max_output_value)
{
 800dbf0:	b480      	push	{r7}
 800dbf2:	b087      	sub	sp, #28
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	60f8      	str	r0, [r7, #12]
 800dbf8:	60b9      	str	r1, [r7, #8]
 800dbfa:	603b      	str	r3, [r7, #0]
 800dbfc:	4613      	mov	r3, r2
 800dbfe:	80fb      	strh	r3, [r7, #6]

	uint32_t  tmp_int   = 0;
 800dc00:	2300      	movs	r3, #0
 800dc02:	617b      	str	r3, [r7, #20]


	uint16_t  rate_per_spad = 0;
 800dc04:	2300      	movs	r3, #0
 800dc06:	827b      	strh	r3, [r7, #18]





	if (num_spads > 0) {
 800dc08:	88fb      	ldrh	r3, [r7, #6]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d010      	beq.n	800dc30 <VL53LX_rate_per_spad_maths+0x40>
		tmp_int = (peak_count_rate << 8) << frac_bits;
 800dc0e:	68bb      	ldr	r3, [r7, #8]
 800dc10:	021a      	lsls	r2, r3, #8
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	fa02 f303 	lsl.w	r3, r2, r3
 800dc18:	617b      	str	r3, [r7, #20]
		tmp_int = (tmp_int +
			((uint32_t)num_spads / 2)) /
 800dc1a:	88fb      	ldrh	r3, [r7, #6]
 800dc1c:	085b      	lsrs	r3, r3, #1
 800dc1e:	b29b      	uxth	r3, r3
 800dc20:	461a      	mov	r2, r3
		tmp_int = (tmp_int +
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	441a      	add	r2, r3
				(uint32_t)num_spads;
 800dc26:	88fb      	ldrh	r3, [r7, #6]
		tmp_int = (tmp_int +
 800dc28:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc2c:	617b      	str	r3, [r7, #20]
 800dc2e:	e004      	b.n	800dc3a <VL53LX_rate_per_spad_maths+0x4a>
	} else {
		tmp_int = ((peak_count_rate) << frac_bits);
 800dc30:	68ba      	ldr	r2, [r7, #8]
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	fa02 f303 	lsl.w	r3, r2, r3
 800dc38:	617b      	str	r3, [r7, #20]
	}



	if (tmp_int > max_output_value)
 800dc3a:	697a      	ldr	r2, [r7, #20]
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	429a      	cmp	r2, r3
 800dc40:	d901      	bls.n	800dc46 <VL53LX_rate_per_spad_maths+0x56>
		tmp_int = max_output_value;
 800dc42:	683b      	ldr	r3, [r7, #0]
 800dc44:	617b      	str	r3, [r7, #20]

	rate_per_spad = (uint16_t)tmp_int;
 800dc46:	697b      	ldr	r3, [r7, #20]
 800dc48:	827b      	strh	r3, [r7, #18]

	return rate_per_spad;
 800dc4a:	8a7b      	ldrh	r3, [r7, #18]
}
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	371c      	adds	r7, #28
 800dc50:	46bd      	mov	sp, r7
 800dc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc56:	4770      	bx	lr

0800dc58 <VL53LX_range_maths>:
	uint16_t  VL53LX_p_014,
	uint16_t  zero_distance_phase,
	uint8_t   fractional_bits,
	int32_t   gain_factor,
	int32_t   range_offset_mm)
{
 800dc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc5c:	b093      	sub	sp, #76	@ 0x4c
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	461e      	mov	r6, r3
 800dc62:	4603      	mov	r3, r0
 800dc64:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800dc66:	460b      	mov	r3, r1
 800dc68:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800dc6a:	4613      	mov	r3, r2
 800dc6c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800dc6e:	4633      	mov	r3, r6
 800dc70:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29


	uint32_t    pll_period_us = 0;
 800dc74:	2300      	movs	r3, #0
 800dc76:	643b      	str	r3, [r7, #64]	@ 0x40
	int64_t     tmp_long_int  = 0;
 800dc78:	f04f 0200 	mov.w	r2, #0
 800dc7c:	f04f 0300 	mov.w	r3, #0
 800dc80:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	int32_t     range_mm      = 0;
 800dc84:	2300      	movs	r3, #0
 800dc86:	647b      	str	r3, [r7, #68]	@ 0x44
	int32_t     range_mm_10   = 0;
 800dc88:	2300      	movs	r3, #0
 800dc8a:	637b      	str	r3, [r7, #52]	@ 0x34



	pll_period_us  = VL53LX_calc_pll_period_us(fast_osc_frequency);
 800dc8c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dc8e:	4618      	mov	r0, r3
 800dc90:	f7ff fcda 	bl	800d648 <VL53LX_calc_pll_period_us>
 800dc94:	6438      	str	r0, [r7, #64]	@ 0x40



	tmp_long_int = (int64_t)VL53LX_p_014 - (int64_t)zero_distance_phase;
 800dc96:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800dc98:	2200      	movs	r2, #0
 800dc9a:	623b      	str	r3, [r7, #32]
 800dc9c:	627a      	str	r2, [r7, #36]	@ 0x24
 800dc9e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800dca0:	2200      	movs	r2, #0
 800dca2:	61bb      	str	r3, [r7, #24]
 800dca4:	61fa      	str	r2, [r7, #28]
 800dca6:	6a3b      	ldr	r3, [r7, #32]
 800dca8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800dcac:	4602      	mov	r2, r0
 800dcae:	1a9b      	subs	r3, r3, r2
 800dcb0:	613b      	str	r3, [r7, #16]
 800dcb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcb4:	460a      	mov	r2, r1
 800dcb6:	eb63 0302 	sbc.w	r3, r3, r2
 800dcba:	617b      	str	r3, [r7, #20]
 800dcbc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800dcc0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38



	tmp_long_int =  tmp_long_int * (int64_t)pll_period_us;
 800dcc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcc6:	2200      	movs	r2, #0
 800dcc8:	469a      	mov	sl, r3
 800dcca:	4693      	mov	fp, r2
 800dccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcce:	fb0a f203 	mul.w	r2, sl, r3
 800dcd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcd4:	fb0b f303 	mul.w	r3, fp, r3
 800dcd8:	4413      	add	r3, r2
 800dcda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dcdc:	fba2 890a 	umull	r8, r9, r2, sl
 800dce0:	444b      	add	r3, r9
 800dce2:	4699      	mov	r9, r3
 800dce4:	e9c7 890e 	strd	r8, r9, [r7, #56]	@ 0x38
 800dce8:	e9c7 890e 	strd	r8, r9, [r7, #56]	@ 0x38



	tmp_long_int =  tmp_long_int / (0x01 << 9);
 800dcec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	da08      	bge.n	800dd06 <VL53LX_range_maths+0xae>
 800dcf4:	f240 11ff 	movw	r1, #511	@ 0x1ff
 800dcf8:	1851      	adds	r1, r2, r1
 800dcfa:	60b9      	str	r1, [r7, #8]
 800dcfc:	f143 0300 	adc.w	r3, r3, #0
 800dd00:	60fb      	str	r3, [r7, #12]
 800dd02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dd06:	f04f 0000 	mov.w	r0, #0
 800dd0a:	f04f 0100 	mov.w	r1, #0
 800dd0e:	0a50      	lsrs	r0, r2, #9
 800dd10:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800dd14:	1259      	asrs	r1, r3, #9
 800dd16:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38



	tmp_long_int =  tmp_long_int * VL53LX_SPEED_OF_LIGHT_IN_AIR_DIV_8;
 800dd1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd1c:	f249 2257 	movw	r2, #37463	@ 0x9257
 800dd20:	fb03 f202 	mul.w	r2, r3, r2
 800dd24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd26:	2100      	movs	r1, #0
 800dd28:	fb01 f303 	mul.w	r3, r1, r3
 800dd2c:	4413      	add	r3, r2
 800dd2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dd30:	f249 2157 	movw	r1, #37463	@ 0x9257
 800dd34:	fba2 4501 	umull	r4, r5, r2, r1
 800dd38:	442b      	add	r3, r5
 800dd3a:	461d      	mov	r5, r3
 800dd3c:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 800dd40:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38



	tmp_long_int =  tmp_long_int / (0x01 << 22);
 800dd44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	da07      	bge.n	800dd5c <VL53LX_range_maths+0x104>
 800dd4c:	4934      	ldr	r1, [pc, #208]	@ (800de20 <VL53LX_range_maths+0x1c8>)
 800dd4e:	1851      	adds	r1, r2, r1
 800dd50:	6039      	str	r1, [r7, #0]
 800dd52:	f143 0300 	adc.w	r3, r3, #0
 800dd56:	607b      	str	r3, [r7, #4]
 800dd58:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd5c:	f04f 0000 	mov.w	r0, #0
 800dd60:	f04f 0100 	mov.w	r1, #0
 800dd64:	0d90      	lsrs	r0, r2, #22
 800dd66:	ea40 2083 	orr.w	r0, r0, r3, lsl #10
 800dd6a:	1599      	asrs	r1, r3, #22
 800dd6c:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38


	range_mm  = (int32_t)tmp_long_int + range_offset_mm;
 800dd70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd72:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800dd74:	4413      	add	r3, r2
 800dd76:	647b      	str	r3, [r7, #68]	@ 0x44


	range_mm *= gain_factor;
 800dd78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd7a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800dd7c:	fb02 f303 	mul.w	r3, r2, r3
 800dd80:	647b      	str	r3, [r7, #68]	@ 0x44
	range_mm += 0x0400;
 800dd82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dd88:	647b      	str	r3, [r7, #68]	@ 0x44
	range_mm /= 0x0800;
 800dd8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	da01      	bge.n	800dd94 <VL53LX_range_maths+0x13c>
 800dd90:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800dd94:	12db      	asrs	r3, r3, #11
 800dd96:	647b      	str	r3, [r7, #68]	@ 0x44


	if (fractional_bits == 0) {
 800dd98:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d130      	bne.n	800de02 <VL53LX_range_maths+0x1aa>
		range_mm_10 = range_mm * 10;
 800dda0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dda2:	4613      	mov	r3, r2
 800dda4:	009b      	lsls	r3, r3, #2
 800dda6:	4413      	add	r3, r2
 800dda8:	005b      	lsls	r3, r3, #1
 800ddaa:	637b      	str	r3, [r7, #52]	@ 0x34
		range_mm_10 = range_mm_10 / (0x01 << 2);
 800ddac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	da00      	bge.n	800ddb4 <VL53LX_range_maths+0x15c>
 800ddb2:	3303      	adds	r3, #3
 800ddb4:	109b      	asrs	r3, r3, #2
 800ddb6:	637b      	str	r3, [r7, #52]	@ 0x34
		if ((range_mm_10 % 10) < 5)
 800ddb8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ddba:	4b1a      	ldr	r3, [pc, #104]	@ (800de24 <VL53LX_range_maths+0x1cc>)
 800ddbc:	fb83 2301 	smull	r2, r3, r3, r1
 800ddc0:	109a      	asrs	r2, r3, #2
 800ddc2:	17cb      	asrs	r3, r1, #31
 800ddc4:	1ad2      	subs	r2, r2, r3
 800ddc6:	4613      	mov	r3, r2
 800ddc8:	009b      	lsls	r3, r3, #2
 800ddca:	4413      	add	r3, r2
 800ddcc:	005b      	lsls	r3, r3, #1
 800ddce:	1aca      	subs	r2, r1, r3
 800ddd0:	2a04      	cmp	r2, #4
 800ddd2:	dc09      	bgt.n	800dde8 <VL53LX_range_maths+0x190>
			range_mm = (int16_t)(range_mm_10 / 10);
 800ddd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddd6:	4a13      	ldr	r2, [pc, #76]	@ (800de24 <VL53LX_range_maths+0x1cc>)
 800ddd8:	fb82 1203 	smull	r1, r2, r2, r3
 800dddc:	1092      	asrs	r2, r2, #2
 800ddde:	17db      	asrs	r3, r3, #31
 800dde0:	1ad3      	subs	r3, r2, r3
 800dde2:	b21b      	sxth	r3, r3
 800dde4:	647b      	str	r3, [r7, #68]	@ 0x44
 800dde6:	e015      	b.n	800de14 <VL53LX_range_maths+0x1bc>
		else
			range_mm = (int16_t)(range_mm_10 / 10 + 1);
 800dde8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddea:	4a0e      	ldr	r2, [pc, #56]	@ (800de24 <VL53LX_range_maths+0x1cc>)
 800ddec:	fb82 1203 	smull	r1, r2, r2, r3
 800ddf0:	1092      	asrs	r2, r2, #2
 800ddf2:	17db      	asrs	r3, r3, #31
 800ddf4:	1ad3      	subs	r3, r2, r3
 800ddf6:	b29b      	uxth	r3, r3
 800ddf8:	3301      	adds	r3, #1
 800ddfa:	b29b      	uxth	r3, r3
 800ddfc:	b21b      	sxth	r3, r3
 800ddfe:	647b      	str	r3, [r7, #68]	@ 0x44
 800de00:	e008      	b.n	800de14 <VL53LX_range_maths+0x1bc>
	} else if (fractional_bits == 1)
 800de02:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800de06:	2b01      	cmp	r3, #1
 800de08:	d104      	bne.n	800de14 <VL53LX_range_maths+0x1bc>
		range_mm = range_mm / (0x01 << 1);
 800de0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de0c:	0fda      	lsrs	r2, r3, #31
 800de0e:	4413      	add	r3, r2
 800de10:	105b      	asrs	r3, r3, #1
 800de12:	647b      	str	r3, [r7, #68]	@ 0x44

	return range_mm;
 800de14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800de16:	4618      	mov	r0, r3
 800de18:	374c      	adds	r7, #76	@ 0x4c
 800de1a:	46bd      	mov	sp, r7
 800de1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de20:	003fffff 	.word	0x003fffff
 800de24:	66666667 	.word	0x66666667

0800de28 <VL53LX_decode_vcsel_period>:


uint8_t VL53LX_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800de28:	b480      	push	{r7}
 800de2a:	b085      	sub	sp, #20
 800de2c:	af00      	add	r7, sp, #0
 800de2e:	4603      	mov	r3, r0
 800de30:	71fb      	strb	r3, [r7, #7]


	uint8_t VL53LX_p_030 = 0;
 800de32:	2300      	movs	r3, #0
 800de34:	73fb      	strb	r3, [r7, #15]

	VL53LX_p_030 = (vcsel_period_reg + 1) << 1;
 800de36:	79fb      	ldrb	r3, [r7, #7]
 800de38:	3301      	adds	r3, #1
 800de3a:	b2db      	uxtb	r3, r3
 800de3c:	005b      	lsls	r3, r3, #1
 800de3e:	73fb      	strb	r3, [r7, #15]

	return VL53LX_p_030;
 800de40:	7bfb      	ldrb	r3, [r7, #15]
}
 800de42:	4618      	mov	r0, r3
 800de44:	3714      	adds	r7, #20
 800de46:	46bd      	mov	sp, r7
 800de48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4c:	4770      	bx	lr

0800de4e <VL53LX_copy_xtalk_bin_data_to_histogram_data_struct>:


void VL53LX_copy_xtalk_bin_data_to_histogram_data_struct(
		VL53LX_xtalk_histogram_shape_t *pxtalk,
		VL53LX_histogram_bin_data_t    *phist)
{
 800de4e:	b480      	push	{r7}
 800de50:	b083      	sub	sp, #12
 800de52:	af00      	add	r7, sp, #0
 800de54:	6078      	str	r0, [r7, #4]
 800de56:	6039      	str	r1, [r7, #0]


	phist->cal_config__vcsel_start =
			pxtalk->cal_config__vcsel_start;
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
	phist->cal_config__vcsel_start =
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	phist->VL53LX_p_015 =
			pxtalk->VL53LX_p_015;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
	phist->VL53LX_p_015 =
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
	phist->VL53LX_p_019 =
			pxtalk->VL53LX_p_019;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	7a1a      	ldrb	r2, [r3, #8]
	phist->VL53LX_p_019 =
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	721a      	strb	r2, [r3, #8]

	phist->phasecal_result__reference_phase   =
			pxtalk->phasecal_result__reference_phase;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
	phist->phasecal_result__reference_phase   =
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
	phist->phasecal_result__vcsel_start       =
			pxtalk->phasecal_result__vcsel_start;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
	phist->phasecal_result__vcsel_start       =
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

	phist->vcsel_width =
			pxtalk->vcsel_width;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
	phist->vcsel_width =
 800de94:	683b      	ldr	r3, [r7, #0]
 800de96:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	phist->zero_distance_phase =
			pxtalk->zero_distance_phase;
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
	phist->zero_distance_phase =
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

	phist->zone_id      = pxtalk->zone_id;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	781a      	ldrb	r2, [r3, #0]
 800deaa:	683b      	ldr	r3, [r7, #0]
 800deac:	709a      	strb	r2, [r3, #2]
	phist->VL53LX_p_020  = pxtalk->VL53LX_p_020;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	7a5a      	ldrb	r2, [r3, #9]
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	725a      	strb	r2, [r3, #9]
	phist->time_stamp   = pxtalk->time_stamp;
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	685a      	ldr	r2, [r3, #4]
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	605a      	str	r2, [r3, #4]
}
 800debe:	bf00      	nop
 800dec0:	370c      	adds	r7, #12
 800dec2:	46bd      	mov	sp, r7
 800dec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec8:	4770      	bx	lr

0800deca <VL53LX_init_histogram_bin_data_struct>:

void VL53LX_init_histogram_bin_data_struct(
	int32_t                      bin_value,
	uint16_t                     VL53LX_p_021,
	VL53LX_histogram_bin_data_t *pdata)
{
 800deca:	b480      	push	{r7}
 800decc:	b087      	sub	sp, #28
 800dece:	af00      	add	r7, sp, #0
 800ded0:	60f8      	str	r0, [r7, #12]
 800ded2:	460b      	mov	r3, r1
 800ded4:	607a      	str	r2, [r7, #4]
 800ded6:	817b      	strh	r3, [r7, #10]



	uint16_t          i = 0;
 800ded8:	2300      	movs	r3, #0
 800deda:	82fb      	strh	r3, [r7, #22]

	pdata->cfg_device_state          = VL53LX_DEVICESTATE_SW_STANDBY;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	2203      	movs	r2, #3
 800dee0:	701a      	strb	r2, [r3, #0]
	pdata->rd_device_state           = VL53LX_DEVICESTATE_SW_STANDBY;
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	2203      	movs	r2, #3
 800dee6:	705a      	strb	r2, [r3, #1]

	pdata->zone_id                   = 0;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	2200      	movs	r2, #0
 800deec:	709a      	strb	r2, [r3, #2]
	pdata->time_stamp                = 0;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2200      	movs	r2, #0
 800def2:	605a      	str	r2, [r3, #4]

	pdata->VL53LX_p_019                 = 0;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	2200      	movs	r2, #0
 800def8:	721a      	strb	r2, [r3, #8]
	pdata->VL53LX_p_020               = VL53LX_HISTOGRAM_BUFFER_SIZE;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	2218      	movs	r2, #24
 800defe:	725a      	strb	r2, [r3, #9]
	pdata->VL53LX_p_021            = (uint8_t)VL53LX_p_021;
 800df00:	897b      	ldrh	r3, [r7, #10]
 800df02:	b2da      	uxtb	r2, r3
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	729a      	strb	r2, [r3, #10]
	pdata->number_of_ambient_bins    = 0;
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	2200      	movs	r2, #0
 800df0c:	72da      	strb	r2, [r3, #11]

	pdata->result__interrupt_status           = 0;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	2200      	movs	r2, #0
 800df12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	pdata->result__range_status               = 0;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	2200      	movs	r2, #0
 800df1a:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	pdata->result__report_status              = 0;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	2200      	movs	r2, #0
 800df22:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	pdata->result__stream_count               = 0;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	2200      	movs	r2, #0
 800df2a:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b

	pdata->result__dss_actual_effective_spads = 0;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	2200      	movs	r2, #0
 800df32:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
	pdata->phasecal_result__reference_phase   = 0;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	2200      	movs	r2, #0
 800df3a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
	pdata->phasecal_result__vcsel_start       = 0;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	2200      	movs	r2, #0
 800df42:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	pdata->cal_config__vcsel_start            = 0;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	2200      	movs	r2, #0
 800df4a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

	pdata->vcsel_width                        = 0;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	2200      	movs	r2, #0
 800df52:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	pdata->VL53LX_p_005                       = 0;
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	2200      	movs	r2, #0
 800df5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	pdata->VL53LX_p_015                = 0;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	2200      	movs	r2, #0
 800df62:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
	pdata->total_periods_elapsed              = 0;
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	2200      	movs	r2, #0
 800df6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

	pdata->min_bin_value                      = 0;
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	2200      	movs	r2, #0
 800df72:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	pdata->max_bin_value                      = 0;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	2200      	movs	r2, #0
 800df7a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

	pdata->zero_distance_phase                = 0;
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	2200      	movs	r2, #0
 800df82:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
	pdata->number_of_ambient_samples          = 0;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	2200      	movs	r2, #0
 800df8a:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
	pdata->ambient_events_sum                 = 0;
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	2200      	movs	r2, #0
 800df92:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	pdata->VL53LX_p_028             = 0;
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	2200      	movs	r2, #0
 800df9a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800df9e:	2300      	movs	r3, #0
 800dfa0:	82fb      	strh	r3, [r7, #22]
 800dfa2:	e009      	b.n	800dfb8 <VL53LX_init_histogram_bin_data_struct+0xee>
		pdata->bin_seq[i] = (uint8_t)i;
 800dfa4:	8afb      	ldrh	r3, [r7, #22]
 800dfa6:	8afa      	ldrh	r2, [r7, #22]
 800dfa8:	b2d1      	uxtb	r1, r2
 800dfaa:	687a      	ldr	r2, [r7, #4]
 800dfac:	4413      	add	r3, r2
 800dfae:	460a      	mov	r2, r1
 800dfb0:	731a      	strb	r2, [r3, #12]
	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800dfb2:	8afb      	ldrh	r3, [r7, #22]
 800dfb4:	3301      	adds	r3, #1
 800dfb6:	82fb      	strh	r3, [r7, #22]
 800dfb8:	8afb      	ldrh	r3, [r7, #22]
 800dfba:	2b05      	cmp	r3, #5
 800dfbc:	d9f2      	bls.n	800dfa4 <VL53LX_init_histogram_bin_data_struct+0xda>

	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800dfbe:	2300      	movs	r3, #0
 800dfc0:	82fb      	strh	r3, [r7, #22]
 800dfc2:	e007      	b.n	800dfd4 <VL53LX_init_histogram_bin_data_struct+0x10a>
		pdata->bin_rep[i] = 1;
 800dfc4:	8afb      	ldrh	r3, [r7, #22]
 800dfc6:	687a      	ldr	r2, [r7, #4]
 800dfc8:	4413      	add	r3, r2
 800dfca:	2201      	movs	r2, #1
 800dfcc:	749a      	strb	r2, [r3, #18]
	for (i = 0; i < VL53LX_MAX_BIN_SEQUENCE_LENGTH; i++)
 800dfce:	8afb      	ldrh	r3, [r7, #22]
 800dfd0:	3301      	adds	r3, #1
 800dfd2:	82fb      	strh	r3, [r7, #22]
 800dfd4:	8afb      	ldrh	r3, [r7, #22]
 800dfd6:	2b05      	cmp	r3, #5
 800dfd8:	d9f4      	bls.n	800dfc4 <VL53LX_init_histogram_bin_data_struct+0xfa>


	for (i = 0; i < VL53LX_HISTOGRAM_BUFFER_SIZE; i++)
 800dfda:	2300      	movs	r3, #0
 800dfdc:	82fb      	strh	r3, [r7, #22]
 800dfde:	e013      	b.n	800e008 <VL53LX_init_histogram_bin_data_struct+0x13e>
		if (i < VL53LX_p_021)
 800dfe0:	8afa      	ldrh	r2, [r7, #22]
 800dfe2:	897b      	ldrh	r3, [r7, #10]
 800dfe4:	429a      	cmp	r2, r3
 800dfe6:	d206      	bcs.n	800dff6 <VL53LX_init_histogram_bin_data_struct+0x12c>
			pdata->bin_data[i] = bin_value;
 800dfe8:	8afa      	ldrh	r2, [r7, #22]
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	3206      	adds	r2, #6
 800dfee:	68f9      	ldr	r1, [r7, #12]
 800dff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800dff4:	e005      	b.n	800e002 <VL53LX_init_histogram_bin_data_struct+0x138>
		else
			pdata->bin_data[i] = 0;
 800dff6:	8afa      	ldrh	r2, [r7, #22]
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	3206      	adds	r2, #6
 800dffc:	2100      	movs	r1, #0
 800dffe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < VL53LX_HISTOGRAM_BUFFER_SIZE; i++)
 800e002:	8afb      	ldrh	r3, [r7, #22]
 800e004:	3301      	adds	r3, #1
 800e006:	82fb      	strh	r3, [r7, #22]
 800e008:	8afb      	ldrh	r3, [r7, #22]
 800e00a:	2b17      	cmp	r3, #23
 800e00c:	d9e8      	bls.n	800dfe0 <VL53LX_init_histogram_bin_data_struct+0x116>


}
 800e00e:	bf00      	nop
 800e010:	bf00      	nop
 800e012:	371c      	adds	r7, #28
 800e014:	46bd      	mov	sp, r7
 800e016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01a:	4770      	bx	lr

0800e01c <VL53LX_decode_row_col>:

void VL53LX_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 800e01c:	b480      	push	{r7}
 800e01e:	b085      	sub	sp, #20
 800e020:	af00      	add	r7, sp, #0
 800e022:	4603      	mov	r3, r0
 800e024:	60b9      	str	r1, [r7, #8]
 800e026:	607a      	str	r2, [r7, #4]
 800e028:	73fb      	strb	r3, [r7, #15]



	if (spad_number > 127) {
 800e02a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	da10      	bge.n	800e054 <VL53LX_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 800e032:	7bfb      	ldrb	r3, [r7, #15]
 800e034:	43db      	mvns	r3, r3
 800e036:	b2db      	uxtb	r3, r3
 800e038:	f003 0307 	and.w	r3, r3, #7
 800e03c:	b2db      	uxtb	r3, r3
 800e03e:	3308      	adds	r3, #8
 800e040:	b2da      	uxtb	r2, r3
 800e042:	68bb      	ldr	r3, [r7, #8]
 800e044:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 800e046:	7bfb      	ldrb	r3, [r7, #15]
 800e048:	3b80      	subs	r3, #128	@ 0x80
 800e04a:	10db      	asrs	r3, r3, #3
 800e04c:	b2da      	uxtb	r2, r3
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 800e052:	e00c      	b.n	800e06e <VL53LX_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 800e054:	7bfb      	ldrb	r3, [r7, #15]
 800e056:	f003 0307 	and.w	r3, r3, #7
 800e05a:	b2da      	uxtb	r2, r3
 800e05c:	68bb      	ldr	r3, [r7, #8]
 800e05e:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 800e060:	7bfb      	ldrb	r3, [r7, #15]
 800e062:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800e066:	10db      	asrs	r3, r3, #3
 800e068:	b2da      	uxtb	r2, r3
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	701a      	strb	r2, [r3, #0]
}
 800e06e:	bf00      	nop
 800e070:	3714      	adds	r7, #20
 800e072:	46bd      	mov	sp, r7
 800e074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e078:	4770      	bx	lr

0800e07a <VL53LX_hist_find_min_max_bin_values>:


void  VL53LX_hist_find_min_max_bin_values(
	VL53LX_histogram_bin_data_t   *pdata)
{
 800e07a:	b480      	push	{r7}
 800e07c:	b085      	sub	sp, #20
 800e07e:	af00      	add	r7, sp, #0
 800e080:	6078      	str	r0, [r7, #4]


	uint8_t  bin            = 0;
 800e082:	2300      	movs	r3, #0
 800e084:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	for (bin = 0; bin < pdata->VL53LX_p_021; bin++) {
 800e086:	2300      	movs	r3, #0
 800e088:	73fb      	strb	r3, [r7, #15]
 800e08a:	e02c      	b.n	800e0e6 <VL53LX_hist_find_min_max_bin_values+0x6c>

		if (bin == 0 || pdata->min_bin_value >= pdata->bin_data[bin])
 800e08c:	7bfb      	ldrb	r3, [r7, #15]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d009      	beq.n	800e0a6 <VL53LX_hist_find_min_max_bin_values+0x2c>
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800e098:	7bf9      	ldrb	r1, [r7, #15]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	3106      	adds	r1, #6
 800e09e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e0a2:	429a      	cmp	r2, r3
 800e0a4:	db07      	blt.n	800e0b6 <VL53LX_hist_find_min_max_bin_values+0x3c>
			pdata->min_bin_value = pdata->bin_data[bin];
 800e0a6:	7bfa      	ldrb	r2, [r7, #15]
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	3206      	adds	r2, #6
 800e0ac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

		if (bin == 0 || pdata->max_bin_value <= pdata->bin_data[bin])
 800e0b6:	7bfb      	ldrb	r3, [r7, #15]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d009      	beq.n	800e0d0 <VL53LX_hist_find_min_max_bin_values+0x56>
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800e0c2:	7bf9      	ldrb	r1, [r7, #15]
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	3106      	adds	r1, #6
 800e0c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e0cc:	429a      	cmp	r2, r3
 800e0ce:	dc07      	bgt.n	800e0e0 <VL53LX_hist_find_min_max_bin_values+0x66>
			pdata->max_bin_value = pdata->bin_data[bin];
 800e0d0:	7bfa      	ldrb	r2, [r7, #15]
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	3206      	adds	r2, #6
 800e0d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	for (bin = 0; bin < pdata->VL53LX_p_021; bin++) {
 800e0e0:	7bfb      	ldrb	r3, [r7, #15]
 800e0e2:	3301      	adds	r3, #1
 800e0e4:	73fb      	strb	r3, [r7, #15]
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	7a9b      	ldrb	r3, [r3, #10]
 800e0ea:	7bfa      	ldrb	r2, [r7, #15]
 800e0ec:	429a      	cmp	r2, r3
 800e0ee:	d3cd      	bcc.n	800e08c <VL53LX_hist_find_min_max_bin_values+0x12>

	}

	LOG_FUNCTION_END(0);

}
 800e0f0:	bf00      	nop
 800e0f2:	bf00      	nop
 800e0f4:	3714      	adds	r7, #20
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0fc:	4770      	bx	lr

0800e0fe <VL53LX_hist_estimate_ambient_from_ambient_bins>:


void  VL53LX_hist_estimate_ambient_from_ambient_bins(
	VL53LX_histogram_bin_data_t   *pdata)
{
 800e0fe:	b480      	push	{r7}
 800e100:	b085      	sub	sp, #20
 800e102:	af00      	add	r7, sp, #0
 800e104:	6078      	str	r0, [r7, #4]


	uint8_t  bin            = 0;
 800e106:	2300      	movs	r3, #0
 800e108:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	if (pdata->number_of_ambient_bins > 0) {
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	7adb      	ldrb	r3, [r3, #11]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d03a      	beq.n	800e188 <VL53LX_hist_estimate_ambient_from_ambient_bins+0x8a>

		pdata->number_of_ambient_samples =
			pdata->number_of_ambient_bins;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	7ada      	ldrb	r2, [r3, #11]
		pdata->number_of_ambient_samples =
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e



		pdata->ambient_events_sum = 0;
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	2200      	movs	r2, #0
 800e120:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		for (bin = 0; bin < pdata->number_of_ambient_bins; bin++)
 800e124:	2300      	movs	r3, #0
 800e126:	73fb      	strb	r3, [r7, #15]
 800e128:	e00e      	b.n	800e148 <VL53LX_hist_estimate_ambient_from_ambient_bins+0x4a>
			pdata->ambient_events_sum += pdata->bin_data[bin];
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800e130:	7bf9      	ldrb	r1, [r7, #15]
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	3106      	adds	r1, #6
 800e136:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e13a:	441a      	add	r2, r3
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		for (bin = 0; bin < pdata->number_of_ambient_bins; bin++)
 800e142:	7bfb      	ldrb	r3, [r7, #15]
 800e144:	3301      	adds	r3, #1
 800e146:	73fb      	strb	r3, [r7, #15]
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	7adb      	ldrb	r3, [r3, #11]
 800e14c:	7bfa      	ldrb	r2, [r7, #15]
 800e14e:	429a      	cmp	r2, r3
 800e150:	d3eb      	bcc.n	800e12a <VL53LX_hist_estimate_ambient_from_ambient_bins+0x2c>

		pdata->VL53LX_p_028 = pdata->ambient_events_sum;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pdata->VL53LX_p_028 +=
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
				((int32_t)pdata->number_of_ambient_bins / 2);
 800e164:	687a      	ldr	r2, [r7, #4]
 800e166:	7ad2      	ldrb	r2, [r2, #11]
 800e168:	0852      	lsrs	r2, r2, #1
 800e16a:	b2d2      	uxtb	r2, r2
		pdata->VL53LX_p_028 +=
 800e16c:	441a      	add	r2, r3
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pdata->VL53LX_p_028 /=
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
			(int32_t)pdata->number_of_ambient_bins;
 800e17a:	687a      	ldr	r2, [r7, #4]
 800e17c:	7ad2      	ldrb	r2, [r2, #11]
		pdata->VL53LX_p_028 /=
 800e17e:	fb93 f2f2 	sdiv	r2, r3, r2
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

	}

	LOG_FUNCTION_END(0);
}
 800e188:	bf00      	nop
 800e18a:	3714      	adds	r7, #20
 800e18c:	46bd      	mov	sp, r7
 800e18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e192:	4770      	bx	lr

0800e194 <VL53LX_f_001>:
	VL53LX_dmax_calibration_data_t	     *pcal,
	VL53LX_hist_gen3_dmax_config_t	     *pcfg,
	VL53LX_histogram_bin_data_t          *pbins,
	VL53LX_hist_gen3_dmax_private_data_t *pdata,
	int16_t                              *pambient_dmax_mm)
{
 800e194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e198:	b0ca      	sub	sp, #296	@ 0x128
 800e19a:	af00      	add	r7, sp, #0
 800e19c:	f8c7 1100 	str.w	r1, [r7, #256]	@ 0x100
 800e1a0:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 800e1a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106



	VL53LX_Error status  = VL53LX_ERROR_NONE;
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	uint32_t    pll_period_us       = 0;
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	uint32_t    periods_elapsed     = 0;
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	uint32_t    tmp32               = 0;
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	uint64_t    tmp64               = 0;
 800e1c6:	f04f 0200 	mov.w	r2, #0
 800e1ca:	f04f 0300 	mov.w	r3, #0
 800e1ce:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

	uint32_t    amb_thres_delta     = 0;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

	LOG_FUNCTION_START("");



	pdata->VL53LX_p_004     = 0x0000;
 800e1d8:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e1dc:	2300      	movs	r3, #0
 800e1de:	8353      	strh	r3, [r2, #26]
	pdata->VL53LX_p_033 = 0x0000;
 800e1e0:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e1e4:	2300      	movs	r3, #0
 800e1e6:	6153      	str	r3, [r2, #20]
	pdata->VL53LX_p_034          = 0x0000;
 800e1e8:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	8313      	strh	r3, [r2, #24]
	pdata->VL53LX_p_009    = 0x0000;
 800e1f0:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	6113      	str	r3, [r2, #16]
	pdata->VL53LX_p_028     = 0x0000;
 800e1f8:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	61d3      	str	r3, [r2, #28]
	pdata->VL53LX_p_035 = 0x0000;
 800e200:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e204:	2300      	movs	r3, #0
 800e206:	6213      	str	r3, [r2, #32]
	pdata->VL53LX_p_036             = 0;
 800e208:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e20c:	2300      	movs	r3, #0
 800e20e:	8493      	strh	r3, [r2, #36]	@ 0x24
	pdata->VL53LX_p_022            = 0;
 800e210:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e214:	2300      	movs	r3, #0
 800e216:	84d3      	strh	r3, [r2, #38]	@ 0x26

	*pambient_dmax_mm  = 0;
 800e218:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800e21c:	2300      	movs	r3, #0
 800e21e:	8013      	strh	r3, [r2, #0]


	if ((pbins->VL53LX_p_015        != 0) &&
 800e220:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e224:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800e228:	2b00      	cmp	r3, #0
 800e22a:	f000 80e1 	beq.w	800e3f0 <VL53LX_f_001+0x25c>
		(pbins->total_periods_elapsed      != 0)) {
 800e22e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((pbins->VL53LX_p_015        != 0) &&
 800e236:	2b00      	cmp	r3, #0
 800e238:	f000 80da 	beq.w	800e3f0 <VL53LX_f_001+0x25c>



		pll_period_us   =
			VL53LX_calc_pll_period_us(pbins->VL53LX_p_015);
 800e23c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e240:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800e244:	4618      	mov	r0, r3
 800e246:	f7ff f9ff 	bl	800d648 <VL53LX_calc_pll_period_us>
 800e24a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110



		periods_elapsed = pbins->total_periods_elapsed + 1;
 800e24e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e256:	3301      	adds	r3, #1
 800e258:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c



		pdata->VL53LX_p_037  =
			VL53LX_duration_maths(
 800e25c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800e260:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e264:	2110      	movs	r1, #16
 800e266:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800e26a:	f7ff fa04 	bl	800d676 <VL53LX_duration_maths>
 800e26e:	4602      	mov	r2, r0
		pdata->VL53LX_p_037  =
 800e270:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e274:	601a      	str	r2, [r3, #0]
				VL53LX_RANGING_WINDOW_VCSEL_PERIODS,
				periods_elapsed);


		pdata->VL53LX_p_034 =
			VL53LX_rate_maths(
 800e276:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e27a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800e27e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	4619      	mov	r1, r3
 800e286:	4610      	mov	r0, r2
 800e288:	f7ff fc6d 	bl	800db66 <VL53LX_rate_maths>
 800e28c:	4603      	mov	r3, r0
		pdata->VL53LX_p_034 =
 800e28e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e292:	8313      	strh	r3, [r2, #24]
				pdata->VL53LX_p_037);



		pdata->VL53LX_p_033   =
			VL53LX_events_per_spad_maths(
 800e294:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e298:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800e29c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e2a0:	f8b3 107c 	ldrh.w	r1, [r3, #124]	@ 0x7c
 800e2a4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	f7ff fa3c 	bl	800d728 <VL53LX_events_per_spad_maths>
 800e2b0:	4602      	mov	r2, r0
		pdata->VL53LX_p_033   =
 800e2b2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e2b6:	615a      	str	r2, [r3, #20]
				pbins->result__dss_actual_effective_spads,
				pdata->VL53LX_p_037);



		pdata->VL53LX_p_038 = pcfg->max_effective_spads;
 800e2b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e2bc:	8adb      	ldrh	r3, [r3, #22]
 800e2be:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e2c2:	8193      	strh	r3, [r2, #12]
		pdata->VL53LX_p_004  = pcfg->max_effective_spads;
 800e2c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e2c8:	8adb      	ldrh	r3, [r3, #22]
 800e2ca:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e2ce:	8353      	strh	r3, [r2, #26]

		if (pdata->VL53LX_p_033 > 0) {
 800e2d0:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e2d4:	695b      	ldr	r3, [r3, #20]
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	f000 808a 	beq.w	800e3f0 <VL53LX_f_001+0x25c>
			tmp64   =
			(uint64_t)pcfg->dss_config__target_total_rate_mcps;
 800e2dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e2e0:	8b1b      	ldrh	r3, [r3, #24]
			tmp64   =
 800e2e2:	b29b      	uxth	r3, r3
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	461c      	mov	r4, r3
 800e2e8:	4615      	mov	r5, r2
 800e2ea:	e9c7 4546 	strd	r4, r5, [r7, #280]	@ 0x118
			tmp64  *= 1000;
 800e2ee:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 800e2f2:	4622      	mov	r2, r4
 800e2f4:	462b      	mov	r3, r5
 800e2f6:	f04f 0000 	mov.w	r0, #0
 800e2fa:	f04f 0100 	mov.w	r1, #0
 800e2fe:	0159      	lsls	r1, r3, #5
 800e300:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e304:	0150      	lsls	r0, r2, #5
 800e306:	4602      	mov	r2, r0
 800e308:	460b      	mov	r3, r1
 800e30a:	ebb2 0804 	subs.w	r8, r2, r4
 800e30e:	eb63 0905 	sbc.w	r9, r3, r5
 800e312:	f04f 0200 	mov.w	r2, #0
 800e316:	f04f 0300 	mov.w	r3, #0
 800e31a:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800e31e:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800e322:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800e326:	4690      	mov	r8, r2
 800e328:	4699      	mov	r9, r3
 800e32a:	eb18 0a04 	adds.w	sl, r8, r4
 800e32e:	eb49 0b05 	adc.w	fp, r9, r5
 800e332:	f04f 0200 	mov.w	r2, #0
 800e336:	f04f 0300 	mov.w	r3, #0
 800e33a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e33e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e342:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e346:	4692      	mov	sl, r2
 800e348:	469b      	mov	fp, r3
 800e34a:	e9c7 ab46 	strd	sl, fp, [r7, #280]	@ 0x118
			tmp64 <<= (11+1);
 800e34e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e352:	f04f 0000 	mov.w	r0, #0
 800e356:	f04f 0100 	mov.w	r1, #0
 800e35a:	0319      	lsls	r1, r3, #12
 800e35c:	ea41 5112 	orr.w	r1, r1, r2, lsr #20
 800e360:	0310      	lsls	r0, r2, #12
 800e362:	e9c7 0146 	strd	r0, r1, [r7, #280]	@ 0x118
			tmp32 = pdata->VL53LX_p_033/2;
 800e366:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e36a:	695b      	ldr	r3, [r3, #20]
 800e36c:	085b      	lsrs	r3, r3, #1
 800e36e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
			tmp64 += (uint64_t)tmp32;
 800e372:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800e376:	2200      	movs	r2, #0
 800e378:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e37c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800e380:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e384:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 800e388:	4621      	mov	r1, r4
 800e38a:	1851      	adds	r1, r2, r1
 800e38c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800e38e:	4629      	mov	r1, r5
 800e390:	eb43 0101 	adc.w	r1, r3, r1
 800e394:	65f9      	str	r1, [r7, #92]	@ 0x5c
 800e396:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	@ 0x58
 800e39a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
			tmp64 = do_division_u(tmp64,
 800e39e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e3a2:	695b      	ldr	r3, [r3, #20]
 800e3a4:	2200      	movs	r2, #0
 800e3a6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e3aa:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800e3ae:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 800e3b2:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800e3b6:	f7f2 fcab 	bl	8000d10 <__aeabi_uldivmod>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	460b      	mov	r3, r1
 800e3be:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
				(uint64_t)pdata->VL53LX_p_033);

			if (tmp64 < (uint64_t)pcfg->max_effective_spads)
 800e3c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e3c6:	8adb      	ldrh	r3, [r3, #22]
 800e3c8:	b29b      	uxth	r3, r3
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e3d0:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800e3d4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e3d8:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 800e3dc:	4621      	mov	r1, r4
 800e3de:	428a      	cmp	r2, r1
 800e3e0:	4629      	mov	r1, r5
 800e3e2:	418b      	sbcs	r3, r1
 800e3e4:	d204      	bcs.n	800e3f0 <VL53LX_f_001+0x25c>
				pdata->VL53LX_p_004 = (uint16_t)tmp64;
 800e3e6:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800e3ea:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800e3ee:	8353      	strh	r3, [r2, #26]
		}
	}



	if ((pcal->ref__actual_effective_spads != 0) &&
 800e3f0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e3f4:	881b      	ldrh	r3, [r3, #0]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	f000 82e9 	beq.w	800e9ce <VL53LX_f_001+0x83a>
		(pbins->VL53LX_p_015        != 0) &&
 800e3fc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e400:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
	if ((pcal->ref__actual_effective_spads != 0) &&
 800e404:	2b00      	cmp	r3, #0
 800e406:	f000 82e2 	beq.w	800e9ce <VL53LX_f_001+0x83a>
		(pcal->ref_reflectance_pc          != 0) &&
 800e40a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e40e:	88db      	ldrh	r3, [r3, #6]
		(pbins->VL53LX_p_015        != 0) &&
 800e410:	2b00      	cmp	r3, #0
 800e412:	f000 82dc 	beq.w	800e9ce <VL53LX_f_001+0x83a>
		(pbins->total_periods_elapsed      != 0)) {
 800e416:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e41a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
		(pcal->ref_reflectance_pc          != 0) &&
 800e41e:	2b00      	cmp	r3, #0
 800e420:	f000 82d5 	beq.w	800e9ce <VL53LX_f_001+0x83a>



		tmp64  = (uint64_t)pcal->ref__peak_signal_count_rate_mcps;
 800e424:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e428:	885b      	ldrh	r3, [r3, #2]
 800e42a:	b29b      	uxth	r3, r3
 800e42c:	2200      	movs	r2, #0
 800e42e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e430:	657a      	str	r2, [r7, #84]	@ 0x54
 800e432:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 800e436:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64 *= (1000 * 256);
 800e43a:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 800e43e:	4622      	mov	r2, r4
 800e440:	462b      	mov	r3, r5
 800e442:	f04f 0000 	mov.w	r0, #0
 800e446:	f04f 0100 	mov.w	r1, #0
 800e44a:	0159      	lsls	r1, r3, #5
 800e44c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e450:	0150      	lsls	r0, r2, #5
 800e452:	4602      	mov	r2, r0
 800e454:	460b      	mov	r3, r1
 800e456:	1b11      	subs	r1, r2, r4
 800e458:	64b9      	str	r1, [r7, #72]	@ 0x48
 800e45a:	eb63 0305 	sbc.w	r3, r3, r5
 800e45e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e460:	f04f 0200 	mov.w	r2, #0
 800e464:	f04f 0300 	mov.w	r3, #0
 800e468:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 800e46c:	4649      	mov	r1, r9
 800e46e:	008b      	lsls	r3, r1, #2
 800e470:	4641      	mov	r1, r8
 800e472:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e476:	4641      	mov	r1, r8
 800e478:	008a      	lsls	r2, r1, #2
 800e47a:	4611      	mov	r1, r2
 800e47c:	461a      	mov	r2, r3
 800e47e:	460b      	mov	r3, r1
 800e480:	191b      	adds	r3, r3, r4
 800e482:	643b      	str	r3, [r7, #64]	@ 0x40
 800e484:	4613      	mov	r3, r2
 800e486:	eb45 0303 	adc.w	r3, r5, r3
 800e48a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e48c:	f04f 0200 	mov.w	r2, #0
 800e490:	f04f 0300 	mov.w	r3, #0
 800e494:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800e498:	4629      	mov	r1, r5
 800e49a:	02cb      	lsls	r3, r1, #11
 800e49c:	4621      	mov	r1, r4
 800e49e:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 800e4a2:	4621      	mov	r1, r4
 800e4a4:	02ca      	lsls	r2, r1, #11
 800e4a6:	461c      	mov	r4, r3
 800e4a8:	4613      	mov	r3, r2
 800e4aa:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp32  = pcal->ref__actual_effective_spads/2;
 800e4ae:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e4b2:	881b      	ldrh	r3, [r3, #0]
 800e4b4:	085b      	lsrs	r3, r3, #1
 800e4b6:	b29b      	uxth	r3, r3
 800e4b8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		tmp64 += (uint64_t)tmp32;
 800e4bc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e4c6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800e4ca:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e4ce:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	@ 0xa8
 800e4d2:	4621      	mov	r1, r4
 800e4d4:	1851      	adds	r1, r2, r1
 800e4d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 800e4d8:	4629      	mov	r1, r5
 800e4da:	eb43 0101 	adc.w	r1, r3, r1
 800e4de:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800e4e0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800e4e4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  = do_division_u(tmp64,
 800e4e8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e4ec:	881b      	ldrh	r3, [r3, #0]
 800e4ee:	b29b      	uxth	r3, r3
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e4f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e4fa:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800e4fe:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800e502:	f7f2 fc05 	bl	8000d10 <__aeabi_uldivmod>
 800e506:	4602      	mov	r2, r0
 800e508:	460b      	mov	r3, r1
 800e50a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
			(uint64_t)pcal->ref__actual_effective_spads);

		pdata->VL53LX_p_009   = (uint32_t)tmp64;
 800e50e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800e512:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e516:	611a      	str	r2, [r3, #16]
		pdata->VL53LX_p_009 <<= 4;
 800e518:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e51c:	691b      	ldr	r3, [r3, #16]
 800e51e:	011a      	lsls	r2, r3, #4
 800e520:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e524:	611a      	str	r2, [r3, #16]



		tmp64   = (uint64_t)pdata->VL53LX_p_037;
 800e526:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	2200      	movs	r2, #0
 800e52e:	633b      	str	r3, [r7, #48]	@ 0x30
 800e530:	637a      	str	r2, [r7, #52]	@ 0x34
 800e532:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800e536:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  *= (uint64_t)pdata->VL53LX_p_033;
 800e53a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e53e:	695b      	ldr	r3, [r3, #20]
 800e540:	2200      	movs	r2, #0
 800e542:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e546:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800e54a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e54e:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 800e552:	4622      	mov	r2, r4
 800e554:	fb02 f203 	mul.w	r2, r2, r3
 800e558:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800e55c:	4629      	mov	r1, r5
 800e55e:	fb01 f303 	mul.w	r3, r1, r3
 800e562:	441a      	add	r2, r3
 800e564:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800e568:	4621      	mov	r1, r4
 800e56a:	fba3 1301 	umull	r1, r3, r3, r1
 800e56e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e572:	460b      	mov	r3, r1
 800e574:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e578:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800e57c:	18d3      	adds	r3, r2, r3
 800e57e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e582:	e9d7 343a 	ldrd	r3, r4, [r7, #232]	@ 0xe8
 800e586:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800e58a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  *= (uint64_t)pdata->VL53LX_p_004;
 800e58e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e592:	8b5b      	ldrh	r3, [r3, #26]
 800e594:	b29b      	uxth	r3, r3
 800e596:	2200      	movs	r2, #0
 800e598:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e59c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e5a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e5a4:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800e5a8:	4622      	mov	r2, r4
 800e5aa:	fb02 f203 	mul.w	r2, r2, r3
 800e5ae:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800e5b2:	4629      	mov	r1, r5
 800e5b4:	fb01 f303 	mul.w	r3, r1, r3
 800e5b8:	441a      	add	r2, r3
 800e5ba:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800e5be:	4621      	mov	r1, r4
 800e5c0:	fba3 1301 	umull	r1, r3, r3, r1
 800e5c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e5c8:	460b      	mov	r3, r1
 800e5ca:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e5ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5d2:	18d3      	adds	r3, r2, r3
 800e5d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e5d8:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	@ 0xe0
 800e5dc:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800e5e0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  += (1<<(11+7));
 800e5e4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e5e8:	f512 2180 	adds.w	r1, r2, #262144	@ 0x40000
 800e5ec:	62b9      	str	r1, [r7, #40]	@ 0x28
 800e5ee:	f143 0300 	adc.w	r3, r3, #0
 800e5f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e5f4:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800e5f8:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64 >>= (11+8);
 800e5fc:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e600:	f04f 0000 	mov.w	r0, #0
 800e604:	f04f 0100 	mov.w	r1, #0
 800e608:	0cd0      	lsrs	r0, r2, #19
 800e60a:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 800e60e:	0cd9      	lsrs	r1, r3, #19
 800e610:	e9c7 0146 	strd	r0, r1, [r7, #280]	@ 0x118
		tmp64  +=  500;
 800e614:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e618:	f512 71fa 	adds.w	r1, r2, #500	@ 0x1f4
 800e61c:	6239      	str	r1, [r7, #32]
 800e61e:	f143 0300 	adc.w	r3, r3, #0
 800e622:	627b      	str	r3, [r7, #36]	@ 0x24
 800e624:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800e628:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64   = do_division_u(tmp64, 1000);
 800e62c:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800e630:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e634:	f04f 0300 	mov.w	r3, #0
 800e638:	f7f2 fb6a 	bl	8000d10 <__aeabi_uldivmod>
 800e63c:	4602      	mov	r2, r0
 800e63e:	460b      	mov	r3, r1
 800e640:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118


		if (tmp64 > 0x00FFFFFF)
 800e644:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e648:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800e64c:	f173 0300 	sbcs.w	r3, r3, #0
 800e650:	d305      	bcc.n	800e65e <VL53LX_f_001+0x4ca>
			tmp64 = 0x00FFFFFF;
 800e652:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800e656:	f04f 0300 	mov.w	r3, #0
 800e65a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

		pdata->VL53LX_p_028     = (uint32_t)tmp64;
 800e65e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800e662:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e666:	61da      	str	r2, [r3, #28]



		tmp64   = (uint64_t)pdata->VL53LX_p_037;
 800e668:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	2200      	movs	r2, #0
 800e670:	61bb      	str	r3, [r7, #24]
 800e672:	61fa      	str	r2, [r7, #28]
 800e674:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800e678:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  *= (uint64_t)pdata->VL53LX_p_009;
 800e67c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e680:	691b      	ldr	r3, [r3, #16]
 800e682:	2200      	movs	r2, #0
 800e684:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e688:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e68c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e690:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800e694:	4622      	mov	r2, r4
 800e696:	fb02 f203 	mul.w	r2, r2, r3
 800e69a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800e69e:	4629      	mov	r1, r5
 800e6a0:	fb01 f303 	mul.w	r3, r1, r3
 800e6a4:	441a      	add	r2, r3
 800e6a6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800e6aa:	4621      	mov	r1, r4
 800e6ac:	fba3 1301 	umull	r1, r3, r3, r1
 800e6b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e6b4:	460b      	mov	r3, r1
 800e6b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e6ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e6be:	18d3      	adds	r3, r2, r3
 800e6c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e6c4:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	@ 0xd8
 800e6c8:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800e6cc:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  *= (uint64_t)pdata->VL53LX_p_004;
 800e6d0:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e6d4:	8b5b      	ldrh	r3, [r3, #26]
 800e6d6:	b29b      	uxth	r3, r3
 800e6d8:	2200      	movs	r2, #0
 800e6da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e6de:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800e6e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e6e6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800e6ea:	4622      	mov	r2, r4
 800e6ec:	fb02 f203 	mul.w	r2, r2, r3
 800e6f0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800e6f4:	4629      	mov	r1, r5
 800e6f6:	fb01 f303 	mul.w	r3, r1, r3
 800e6fa:	441a      	add	r2, r3
 800e6fc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800e700:	4621      	mov	r1, r4
 800e702:	fba3 1301 	umull	r1, r3, r3, r1
 800e706:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e70a:	460b      	mov	r3, r1
 800e70c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e710:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e714:	18d3      	adds	r3, r2, r3
 800e716:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e71a:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 800e71e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800e722:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  += (1<<(11+7));
 800e726:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e72a:	f512 2180 	adds.w	r1, r2, #262144	@ 0x40000
 800e72e:	6139      	str	r1, [r7, #16]
 800e730:	f143 0300 	adc.w	r3, r3, #0
 800e734:	617b      	str	r3, [r7, #20]
 800e736:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800e73a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64 >>= (11+8);
 800e73e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e742:	f04f 0000 	mov.w	r0, #0
 800e746:	f04f 0100 	mov.w	r1, #0
 800e74a:	0cd0      	lsrs	r0, r2, #19
 800e74c:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 800e750:	0cd9      	lsrs	r1, r3, #19
 800e752:	e9c7 0146 	strd	r0, r1, [r7, #280]	@ 0x118



		tmp64  *= ((uint64_t)target_reflectance *
 800e756:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800e75a:	2200      	movs	r2, #0
 800e75c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e75e:	67fa      	str	r2, [r7, #124]	@ 0x7c
				   (uint64_t)pcal->coverglass_transmission);
 800e760:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e764:	891b      	ldrh	r3, [r3, #8]
 800e766:	b29b      	uxth	r3, r3
 800e768:	2200      	movs	r2, #0
 800e76a:	673b      	str	r3, [r7, #112]	@ 0x70
 800e76c:	677a      	str	r2, [r7, #116]	@ 0x74
		tmp64  *= ((uint64_t)target_reflectance *
 800e76e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800e772:	462b      	mov	r3, r5
 800e774:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800e778:	4642      	mov	r2, r8
 800e77a:	fb02 f203 	mul.w	r2, r2, r3
 800e77e:	464b      	mov	r3, r9
 800e780:	4621      	mov	r1, r4
 800e782:	fb01 f303 	mul.w	r3, r1, r3
 800e786:	4413      	add	r3, r2
 800e788:	4622      	mov	r2, r4
 800e78a:	4641      	mov	r1, r8
 800e78c:	fba2 1201 	umull	r1, r2, r2, r1
 800e790:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800e794:	460a      	mov	r2, r1
 800e796:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800e79a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800e79e:	4413      	add	r3, r2
 800e7a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e7a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e7a8:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800e7ac:	4622      	mov	r2, r4
 800e7ae:	fb02 f203 	mul.w	r2, r2, r3
 800e7b2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800e7b6:	4629      	mov	r1, r5
 800e7b8:	fb01 f303 	mul.w	r3, r1, r3
 800e7bc:	4413      	add	r3, r2
 800e7be:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800e7c2:	4621      	mov	r1, r4
 800e7c4:	fba2 1201 	umull	r1, r2, r2, r1
 800e7c8:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800e7cc:	460a      	mov	r2, r1
 800e7ce:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 800e7d2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800e7d6:	4413      	add	r3, r2
 800e7d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e7dc:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 800e7e0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 800e7e4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

		tmp64  += ((uint64_t)pcal->ref_reflectance_pc * 128);
 800e7e8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e7ec:	88db      	ldrh	r3, [r3, #6]
 800e7ee:	b29b      	uxth	r3, r3
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e7f4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e7f6:	f04f 0200 	mov.w	r2, #0
 800e7fa:	f04f 0300 	mov.w	r3, #0
 800e7fe:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800e802:	4629      	mov	r1, r5
 800e804:	01cb      	lsls	r3, r1, #7
 800e806:	4621      	mov	r1, r4
 800e808:	ea43 6351 	orr.w	r3, r3, r1, lsr #25
 800e80c:	4621      	mov	r1, r4
 800e80e:	01ca      	lsls	r2, r1, #7
 800e810:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800e814:	1884      	adds	r4, r0, r2
 800e816:	60bc      	str	r4, [r7, #8]
 800e818:	eb41 0303 	adc.w	r3, r1, r3
 800e81c:	60fb      	str	r3, [r7, #12]
 800e81e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800e822:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  = do_division_u(tmp64,
 800e826:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e82a:	88db      	ldrh	r3, [r3, #6]
 800e82c:	b29b      	uxth	r3, r3
 800e82e:	2200      	movs	r2, #0
 800e830:	663b      	str	r3, [r7, #96]	@ 0x60
 800e832:	667a      	str	r2, [r7, #100]	@ 0x64
 800e834:	f04f 0200 	mov.w	r2, #0
 800e838:	f04f 0300 	mov.w	r3, #0
 800e83c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800e840:	4629      	mov	r1, r5
 800e842:	020b      	lsls	r3, r1, #8
 800e844:	4621      	mov	r1, r4
 800e846:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 800e84a:	4621      	mov	r1, r4
 800e84c:	020a      	lsls	r2, r1, #8
 800e84e:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800e852:	f7f2 fa5d 	bl	8000d10 <__aeabi_uldivmod>
 800e856:	4602      	mov	r2, r0
 800e858:	460b      	mov	r3, r1
 800e85a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
			((uint64_t)pcal->ref_reflectance_pc * 256));

		tmp64  +=  500;
 800e85e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e862:	f512 71fa 	adds.w	r1, r2, #500	@ 0x1f4
 800e866:	6039      	str	r1, [r7, #0]
 800e868:	f143 0300 	adc.w	r3, r3, #0
 800e86c:	607b      	str	r3, [r7, #4]
 800e86e:	e9d7 3400 	ldrd	r3, r4, [r7]
 800e872:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		tmp64  = do_division_u(tmp64, 1000);
 800e876:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800e87a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e87e:	f04f 0300 	mov.w	r3, #0
 800e882:	f7f2 fa45 	bl	8000d10 <__aeabi_uldivmod>
 800e886:	4602      	mov	r2, r0
 800e888:	460b      	mov	r3, r1
 800e88a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118


		if (tmp64 > 0x00FFFFFF)
 800e88e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800e892:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800e896:	f173 0300 	sbcs.w	r3, r3, #0
 800e89a:	d305      	bcc.n	800e8a8 <VL53LX_f_001+0x714>
			tmp64 = 0x00FFFFFF;
 800e89c:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800e8a0:	f04f 0300 	mov.w	r3, #0
 800e8a4:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

		pdata->VL53LX_p_035 = (uint32_t)tmp64;
 800e8a8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800e8ac:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e8b0:	621a      	str	r2, [r3, #32]



		tmp32  = VL53LX_isqrt(pdata->VL53LX_p_028 << 8);
 800e8b2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e8b6:	69db      	ldr	r3, [r3, #28]
 800e8b8:	021b      	lsls	r3, r3, #8
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	f7fe ffcd 	bl	800d85a <VL53LX_isqrt>
 800e8c0:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
		tmp32 *= (uint32_t)pcfg->ambient_thresh_sigma;
 800e8c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e8c8:	785b      	ldrb	r3, [r3, #1]
 800e8ca:	461a      	mov	r2, r3
 800e8cc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800e8d0:	fb02 f303 	mul.w	r3, r2, r3
 800e8d4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124



		if (pdata->VL53LX_p_028 <
 800e8d8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e8dc:	69db      	ldr	r3, [r3, #28]
			(uint32_t)pcfg->min_ambient_thresh_events) {
 800e8de:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800e8e2:	6852      	ldr	r2, [r2, #4]
		if (pdata->VL53LX_p_028 <
 800e8e4:	4293      	cmp	r3, r2
 800e8e6:	d218      	bcs.n	800e91a <VL53LX_f_001+0x786>

			amb_thres_delta =
				pcfg->min_ambient_thresh_events -
 800e8e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e8ec:	685b      	ldr	r3, [r3, #4]
 800e8ee:	461a      	mov	r2, r3
				(uint32_t)pdata->VL53LX_p_028;
 800e8f0:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e8f4:	69db      	ldr	r3, [r3, #28]
			amb_thres_delta =
 800e8f6:	1ad3      	subs	r3, r2, r3
 800e8f8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108


			amb_thres_delta <<= 8;
 800e8fc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800e900:	021b      	lsls	r3, r3, #8
 800e902:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

			if (tmp32 < amb_thres_delta)
 800e906:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800e90a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800e90e:	429a      	cmp	r2, r3
 800e910:	d203      	bcs.n	800e91a <VL53LX_f_001+0x786>
				tmp32 = amb_thres_delta;
 800e912:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800e916:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		}



		pdata->VL53LX_p_022 =
			(int16_t)VL53LX_f_002(
 800e91a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e91e:	6a19      	ldr	r1, [r3, #32]
				tmp32,
				pdata->VL53LX_p_035,
				(uint32_t)pcal->ref__distance_mm,
 800e920:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e924:	889b      	ldrh	r3, [r3, #4]
			(int16_t)VL53LX_f_002(
 800e926:	461a      	mov	r2, r3
				(uint32_t)pcfg->signal_thresh_sigma);
 800e928:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e92c:	781b      	ldrb	r3, [r3, #0]
			(int16_t)VL53LX_f_002(
 800e92e:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800e932:	f000 f854 	bl	800e9de <VL53LX_f_002>
 800e936:	4603      	mov	r3, r0
 800e938:	b21a      	sxth	r2, r3
		pdata->VL53LX_p_022 =
 800e93a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e93e:	84da      	strh	r2, [r3, #38]	@ 0x26



		tmp32  = (uint32_t)pdata->VL53LX_p_035;
 800e940:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e944:	6a1b      	ldr	r3, [r3, #32]
 800e946:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		tmp32 *= (uint32_t)pbins->vcsel_width;
 800e94a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800e94e:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800e952:	461a      	mov	r2, r3
 800e954:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800e958:	fb02 f303 	mul.w	r3, r2, r3
 800e95c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		tmp32 += (1 << 3);
 800e960:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800e964:	3308      	adds	r3, #8
 800e966:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
		tmp32 /= (1 << 4);
 800e96a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800e96e:	091b      	lsrs	r3, r3, #4
 800e970:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

		pdata->VL53LX_p_036 =
			(int16_t)VL53LX_f_002(
				256 * (uint32_t)pcfg->signal_total_events_limit,
 800e974:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e978:	689b      	ldr	r3, [r3, #8]
			(int16_t)VL53LX_f_002(
 800e97a:	0218      	lsls	r0, r3, #8
				tmp32,
				(uint32_t)pcal->ref__distance_mm,
 800e97c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800e980:	889b      	ldrh	r3, [r3, #4]
			(int16_t)VL53LX_f_002(
 800e982:	461a      	mov	r2, r3
				(uint32_t)pcfg->signal_thresh_sigma);
 800e984:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e988:	781b      	ldrb	r3, [r3, #0]
			(int16_t)VL53LX_f_002(
 800e98a:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 800e98e:	f000 f826 	bl	800e9de <VL53LX_f_002>
 800e992:	4603      	mov	r3, r0
 800e994:	b21a      	sxth	r2, r3
		pdata->VL53LX_p_036 =
 800e996:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e99a:	849a      	strh	r2, [r3, #36]	@ 0x24




		if (pdata->VL53LX_p_036 < pdata->VL53LX_p_022)
 800e99c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e9a0:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	@ 0x24
 800e9a4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e9a8:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800e9ac:	429a      	cmp	r2, r3
 800e9ae:	da07      	bge.n	800e9c0 <VL53LX_f_001+0x82c>
			*pambient_dmax_mm = pdata->VL53LX_p_036;
 800e9b0:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e9b4:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	@ 0x24
 800e9b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e9bc:	801a      	strh	r2, [r3, #0]
 800e9be:	e006      	b.n	800e9ce <VL53LX_f_001+0x83a>
		else
			*pambient_dmax_mm = pdata->VL53LX_p_022;
 800e9c0:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800e9c4:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	@ 0x26
 800e9c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800e9cc:	801a      	strh	r2, [r3, #0]

	}

	LOG_FUNCTION_END(status);

	return status;
 800e9ce:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117

}
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800e9d8:	46bd      	mov	sp, r7
 800e9da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e9de <VL53LX_f_002>:
uint32_t VL53LX_f_002(
	uint32_t     events_threshold,
	uint32_t     ref_signal_events,
	uint32_t	 ref_distance_mm,
	uint32_t     signal_thresh_sigma)
{
 800e9de:	b580      	push	{r7, lr}
 800e9e0:	b086      	sub	sp, #24
 800e9e2:	af00      	add	r7, sp, #0
 800e9e4:	60f8      	str	r0, [r7, #12]
 800e9e6:	60b9      	str	r1, [r7, #8]
 800e9e8:	607a      	str	r2, [r7, #4]
 800e9ea:	603b      	str	r3, [r7, #0]



	uint32_t    tmp32               = 0;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	613b      	str	r3, [r7, #16]
	uint32_t    range_mm            = 0;
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	617b      	str	r3, [r7, #20]

	tmp32 = 4 * events_threshold;
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	009b      	lsls	r3, r3, #2
 800e9f8:	613b      	str	r3, [r7, #16]



	tmp32 += ((uint32_t)signal_thresh_sigma *
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	fb03 f303 	mul.w	r3, r3, r3
 800ea00:	693a      	ldr	r2, [r7, #16]
 800ea02:	4413      	add	r3, r2
 800ea04:	613b      	str	r3, [r7, #16]
			  (uint32_t)signal_thresh_sigma);



	tmp32  = VL53LX_isqrt(tmp32);
 800ea06:	6938      	ldr	r0, [r7, #16]
 800ea08:	f7fe ff27 	bl	800d85a <VL53LX_isqrt>
 800ea0c:	6138      	str	r0, [r7, #16]
	tmp32 += (uint32_t)signal_thresh_sigma;
 800ea0e:	693a      	ldr	r2, [r7, #16]
 800ea10:	683b      	ldr	r3, [r7, #0]
 800ea12:	4413      	add	r3, r2
 800ea14:	613b      	str	r3, [r7, #16]



	range_mm =
		(uint32_t)VL53LX_isqrt(ref_signal_events << 4);
 800ea16:	68bb      	ldr	r3, [r7, #8]
 800ea18:	011b      	lsls	r3, r3, #4
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f7fe ff1d 	bl	800d85a <VL53LX_isqrt>
 800ea20:	6178      	str	r0, [r7, #20]
	range_mm *= ref_distance_mm;
 800ea22:	697b      	ldr	r3, [r7, #20]
 800ea24:	687a      	ldr	r2, [r7, #4]
 800ea26:	fb02 f303 	mul.w	r3, r2, r3
 800ea2a:	617b      	str	r3, [r7, #20]
	if (tmp32 != 0) {
 800ea2c:	693b      	ldr	r3, [r7, #16]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d009      	beq.n	800ea46 <VL53LX_f_002+0x68>
		range_mm += (tmp32);
 800ea32:	697a      	ldr	r2, [r7, #20]
 800ea34:	693b      	ldr	r3, [r7, #16]
 800ea36:	4413      	add	r3, r2
 800ea38:	617b      	str	r3, [r7, #20]
		range_mm /= (2*tmp32);
 800ea3a:	693b      	ldr	r3, [r7, #16]
 800ea3c:	005b      	lsls	r3, r3, #1
 800ea3e:	697a      	ldr	r2, [r7, #20]
 800ea40:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea44:	617b      	str	r3, [r7, #20]
	}

	return range_mm;
 800ea46:	697b      	ldr	r3, [r7, #20]

}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	3718      	adds	r7, #24
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	bd80      	pop	{r7, pc}

0800ea50 <VL53LX_f_003>:
	level, VL53LX_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void VL53LX_f_003(
	VL53LX_hist_gen3_algo_private_data_t   *palgo)
{
 800ea50:	b580      	push	{r7, lr}
 800ea52:	b084      	sub	sp, #16
 800ea54:	af00      	add	r7, sp, #0
 800ea56:	6078      	str	r0, [r7, #4]


	uint8_t  lb                 = 0;
 800ea58:	2300      	movs	r3, #0
 800ea5a:	73fb      	strb	r3, [r7, #15]

	palgo->VL53LX_p_020              = VL53LX_HISTOGRAM_BUFFER_SIZE;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	2218      	movs	r2, #24
 800ea60:	705a      	strb	r2, [r3, #1]
	palgo->VL53LX_p_019                = 0;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2200      	movs	r2, #0
 800ea66:	701a      	strb	r2, [r3, #0]
	palgo->VL53LX_p_021           = 0;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	709a      	strb	r2, [r3, #2]
	palgo->VL53LX_p_039         = 0;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	2200      	movs	r2, #0
 800ea72:	711a      	strb	r2, [r3, #4]
	palgo->VL53LX_p_028   = 0;
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	2200      	movs	r2, #0
 800ea78:	609a      	str	r2, [r3, #8]
	palgo->VL53LX_p_031 = 0;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	2200      	movs	r2, #0
 800ea7e:	60da      	str	r2, [r3, #12]

	for (lb = palgo->VL53LX_p_019; lb < palgo->VL53LX_p_020; lb++) {
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	781b      	ldrb	r3, [r3, #0]
 800ea84:	73fb      	strb	r3, [r7, #15]
 800ea86:	e01f      	b.n	800eac8 <VL53LX_f_003+0x78>
		palgo->VL53LX_p_040[lb]      = 0;
 800ea88:	7bfb      	ldrb	r3, [r7, #15]
 800ea8a:	687a      	ldr	r2, [r7, #4]
 800ea8c:	4413      	add	r3, r2
 800ea8e:	2200      	movs	r2, #0
 800ea90:	741a      	strb	r2, [r3, #16]
		palgo->VL53LX_p_041[lb] = 0;
 800ea92:	7bfb      	ldrb	r3, [r7, #15]
 800ea94:	687a      	ldr	r2, [r7, #4]
 800ea96:	4413      	add	r3, r2
 800ea98:	2200      	movs	r2, #0
 800ea9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		palgo->VL53LX_p_042[lb]     = 0;
 800ea9e:	7bfb      	ldrb	r3, [r7, #15]
 800eaa0:	687a      	ldr	r2, [r7, #4]
 800eaa2:	4413      	add	r3, r2
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		palgo->VL53LX_p_043[lb]      = 0;
 800eaaa:	7bfa      	ldrb	r2, [r7, #15]
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	322e      	adds	r2, #46	@ 0x2e
 800eab0:	2100      	movs	r1, #0
 800eab2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		palgo->VL53LX_p_018[lb]     = 0;
 800eab6:	7bfa      	ldrb	r2, [r7, #15]
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	3246      	adds	r2, #70	@ 0x46
 800eabc:	2100      	movs	r1, #0
 800eabe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (lb = palgo->VL53LX_p_019; lb < palgo->VL53LX_p_020; lb++) {
 800eac2:	7bfb      	ldrb	r3, [r7, #15]
 800eac4:	3301      	adds	r3, #1
 800eac6:	73fb      	strb	r3, [r7, #15]
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	785b      	ldrb	r3, [r3, #1]
 800eacc:	7bfa      	ldrb	r2, [r7, #15]
 800eace:	429a      	cmp	r2, r3
 800ead0:	d3da      	bcc.n	800ea88 <VL53LX_f_003+0x38>
	}

	palgo->VL53LX_p_044 = 0;
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	2200      	movs	r2, #0
 800ead6:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178
	palgo->VL53LX_p_045               = VL53LX_D_001;
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	2208      	movs	r2, #8
 800eade:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
	palgo->VL53LX_p_046             = 0;
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	2200      	movs	r2, #0
 800eae6:	f883 217a 	strb.w	r2, [r3, #378]	@ 0x17a



	VL53LX_init_histogram_bin_data_struct(
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800eaf0:	461a      	mov	r2, r3
 800eaf2:	2118      	movs	r1, #24
 800eaf4:	2000      	movs	r0, #0
 800eaf6:	f7ff f9e8 	bl	800deca <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_006));
	VL53LX_init_histogram_bin_data_struct(
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800eb00:	461a      	mov	r2, r3
 800eb02:	2118      	movs	r1, #24
 800eb04:	2000      	movs	r0, #0
 800eb06:	f7ff f9e0 	bl	800deca <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_047));
	VL53LX_init_histogram_bin_data_struct(
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 800eb10:	461a      	mov	r2, r3
 800eb12:	2118      	movs	r1, #24
 800eb14:	2000      	movs	r0, #0
 800eb16:	f7ff f9d8 	bl	800deca <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_048));
	VL53LX_init_histogram_bin_data_struct(
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800eb20:	461a      	mov	r2, r3
 800eb22:	2118      	movs	r1, #24
 800eb24:	2000      	movs	r0, #0
 800eb26:	f7ff f9d0 	bl	800deca <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_049));
	VL53LX_init_histogram_bin_data_struct(
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	f203 534c 	addw	r3, r3, #1356	@ 0x54c
 800eb30:	461a      	mov	r2, r3
 800eb32:	2118      	movs	r1, #24
 800eb34:	2000      	movs	r0, #0
 800eb36:	f7ff f9c8 	bl	800deca <VL53LX_init_histogram_bin_data_struct>
		0,
		VL53LX_HISTOGRAM_BUFFER_SIZE,
		&(palgo->VL53LX_p_050));
}
 800eb3a:	bf00      	nop
 800eb3c:	3710      	adds	r7, #16
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	bd80      	pop	{r7, pc}

0800eb42 <VL53LX_f_006>:
	int32_t                           min_ambient_threshold_events,
	uint8_t                           algo__crosstalk_compensation_enable,
	VL53LX_histogram_bin_data_t           *pbins,
	VL53LX_histogram_bin_data_t           *pxtalk,
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800eb42:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800eb46:	b090      	sub	sp, #64	@ 0x40
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	61b9      	str	r1, [r7, #24]
 800eb4c:	617a      	str	r2, [r7, #20]
 800eb4e:	461a      	mov	r2, r3
 800eb50:	4603      	mov	r3, r0
 800eb52:	83fb      	strh	r3, [r7, #30]
 800eb54:	4613      	mov	r3, r2
 800eb56:	777b      	strb	r3, [r7, #29]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800eb58:	2300      	movs	r3, #0
 800eb5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t  lb            = 0;
 800eb5e:	2300      	movs	r3, #0
 800eb60:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t  VL53LX_p_001            = 0;
 800eb64:	2300      	movs	r3, #0
 800eb66:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	int64_t  tmp          = 0;
 800eb6a:	f04f 0200 	mov.w	r2, #0
 800eb6e:	f04f 0300 	mov.w	r3, #0
 800eb72:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	int32_t  amb_events   = 0;
 800eb76:	2300      	movs	r3, #0
 800eb78:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t  VL53LX_p_018       = 0;
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	63bb      	str	r3, [r7, #56]	@ 0x38
	int32_t  samples      = 0;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	623b      	str	r3, [r7, #32]

	LOG_FUNCTION_START("");


	palgo->VL53LX_p_020            = pbins->VL53LX_p_020;
 800eb82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eb84:	7a5a      	ldrb	r2, [r3, #9]
 800eb86:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800eb88:	705a      	strb	r2, [r3, #1]
	palgo->VL53LX_p_019              = pbins->VL53LX_p_019;
 800eb8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eb8c:	7a1a      	ldrb	r2, [r3, #8]
 800eb8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800eb90:	701a      	strb	r2, [r3, #0]
	palgo->VL53LX_p_021         = pbins->VL53LX_p_021;
 800eb92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eb94:	7a9a      	ldrb	r2, [r3, #10]
 800eb96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800eb98:	709a      	strb	r2, [r3, #2]
	palgo->VL53LX_p_028 = pbins->VL53LX_p_028;
 800eb9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eb9c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800eba0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800eba2:	609a      	str	r2, [r3, #8]



	palgo->VL53LX_p_030 =
			VL53LX_decode_vcsel_period(pbins->VL53LX_p_005);
 800eba4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eba6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ebaa:	4618      	mov	r0, r3
 800ebac:	f7ff f93c 	bl	800de28 <VL53LX_decode_vcsel_period>
 800ebb0:	4603      	mov	r3, r0
 800ebb2:	461a      	mov	r2, r3
	palgo->VL53LX_p_030 =
 800ebb4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ebb6:	70da      	strb	r2, [r3, #3]



	tmp  = (int64_t)pbins->VL53LX_p_028;
 800ebb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ebba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ebbe:	17da      	asrs	r2, r3, #31
 800ebc0:	60bb      	str	r3, [r7, #8]
 800ebc2:	60fa      	str	r2, [r7, #12]
 800ebc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ebc8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	tmp *= (int64_t)ambient_threshold_events_scaler;
 800ebcc:	8bfb      	ldrh	r3, [r7, #30]
 800ebce:	2200      	movs	r2, #0
 800ebd0:	4698      	mov	r8, r3
 800ebd2:	4691      	mov	r9, r2
 800ebd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebd6:	fb08 f203 	mul.w	r2, r8, r3
 800ebda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebdc:	fb09 f303 	mul.w	r3, r9, r3
 800ebe0:	4413      	add	r3, r2
 800ebe2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ebe4:	fba2 4508 	umull	r4, r5, r2, r8
 800ebe8:	442b      	add	r3, r5
 800ebea:	461d      	mov	r5, r3
 800ebec:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
 800ebf0:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
	tmp += 2048;
 800ebf4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ebf8:	f512 6a00 	adds.w	sl, r2, #2048	@ 0x800
 800ebfc:	f143 0b00 	adc.w	fp, r3, #0
 800ec00:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
	tmp = do_division_s(tmp, 4096);
 800ec04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	da08      	bge.n	800ec1e <VL53LX_f_006+0xdc>
 800ec0c:	f640 71ff 	movw	r1, #4095	@ 0xfff
 800ec10:	1851      	adds	r1, r2, r1
 800ec12:	6039      	str	r1, [r7, #0]
 800ec14:	f143 0300 	adc.w	r3, r3, #0
 800ec18:	607b      	str	r3, [r7, #4]
 800ec1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec1e:	f04f 0000 	mov.w	r0, #0
 800ec22:	f04f 0100 	mov.w	r1, #0
 800ec26:	0b10      	lsrs	r0, r2, #12
 800ec28:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 800ec2c:	1319      	asrs	r1, r3, #12
 800ec2e:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
	amb_events = (int32_t)tmp;
 800ec32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec34:	627b      	str	r3, [r7, #36]	@ 0x24



	for (lb = 0; lb < pbins->VL53LX_p_021; lb++) {
 800ec36:	2300      	movs	r3, #0
 800ec38:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ec3c:	e062      	b.n	800ed04 <VL53LX_f_006+0x1c2>

		VL53LX_p_001 = lb >> 2;
 800ec3e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ec42:	089b      	lsrs	r3, r3, #2
 800ec44:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
		samples = (int32_t)pbins->bin_rep[VL53LX_p_001];
 800ec48:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800ec4c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ec4e:	4413      	add	r3, r2
 800ec50:	7c9b      	ldrb	r3, [r3, #18]
 800ec52:	623b      	str	r3, [r7, #32]

		if (samples > 0) {
 800ec54:	6a3b      	ldr	r3, [r7, #32]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	dd4f      	ble.n	800ecfa <VL53LX_f_006+0x1b8>

			if (lb < pxtalk->VL53LX_p_021 &&
 800ec5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ec5c:	7a9b      	ldrb	r3, [r3, #10]
 800ec5e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ec62:	429a      	cmp	r2, r3
 800ec64:	d20f      	bcs.n	800ec86 <VL53LX_f_006+0x144>
 800ec66:	7f7b      	ldrb	r3, [r7, #29]
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d00c      	beq.n	800ec86 <VL53LX_f_006+0x144>
				algo__crosstalk_compensation_enable > 0)
				VL53LX_p_018 = samples * (amb_events +
					pxtalk->bin_data[lb]);
 800ec6c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ec70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ec72:	3206      	adds	r2, #6
 800ec74:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				VL53LX_p_018 = samples * (amb_events +
 800ec78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec7a:	441a      	add	r2, r3
 800ec7c:	6a3b      	ldr	r3, [r7, #32]
 800ec7e:	fb02 f303 	mul.w	r3, r2, r3
 800ec82:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ec84:	e004      	b.n	800ec90 <VL53LX_f_006+0x14e>
			else
				VL53LX_p_018 = samples *  amb_events;
 800ec86:	6a3b      	ldr	r3, [r7, #32]
 800ec88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec8a:	fb02 f303 	mul.w	r3, r2, r3
 800ec8e:	63bb      	str	r3, [r7, #56]	@ 0x38

			VL53LX_p_018  = VL53LX_isqrt(VL53LX_p_018);
 800ec90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec92:	4618      	mov	r0, r3
 800ec94:	f7fe fde1 	bl	800d85a <VL53LX_isqrt>
 800ec98:	4603      	mov	r3, r0
 800ec9a:	63bb      	str	r3, [r7, #56]	@ 0x38

			VL53LX_p_018 += (samples/2);
 800ec9c:	6a3b      	ldr	r3, [r7, #32]
 800ec9e:	0fda      	lsrs	r2, r3, #31
 800eca0:	4413      	add	r3, r2
 800eca2:	105b      	asrs	r3, r3, #1
 800eca4:	461a      	mov	r2, r3
 800eca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eca8:	4413      	add	r3, r2
 800ecaa:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 /= samples;
 800ecac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ecae:	6a3b      	ldr	r3, [r7, #32]
 800ecb0:	fb92 f3f3 	sdiv	r3, r2, r3
 800ecb4:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 *= ambient_threshold_sigma;
 800ecb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecb8:	69ba      	ldr	r2, [r7, #24]
 800ecba:	fb02 f303 	mul.w	r3, r2, r3
 800ecbe:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 += 8;
 800ecc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecc2:	3308      	adds	r3, #8
 800ecc4:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 /= 16;
 800ecc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	da00      	bge.n	800ecce <VL53LX_f_006+0x18c>
 800eccc:	330f      	adds	r3, #15
 800ecce:	111b      	asrs	r3, r3, #4
 800ecd0:	63bb      	str	r3, [r7, #56]	@ 0x38
			VL53LX_p_018 += amb_events;
 800ecd2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ecd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecd6:	4413      	add	r3, r2
 800ecd8:	63bb      	str	r3, [r7, #56]	@ 0x38

			if (VL53LX_p_018 < min_ambient_threshold_events)
 800ecda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ecdc:	697b      	ldr	r3, [r7, #20]
 800ecde:	429a      	cmp	r2, r3
 800ece0:	da01      	bge.n	800ece6 <VL53LX_f_006+0x1a4>
				VL53LX_p_018 = min_ambient_threshold_events;
 800ece2:	697b      	ldr	r3, [r7, #20]
 800ece4:	63bb      	str	r3, [r7, #56]	@ 0x38

			palgo->VL53LX_p_052[lb]             = VL53LX_p_018;
 800ece6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ecea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ecec:	3216      	adds	r2, #22
 800ecee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ecf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			palgo->VL53LX_p_031 = VL53LX_p_018;
 800ecf4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ecf6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ecf8:	60da      	str	r2, [r3, #12]
	for (lb = 0; lb < pbins->VL53LX_p_021; lb++) {
 800ecfa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ecfe:	3301      	adds	r3, #1
 800ed00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ed04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ed06:	7a9b      	ldrb	r3, [r3, #10]
 800ed08:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ed0c:	429a      	cmp	r2, r3
 800ed0e:	d396      	bcc.n	800ec3e <VL53LX_f_006+0xfc>

	}



	palgo->VL53LX_p_039 = 0;
 800ed10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ed12:	2200      	movs	r2, #0
 800ed14:	711a      	strb	r2, [r3, #4]

	for (lb = pbins->VL53LX_p_019; lb < pbins->VL53LX_p_021; lb++) {
 800ed16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ed18:	7a1b      	ldrb	r3, [r3, #8]
 800ed1a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ed1e:	e033      	b.n	800ed88 <VL53LX_f_006+0x246>

		if (pbins->bin_data[lb] > palgo->VL53LX_p_052[lb]) {
 800ed20:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ed24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ed26:	3206      	adds	r2, #6
 800ed28:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ed2c:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800ed30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ed32:	3116      	adds	r1, #22
 800ed34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ed38:	429a      	cmp	r2, r3
 800ed3a:	dd13      	ble.n	800ed64 <VL53LX_f_006+0x222>
			palgo->VL53LX_p_040[lb]      = 1;
 800ed3c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ed40:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ed42:	4413      	add	r3, r2
 800ed44:	2201      	movs	r2, #1
 800ed46:	741a      	strb	r2, [r3, #16]
			palgo->VL53LX_p_041[lb] = 1;
 800ed48:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ed4c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ed4e:	4413      	add	r3, r2
 800ed50:	2201      	movs	r2, #1
 800ed52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			palgo->VL53LX_p_039++;
 800ed56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ed58:	791b      	ldrb	r3, [r3, #4]
 800ed5a:	3301      	adds	r3, #1
 800ed5c:	b2da      	uxtb	r2, r3
 800ed5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ed60:	711a      	strb	r2, [r3, #4]
 800ed62:	e00c      	b.n	800ed7e <VL53LX_f_006+0x23c>
		} else {
			palgo->VL53LX_p_040[lb]      = 0;
 800ed64:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ed68:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ed6a:	4413      	add	r3, r2
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	741a      	strb	r2, [r3, #16]
			palgo->VL53LX_p_041[lb] = 0;
 800ed70:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ed74:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ed76:	4413      	add	r3, r2
 800ed78:	2200      	movs	r2, #0
 800ed7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	for (lb = pbins->VL53LX_p_019; lb < pbins->VL53LX_p_021; lb++) {
 800ed7e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ed82:	3301      	adds	r3, #1
 800ed84:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ed88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ed8a:	7a9b      	ldrb	r3, [r3, #10]
 800ed8c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ed90:	429a      	cmp	r2, r3
 800ed92:	d3c5      	bcc.n	800ed20 <VL53LX_f_006+0x1de>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800ed94:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37

}
 800ed98:	4618      	mov	r0, r3
 800ed9a:	3740      	adds	r7, #64	@ 0x40
 800ed9c:	46bd      	mov	sp, r7
 800ed9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800eda2 <VL53LX_f_007>:



VL53LX_Error VL53LX_f_007(
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800eda2:	b480      	push	{r7}
 800eda4:	b085      	sub	sp, #20
 800eda6:	af00      	add	r7, sp, #0
 800eda8:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800edaa:	2300      	movs	r3, #0
 800edac:	737b      	strb	r3, [r7, #13]

	uint8_t  i            = 0;
 800edae:	2300      	movs	r3, #0
 800edb0:	73fb      	strb	r3, [r7, #15]
	uint8_t  j            = 0;
 800edb2:	2300      	movs	r3, #0
 800edb4:	733b      	strb	r3, [r7, #12]
	uint8_t  found        = 0;
 800edb6:	2300      	movs	r3, #0
 800edb8:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("");

	palgo->VL53LX_p_044 = 0;
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	2200      	movs	r2, #0
 800edbe:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178

	for (i = 0; i < palgo->VL53LX_p_030; i++) {
 800edc2:	2300      	movs	r3, #0
 800edc4:	73fb      	strb	r3, [r7, #15]
 800edc6:	e02d      	b.n	800ee24 <VL53LX_f_007+0x82>

		j = (i + 1) % palgo->VL53LX_p_030;
 800edc8:	7bfb      	ldrb	r3, [r7, #15]
 800edca:	3301      	adds	r3, #1
 800edcc:	687a      	ldr	r2, [r7, #4]
 800edce:	78d2      	ldrb	r2, [r2, #3]
 800edd0:	fb93 f1f2 	sdiv	r1, r3, r2
 800edd4:	fb01 f202 	mul.w	r2, r1, r2
 800edd8:	1a9b      	subs	r3, r3, r2
 800edda:	733b      	strb	r3, [r7, #12]



		if (i < palgo->VL53LX_p_021 && j < palgo->VL53LX_p_021) {
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	789b      	ldrb	r3, [r3, #2]
 800ede0:	7bfa      	ldrb	r2, [r7, #15]
 800ede2:	429a      	cmp	r2, r3
 800ede4:	d21b      	bcs.n	800ee1e <VL53LX_f_007+0x7c>
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	789b      	ldrb	r3, [r3, #2]
 800edea:	7b3a      	ldrb	r2, [r7, #12]
 800edec:	429a      	cmp	r2, r3
 800edee:	d216      	bcs.n	800ee1e <VL53LX_f_007+0x7c>
			if (palgo->VL53LX_p_041[i] == 0 &&
 800edf0:	7bfb      	ldrb	r3, [r7, #15]
 800edf2:	687a      	ldr	r2, [r7, #4]
 800edf4:	4413      	add	r3, r2
 800edf6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d10f      	bne.n	800ee1e <VL53LX_f_007+0x7c>
				palgo->VL53LX_p_041[j] == 1 &&
 800edfe:	7b3b      	ldrb	r3, [r7, #12]
 800ee00:	687a      	ldr	r2, [r7, #4]
 800ee02:	4413      	add	r3, r2
 800ee04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
			if (palgo->VL53LX_p_041[i] == 0 &&
 800ee08:	2b01      	cmp	r3, #1
 800ee0a:	d108      	bne.n	800ee1e <VL53LX_f_007+0x7c>
				palgo->VL53LX_p_041[j] == 1 &&
 800ee0c:	7bbb      	ldrb	r3, [r7, #14]
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d105      	bne.n	800ee1e <VL53LX_f_007+0x7c>
				found == 0) {
				palgo->VL53LX_p_044 = i;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	7bfa      	ldrb	r2, [r7, #15]
 800ee16:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178
				found = 1;
 800ee1a:	2301      	movs	r3, #1
 800ee1c:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < palgo->VL53LX_p_030; i++) {
 800ee1e:	7bfb      	ldrb	r3, [r7, #15]
 800ee20:	3301      	adds	r3, #1
 800ee22:	73fb      	strb	r3, [r7, #15]
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	78db      	ldrb	r3, [r3, #3]
 800ee28:	7bfa      	ldrb	r2, [r7, #15]
 800ee2a:	429a      	cmp	r2, r3
 800ee2c:	d3cc      	bcc.n	800edc8 <VL53LX_f_007+0x26>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800ee2e:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 800ee32:	4618      	mov	r0, r3
 800ee34:	3714      	adds	r7, #20
 800ee36:	46bd      	mov	sp, r7
 800ee38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee3c:	4770      	bx	lr

0800ee3e <VL53LX_f_008>:


VL53LX_Error VL53LX_f_008(
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800ee3e:	b480      	push	{r7}
 800ee40:	b085      	sub	sp, #20
 800ee42:	af00      	add	r7, sp, #0
 800ee44:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800ee46:	2300      	movs	r3, #0
 800ee48:	73bb      	strb	r3, [r7, #14]
	uint8_t  i            = 0;
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	737b      	strb	r3, [r7, #13]
	uint8_t  j            = 0;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	733b      	strb	r3, [r7, #12]
	uint8_t  lb            = 0;
 800ee52:	2300      	movs	r3, #0
 800ee54:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	for (lb = palgo->VL53LX_p_044;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800ee5c:	73fb      	strb	r3, [r7, #15]
 800ee5e:	e05a      	b.n	800ef16 <VL53LX_f_008+0xd8>
		palgo->VL53LX_p_030);
		lb++) {



		i =  lb      % palgo->VL53LX_p_030;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	78da      	ldrb	r2, [r3, #3]
 800ee64:	7bfb      	ldrb	r3, [r7, #15]
 800ee66:	fbb3 f1f2 	udiv	r1, r3, r2
 800ee6a:	fb01 f202 	mul.w	r2, r1, r2
 800ee6e:	1a9b      	subs	r3, r3, r2
 800ee70:	737b      	strb	r3, [r7, #13]
		j = (lb + 1) % palgo->VL53LX_p_030;
 800ee72:	7bfb      	ldrb	r3, [r7, #15]
 800ee74:	3301      	adds	r3, #1
 800ee76:	687a      	ldr	r2, [r7, #4]
 800ee78:	78d2      	ldrb	r2, [r2, #3]
 800ee7a:	fb93 f1f2 	sdiv	r1, r3, r2
 800ee7e:	fb01 f202 	mul.w	r2, r1, r2
 800ee82:	1a9b      	subs	r3, r3, r2
 800ee84:	733b      	strb	r3, [r7, #12]



		if (i < palgo->VL53LX_p_021 && j < palgo->VL53LX_p_021) {
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	789b      	ldrb	r3, [r3, #2]
 800ee8a:	7b7a      	ldrb	r2, [r7, #13]
 800ee8c:	429a      	cmp	r2, r3
 800ee8e:	d23f      	bcs.n	800ef10 <VL53LX_f_008+0xd2>
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	789b      	ldrb	r3, [r3, #2]
 800ee94:	7b3a      	ldrb	r2, [r7, #12]
 800ee96:	429a      	cmp	r2, r3
 800ee98:	d23a      	bcs.n	800ef10 <VL53LX_f_008+0xd2>

			if (palgo->VL53LX_p_041[i] == 0 &&
 800ee9a:	7b7b      	ldrb	r3, [r7, #13]
 800ee9c:	687a      	ldr	r2, [r7, #4]
 800ee9e:	4413      	add	r3, r2
 800eea0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d10e      	bne.n	800eec6 <VL53LX_f_008+0x88>
				palgo->VL53LX_p_041[j] == 1)
 800eea8:	7b3b      	ldrb	r3, [r7, #12]
 800eeaa:	687a      	ldr	r2, [r7, #4]
 800eeac:	4413      	add	r3, r2
 800eeae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
			if (palgo->VL53LX_p_041[i] == 0 &&
 800eeb2:	2b01      	cmp	r3, #1
 800eeb4:	d107      	bne.n	800eec6 <VL53LX_f_008+0x88>
				palgo->VL53LX_p_046++;
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800eebc:	3301      	adds	r3, #1
 800eebe:	b2da      	uxtb	r2, r3
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	f883 217a 	strb.w	r2, [r3, #378]	@ 0x17a

			if (palgo->VL53LX_p_046 > palgo->VL53LX_p_045)
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 800eed2:	429a      	cmp	r2, r3
 800eed4:	d905      	bls.n	800eee2 <VL53LX_f_008+0xa4>
				palgo->VL53LX_p_046 = palgo->VL53LX_p_045;
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	f883 217a 	strb.w	r2, [r3, #378]	@ 0x17a

			if (palgo->VL53LX_p_041[i] > 0)
 800eee2:	7b7b      	ldrb	r3, [r7, #13]
 800eee4:	687a      	ldr	r2, [r7, #4]
 800eee6:	4413      	add	r3, r2
 800eee8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d009      	beq.n	800ef04 <VL53LX_f_008+0xc6>
				palgo->VL53LX_p_042[i] = palgo->VL53LX_p_046;
 800eef0:	7b7b      	ldrb	r3, [r7, #13]
 800eef2:	687a      	ldr	r2, [r7, #4]
 800eef4:	f892 117a 	ldrb.w	r1, [r2, #378]	@ 0x17a
 800eef8:	687a      	ldr	r2, [r7, #4]
 800eefa:	4413      	add	r3, r2
 800eefc:	460a      	mov	r2, r1
 800eefe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ef02:	e005      	b.n	800ef10 <VL53LX_f_008+0xd2>
			else
				palgo->VL53LX_p_042[i] = 0;
 800ef04:	7b7b      	ldrb	r3, [r7, #13]
 800ef06:	687a      	ldr	r2, [r7, #4]
 800ef08:	4413      	add	r3, r2
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		lb++) {
 800ef10:	7bfb      	ldrb	r3, [r7, #15]
 800ef12:	3301      	adds	r3, #1
 800ef14:	73fb      	strb	r3, [r7, #15]
		lb < (palgo->VL53LX_p_044 +
 800ef16:	7bfa      	ldrb	r2, [r7, #15]
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800ef1e:	4619      	mov	r1, r3
		palgo->VL53LX_p_030);
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	78db      	ldrb	r3, [r3, #3]
		lb < (palgo->VL53LX_p_044 +
 800ef24:	440b      	add	r3, r1
 800ef26:	429a      	cmp	r2, r3
 800ef28:	db9a      	blt.n	800ee60 <VL53LX_f_008+0x22>

	}

	LOG_FUNCTION_END(status);

	return status;
 800ef2a:	f997 300e 	ldrsb.w	r3, [r7, #14]

}
 800ef2e:	4618      	mov	r0, r3
 800ef30:	3714      	adds	r7, #20
 800ef32:	46bd      	mov	sp, r7
 800ef34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef38:	4770      	bx	lr

0800ef3a <VL53LX_f_009>:


VL53LX_Error VL53LX_f_009(
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800ef3a:	b480      	push	{r7}
 800ef3c:	b087      	sub	sp, #28
 800ef3e:	af00      	add	r7, sp, #0
 800ef40:	6078      	str	r0, [r7, #4]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800ef42:	2300      	movs	r3, #0
 800ef44:	75bb      	strb	r3, [r7, #22]

	uint8_t  i            = 0;
 800ef46:	2300      	movs	r3, #0
 800ef48:	757b      	strb	r3, [r7, #21]
	uint8_t  j            = 0;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	753b      	strb	r3, [r7, #20]
	uint8_t  blb            = 0;
 800ef4e:	2300      	movs	r3, #0
 800ef50:	75fb      	strb	r3, [r7, #23]
	uint8_t  pulse_no     = 0;
 800ef52:	2300      	movs	r3, #0
 800ef54:	74fb      	strb	r3, [r7, #19]

	uint8_t  max_filter_half_width = 0;
 800ef56:	2300      	movs	r3, #0
 800ef58:	74bb      	strb	r3, [r7, #18]

	LOG_FUNCTION_START("");



	max_filter_half_width = palgo->VL53LX_p_030 - 1;
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	78db      	ldrb	r3, [r3, #3]
 800ef5e:	3b01      	subs	r3, #1
 800ef60:	74bb      	strb	r3, [r7, #18]
	max_filter_half_width = max_filter_half_width >> 1;
 800ef62:	7cbb      	ldrb	r3, [r7, #18]
 800ef64:	085b      	lsrs	r3, r3, #1
 800ef66:	74bb      	strb	r3, [r7, #18]

	for (blb = palgo->VL53LX_p_044;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800ef6e:	75fb      	strb	r3, [r7, #23]
 800ef70:	e0a2      	b.n	800f0b8 <VL53LX_f_009+0x17e>
		palgo->VL53LX_p_030);
		blb++) {



		i =  blb      % palgo->VL53LX_p_030;
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	78da      	ldrb	r2, [r3, #3]
 800ef76:	7dfb      	ldrb	r3, [r7, #23]
 800ef78:	fbb3 f1f2 	udiv	r1, r3, r2
 800ef7c:	fb01 f202 	mul.w	r2, r1, r2
 800ef80:	1a9b      	subs	r3, r3, r2
 800ef82:	757b      	strb	r3, [r7, #21]
		j = (blb + 1) % palgo->VL53LX_p_030;
 800ef84:	7dfb      	ldrb	r3, [r7, #23]
 800ef86:	3301      	adds	r3, #1
 800ef88:	687a      	ldr	r2, [r7, #4]
 800ef8a:	78d2      	ldrb	r2, [r2, #3]
 800ef8c:	fb93 f1f2 	sdiv	r1, r3, r2
 800ef90:	fb01 f202 	mul.w	r2, r1, r2
 800ef94:	1a9b      	subs	r3, r3, r2
 800ef96:	753b      	strb	r3, [r7, #20]



		if (i < palgo->VL53LX_p_021 &&
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	789b      	ldrb	r3, [r3, #2]
 800ef9c:	7d7a      	ldrb	r2, [r7, #21]
 800ef9e:	429a      	cmp	r2, r3
 800efa0:	f080 8087 	bcs.w	800f0b2 <VL53LX_f_009+0x178>
				j < palgo->VL53LX_p_021) {
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	789b      	ldrb	r3, [r3, #2]
		if (i < palgo->VL53LX_p_021 &&
 800efa8:	7d3a      	ldrb	r2, [r7, #20]
 800efaa:	429a      	cmp	r2, r3
 800efac:	f080 8081 	bcs.w	800f0b2 <VL53LX_f_009+0x178>



			if (palgo->VL53LX_p_042[i] == 0 &&
 800efb0:	7d7b      	ldrb	r3, [r7, #21]
 800efb2:	687a      	ldr	r2, [r7, #4]
 800efb4:	4413      	add	r3, r2
 800efb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d12f      	bne.n	800f01e <VL53LX_f_009+0xe4>
					palgo->VL53LX_p_042[j] > 0) {
 800efbe:	7d3b      	ldrb	r3, [r7, #20]
 800efc0:	687a      	ldr	r2, [r7, #4]
 800efc2:	4413      	add	r3, r2
 800efc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
			if (palgo->VL53LX_p_042[i] == 0 &&
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d028      	beq.n	800f01e <VL53LX_f_009+0xe4>

				pulse_no = palgo->VL53LX_p_042[j] - 1;
 800efcc:	7d3b      	ldrb	r3, [r7, #20]
 800efce:	687a      	ldr	r2, [r7, #4]
 800efd0:	4413      	add	r3, r2
 800efd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800efd6:	3b01      	subs	r3, #1
 800efd8:	74fb      	strb	r3, [r7, #19]

				if (pulse_no < palgo->VL53LX_p_045) {
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 800efe0:	7cfa      	ldrb	r2, [r7, #19]
 800efe2:	429a      	cmp	r2, r3
 800efe4:	d21b      	bcs.n	800f01e <VL53LX_f_009+0xe4>
					pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800efe6:	7cfa      	ldrb	r2, [r7, #19]
 800efe8:	4613      	mov	r3, r2
 800efea:	00db      	lsls	r3, r3, #3
 800efec:	4413      	add	r3, r2
 800efee:	009b      	lsls	r3, r3, #2
 800eff0:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800eff4:	687a      	ldr	r2, [r7, #4]
 800eff6:	4413      	add	r3, r2
 800eff8:	3304      	adds	r3, #4
 800effa:	60fb      	str	r3, [r7, #12]
					pdata->VL53LX_p_012 = blb;
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	7dfa      	ldrb	r2, [r7, #23]
 800f000:	701a      	strb	r2, [r3, #0]
					pdata->VL53LX_p_019    = blb + 1;
 800f002:	7dfb      	ldrb	r3, [r7, #23]
 800f004:	3301      	adds	r3, #1
 800f006:	b2da      	uxtb	r2, r3
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	705a      	strb	r2, [r3, #1]
					pdata->VL53LX_p_023   = 0xFF;
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	22ff      	movs	r2, #255	@ 0xff
 800f010:	709a      	strb	r2, [r3, #2]
					pdata->VL53LX_p_024     = 0;
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	2200      	movs	r2, #0
 800f016:	70da      	strb	r2, [r3, #3]
					pdata->VL53LX_p_013   = 0;
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	2200      	movs	r2, #0
 800f01c:	711a      	strb	r2, [r3, #4]
				}
			}



			if (palgo->VL53LX_p_042[i] > 0
 800f01e:	7d7b      	ldrb	r3, [r7, #21]
 800f020:	687a      	ldr	r2, [r7, #4]
 800f022:	4413      	add	r3, r2
 800f024:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d042      	beq.n	800f0b2 <VL53LX_f_009+0x178>
				&& palgo->VL53LX_p_042[j] == 0) {
 800f02c:	7d3b      	ldrb	r3, [r7, #20]
 800f02e:	687a      	ldr	r2, [r7, #4]
 800f030:	4413      	add	r3, r2
 800f032:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f036:	2b00      	cmp	r3, #0
 800f038:	d13b      	bne.n	800f0b2 <VL53LX_f_009+0x178>

				pulse_no = palgo->VL53LX_p_042[i] - 1;
 800f03a:	7d7b      	ldrb	r3, [r7, #21]
 800f03c:	687a      	ldr	r2, [r7, #4]
 800f03e:	4413      	add	r3, r2
 800f040:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f044:	3b01      	subs	r3, #1
 800f046:	74fb      	strb	r3, [r7, #19]

				if (pulse_no < palgo->VL53LX_p_045) {
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 800f04e:	7cfa      	ldrb	r2, [r7, #19]
 800f050:	429a      	cmp	r2, r3
 800f052:	d22e      	bcs.n	800f0b2 <VL53LX_f_009+0x178>
					pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800f054:	7cfa      	ldrb	r2, [r7, #19]
 800f056:	4613      	mov	r3, r2
 800f058:	00db      	lsls	r3, r3, #3
 800f05a:	4413      	add	r3, r2
 800f05c:	009b      	lsls	r3, r3, #2
 800f05e:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800f062:	687a      	ldr	r2, [r7, #4]
 800f064:	4413      	add	r3, r2
 800f066:	3304      	adds	r3, #4
 800f068:	60fb      	str	r3, [r7, #12]

					pdata->VL53LX_p_024    = blb;
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	7dfa      	ldrb	r2, [r7, #23]
 800f06e:	70da      	strb	r2, [r3, #3]
					pdata->VL53LX_p_013  = blb + 1;
 800f070:	7dfb      	ldrb	r3, [r7, #23]
 800f072:	3301      	adds	r3, #1
 800f074:	b2da      	uxtb	r2, r3
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	711a      	strb	r2, [r3, #4]

					pdata->VL53LX_p_025 =
						(pdata->VL53LX_p_024 + 1) -
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	78da      	ldrb	r2, [r3, #3]
						pdata->VL53LX_p_019;
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	785b      	ldrb	r3, [r3, #1]
						(pdata->VL53LX_p_024 + 1) -
 800f082:	1ad3      	subs	r3, r2, r3
 800f084:	b2db      	uxtb	r3, r3
 800f086:	3301      	adds	r3, #1
 800f088:	b2da      	uxtb	r2, r3
					pdata->VL53LX_p_025 =
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	715a      	strb	r2, [r3, #5]
					pdata->VL53LX_p_051 =
						(pdata->VL53LX_p_013 + 1) -
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	791a      	ldrb	r2, [r3, #4]
						pdata->VL53LX_p_012;
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	781b      	ldrb	r3, [r3, #0]
						(pdata->VL53LX_p_013 + 1) -
 800f096:	1ad3      	subs	r3, r2, r3
 800f098:	b2db      	uxtb	r3, r3
 800f09a:	3301      	adds	r3, #1
 800f09c:	b2da      	uxtb	r2, r3
					pdata->VL53LX_p_051 =
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	719a      	strb	r2, [r3, #6]

					if (pdata->VL53LX_p_051 >
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	799b      	ldrb	r3, [r3, #6]
 800f0a6:	7cba      	ldrb	r2, [r7, #18]
 800f0a8:	429a      	cmp	r2, r3
 800f0aa:	d202      	bcs.n	800f0b2 <VL53LX_f_009+0x178>
						max_filter_half_width)
						pdata->VL53LX_p_051 =
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	7cba      	ldrb	r2, [r7, #18]
 800f0b0:	719a      	strb	r2, [r3, #6]
		blb++) {
 800f0b2:	7dfb      	ldrb	r3, [r7, #23]
 800f0b4:	3301      	adds	r3, #1
 800f0b6:	75fb      	strb	r3, [r7, #23]
		blb < (palgo->VL53LX_p_044 +
 800f0b8:	7dfa      	ldrb	r2, [r7, #23]
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800f0c0:	4619      	mov	r1, r3
		palgo->VL53LX_p_030);
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	78db      	ldrb	r3, [r3, #3]
		blb < (palgo->VL53LX_p_044 +
 800f0c6:	440b      	add	r3, r1
 800f0c8:	429a      	cmp	r2, r3
 800f0ca:	f6ff af52 	blt.w	800ef72 <VL53LX_f_009+0x38>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800f0ce:	f997 3016 	ldrsb.w	r3, [r7, #22]

}
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	371c      	adds	r7, #28
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0dc:	4770      	bx	lr

0800f0de <VL53LX_f_016>:


VL53LX_Error VL53LX_f_016(
	VL53LX_HistTargetOrder                target_order,
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800f0de:	b580      	push	{r7, lr}
 800f0e0:	b090      	sub	sp, #64	@ 0x40
 800f0e2:	af00      	add	r7, sp, #0
 800f0e4:	4603      	mov	r3, r0
 800f0e6:	6039      	str	r1, [r7, #0]
 800f0e8:	71fb      	strb	r3, [r7, #7]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	VL53LX_hist_pulse_data_t  tmp;
	VL53LX_hist_pulse_data_t *ptmp = &tmp;
 800f0f0:	f107 030c 	add.w	r3, r7, #12
 800f0f4:	63bb      	str	r3, [r7, #56]	@ 0x38
	VL53LX_hist_pulse_data_t *p0;
	VL53LX_hist_pulse_data_t *p1;

	uint8_t i       = 0;
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t swapped = 1;
 800f0fc:	2301      	movs	r3, #1
 800f0fe:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	LOG_FUNCTION_START("");

	if (!(palgo->VL53LX_p_046 > 1))
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800f108:	2b01      	cmp	r3, #1
 800f10a:	d965      	bls.n	800f1d8 <VL53LX_f_016+0xfa>
		goto ENDFUNC;

	while (swapped > 0) {
 800f10c:	e05f      	b.n	800f1ce <VL53LX_f_016+0xf0>

		swapped = 0;
 800f10e:	2300      	movs	r3, #0
 800f110:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

		for (i = 1; i < palgo->VL53LX_p_046; i++) {
 800f114:	2301      	movs	r3, #1
 800f116:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800f11a:	e051      	b.n	800f1c0 <VL53LX_f_016+0xe2>

			p0 = &(palgo->VL53LX_p_003[i-1]);
 800f11c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f120:	1e5a      	subs	r2, r3, #1
 800f122:	4613      	mov	r3, r2
 800f124:	00db      	lsls	r3, r3, #3
 800f126:	4413      	add	r3, r2
 800f128:	009b      	lsls	r3, r3, #2
 800f12a:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800f12e:	683a      	ldr	r2, [r7, #0]
 800f130:	4413      	add	r3, r2
 800f132:	3304      	adds	r3, #4
 800f134:	637b      	str	r3, [r7, #52]	@ 0x34
			p1 = &(palgo->VL53LX_p_003[i]);
 800f136:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800f13a:	4613      	mov	r3, r2
 800f13c:	00db      	lsls	r3, r3, #3
 800f13e:	4413      	add	r3, r2
 800f140:	009b      	lsls	r3, r3, #2
 800f142:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800f146:	683a      	ldr	r2, [r7, #0]
 800f148:	4413      	add	r3, r2
 800f14a:	3304      	adds	r3, #4
 800f14c:	633b      	str	r3, [r7, #48]	@ 0x30



			if (target_order
 800f14e:	79fb      	ldrb	r3, [r7, #7]
 800f150:	2b02      	cmp	r3, #2
 800f152:	d118      	bne.n	800f186 <VL53LX_f_016+0xa8>
			== VL53LX_HIST_TARGET_ORDER__STRONGEST_FIRST) {

				if (p0->VL53LX_p_010 <
 800f154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f156:	691a      	ldr	r2, [r3, #16]
						p1->VL53LX_p_010) {
 800f158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f15a:	691b      	ldr	r3, [r3, #16]
				if (p0->VL53LX_p_010 <
 800f15c:	429a      	cmp	r2, r3
 800f15e:	da2a      	bge.n	800f1b6 <VL53LX_f_016+0xd8>



					memcpy(ptmp,
 800f160:	2224      	movs	r2, #36	@ 0x24
 800f162:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f164:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f166:	f00f fdcc 	bl	801ed02 <memcpy>
					p1, sizeof(VL53LX_hist_pulse_data_t));
					memcpy(p1,
 800f16a:	2224      	movs	r2, #36	@ 0x24
 800f16c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f16e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f170:	f00f fdc7 	bl	801ed02 <memcpy>
					p0, sizeof(VL53LX_hist_pulse_data_t));
					memcpy(p0,
 800f174:	2224      	movs	r2, #36	@ 0x24
 800f176:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f178:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800f17a:	f00f fdc2 	bl	801ed02 <memcpy>
					ptmp, sizeof(VL53LX_hist_pulse_data_t));

					swapped = 1;
 800f17e:	2301      	movs	r3, #1
 800f180:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800f184:	e017      	b.n	800f1b6 <VL53LX_f_016+0xd8>
				}

			} else {

				if (p0->VL53LX_p_011 > p1->VL53LX_p_011) {
 800f186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f188:	699a      	ldr	r2, [r3, #24]
 800f18a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f18c:	699b      	ldr	r3, [r3, #24]
 800f18e:	429a      	cmp	r2, r3
 800f190:	d911      	bls.n	800f1b6 <VL53LX_f_016+0xd8>



					memcpy(ptmp,
 800f192:	2224      	movs	r2, #36	@ 0x24
 800f194:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f196:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f198:	f00f fdb3 	bl	801ed02 <memcpy>
					p1, sizeof(VL53LX_hist_pulse_data_t));
					memcpy(p1,
 800f19c:	2224      	movs	r2, #36	@ 0x24
 800f19e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f1a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f1a2:	f00f fdae 	bl	801ed02 <memcpy>
					p0,   sizeof(VL53LX_hist_pulse_data_t));
					memcpy(p0,
 800f1a6:	2224      	movs	r2, #36	@ 0x24
 800f1a8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f1aa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800f1ac:	f00f fda9 	bl	801ed02 <memcpy>
					ptmp, sizeof(VL53LX_hist_pulse_data_t));

					swapped = 1;
 800f1b0:	2301      	movs	r3, #1
 800f1b2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
		for (i = 1; i < palgo->VL53LX_p_046; i++) {
 800f1b6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f1ba:	3301      	adds	r3, #1
 800f1bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800f1c6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800f1ca:	429a      	cmp	r2, r3
 800f1cc:	d3a6      	bcc.n	800f11c <VL53LX_f_016+0x3e>
	while (swapped > 0) {
 800f1ce:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d19b      	bne.n	800f10e <VL53LX_f_016+0x30>

			}
		}
	}

ENDFUNC:
 800f1d6:	e000      	b.n	800f1da <VL53LX_f_016+0xfc>
		goto ENDFUNC;
 800f1d8:	bf00      	nop
	LOG_FUNCTION_END(status);

	return status;
 800f1da:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d

}
 800f1de:	4618      	mov	r0, r3
 800f1e0:	3740      	adds	r7, #64	@ 0x40
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd80      	pop	{r7, pc}

0800f1e6 <VL53LX_f_010>:

VL53LX_Error VL53LX_f_010(
	uint8_t                                pulse_no,
	VL53LX_histogram_bin_data_t           *pbins,
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800f1e6:	b480      	push	{r7}
 800f1e8:	b087      	sub	sp, #28
 800f1ea:	af00      	add	r7, sp, #0
 800f1ec:	4603      	mov	r3, r0
 800f1ee:	60b9      	str	r1, [r7, #8]
 800f1f0:	607a      	str	r2, [r7, #4]
 800f1f2:	73fb      	strb	r3, [r7, #15]


	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	75bb      	strb	r3, [r7, #22]

	uint8_t  i            = 0;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	757b      	strb	r3, [r7, #21]
	uint8_t  lb            = 0;
 800f1fc:	2300      	movs	r3, #0
 800f1fe:	75fb      	strb	r3, [r7, #23]

	VL53LX_hist_pulse_data_t *pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800f200:	7bfa      	ldrb	r2, [r7, #15]
 800f202:	4613      	mov	r3, r2
 800f204:	00db      	lsls	r3, r3, #3
 800f206:	4413      	add	r3, r2
 800f208:	009b      	lsls	r3, r3, #2
 800f20a:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800f20e:	687a      	ldr	r2, [r7, #4]
 800f210:	4413      	add	r3, r2
 800f212:	3304      	adds	r3, #4
 800f214:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");



	pdata->VL53LX_p_017  = 0;
 800f216:	693b      	ldr	r3, [r7, #16]
 800f218:	2200      	movs	r2, #0
 800f21a:	60da      	str	r2, [r3, #12]
	pdata->VL53LX_p_016 = 0;
 800f21c:	693b      	ldr	r3, [r7, #16]
 800f21e:	2200      	movs	r2, #0
 800f220:	609a      	str	r2, [r3, #8]

	for (lb = pdata->VL53LX_p_012; lb <= pdata->VL53LX_p_013; lb++) {
 800f222:	693b      	ldr	r3, [r7, #16]
 800f224:	781b      	ldrb	r3, [r3, #0]
 800f226:	75fb      	strb	r3, [r7, #23]
 800f228:	e01c      	b.n	800f264 <VL53LX_f_010+0x7e>
		i =  lb % palgo->VL53LX_p_030;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	78da      	ldrb	r2, [r3, #3]
 800f22e:	7dfb      	ldrb	r3, [r7, #23]
 800f230:	fbb3 f1f2 	udiv	r1, r3, r2
 800f234:	fb01 f202 	mul.w	r2, r1, r2
 800f238:	1a9b      	subs	r3, r3, r2
 800f23a:	757b      	strb	r3, [r7, #21]
		pdata->VL53LX_p_017  += pbins->bin_data[i];
 800f23c:	693b      	ldr	r3, [r7, #16]
 800f23e:	68da      	ldr	r2, [r3, #12]
 800f240:	7d79      	ldrb	r1, [r7, #21]
 800f242:	68bb      	ldr	r3, [r7, #8]
 800f244:	3106      	adds	r1, #6
 800f246:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f24a:	441a      	add	r2, r3
 800f24c:	693b      	ldr	r3, [r7, #16]
 800f24e:	60da      	str	r2, [r3, #12]
		pdata->VL53LX_p_016 += palgo->VL53LX_p_028;
 800f250:	693b      	ldr	r3, [r7, #16]
 800f252:	689a      	ldr	r2, [r3, #8]
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	689b      	ldr	r3, [r3, #8]
 800f258:	441a      	add	r2, r3
 800f25a:	693b      	ldr	r3, [r7, #16]
 800f25c:	609a      	str	r2, [r3, #8]
	for (lb = pdata->VL53LX_p_012; lb <= pdata->VL53LX_p_013; lb++) {
 800f25e:	7dfb      	ldrb	r3, [r7, #23]
 800f260:	3301      	adds	r3, #1
 800f262:	75fb      	strb	r3, [r7, #23]
 800f264:	693b      	ldr	r3, [r7, #16]
 800f266:	791b      	ldrb	r3, [r3, #4]
 800f268:	7dfa      	ldrb	r2, [r7, #23]
 800f26a:	429a      	cmp	r2, r3
 800f26c:	d9dd      	bls.n	800f22a <VL53LX_f_010+0x44>
	}



	pdata->VL53LX_p_010 =
		pdata->VL53LX_p_017 - pdata->VL53LX_p_016;
 800f26e:	693b      	ldr	r3, [r7, #16]
 800f270:	68da      	ldr	r2, [r3, #12]
 800f272:	693b      	ldr	r3, [r7, #16]
 800f274:	689b      	ldr	r3, [r3, #8]
 800f276:	1ad2      	subs	r2, r2, r3
	pdata->VL53LX_p_010 =
 800f278:	693b      	ldr	r3, [r7, #16]
 800f27a:	611a      	str	r2, [r3, #16]

	LOG_FUNCTION_END(status);

	return status;
 800f27c:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800f280:	4618      	mov	r0, r3
 800f282:	371c      	adds	r7, #28
 800f284:	46bd      	mov	sp, r7
 800f286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28a:	4770      	bx	lr

0800f28c <VL53LX_f_015>:
VL53LX_Error VL53LX_f_015(
	uint8_t                                pulse_no,
	uint8_t                                clip_events,
	VL53LX_histogram_bin_data_t           *pbins,
	VL53LX_hist_gen3_algo_private_data_t  *palgo)
{
 800f28c:	b590      	push	{r4, r7, lr}
 800f28e:	b08d      	sub	sp, #52	@ 0x34
 800f290:	af02      	add	r7, sp, #8
 800f292:	60ba      	str	r2, [r7, #8]
 800f294:	607b      	str	r3, [r7, #4]
 800f296:	4603      	mov	r3, r0
 800f298:	73fb      	strb	r3, [r7, #15]
 800f29a:	460b      	mov	r3, r1
 800f29c:	73bb      	strb	r3, [r7, #14]


	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800f29e:	2300      	movs	r3, #0
 800f2a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	uint8_t   i            = 0;
 800f2a4:	2300      	movs	r3, #0
 800f2a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	int16_t   VL53LX_p_012 = 0;
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	843b      	strh	r3, [r7, #32]
	int16_t   VL53LX_p_013   = 0;
 800f2ae:	2300      	movs	r3, #0
 800f2b0:	83fb      	strh	r3, [r7, #30]
	int16_t   window_width = 0;
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint32_t  tmp_phase    = 0;
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	61bb      	str	r3, [r7, #24]

	VL53LX_hist_pulse_data_t *pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800f2ba:	7bfa      	ldrb	r2, [r7, #15]
 800f2bc:	4613      	mov	r3, r2
 800f2be:	00db      	lsls	r3, r3, #3
 800f2c0:	4413      	add	r3, r2
 800f2c2:	009b      	lsls	r3, r3, #2
 800f2c4:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800f2c8:	687a      	ldr	r2, [r7, #4]
 800f2ca:	4413      	add	r3, r2
 800f2cc:	3304      	adds	r3, #4
 800f2ce:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");



	if (pdata->VL53LX_p_023 == 0xFF)
 800f2d0:	697b      	ldr	r3, [r7, #20]
 800f2d2:	789b      	ldrb	r3, [r3, #2]
 800f2d4:	2bff      	cmp	r3, #255	@ 0xff
 800f2d6:	d102      	bne.n	800f2de <VL53LX_f_015+0x52>
		pdata->VL53LX_p_023 = 1;
 800f2d8:	697b      	ldr	r3, [r7, #20]
 800f2da:	2201      	movs	r2, #1
 800f2dc:	709a      	strb	r2, [r3, #2]

	i = pdata->VL53LX_p_023 % palgo->VL53LX_p_030;
 800f2de:	697b      	ldr	r3, [r7, #20]
 800f2e0:	789b      	ldrb	r3, [r3, #2]
 800f2e2:	687a      	ldr	r2, [r7, #4]
 800f2e4:	78d2      	ldrb	r2, [r2, #3]
 800f2e6:	fbb3 f1f2 	udiv	r1, r3, r2
 800f2ea:	fb01 f202 	mul.w	r2, r1, r2
 800f2ee:	1a9b      	subs	r3, r3, r2
 800f2f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	VL53LX_p_012  = (int16_t)i;
 800f2f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f2f8:	843b      	strh	r3, [r7, #32]
	VL53LX_p_012 += (int16_t)pdata->VL53LX_p_012;
 800f2fa:	697b      	ldr	r3, [r7, #20]
 800f2fc:	781b      	ldrb	r3, [r3, #0]
 800f2fe:	461a      	mov	r2, r3
 800f300:	8c3b      	ldrh	r3, [r7, #32]
 800f302:	4413      	add	r3, r2
 800f304:	b29b      	uxth	r3, r3
 800f306:	843b      	strh	r3, [r7, #32]
	VL53LX_p_012 -= (int16_t)pdata->VL53LX_p_023;
 800f308:	8c3b      	ldrh	r3, [r7, #32]
 800f30a:	697a      	ldr	r2, [r7, #20]
 800f30c:	7892      	ldrb	r2, [r2, #2]
 800f30e:	1a9b      	subs	r3, r3, r2
 800f310:	b29b      	uxth	r3, r3
 800f312:	843b      	strh	r3, [r7, #32]

	VL53LX_p_013    = (int16_t)i;
 800f314:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f318:	83fb      	strh	r3, [r7, #30]
	VL53LX_p_013   += (int16_t)pdata->VL53LX_p_013;
 800f31a:	697b      	ldr	r3, [r7, #20]
 800f31c:	791b      	ldrb	r3, [r3, #4]
 800f31e:	461a      	mov	r2, r3
 800f320:	8bfb      	ldrh	r3, [r7, #30]
 800f322:	4413      	add	r3, r2
 800f324:	b29b      	uxth	r3, r3
 800f326:	83fb      	strh	r3, [r7, #30]
	VL53LX_p_013   -= (int16_t)pdata->VL53LX_p_023;
 800f328:	8bfb      	ldrh	r3, [r7, #30]
 800f32a:	697a      	ldr	r2, [r7, #20]
 800f32c:	7892      	ldrb	r2, [r2, #2]
 800f32e:	1a9b      	subs	r3, r3, r2
 800f330:	b29b      	uxth	r3, r3
 800f332:	83fb      	strh	r3, [r7, #30]


	window_width = VL53LX_p_013 - VL53LX_p_012;
 800f334:	8bfa      	ldrh	r2, [r7, #30]
 800f336:	8c3b      	ldrh	r3, [r7, #32]
 800f338:	1ad3      	subs	r3, r2, r3
 800f33a:	b29b      	uxth	r3, r3
 800f33c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	if (window_width > 3)
 800f33e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800f342:	2b03      	cmp	r3, #3
 800f344:	dd01      	ble.n	800f34a <VL53LX_f_015+0xbe>
		window_width = 3;
 800f346:	2303      	movs	r3, #3
 800f348:	84bb      	strh	r3, [r7, #36]	@ 0x24

	status =
		VL53LX_f_020(
			VL53LX_p_012,
			VL53LX_p_012 + window_width,
 800f34a:	8c3a      	ldrh	r2, [r7, #32]
 800f34c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f34e:	4413      	add	r3, r2
 800f350:	b29b      	uxth	r3, r3
		VL53LX_f_020(
 800f352:	b219      	sxth	r1, r3
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	78da      	ldrb	r2, [r3, #3]
 800f358:	697b      	ldr	r3, [r7, #20]
 800f35a:	3314      	adds	r3, #20
 800f35c:	7bbc      	ldrb	r4, [r7, #14]
 800f35e:	f9b7 0020 	ldrsh.w	r0, [r7, #32]
 800f362:	9301      	str	r3, [sp, #4]
 800f364:	68bb      	ldr	r3, [r7, #8]
 800f366:	9300      	str	r3, [sp, #0]
 800f368:	4623      	mov	r3, r4
 800f36a:	f000 f846 	bl	800f3fa <VL53LX_f_020>
 800f36e:	4603      	mov	r3, r0
 800f370:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			clip_events,
			pbins,
			&(pdata->VL53LX_p_026));


	if (status == VL53LX_ERROR_NONE)
 800f374:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d114      	bne.n	800f3a6 <VL53LX_f_015+0x11a>
		status =
			VL53LX_f_020(
				VL53LX_p_013 - window_width,
 800f37c:	8bfa      	ldrh	r2, [r7, #30]
 800f37e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f380:	1ad3      	subs	r3, r2, r3
 800f382:	b29b      	uxth	r3, r3
			VL53LX_f_020(
 800f384:	b218      	sxth	r0, r3
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	78da      	ldrb	r2, [r3, #3]
 800f38a:	697b      	ldr	r3, [r7, #20]
 800f38c:	331c      	adds	r3, #28
 800f38e:	7bbc      	ldrb	r4, [r7, #14]
 800f390:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 800f394:	9301      	str	r3, [sp, #4]
 800f396:	68bb      	ldr	r3, [r7, #8]
 800f398:	9300      	str	r3, [sp, #0]
 800f39a:	4623      	mov	r3, r4
 800f39c:	f000 f82d 	bl	800f3fa <VL53LX_f_020>
 800f3a0:	4603      	mov	r3, r0
 800f3a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				clip_events,
				pbins,
				&(pdata->VL53LX_p_027));


	if (pdata->VL53LX_p_026 > pdata->VL53LX_p_027) {
 800f3a6:	697b      	ldr	r3, [r7, #20]
 800f3a8:	695a      	ldr	r2, [r3, #20]
 800f3aa:	697b      	ldr	r3, [r7, #20]
 800f3ac:	69db      	ldr	r3, [r3, #28]
 800f3ae:	429a      	cmp	r2, r3
 800f3b0:	d909      	bls.n	800f3c6 <VL53LX_f_015+0x13a>
		tmp_phase        = pdata->VL53LX_p_026;
 800f3b2:	697b      	ldr	r3, [r7, #20]
 800f3b4:	695b      	ldr	r3, [r3, #20]
 800f3b6:	61bb      	str	r3, [r7, #24]
		pdata->VL53LX_p_026 = pdata->VL53LX_p_027;
 800f3b8:	697b      	ldr	r3, [r7, #20]
 800f3ba:	69da      	ldr	r2, [r3, #28]
 800f3bc:	697b      	ldr	r3, [r7, #20]
 800f3be:	615a      	str	r2, [r3, #20]
		pdata->VL53LX_p_027 = tmp_phase;
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	69ba      	ldr	r2, [r7, #24]
 800f3c4:	61da      	str	r2, [r3, #28]
	}


	if (pdata->VL53LX_p_011 < pdata->VL53LX_p_026)
 800f3c6:	697b      	ldr	r3, [r7, #20]
 800f3c8:	699a      	ldr	r2, [r3, #24]
 800f3ca:	697b      	ldr	r3, [r7, #20]
 800f3cc:	695b      	ldr	r3, [r3, #20]
 800f3ce:	429a      	cmp	r2, r3
 800f3d0:	d203      	bcs.n	800f3da <VL53LX_f_015+0x14e>
		pdata->VL53LX_p_026 = pdata->VL53LX_p_011;
 800f3d2:	697b      	ldr	r3, [r7, #20]
 800f3d4:	699a      	ldr	r2, [r3, #24]
 800f3d6:	697b      	ldr	r3, [r7, #20]
 800f3d8:	615a      	str	r2, [r3, #20]


	if (pdata->VL53LX_p_011 > pdata->VL53LX_p_027)
 800f3da:	697b      	ldr	r3, [r7, #20]
 800f3dc:	699a      	ldr	r2, [r3, #24]
 800f3de:	697b      	ldr	r3, [r7, #20]
 800f3e0:	69db      	ldr	r3, [r3, #28]
 800f3e2:	429a      	cmp	r2, r3
 800f3e4:	d903      	bls.n	800f3ee <VL53LX_f_015+0x162>
		pdata->VL53LX_p_027 = pdata->VL53LX_p_011;
 800f3e6:	697b      	ldr	r3, [r7, #20]
 800f3e8:	699a      	ldr	r2, [r3, #24]
 800f3ea:	697b      	ldr	r3, [r7, #20]
 800f3ec:	61da      	str	r2, [r3, #28]

	LOG_FUNCTION_END(status);

	return status;
 800f3ee:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	372c      	adds	r7, #44	@ 0x2c
 800f3f6:	46bd      	mov	sp, r7
 800f3f8:	bd90      	pop	{r4, r7, pc}

0800f3fa <VL53LX_f_020>:
	int16_t                            VL53LX_p_024,
	uint8_t                            VL53LX_p_030,
	uint8_t                            clip_events,
	VL53LX_histogram_bin_data_t       *pbins,
	uint32_t                          *pphase)
{
 800f3fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3fe:	b09b      	sub	sp, #108	@ 0x6c
 800f400:	af00      	add	r7, sp, #0
 800f402:	461c      	mov	r4, r3
 800f404:	4603      	mov	r3, r0
 800f406:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f408:	460b      	mov	r3, r1
 800f40a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800f40c:	4613      	mov	r3, r2
 800f40e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800f412:	4623      	mov	r3, r4
 800f414:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a


	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800f418:	2300      	movs	r3, #0
 800f41a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	int16_t  i            = 0;
 800f41e:	2300      	movs	r3, #0
 800f420:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	int16_t  lb            = 0;
 800f424:	2300      	movs	r3, #0
 800f426:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	int64_t VL53LX_p_018        = 0;
 800f42a:	f04f 0200 	mov.w	r2, #0
 800f42e:	f04f 0300 	mov.w	r3, #0
 800f432:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	int64_t event_sum     = 0;
 800f436:	f04f 0200 	mov.w	r2, #0
 800f43a:	f04f 0300 	mov.w	r3, #0
 800f43e:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	int64_t weighted_sum  = 0;
 800f442:	f04f 0200 	mov.w	r2, #0
 800f446:	f04f 0300 	mov.w	r3, #0
 800f44a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	LOG_FUNCTION_START("");

	*pphase = VL53LX_MAX_ALLOWED_PHASE;
 800f44e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f452:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f456:	6013      	str	r3, [r2, #0]

	if (VL53LX_p_030 != 0)
 800f458:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	f000 809b 	beq.w	800f598 <VL53LX_f_020+0x19e>
	for (lb = VL53LX_p_019; lb <= VL53LX_p_024; lb++) {
 800f462:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f464:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800f468:	e08f      	b.n	800f58a <VL53LX_f_020+0x190>

		if (lb < 0)
 800f46a:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 800f46e:	2b00      	cmp	r3, #0
 800f470:	da09      	bge.n	800f486 <VL53LX_f_020+0x8c>
			i = lb + (int16_t)VL53LX_p_030;
 800f472:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f476:	b29a      	uxth	r2, r3
 800f478:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800f47c:	4413      	add	r3, r2
 800f47e:	b29b      	uxth	r3, r3
 800f480:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800f484:	e00a      	b.n	800f49c <VL53LX_f_020+0xa2>
		else
			i = lb % (int16_t)VL53LX_p_030;
 800f486:	f9b7 1064 	ldrsh.w	r1, [r7, #100]	@ 0x64
 800f48a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800f48e:	fb91 f3f2 	sdiv	r3, r1, r2
 800f492:	fb02 f303 	mul.w	r3, r2, r3
 800f496:	1acb      	subs	r3, r1, r3
 800f498:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

		if ((i >= 0) && (i < VL53LX_HISTOGRAM_BUFFER_SIZE)) {
 800f49c:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	db6b      	blt.n	800f57c <VL53LX_f_020+0x182>
 800f4a4:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800f4a8:	2b17      	cmp	r3, #23
 800f4aa:	dc67      	bgt.n	800f57c <VL53LX_f_020+0x182>
			VL53LX_p_018 =
				(int64_t)pbins->bin_data[i] -
 800f4ac:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 800f4b0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800f4b4:	3306      	adds	r3, #6
 800f4b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f4ba:	17da      	asrs	r2, r3, #31
 800f4bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f4be:	62fa      	str	r2, [r7, #44]	@ 0x2c
				(int64_t)pbins->VL53LX_p_028;
 800f4c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f4c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f4c8:	17da      	asrs	r2, r3, #31
 800f4ca:	623b      	str	r3, [r7, #32]
 800f4cc:	627a      	str	r2, [r7, #36]	@ 0x24
			VL53LX_p_018 =
 800f4ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4d0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800f4d4:	4602      	mov	r2, r0
 800f4d6:	1a9b      	subs	r3, r3, r2
 800f4d8:	61bb      	str	r3, [r7, #24]
 800f4da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4dc:	460a      	mov	r2, r1
 800f4de:	eb63 0302 	sbc.w	r3, r3, r2
 800f4e2:	61fb      	str	r3, [r7, #28]
 800f4e4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800f4e8:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58

			if (clip_events > 0 && VL53LX_p_018 < 0)
 800f4ec:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d009      	beq.n	800f508 <VL53LX_f_020+0x10e>
 800f4f4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	da05      	bge.n	800f508 <VL53LX_f_020+0x10e>
				VL53LX_p_018 = 0;
 800f4fc:	f04f 0200 	mov.w	r2, #0
 800f500:	f04f 0300 	mov.w	r3, #0
 800f504:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
			event_sum += VL53LX_p_018;
 800f508:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800f50c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800f510:	1884      	adds	r4, r0, r2
 800f512:	613c      	str	r4, [r7, #16]
 800f514:	eb41 0303 	adc.w	r3, r1, r3
 800f518:	617b      	str	r3, [r7, #20]
 800f51a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800f51e:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
			weighted_sum +=
				(VL53LX_p_018 * (1024 + (2048*(int64_t)lb)));
 800f522:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 800f526:	17da      	asrs	r2, r3, #31
 800f528:	633b      	str	r3, [r7, #48]	@ 0x30
 800f52a:	637a      	str	r2, [r7, #52]	@ 0x34
 800f52c:	f04f 0200 	mov.w	r2, #0
 800f530:	f04f 0300 	mov.w	r3, #0
 800f534:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f536:	02cb      	lsls	r3, r1, #11
 800f538:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f53a:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
 800f53e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f540:	02ca      	lsls	r2, r1, #11
 800f542:	f512 6580 	adds.w	r5, r2, #1024	@ 0x400
 800f546:	f143 0600 	adc.w	r6, r3, #0
 800f54a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f54c:	fb06 f203 	mul.w	r2, r6, r3
 800f550:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f552:	fb05 f303 	mul.w	r3, r5, r3
 800f556:	441a      	add	r2, r3
 800f558:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f55a:	fba3 ab05 	umull	sl, fp, r3, r5
 800f55e:	eb02 030b 	add.w	r3, r2, fp
 800f562:	469b      	mov	fp, r3
			weighted_sum +=
 800f564:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800f568:	eb12 010a 	adds.w	r1, r2, sl
 800f56c:	60b9      	str	r1, [r7, #8]
 800f56e:	eb43 030b 	adc.w	r3, r3, fp
 800f572:	60fb      	str	r3, [r7, #12]
 800f574:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800f578:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
	for (lb = VL53LX_p_019; lb <= VL53LX_p_024; lb++) {
 800f57c:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 800f580:	b29b      	uxth	r3, r3
 800f582:	3301      	adds	r3, #1
 800f584:	b29b      	uxth	r3, r3
 800f586:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800f58a:	f9b7 2064 	ldrsh.w	r2, [r7, #100]	@ 0x64
 800f58e:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800f592:	429a      	cmp	r2, r3
 800f594:	f77f af69 	ble.w	800f46a <VL53LX_f_020+0x70>
			VL53LX_TRACE_LEVEL_INFO,
			" event_sum = %8d, weighted_sum = %8d\n",
			event_sum, weighted_sum);
	}

	if (event_sum  > 0) {
 800f598:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800f59c:	2a01      	cmp	r2, #1
 800f59e:	f173 0300 	sbcs.w	r3, r3, #0
 800f5a2:	db39      	blt.n	800f618 <VL53LX_f_020+0x21e>
		weighted_sum += do_division_s(event_sum, 2);
 800f5a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800f5a8:	f04f 0000 	mov.w	r0, #0
 800f5ac:	f04f 0100 	mov.w	r1, #0
 800f5b0:	0fd8      	lsrs	r0, r3, #31
 800f5b2:	2100      	movs	r1, #0
 800f5b4:	eb10 0802 	adds.w	r8, r0, r2
 800f5b8:	eb41 0903 	adc.w	r9, r1, r3
 800f5bc:	f04f 0200 	mov.w	r2, #0
 800f5c0:	f04f 0300 	mov.w	r3, #0
 800f5c4:	ea4f 0258 	mov.w	r2, r8, lsr #1
 800f5c8:	ea42 72c9 	orr.w	r2, r2, r9, lsl #31
 800f5cc:	ea4f 0369 	mov.w	r3, r9, asr #1
 800f5d0:	4610      	mov	r0, r2
 800f5d2:	4619      	mov	r1, r3
 800f5d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800f5d8:	1814      	adds	r4, r2, r0
 800f5da:	603c      	str	r4, [r7, #0]
 800f5dc:	414b      	adcs	r3, r1
 800f5de:	607b      	str	r3, [r7, #4]
 800f5e0:	e9d7 3400 	ldrd	r3, r4, [r7]
 800f5e4:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
		weighted_sum = do_division_s(weighted_sum, event_sum);
 800f5e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800f5ec:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 800f5f0:	f7f1 fb3e 	bl	8000c70 <__aeabi_ldivmod>
 800f5f4:	4602      	mov	r2, r0
 800f5f6:	460b      	mov	r3, r1
 800f5f8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		if (weighted_sum < 0)
 800f5fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800f600:	2b00      	cmp	r3, #0
 800f602:	da05      	bge.n	800f610 <VL53LX_f_020+0x216>
			weighted_sum = 0;
 800f604:	f04f 0200 	mov.w	r2, #0
 800f608:	f04f 0300 	mov.w	r3, #0
 800f60c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		*pphase = (uint32_t)weighted_sum;
 800f610:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f612:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f616:	601a      	str	r2, [r3, #0]
	}

	LOG_FUNCTION_END(status);

	return status;
 800f618:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800f61c:	4618      	mov	r0, r3
 800f61e:	376c      	adds	r7, #108	@ 0x6c
 800f620:	46bd      	mov	sp, r7
 800f622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f626 <VL53LX_f_011>:
	uint8_t                                pulse_no,
	VL53LX_histogram_bin_data_t           *pbins,
	VL53LX_hist_gen3_algo_private_data_t  *palgo,
	int32_t                                pad_value,
	VL53LX_histogram_bin_data_t           *ppulse)
{
 800f626:	b580      	push	{r7, lr}
 800f628:	b086      	sub	sp, #24
 800f62a:	af00      	add	r7, sp, #0
 800f62c:	60b9      	str	r1, [r7, #8]
 800f62e:	607a      	str	r2, [r7, #4]
 800f630:	603b      	str	r3, [r7, #0]
 800f632:	4603      	mov	r3, r0
 800f634:	73fb      	strb	r3, [r7, #15]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800f636:	2300      	movs	r3, #0
 800f638:	75bb      	strb	r3, [r7, #22]

	uint8_t  i            = 0;
 800f63a:	2300      	movs	r3, #0
 800f63c:	757b      	strb	r3, [r7, #21]
	uint8_t  lb            = 0;
 800f63e:	2300      	movs	r3, #0
 800f640:	75fb      	strb	r3, [r7, #23]

	VL53LX_hist_pulse_data_t *pdata = &(palgo->VL53LX_p_003[pulse_no]);
 800f642:	7bfa      	ldrb	r2, [r7, #15]
 800f644:	4613      	mov	r3, r2
 800f646:	00db      	lsls	r3, r3, #3
 800f648:	4413      	add	r3, r2
 800f64a:	009b      	lsls	r3, r3, #2
 800f64c:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800f650:	687a      	ldr	r2, [r7, #4]
 800f652:	4413      	add	r3, r2
 800f654:	3304      	adds	r3, #4
 800f656:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");



	memcpy(ppulse, pbins, sizeof(VL53LX_histogram_bin_data_t));
 800f658:	22ac      	movs	r2, #172	@ 0xac
 800f65a:	68b9      	ldr	r1, [r7, #8]
 800f65c:	6a38      	ldr	r0, [r7, #32]
 800f65e:	f00f fb50 	bl	801ed02 <memcpy>



	for (lb = palgo->VL53LX_p_044;
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800f668:	75fb      	strb	r3, [r7, #23]
 800f66a:	e020      	b.n	800f6ae <VL53LX_f_011+0x88>
		lb < (palgo->VL53LX_p_044 +
		palgo->VL53LX_p_030);
		lb++) {

		if (lb < pdata->VL53LX_p_012 || lb > pdata->VL53LX_p_013) {
 800f66c:	693b      	ldr	r3, [r7, #16]
 800f66e:	781b      	ldrb	r3, [r3, #0]
 800f670:	7dfa      	ldrb	r2, [r7, #23]
 800f672:	429a      	cmp	r2, r3
 800f674:	d304      	bcc.n	800f680 <VL53LX_f_011+0x5a>
 800f676:	693b      	ldr	r3, [r7, #16]
 800f678:	791b      	ldrb	r3, [r3, #4]
 800f67a:	7dfa      	ldrb	r2, [r7, #23]
 800f67c:	429a      	cmp	r2, r3
 800f67e:	d913      	bls.n	800f6a8 <VL53LX_f_011+0x82>
			i =  lb % palgo->VL53LX_p_030;
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	78da      	ldrb	r2, [r3, #3]
 800f684:	7dfb      	ldrb	r3, [r7, #23]
 800f686:	fbb3 f1f2 	udiv	r1, r3, r2
 800f68a:	fb01 f202 	mul.w	r2, r1, r2
 800f68e:	1a9b      	subs	r3, r3, r2
 800f690:	757b      	strb	r3, [r7, #21]
			if (i < ppulse->VL53LX_p_021)
 800f692:	6a3b      	ldr	r3, [r7, #32]
 800f694:	7a9b      	ldrb	r3, [r3, #10]
 800f696:	7d7a      	ldrb	r2, [r7, #21]
 800f698:	429a      	cmp	r2, r3
 800f69a:	d205      	bcs.n	800f6a8 <VL53LX_f_011+0x82>
				ppulse->bin_data[i] = pad_value;
 800f69c:	7d7a      	ldrb	r2, [r7, #21]
 800f69e:	6a3b      	ldr	r3, [r7, #32]
 800f6a0:	3206      	adds	r2, #6
 800f6a2:	6839      	ldr	r1, [r7, #0]
 800f6a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		lb++) {
 800f6a8:	7dfb      	ldrb	r3, [r7, #23]
 800f6aa:	3301      	adds	r3, #1
 800f6ac:	75fb      	strb	r3, [r7, #23]
		lb < (palgo->VL53LX_p_044 +
 800f6ae:	7dfa      	ldrb	r2, [r7, #23]
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 800f6b6:	4619      	mov	r1, r3
		palgo->VL53LX_p_030);
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	78db      	ldrb	r3, [r3, #3]
		lb < (palgo->VL53LX_p_044 +
 800f6bc:	440b      	add	r3, r1
 800f6be:	429a      	cmp	r2, r3
 800f6c0:	dbd4      	blt.n	800f66c <VL53LX_f_011+0x46>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 800f6c2:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	3718      	adds	r7, #24
 800f6ca:	46bd      	mov	sp, r7
 800f6cc:	bd80      	pop	{r7, pc}

0800f6ce <VL53LX_f_014>:
	uint8_t                       crosstalk_compensation_enable,
	VL53LX_histogram_bin_data_t  *phist_data_ap,
	VL53LX_histogram_bin_data_t  *phist_data_zp,
	VL53LX_histogram_bin_data_t  *pxtalk_hist,
	uint16_t                     *psigma_est)
{
 800f6ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6d2:	b096      	sub	sp, #88	@ 0x58
 800f6d4:	af08      	add	r7, sp, #32
 800f6d6:	4604      	mov	r4, r0
 800f6d8:	4608      	mov	r0, r1
 800f6da:	4611      	mov	r1, r2
 800f6dc:	461a      	mov	r2, r3
 800f6de:	4623      	mov	r3, r4
 800f6e0:	73fb      	strb	r3, [r7, #15]
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	73bb      	strb	r3, [r7, #14]
 800f6e6:	460b      	mov	r3, r1
 800f6e8:	737b      	strb	r3, [r7, #13]
 800f6ea:	4613      	mov	r3, r2
 800f6ec:	733b      	strb	r3, [r7, #12]


	VL53LX_Error status      = VL53LX_ERROR_NONE;
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	VL53LX_Error func_status = VL53LX_ERROR_NONE;
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

	uint8_t  i    = 0;
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	int32_t  VL53LX_p_007    = 0;
 800f700:	2300      	movs	r3, #0
 800f702:	633b      	str	r3, [r7, #48]	@ 0x30
	int32_t  VL53LX_p_032    = 0;
 800f704:	2300      	movs	r3, #0
 800f706:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int32_t  VL53LX_p_001    = 0;
 800f708:	2300      	movs	r3, #0
 800f70a:	62bb      	str	r3, [r7, #40]	@ 0x28
	int32_t  a_zp = 0;
 800f70c:	2300      	movs	r3, #0
 800f70e:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t  c_zp = 0;
 800f710:	2300      	movs	r3, #0
 800f712:	623b      	str	r3, [r7, #32]
	int32_t  ax   = 0;
 800f714:	2300      	movs	r3, #0
 800f716:	61fb      	str	r3, [r7, #28]
	int32_t  bx   = 0;
 800f718:	2300      	movs	r3, #0
 800f71a:	61bb      	str	r3, [r7, #24]
	int32_t  cx   = 0;
 800f71c:	2300      	movs	r3, #0
 800f71e:	617b      	str	r3, [r7, #20]


	if (VL53LX_p_030 == 0) {
 800f720:	7b7b      	ldrb	r3, [r7, #13]
 800f722:	2b00      	cmp	r3, #0
 800f724:	d106      	bne.n	800f734 <VL53LX_f_014+0x66>
		*psigma_est = 0xFFFF;
 800f726:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f728:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f72c:	801a      	strh	r2, [r3, #0]
		return VL53LX_ERROR_DIVISION_BY_ZERO;
 800f72e:	f06f 030e 	mvn.w	r3, #14
 800f732:	e06f      	b.n	800f814 <VL53LX_f_014+0x146>
	}
	i = bin % VL53LX_p_030;
 800f734:	7bfb      	ldrb	r3, [r7, #15]
 800f736:	7b7a      	ldrb	r2, [r7, #13]
 800f738:	fbb3 f1f2 	udiv	r1, r3, r2
 800f73c:	fb01 f202 	mul.w	r2, r1, r2
 800f740:	1a9b      	subs	r3, r3, r2
 800f742:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35



	VL53LX_f_022(
 800f746:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800f74a:	7b39      	ldrb	r1, [r7, #12]
 800f74c:	f897 0035 	ldrb.w	r0, [r7, #53]	@ 0x35
 800f750:	f107 0320 	add.w	r3, r7, #32
 800f754:	9301      	str	r3, [sp, #4]
 800f756:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800f75a:	9300      	str	r3, [sp, #0]
 800f75c:	4613      	mov	r3, r2
 800f75e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f760:	f000 fdd7 	bl	8010312 <VL53LX_f_022>
			&VL53LX_p_032,
			&c_zp);



	VL53LX_f_022(
 800f764:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800f768:	7b39      	ldrb	r1, [r7, #12]
 800f76a:	f897 0035 	ldrb.w	r0, [r7, #53]	@ 0x35
 800f76e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800f772:	9301      	str	r3, [sp, #4]
 800f774:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800f778:	9300      	str	r3, [sp, #0]
 800f77a:	4613      	mov	r3, r2
 800f77c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f77e:	f000 fdc8 	bl	8010312 <VL53LX_f_022>
			phist_data_ap,
			&VL53LX_p_007,
			&VL53LX_p_032,
			&VL53LX_p_001);

	if (crosstalk_compensation_enable > 0)
 800f782:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800f786:	2b00      	cmp	r3, #0
 800f788:	d00e      	beq.n	800f7a8 <VL53LX_f_014+0xda>
		VL53LX_f_022(
 800f78a:	f107 021c 	add.w	r2, r7, #28
 800f78e:	7b39      	ldrb	r1, [r7, #12]
 800f790:	f897 0035 	ldrb.w	r0, [r7, #53]	@ 0x35
 800f794:	f107 0314 	add.w	r3, r7, #20
 800f798:	9301      	str	r3, [sp, #4]
 800f79a:	f107 0318 	add.w	r3, r7, #24
 800f79e:	9300      	str	r3, [sp, #0]
 800f7a0:	4613      	mov	r3, r2
 800f7a2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f7a4:	f000 fdb5 	bl	8010312 <VL53LX_f_022>




	func_status =
		VL53LX_f_023(
 800f7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7aa:	469c      	mov	ip, r3
 800f7ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7ae:	469e      	mov	lr, r3
 800f7b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7b2:	4698      	mov	r8, r3
 800f7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7b6:	4619      	mov	r1, r3
 800f7b8:	6a3b      	ldr	r3, [r7, #32]
 800f7ba:	461c      	mov	r4, r3
 800f7bc:	69bb      	ldr	r3, [r7, #24]
 800f7be:	461d      	mov	r5, r3
 800f7c0:	69fb      	ldr	r3, [r7, #28]
 800f7c2:	461e      	mov	r6, r3
 800f7c4:	697b      	ldr	r3, [r7, #20]
 800f7c6:	60bb      	str	r3, [r7, #8]
			(uint32_t)a_zp,
			(uint32_t)c_zp,
			(uint32_t)bx,
			(uint32_t)ax,
			(uint32_t)cx,
			(uint32_t)phist_data_ap->VL53LX_p_028,
 800f7c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f7ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
		VL53LX_f_023(
 800f7ce:	607b      	str	r3, [r7, #4]
 800f7d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f7d2:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800f7d6:	7bb8      	ldrb	r0, [r7, #14]
 800f7d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f7da:	9207      	str	r2, [sp, #28]
 800f7dc:	9306      	str	r3, [sp, #24]
 800f7de:	687a      	ldr	r2, [r7, #4]
 800f7e0:	9205      	str	r2, [sp, #20]
 800f7e2:	68bb      	ldr	r3, [r7, #8]
 800f7e4:	9304      	str	r3, [sp, #16]
 800f7e6:	9603      	str	r6, [sp, #12]
 800f7e8:	9502      	str	r5, [sp, #8]
 800f7ea:	9401      	str	r4, [sp, #4]
 800f7ec:	9100      	str	r1, [sp, #0]
 800f7ee:	4643      	mov	r3, r8
 800f7f0:	4672      	mov	r2, lr
 800f7f2:	4661      	mov	r1, ip
 800f7f4:	f002 ff4f 	bl	8012696 <VL53LX_f_023>
 800f7f8:	4603      	mov	r3, r0
 800f7fa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
			psigma_est);




	if (func_status == VL53LX_ERROR_DIVISION_BY_ZERO)
 800f7fe:	f997 3036 	ldrsb.w	r3, [r7, #54]	@ 0x36
 800f802:	f113 0f0f 	cmn.w	r3, #15
 800f806:	d103      	bne.n	800f810 <VL53LX_f_014+0x142>
		*psigma_est = 0xFFFF;
 800f808:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f80a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f80e:	801a      	strh	r2, [r3, #0]


	return status;
 800f810:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800f814:	4618      	mov	r0, r3
 800f816:	3738      	adds	r7, #56	@ 0x38
 800f818:	46bd      	mov	sp, r7
 800f81a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f81e <VL53LX_f_017>:
	uint8_t                      valid_phase_high,
	uint16_t                     sigma_thres,
	VL53LX_histogram_bin_data_t *pbins,
	VL53LX_hist_pulse_data_t    *ppulse,
	VL53LX_range_data_t         *pdata)
{
 800f81e:	b490      	push	{r4, r7}
 800f820:	b084      	sub	sp, #16
 800f822:	af00      	add	r7, sp, #0
 800f824:	4604      	mov	r4, r0
 800f826:	4608      	mov	r0, r1
 800f828:	4611      	mov	r1, r2
 800f82a:	461a      	mov	r2, r3
 800f82c:	4623      	mov	r3, r4
 800f82e:	71fb      	strb	r3, [r7, #7]
 800f830:	4603      	mov	r3, r0
 800f832:	71bb      	strb	r3, [r7, #6]
 800f834:	460b      	mov	r3, r1
 800f836:	717b      	strb	r3, [r7, #5]
 800f838:	4613      	mov	r3, r2
 800f83a:	807b      	strh	r3, [r7, #2]

	uint16_t  lower_phase_limit = 0;
 800f83c:	2300      	movs	r3, #0
 800f83e:	81fb      	strh	r3, [r7, #14]
	uint16_t  upper_phase_limit = 0;
 800f840:	2300      	movs	r3, #0
 800f842:	81bb      	strh	r3, [r7, #12]



	pdata->range_id              = range_id;
 800f844:	6a3b      	ldr	r3, [r7, #32]
 800f846:	79fa      	ldrb	r2, [r7, #7]
 800f848:	701a      	strb	r2, [r3, #0]
	pdata->time_stamp            = 0;
 800f84a:	6a3b      	ldr	r3, [r7, #32]
 800f84c:	2200      	movs	r2, #0
 800f84e:	605a      	str	r2, [r3, #4]

	pdata->VL53LX_p_012          = ppulse->VL53LX_p_012;
 800f850:	69fb      	ldr	r3, [r7, #28]
 800f852:	781a      	ldrb	r2, [r3, #0]
 800f854:	6a3b      	ldr	r3, [r7, #32]
 800f856:	721a      	strb	r2, [r3, #8]
	pdata->VL53LX_p_019             = ppulse->VL53LX_p_019;
 800f858:	69fb      	ldr	r3, [r7, #28]
 800f85a:	785a      	ldrb	r2, [r3, #1]
 800f85c:	6a3b      	ldr	r3, [r7, #32]
 800f85e:	725a      	strb	r2, [r3, #9]
	pdata->VL53LX_p_023            = ppulse->VL53LX_p_023;
 800f860:	69fb      	ldr	r3, [r7, #28]
 800f862:	789a      	ldrb	r2, [r3, #2]
 800f864:	6a3b      	ldr	r3, [r7, #32]
 800f866:	729a      	strb	r2, [r3, #10]
	pdata->VL53LX_p_024              = ppulse->VL53LX_p_024;
 800f868:	69fb      	ldr	r3, [r7, #28]
 800f86a:	78da      	ldrb	r2, [r3, #3]
 800f86c:	6a3b      	ldr	r3, [r7, #32]
 800f86e:	72da      	strb	r2, [r3, #11]
	pdata->VL53LX_p_013            = ppulse->VL53LX_p_013;
 800f870:	69fb      	ldr	r3, [r7, #28]
 800f872:	791a      	ldrb	r2, [r3, #4]
 800f874:	6a3b      	ldr	r3, [r7, #32]
 800f876:	731a      	strb	r2, [r3, #12]
	pdata->VL53LX_p_025             = ppulse->VL53LX_p_025;
 800f878:	69fb      	ldr	r3, [r7, #28]
 800f87a:	795a      	ldrb	r2, [r3, #5]
 800f87c:	6a3b      	ldr	r3, [r7, #32]
 800f87e:	735a      	strb	r2, [r3, #13]



	pdata->VL53LX_p_029  =
		(ppulse->VL53LX_p_013 + 1) - ppulse->VL53LX_p_012;
 800f880:	69fb      	ldr	r3, [r7, #28]
 800f882:	791a      	ldrb	r2, [r3, #4]
 800f884:	69fb      	ldr	r3, [r7, #28]
 800f886:	781b      	ldrb	r3, [r3, #0]
 800f888:	1ad3      	subs	r3, r2, r3
 800f88a:	b2db      	uxtb	r3, r3
 800f88c:	3301      	adds	r3, #1
 800f88e:	b2da      	uxtb	r2, r3
	pdata->VL53LX_p_029  =
 800f890:	6a3b      	ldr	r3, [r7, #32]
 800f892:	741a      	strb	r2, [r3, #16]



	pdata->zero_distance_phase   = pbins->zero_distance_phase;
 800f894:	69bb      	ldr	r3, [r7, #24]
 800f896:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 800f89a:	6a3b      	ldr	r3, [r7, #32]
 800f89c:	829a      	strh	r2, [r3, #20]
	pdata->VL53LX_p_002              = ppulse->VL53LX_p_002;
 800f89e:	69fb      	ldr	r3, [r7, #28]
 800f8a0:	8c1a      	ldrh	r2, [r3, #32]
 800f8a2:	6a3b      	ldr	r3, [r7, #32]
 800f8a4:	879a      	strh	r2, [r3, #60]	@ 0x3c
	pdata->VL53LX_p_026             = (uint16_t)ppulse->VL53LX_p_026;
 800f8a6:	69fb      	ldr	r3, [r7, #28]
 800f8a8:	695b      	ldr	r3, [r3, #20]
 800f8aa:	b29a      	uxth	r2, r3
 800f8ac:	6a3b      	ldr	r3, [r7, #32]
 800f8ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
	pdata->VL53LX_p_011          = (uint16_t)ppulse->VL53LX_p_011;
 800f8b0:	69fb      	ldr	r3, [r7, #28]
 800f8b2:	699b      	ldr	r3, [r3, #24]
 800f8b4:	b29a      	uxth	r2, r3
 800f8b6:	6a3b      	ldr	r3, [r7, #32]
 800f8b8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	pdata->VL53LX_p_027             = (uint16_t)ppulse->VL53LX_p_027;
 800f8bc:	69fb      	ldr	r3, [r7, #28]
 800f8be:	69db      	ldr	r3, [r3, #28]
 800f8c0:	b29a      	uxth	r2, r3
 800f8c2:	6a3b      	ldr	r3, [r7, #32]
 800f8c4:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
	pdata->VL53LX_p_017  = (uint32_t)ppulse->VL53LX_p_017;
 800f8c8:	69fb      	ldr	r3, [r7, #28]
 800f8ca:	68db      	ldr	r3, [r3, #12]
 800f8cc:	461a      	mov	r2, r3
 800f8ce:	6a3b      	ldr	r3, [r7, #32]
 800f8d0:	629a      	str	r2, [r3, #40]	@ 0x28
	pdata->VL53LX_p_010   = ppulse->VL53LX_p_010;
 800f8d2:	69fb      	ldr	r3, [r7, #28]
 800f8d4:	691a      	ldr	r2, [r3, #16]
 800f8d6:	6a3b      	ldr	r3, [r7, #32]
 800f8d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	pdata->VL53LX_p_016 = (uint32_t)ppulse->VL53LX_p_016;
 800f8da:	69fb      	ldr	r3, [r7, #28]
 800f8dc:	689b      	ldr	r3, [r3, #8]
 800f8de:	461a      	mov	r2, r3
 800f8e0:	6a3b      	ldr	r3, [r7, #32]
 800f8e2:	625a      	str	r2, [r3, #36]	@ 0x24
	pdata->total_periods_elapsed = pbins->total_periods_elapsed;
 800f8e4:	69bb      	ldr	r3, [r7, #24]
 800f8e6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800f8ea:	6a3b      	ldr	r3, [r7, #32]
 800f8ec:	619a      	str	r2, [r3, #24]



	pdata->range_status = VL53LX_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 800f8ee:	6a3b      	ldr	r3, [r7, #32]
 800f8f0:	2213      	movs	r2, #19
 800f8f2:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a


	if (sigma_thres > 0 &&
 800f8f6:	887b      	ldrh	r3, [r7, #2]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d00a      	beq.n	800f912 <VL53LX_f_017+0xf4>
		(uint32_t)ppulse->VL53LX_p_002 > ((uint32_t)sigma_thres << 5))
 800f8fc:	69fb      	ldr	r3, [r7, #28]
 800f8fe:	8c1b      	ldrh	r3, [r3, #32]
 800f900:	461a      	mov	r2, r3
 800f902:	887b      	ldrh	r3, [r7, #2]
 800f904:	015b      	lsls	r3, r3, #5
	if (sigma_thres > 0 &&
 800f906:	429a      	cmp	r2, r3
 800f908:	d903      	bls.n	800f912 <VL53LX_f_017+0xf4>
		pdata->range_status = VL53LX_DEVICEERROR_SIGMATHRESHOLDCHECK;
 800f90a:	6a3b      	ldr	r3, [r7, #32]
 800f90c:	2206      	movs	r2, #6
 800f90e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a



	lower_phase_limit  = (uint8_t)valid_phase_low << 8;
 800f912:	79bb      	ldrb	r3, [r7, #6]
 800f914:	b29b      	uxth	r3, r3
 800f916:	021b      	lsls	r3, r3, #8
 800f918:	81fb      	strh	r3, [r7, #14]
	if (lower_phase_limit < pdata->zero_distance_phase)
 800f91a:	6a3b      	ldr	r3, [r7, #32]
 800f91c:	8a9b      	ldrh	r3, [r3, #20]
 800f91e:	89fa      	ldrh	r2, [r7, #14]
 800f920:	429a      	cmp	r2, r3
 800f922:	d205      	bcs.n	800f930 <VL53LX_f_017+0x112>
		lower_phase_limit =
			pdata->zero_distance_phase -
 800f924:	6a3b      	ldr	r3, [r7, #32]
 800f926:	8a9a      	ldrh	r2, [r3, #20]
		lower_phase_limit =
 800f928:	89fb      	ldrh	r3, [r7, #14]
 800f92a:	1ad3      	subs	r3, r2, r3
 800f92c:	81fb      	strh	r3, [r7, #14]
 800f92e:	e001      	b.n	800f934 <VL53LX_f_017+0x116>
			lower_phase_limit;
	else
		lower_phase_limit  = 0;
 800f930:	2300      	movs	r3, #0
 800f932:	81fb      	strh	r3, [r7, #14]

	upper_phase_limit  = (uint8_t)valid_phase_high << 8;
 800f934:	797b      	ldrb	r3, [r7, #5]
 800f936:	b29b      	uxth	r3, r3
 800f938:	021b      	lsls	r3, r3, #8
 800f93a:	81bb      	strh	r3, [r7, #12]
	upper_phase_limit += pbins->zero_distance_phase;
 800f93c:	69bb      	ldr	r3, [r7, #24]
 800f93e:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 800f942:	89bb      	ldrh	r3, [r7, #12]
 800f944:	4413      	add	r3, r2
 800f946:	81bb      	strh	r3, [r7, #12]

	if (pdata->VL53LX_p_011 < lower_phase_limit ||
 800f948:	6a3b      	ldr	r3, [r7, #32]
 800f94a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800f94e:	89fa      	ldrh	r2, [r7, #14]
 800f950:	429a      	cmp	r2, r3
 800f952:	d805      	bhi.n	800f960 <VL53LX_f_017+0x142>
		pdata->VL53LX_p_011 > upper_phase_limit)
 800f954:	6a3b      	ldr	r3, [r7, #32]
 800f956:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
	if (pdata->VL53LX_p_011 < lower_phase_limit ||
 800f95a:	89ba      	ldrh	r2, [r7, #12]
 800f95c:	429a      	cmp	r2, r3
 800f95e:	d203      	bcs.n	800f968 <VL53LX_f_017+0x14a>
		pdata->range_status = VL53LX_DEVICEERROR_RANGEPHASECHECK;
 800f960:	6a3b      	ldr	r3, [r7, #32]
 800f962:	2205      	movs	r2, #5
 800f964:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

}
 800f968:	bf00      	nop
 800f96a:	3710      	adds	r7, #16
 800f96c:	46bd      	mov	sp, r7
 800f96e:	bc90      	pop	{r4, r7}
 800f970:	4770      	bx	lr

0800f972 <VL53LX_f_025>:
	VL53LX_hist_gen3_algo_private_data_t   *palgo3,
	VL53LX_hist_gen4_algo_filtered_data_t  *pfiltered,
	VL53LX_hist_gen3_dmax_private_data_t   *pdmax_algo,
	VL53LX_range_results_t                 *presults,
	uint8_t                                histo_merge_nb)
{
 800f972:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f974:	b08f      	sub	sp, #60	@ 0x3c
 800f976:	af06      	add	r7, sp, #24
 800f978:	60f8      	str	r0, [r7, #12]
 800f97a:	60b9      	str	r1, [r7, #8]
 800f97c:	607a      	str	r2, [r7, #4]
 800f97e:	603b      	str	r3, [r7, #0]


	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 800f980:	2300      	movs	r3, #0
 800f982:	77fb      	strb	r3, [r7, #31]

	VL53LX_hist_pulse_data_t     *ppulse_data;
	VL53LX_range_data_t          *prange_data;

	uint8_t                       p = 0;
 800f984:	2300      	movs	r3, #0
 800f986:	77bb      	strb	r3, [r7, #30]
	VL53LX_histogram_bin_data_t *pB = &(palgo3->VL53LX_p_006);
 800f988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f98a:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800f98e:	61bb      	str	r3, [r7, #24]





	VL53LX_f_003(palgo3);
 800f990:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800f992:	f7ff f85d 	bl	800ea50 <VL53LX_f_003>



	memcpy(
		&(palgo3->VL53LX_p_006),
 800f996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f998:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
	memcpy(
 800f99c:	22ac      	movs	r2, #172	@ 0xac
 800f99e:	6839      	ldr	r1, [r7, #0]
 800f9a0:	4618      	mov	r0, r3
 800f9a2:	f00f f9ae 	bl	801ed02 <memcpy>
		pbins_input,
		sizeof(VL53LX_histogram_bin_data_t));



	presults->cfg_device_state = pbins_input->cfg_device_state;
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	781a      	ldrb	r2, [r3, #0]
 800f9aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9ac:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pbins_input->rd_device_state;
 800f9ae:	683b      	ldr	r3, [r7, #0]
 800f9b0:	785a      	ldrb	r2, [r3, #1]
 800f9b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9b4:	705a      	strb	r2, [r3, #1]
	presults->zone_id          = pbins_input->zone_id;
 800f9b6:	683b      	ldr	r3, [r7, #0]
 800f9b8:	789a      	ldrb	r2, [r3, #2]
 800f9ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9bc:	709a      	strb	r2, [r3, #2]
	presults->stream_count     = pbins_input->result__stream_count;
 800f9be:	683b      	ldr	r3, [r7, #0]
 800f9c0:	f893 207b 	ldrb.w	r2, [r3, #123]	@ 0x7b
 800f9c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9c6:	70da      	strb	r2, [r3, #3]
	presults->wrap_dmax_mm     = 0;
 800f9c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9ca:	2200      	movs	r2, #0
 800f9cc:	81da      	strh	r2, [r3, #14]
	presults->max_results      = VL53LX_MAX_RANGE_RESULTS;
 800f9ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9d0:	2204      	movs	r2, #4
 800f9d2:	745a      	strb	r2, [r3, #17]
	presults->active_results   = 0;
 800f9d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9d6:	2200      	movs	r2, #0
 800f9d8:	749a      	strb	r2, [r3, #18]

	for (p = 0; p < VL53LX_MAX_AMBIENT_DMAX_VALUES; p++)
 800f9da:	2300      	movs	r3, #0
 800f9dc:	77bb      	strb	r3, [r7, #30]
 800f9de:	e008      	b.n	800f9f2 <VL53LX_f_025+0x80>
		presults->VL53LX_p_022[p] = 0;
 800f9e0:	7fbb      	ldrb	r3, [r7, #30]
 800f9e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f9e4:	005b      	lsls	r3, r3, #1
 800f9e6:	4413      	add	r3, r2
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	809a      	strh	r2, [r3, #4]
	for (p = 0; p < VL53LX_MAX_AMBIENT_DMAX_VALUES; p++)
 800f9ec:	7fbb      	ldrb	r3, [r7, #30]
 800f9ee:	3301      	adds	r3, #1
 800f9f0:	77bb      	strb	r3, [r7, #30]
 800f9f2:	7fbb      	ldrb	r3, [r7, #30]
 800f9f4:	2b04      	cmp	r3, #4
 800f9f6:	d9f3      	bls.n	800f9e0 <VL53LX_f_025+0x6e>



	VL53LX_hist_calc_zero_distance_phase(&(palgo3->VL53LX_p_006));
 800f9f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9fa:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800f9fe:	4618      	mov	r0, r3
 800fa00:	f7fd ff5f 	bl	800d8c2 <VL53LX_hist_calc_zero_distance_phase>



	VL53LX_hist_estimate_ambient_from_thresholded_bins(
		(int32_t)ppost_cfg->ambient_thresh_sigma0,
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	795b      	ldrb	r3, [r3, #5]
	VL53LX_hist_estimate_ambient_from_thresholded_bins(
 800fa08:	461a      	mov	r2, r3
 800fa0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa0c:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800fa10:	4619      	mov	r1, r3
 800fa12:	4610      	mov	r0, r2
 800fa14:	f7fd ff95 	bl	800d942 <VL53LX_hist_estimate_ambient_from_thresholded_bins>
		&(palgo3->VL53LX_p_006));

	VL53LX_hist_estimate_ambient_from_ambient_bins(
 800fa18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa1a:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800fa1e:	4618      	mov	r0, r3
 800fa20:	f7fe fb6d 	bl	800e0fe <VL53LX_hist_estimate_ambient_from_ambient_bins>
			&(palgo3->VL53LX_p_006));


	VL53LX_hist_remove_ambient_bins(&(palgo3->VL53LX_p_006));
 800fa24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa26:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	f7fe f803 	bl	800da36 <VL53LX_hist_remove_ambient_bins>


	if (ppost_cfg->algo__crosstalk_compensation_enable > 0)
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d009      	beq.n	800fa4e <VL53LX_f_025+0xdc>
		VL53LX_f_005(
 800fa3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa3c:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 800fa40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa42:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800fa46:	461a      	mov	r2, r3
 800fa48:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800fa4a:	f000 fdaa 	bl	80105a2 <VL53LX_f_005>
				&(palgo3->VL53LX_p_006),
				&(palgo3->VL53LX_p_047));


	pdmax_cfg->ambient_thresh_sigma =
		ppost_cfg->ambient_thresh_sigma1;
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	799a      	ldrb	r2, [r3, #6]
	pdmax_cfg->ambient_thresh_sigma =
 800fa52:	68bb      	ldr	r3, [r7, #8]
 800fa54:	705a      	strb	r2, [r3, #1]

	for (p = 0; p < VL53LX_MAX_AMBIENT_DMAX_VALUES; p++) {
 800fa56:	2300      	movs	r3, #0
 800fa58:	77bb      	strb	r3, [r7, #30]
 800fa5a:	e01e      	b.n	800fa9a <VL53LX_f_025+0x128>
		if (status == VL53LX_ERROR_NONE) {
 800fa5c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d117      	bne.n	800fa94 <VL53LX_f_025+0x122>
			status =
			VL53LX_f_001(
 800fa64:	7fbb      	ldrb	r3, [r7, #30]
 800fa66:	68ba      	ldr	r2, [r7, #8]
 800fa68:	3304      	adds	r3, #4
 800fa6a:	005b      	lsls	r3, r3, #1
 800fa6c:	4413      	add	r3, r2
 800fa6e:	8898      	ldrh	r0, [r3, #4]
 800fa70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa72:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
				pdmax_cfg->target_reflectance_for_dmax_calc[p],
				pdmax_cal,
				pdmax_cfg,
				&(palgo3->VL53LX_p_006),
				pdmax_algo,
				&(presults->VL53LX_p_022[p]));
 800fa76:	7fbb      	ldrb	r3, [r7, #30]
			VL53LX_f_001(
 800fa78:	005b      	lsls	r3, r3, #1
 800fa7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fa7c:	4413      	add	r3, r2
 800fa7e:	3304      	adds	r3, #4
 800fa80:	9301      	str	r3, [sp, #4]
 800fa82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa84:	9300      	str	r3, [sp, #0]
 800fa86:	460b      	mov	r3, r1
 800fa88:	68ba      	ldr	r2, [r7, #8]
 800fa8a:	68f9      	ldr	r1, [r7, #12]
 800fa8c:	f7fe fb82 	bl	800e194 <VL53LX_f_001>
 800fa90:	4603      	mov	r3, r0
 800fa92:	77fb      	strb	r3, [r7, #31]
	for (p = 0; p < VL53LX_MAX_AMBIENT_DMAX_VALUES; p++) {
 800fa94:	7fbb      	ldrb	r3, [r7, #30]
 800fa96:	3301      	adds	r3, #1
 800fa98:	77bb      	strb	r3, [r7, #30]
 800fa9a:	7fbb      	ldrb	r3, [r7, #30]
 800fa9c:	2b04      	cmp	r3, #4
 800fa9e:	d9dd      	bls.n	800fa5c <VL53LX_f_025+0xea>





	if (status == VL53LX_ERROR_NONE)
 800faa0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d11a      	bne.n	800fade <VL53LX_f_025+0x16c>
		status =
			VL53LX_f_006(
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	8918      	ldrh	r0, [r3, #8]
			ppost_cfg->ambient_thresh_events_scaler,
			(int32_t)pdmax_cfg->ambient_thresh_sigma,
 800faac:	68bb      	ldr	r3, [r7, #8]
 800faae:	785b      	ldrb	r3, [r3, #1]
			VL53LX_f_006(
 800fab0:	461e      	mov	r6, r3
			(int32_t)ppost_cfg->min_ambient_thresh_events,
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	68dc      	ldr	r4, [r3, #12]
			VL53LX_f_006(
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	f893 5028 	ldrb.w	r5, [r3, #40]	@ 0x28
 800fabc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fabe:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800fac2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fac4:	f502 7252 	add.w	r2, r2, #840	@ 0x348
 800fac8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800faca:	9102      	str	r1, [sp, #8]
 800facc:	9201      	str	r2, [sp, #4]
 800face:	9300      	str	r3, [sp, #0]
 800fad0:	462b      	mov	r3, r5
 800fad2:	4622      	mov	r2, r4
 800fad4:	4631      	mov	r1, r6
 800fad6:	f7ff f834 	bl	800eb42 <VL53LX_f_006>
 800fada:	4603      	mov	r3, r0
 800fadc:	77fb      	strb	r3, [r7, #31]





	if (status == VL53LX_ERROR_NONE)
 800fade:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d104      	bne.n	800faf0 <VL53LX_f_025+0x17e>
		status =
			VL53LX_f_007(palgo3);
 800fae6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fae8:	f7ff f95b 	bl	800eda2 <VL53LX_f_007>
 800faec:	4603      	mov	r3, r0
 800faee:	77fb      	strb	r3, [r7, #31]



	if (status == VL53LX_ERROR_NONE)
 800faf0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d104      	bne.n	800fb02 <VL53LX_f_025+0x190>
		status =
			VL53LX_f_008(palgo3);
 800faf8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fafa:	f7ff f9a0 	bl	800ee3e <VL53LX_f_008>
 800fafe:	4603      	mov	r3, r0
 800fb00:	77fb      	strb	r3, [r7, #31]



	if (status == VL53LX_ERROR_NONE)
 800fb02:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d104      	bne.n	800fb14 <VL53LX_f_025+0x1a2>
		status =
			VL53LX_f_009(palgo3);
 800fb0a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fb0c:	f7ff fa15 	bl	800ef3a <VL53LX_f_009>
 800fb10:	4603      	mov	r3, r0
 800fb12:	77fb      	strb	r3, [r7, #31]



	for (p = 0; p < palgo3->VL53LX_p_046; p++) {
 800fb14:	2300      	movs	r3, #0
 800fb16:	77bb      	strb	r3, [r7, #30]
 800fb18:	e0a6      	b.n	800fc68 <VL53LX_f_025+0x2f6>

		ppulse_data = &(palgo3->VL53LX_p_003[p]);
 800fb1a:	7fba      	ldrb	r2, [r7, #30]
 800fb1c:	4613      	mov	r3, r2
 800fb1e:	00db      	lsls	r3, r3, #3
 800fb20:	4413      	add	r3, r2
 800fb22:	009b      	lsls	r3, r3, #2
 800fb24:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800fb28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fb2a:	4413      	add	r3, r2
 800fb2c:	3304      	adds	r3, #4
 800fb2e:	617b      	str	r3, [r7, #20]



		if (status == VL53LX_ERROR_NONE)
 800fb30:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d109      	bne.n	800fb4c <VL53LX_f_025+0x1da>
			status =
				VL53LX_f_010(
 800fb38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb3a:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 800fb3e:	7fbb      	ldrb	r3, [r7, #30]
 800fb40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fb42:	4618      	mov	r0, r3
 800fb44:	f7ff fb4f 	bl	800f1e6 <VL53LX_f_010>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	77fb      	strb	r3, [r7, #31]
					&(palgo3->VL53LX_p_006),
					palgo3);



		if (status == VL53LX_ERROR_NONE)
 800fb4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d110      	bne.n	800fb76 <VL53LX_f_025+0x204>
			status =
				VL53LX_f_011(
 800fb54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb56:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 800fb5a:	69bb      	ldr	r3, [r7, #24]
 800fb5c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800fb60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb62:	f503 737d 	add.w	r3, r3, #1012	@ 0x3f4
 800fb66:	7fb8      	ldrb	r0, [r7, #30]
 800fb68:	9300      	str	r3, [sp, #0]
 800fb6a:	4613      	mov	r3, r2
 800fb6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fb6e:	f7ff fd5a 	bl	800f626 <VL53LX_f_011>
 800fb72:	4603      	mov	r3, r0
 800fb74:	77fb      	strb	r3, [r7, #31]
					pB->VL53LX_p_028,
					&(palgo3->VL53LX_p_048));



		if (status == VL53LX_ERROR_NONE) {
 800fb76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d10d      	bne.n	800fb9a <VL53LX_f_025+0x228>
			status =
				VL53LX_f_011(
 800fb7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb80:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 800fb84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb86:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800fb8a:	7fb8      	ldrb	r0, [r7, #30]
 800fb8c:	9300      	str	r3, [sp, #0]
 800fb8e:	2300      	movs	r3, #0
 800fb90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fb92:	f7ff fd48 	bl	800f626 <VL53LX_f_011>
 800fb96:	4603      	mov	r3, r0
 800fb98:	77fb      	strb	r3, [r7, #31]
					&(palgo3->VL53LX_p_049));
		}



		if (status == VL53LX_ERROR_NONE) {
 800fb9a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d10d      	bne.n	800fbbe <VL53LX_f_025+0x24c>
			status =
				VL53LX_f_011(
 800fba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fba4:	f503 7152 	add.w	r1, r3, #840	@ 0x348
 800fba8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbaa:	f203 534c 	addw	r3, r3, #1356	@ 0x54c
 800fbae:	7fb8      	ldrb	r0, [r7, #30]
 800fbb0:	9300      	str	r3, [sp, #0]
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fbb6:	f7ff fd36 	bl	800f626 <VL53LX_f_011>
 800fbba:	4603      	mov	r3, r0
 800fbbc:	77fb      	strb	r3, [r7, #31]
					&(palgo3->VL53LX_p_050));
		}



		if (status == VL53LX_ERROR_NONE)
 800fbbe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d109      	bne.n	800fbda <VL53LX_f_025+0x268>
			status =
				VL53LX_f_026(
 800fbc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbc8:	f503 717d 	add.w	r1, r3, #1012	@ 0x3f4
 800fbcc:	7fb8      	ldrb	r0, [r7, #30]
 800fbce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fbd0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fbd2:	f000 f8dd 	bl	800fd90 <VL53LX_f_026>
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	77fb      	strb	r3, [r7, #31]
					palgo3,
					pfiltered);



		if (status == VL53LX_ERROR_NONE)
 800fbda:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d108      	bne.n	800fbf4 <VL53LX_f_025+0x282>
			status =
				VL53LX_f_027(
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	8a19      	ldrh	r1, [r3, #16]
 800fbe6:	7fb8      	ldrb	r0, [r7, #30]
 800fbe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fbec:	f000 f95c 	bl	800fea8 <VL53LX_f_027>
 800fbf0:	4603      	mov	r3, r0
 800fbf2:	77fb      	strb	r3, [r7, #31]
					p,
					ppost_cfg->noise_threshold,
					pfiltered,
					palgo3);

		if (status == VL53LX_ERROR_NONE)
 800fbf4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d124      	bne.n	800fc46 <VL53LX_f_025+0x2d4>
			status =
			VL53LX_f_014(
 800fbfc:	697b      	ldr	r3, [r7, #20]
 800fbfe:	789d      	ldrb	r5, [r3, #2]
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	7e1e      	ldrb	r6, [r3, #24]
 800fc04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc06:	f893 c003 	ldrb.w	ip, [r3, #3]
 800fc0a:	697b      	ldr	r3, [r7, #20]
 800fc0c:	f893 e006 	ldrb.w	lr, [r3, #6]
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800fc16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fc18:	f502 727d 	add.w	r2, r2, #1012	@ 0x3f4
 800fc1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fc1e:	f501 6194 	add.w	r1, r1, #1184	@ 0x4a0
 800fc22:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fc24:	f200 504c 	addw	r0, r0, #1356	@ 0x54c
 800fc28:	697c      	ldr	r4, [r7, #20]
 800fc2a:	3420      	adds	r4, #32
 800fc2c:	9404      	str	r4, [sp, #16]
 800fc2e:	9003      	str	r0, [sp, #12]
 800fc30:	9102      	str	r1, [sp, #8]
 800fc32:	9201      	str	r2, [sp, #4]
 800fc34:	9300      	str	r3, [sp, #0]
 800fc36:	4673      	mov	r3, lr
 800fc38:	4662      	mov	r2, ip
 800fc3a:	4631      	mov	r1, r6
 800fc3c:	4628      	mov	r0, r5
 800fc3e:	f7ff fd46 	bl	800f6ce <VL53LX_f_014>
 800fc42:	4603      	mov	r3, r0
 800fc44:	77fb      	strb	r3, [r7, #31]
			&(palgo3->VL53LX_p_050),
			&(ppulse_data->VL53LX_p_002));



		if (status == VL53LX_ERROR_NONE)
 800fc46:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d109      	bne.n	800fc62 <VL53LX_f_025+0x2f0>
			status =
				VL53LX_f_015(
 800fc4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc50:	f503 7227 	add.w	r2, r3, #668	@ 0x29c
 800fc54:	7fb8      	ldrb	r0, [r7, #30]
 800fc56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc58:	2101      	movs	r1, #1
 800fc5a:	f7ff fb17 	bl	800f28c <VL53LX_f_015>
 800fc5e:	4603      	mov	r3, r0
 800fc60:	77fb      	strb	r3, [r7, #31]
	for (p = 0; p < palgo3->VL53LX_p_046; p++) {
 800fc62:	7fbb      	ldrb	r3, [r7, #30]
 800fc64:	3301      	adds	r3, #1
 800fc66:	77bb      	strb	r3, [r7, #30]
 800fc68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc6a:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800fc6e:	7fba      	ldrb	r2, [r7, #30]
 800fc70:	429a      	cmp	r2, r3
 800fc72:	f4ff af52 	bcc.w	800fb1a <VL53LX_f_025+0x1a8>

	}



	if (status == VL53LX_ERROR_NONE)
 800fc76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d107      	bne.n	800fc8e <VL53LX_f_025+0x31c>
		status =
			VL53LX_f_016(
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	785b      	ldrb	r3, [r3, #1]
 800fc82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fc84:	4618      	mov	r0, r3
 800fc86:	f7ff fa2a 	bl	800f0de <VL53LX_f_016>
 800fc8a:	4603      	mov	r3, r0
 800fc8c:	77fb      	strb	r3, [r7, #31]
				ppost_cfg->hist_target_order,
				palgo3);



	for (p = 0; p < palgo3->VL53LX_p_046; p++) {
 800fc8e:	2300      	movs	r3, #0
 800fc90:	77bb      	strb	r3, [r7, #30]
 800fc92:	e071      	b.n	800fd78 <VL53LX_f_025+0x406>

		ppulse_data = &(palgo3->VL53LX_p_003[p]);
 800fc94:	7fba      	ldrb	r2, [r7, #30]
 800fc96:	4613      	mov	r3, r2
 800fc98:	00db      	lsls	r3, r3, #3
 800fc9a:	4413      	add	r3, r2
 800fc9c:	009b      	lsls	r3, r3, #2
 800fc9e:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800fca2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fca4:	4413      	add	r3, r2
 800fca6:	3304      	adds	r3, #4
 800fca8:	617b      	str	r3, [r7, #20]


		if (!(presults->active_results < presults->max_results))
 800fcaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fcac:	7c9a      	ldrb	r2, [r3, #18]
 800fcae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fcb0:	7c5b      	ldrb	r3, [r3, #17]
 800fcb2:	429a      	cmp	r2, r3
 800fcb4:	d25c      	bcs.n	800fd70 <VL53LX_f_025+0x3fe>
			continue;




		if (ppulse_data->VL53LX_p_010 >
 800fcb6:	697b      	ldr	r3, [r7, #20]
 800fcb8:	691a      	ldr	r2, [r3, #16]
			ppost_cfg->signal_total_events_limit &&
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	695b      	ldr	r3, [r3, #20]
		if (ppulse_data->VL53LX_p_010 >
 800fcbe:	429a      	cmp	r2, r3
 800fcc0:	dd57      	ble.n	800fd72 <VL53LX_f_025+0x400>
			ppulse_data->VL53LX_p_023 < 0xFF) {
 800fcc2:	697b      	ldr	r3, [r7, #20]
 800fcc4:	789b      	ldrb	r3, [r3, #2]
			ppost_cfg->signal_total_events_limit &&
 800fcc6:	2bff      	cmp	r3, #255	@ 0xff
 800fcc8:	d053      	beq.n	800fd72 <VL53LX_f_025+0x400>

			prange_data =
			&(presults->VL53LX_p_003[presults->active_results]);
 800fcca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fccc:	7c9b      	ldrb	r3, [r3, #18]
 800fcce:	461a      	mov	r2, r3
			prange_data =
 800fcd0:	234c      	movs	r3, #76	@ 0x4c
 800fcd2:	fb02 f303 	mul.w	r3, r2, r3
 800fcd6:	3310      	adds	r3, #16
 800fcd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fcda:	4413      	add	r3, r2
 800fcdc:	3304      	adds	r3, #4
 800fcde:	613b      	str	r3, [r7, #16]

			if (status == VL53LX_ERROR_NONE)
 800fce0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d115      	bne.n	800fd14 <VL53LX_f_025+0x3a2>
				VL53LX_f_017(
 800fce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fcea:	7c98      	ldrb	r0, [r3, #18]
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	f893 1020 	ldrb.w	r1, [r3, #32]
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	f893 4021 	ldrb.w	r4, [r3, #33]	@ 0x21
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	8b5d      	ldrh	r5, [r3, #26]
 800fcfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcfe:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800fd02:	693a      	ldr	r2, [r7, #16]
 800fd04:	9202      	str	r2, [sp, #8]
 800fd06:	697a      	ldr	r2, [r7, #20]
 800fd08:	9201      	str	r2, [sp, #4]
 800fd0a:	9300      	str	r3, [sp, #0]
 800fd0c:	462b      	mov	r3, r5
 800fd0e:	4622      	mov	r2, r4
 800fd10:	f7ff fd85 	bl	800f81e <VL53LX_f_017>
						ppost_cfg->sigma_thresh,
						&(palgo3->VL53LX_p_006),
						ppulse_data,
						prange_data);

			if (status == VL53LX_ERROR_NONE)
 800fd14:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d115      	bne.n	800fd48 <VL53LX_f_025+0x3d6>
				status =
				VL53LX_f_018(
 800fd1c:	69bb      	ldr	r3, [r7, #24]
 800fd1e:	f8b3 0082 	ldrh.w	r0, [r3, #130]	@ 0x82
 800fd22:	69bb      	ldr	r3, [r7, #24]
 800fd24:	f8b3 1086 	ldrh.w	r1, [r3, #134]	@ 0x86
 800fd28:	69bb      	ldr	r3, [r7, #24]
 800fd2a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800fd2e:	69bb      	ldr	r3, [r7, #24]
 800fd30:	f8b3 407c 	ldrh.w	r4, [r3, #124]	@ 0x7c
 800fd34:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800fd38:	9301      	str	r3, [sp, #4]
 800fd3a:	693b      	ldr	r3, [r7, #16]
 800fd3c:	9300      	str	r3, [sp, #0]
 800fd3e:	4623      	mov	r3, r4
 800fd40:	f000 fb40 	bl	80103c4 <VL53LX_f_018>
 800fd44:	4603      	mov	r3, r0
 800fd46:	77fb      	strb	r3, [r7, #31]
				pB->total_periods_elapsed,
				pB->result__dss_actual_effective_spads,
				prange_data,
				histo_merge_nb);

			if (status == VL53LX_ERROR_NONE)
 800fd48:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d108      	bne.n	800fd62 <VL53LX_f_025+0x3f0>
				VL53LX_f_019(
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	8bd8      	ldrh	r0, [r3, #30]
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800fd5a:	693a      	ldr	r2, [r7, #16]
 800fd5c:	4619      	mov	r1, r3
 800fd5e:	f000 fbd6 	bl	801050e <VL53LX_f_019>
					ppost_cfg->gain_factor,
					ppost_cfg->range_offset_mm,
					prange_data);

			presults->active_results++;
 800fd62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fd64:	7c9b      	ldrb	r3, [r3, #18]
 800fd66:	3301      	adds	r3, #1
 800fd68:	b2da      	uxtb	r2, r3
 800fd6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fd6c:	749a      	strb	r2, [r3, #18]
 800fd6e:	e000      	b.n	800fd72 <VL53LX_f_025+0x400>
			continue;
 800fd70:	bf00      	nop
	for (p = 0; p < palgo3->VL53LX_p_046; p++) {
 800fd72:	7fbb      	ldrb	r3, [r7, #30]
 800fd74:	3301      	adds	r3, #1
 800fd76:	77bb      	strb	r3, [r7, #30]
 800fd78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd7a:	f893 317a 	ldrb.w	r3, [r3, #378]	@ 0x17a
 800fd7e:	7fba      	ldrb	r2, [r7, #30]
 800fd80:	429a      	cmp	r2, r3
 800fd82:	d387      	bcc.n	800fc94 <VL53LX_f_025+0x322>



	LOG_FUNCTION_END(status);

	return status;
 800fd84:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800fd88:	4618      	mov	r0, r3
 800fd8a:	3724      	adds	r7, #36	@ 0x24
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fd90 <VL53LX_f_026>:
VL53LX_Error VL53LX_f_026(
	uint8_t                                pulse_no,
	VL53LX_histogram_bin_data_t           *ppulse,
	VL53LX_hist_gen3_algo_private_data_t  *palgo3,
	VL53LX_hist_gen4_algo_filtered_data_t *pfiltered)
{
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b08c      	sub	sp, #48	@ 0x30
 800fd94:	af02      	add	r7, sp, #8
 800fd96:	60b9      	str	r1, [r7, #8]
 800fd98:	607a      	str	r2, [r7, #4]
 800fd9a:	603b      	str	r3, [r7, #0]
 800fd9c:	4603      	mov	r3, r0
 800fd9e:	73fb      	strb	r3, [r7, #15]




	VL53LX_Error  status       = VL53LX_ERROR_NONE;
 800fda0:	2300      	movs	r3, #0
 800fda2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	VL53LX_hist_pulse_data_t *pdata = &(palgo3->VL53LX_p_003[pulse_no]);
 800fda6:	7bfa      	ldrb	r2, [r7, #15]
 800fda8:	4613      	mov	r3, r2
 800fdaa:	00db      	lsls	r3, r3, #3
 800fdac:	4413      	add	r3, r2
 800fdae:	009b      	lsls	r3, r3, #2
 800fdb0:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800fdb4:	687a      	ldr	r2, [r7, #4]
 800fdb6:	4413      	add	r3, r2
 800fdb8:	3304      	adds	r3, #4
 800fdba:	623b      	str	r3, [r7, #32]

	uint8_t  lb     = 0;
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t  i     = 0;
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	77fb      	strb	r3, [r7, #31]
	int32_t  suma  = 0;
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	61bb      	str	r3, [r7, #24]
	int32_t  sumb  = 0;
 800fdca:	2300      	movs	r3, #0
 800fdcc:	617b      	str	r3, [r7, #20]
	int32_t  sumc  = 0;
 800fdce:	2300      	movs	r3, #0
 800fdd0:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	pfiltered->VL53LX_p_020    = palgo3->VL53LX_p_020;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	785a      	ldrb	r2, [r3, #1]
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	705a      	strb	r2, [r3, #1]
	pfiltered->VL53LX_p_019      = palgo3->VL53LX_p_019;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	781a      	ldrb	r2, [r3, #0]
 800fdde:	683b      	ldr	r3, [r7, #0]
 800fde0:	701a      	strb	r2, [r3, #0]
	pfiltered->VL53LX_p_021 = palgo3->VL53LX_p_021;
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	789a      	ldrb	r2, [r3, #2]
 800fde6:	683b      	ldr	r3, [r7, #0]
 800fde8:	709a      	strb	r2, [r3, #2]



	for (lb = pdata->VL53LX_p_012; lb <= pdata->VL53LX_p_013; lb++) {
 800fdea:	6a3b      	ldr	r3, [r7, #32]
 800fdec:	781b      	ldrb	r3, [r3, #0]
 800fdee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800fdf2:	e04d      	b.n	800fe90 <VL53LX_f_026+0x100>

		i =  lb  % palgo3->VL53LX_p_030;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	78da      	ldrb	r2, [r3, #3]
 800fdf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fdfc:	fbb3 f1f2 	udiv	r1, r3, r2
 800fe00:	fb01 f202 	mul.w	r2, r1, r2
 800fe04:	1a9b      	subs	r3, r3, r2
 800fe06:	77fb      	strb	r3, [r7, #31]


		VL53LX_f_022(
 800fe08:	6a3b      	ldr	r3, [r7, #32]
 800fe0a:	7999      	ldrb	r1, [r3, #6]
 800fe0c:	f107 0218 	add.w	r2, r7, #24
 800fe10:	7ff8      	ldrb	r0, [r7, #31]
 800fe12:	f107 0310 	add.w	r3, r7, #16
 800fe16:	9301      	str	r3, [sp, #4]
 800fe18:	f107 0314 	add.w	r3, r7, #20
 800fe1c:	9300      	str	r3, [sp, #0]
 800fe1e:	4613      	mov	r3, r2
 800fe20:	68ba      	ldr	r2, [r7, #8]
 800fe22:	f000 fa76 	bl	8010312 <VL53LX_f_022>
				&suma,
				&sumb,
				&sumc);


		pfiltered->VL53LX_p_007[i] = suma;
 800fe26:	7ffb      	ldrb	r3, [r7, #31]
 800fe28:	69ba      	ldr	r2, [r7, #24]
 800fe2a:	6839      	ldr	r1, [r7, #0]
 800fe2c:	009b      	lsls	r3, r3, #2
 800fe2e:	440b      	add	r3, r1
 800fe30:	605a      	str	r2, [r3, #4]
		pfiltered->VL53LX_p_032[i] = sumb;
 800fe32:	7ffb      	ldrb	r3, [r7, #31]
 800fe34:	697a      	ldr	r2, [r7, #20]
 800fe36:	6839      	ldr	r1, [r7, #0]
 800fe38:	3318      	adds	r3, #24
 800fe3a:	009b      	lsls	r3, r3, #2
 800fe3c:	440b      	add	r3, r1
 800fe3e:	605a      	str	r2, [r3, #4]
		pfiltered->VL53LX_p_001[i] = sumc;
 800fe40:	7ffb      	ldrb	r3, [r7, #31]
 800fe42:	693a      	ldr	r2, [r7, #16]
 800fe44:	6839      	ldr	r1, [r7, #0]
 800fe46:	3330      	adds	r3, #48	@ 0x30
 800fe48:	009b      	lsls	r3, r3, #2
 800fe4a:	440b      	add	r3, r1
 800fe4c:	605a      	str	r2, [r3, #4]



		pfiltered->VL53LX_p_053[i] =
			(suma + sumb) -
 800fe4e:	69ba      	ldr	r2, [r7, #24]
 800fe50:	697b      	ldr	r3, [r7, #20]
 800fe52:	18d1      	adds	r1, r2, r3
			(sumc + palgo3->VL53LX_p_028);
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	689a      	ldr	r2, [r3, #8]
 800fe58:	693b      	ldr	r3, [r7, #16]
 800fe5a:	441a      	add	r2, r3
		pfiltered->VL53LX_p_053[i] =
 800fe5c:	7ffb      	ldrb	r3, [r7, #31]
			(suma + sumb) -
 800fe5e:	1a8a      	subs	r2, r1, r2
		pfiltered->VL53LX_p_053[i] =
 800fe60:	6839      	ldr	r1, [r7, #0]
 800fe62:	3348      	adds	r3, #72	@ 0x48
 800fe64:	009b      	lsls	r3, r3, #2
 800fe66:	440b      	add	r3, r1
 800fe68:	605a      	str	r2, [r3, #4]



		pfiltered->VL53LX_p_054[i] =
			(sumb + sumc) -
 800fe6a:	697a      	ldr	r2, [r7, #20]
 800fe6c:	693b      	ldr	r3, [r7, #16]
 800fe6e:	18d1      	adds	r1, r2, r3
			(suma + palgo3->VL53LX_p_028);
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	689a      	ldr	r2, [r3, #8]
 800fe74:	69bb      	ldr	r3, [r7, #24]
 800fe76:	441a      	add	r2, r3
		pfiltered->VL53LX_p_054[i] =
 800fe78:	7ffb      	ldrb	r3, [r7, #31]
			(sumb + sumc) -
 800fe7a:	1a8a      	subs	r2, r1, r2
		pfiltered->VL53LX_p_054[i] =
 800fe7c:	6839      	ldr	r1, [r7, #0]
 800fe7e:	3360      	adds	r3, #96	@ 0x60
 800fe80:	009b      	lsls	r3, r3, #2
 800fe82:	440b      	add	r3, r1
 800fe84:	605a      	str	r2, [r3, #4]
	for (lb = pdata->VL53LX_p_012; lb <= pdata->VL53LX_p_013; lb++) {
 800fe86:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fe8a:	3301      	adds	r3, #1
 800fe8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800fe90:	6a3b      	ldr	r3, [r7, #32]
 800fe92:	791b      	ldrb	r3, [r3, #4]
 800fe94:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800fe98:	429a      	cmp	r2, r3
 800fe9a:	d9ab      	bls.n	800fdf4 <VL53LX_f_026+0x64>
	}

	return status;
 800fe9c:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 800fea0:	4618      	mov	r0, r3
 800fea2:	3728      	adds	r7, #40	@ 0x28
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}

0800fea8 <VL53LX_f_027>:
VL53LX_Error VL53LX_f_027(
	uint8_t                                pulse_no,
	uint16_t                               noise_threshold,
	VL53LX_hist_gen4_algo_filtered_data_t *pfiltered,
	VL53LX_hist_gen3_algo_private_data_t  *palgo3)
{
 800fea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800feaa:	b08f      	sub	sp, #60	@ 0x3c
 800feac:	af06      	add	r7, sp, #24
 800feae:	60ba      	str	r2, [r7, #8]
 800feb0:	607b      	str	r3, [r7, #4]
 800feb2:	4603      	mov	r3, r0
 800feb4:	73fb      	strb	r3, [r7, #15]
 800feb6:	460b      	mov	r3, r1
 800feb8:	81bb      	strh	r3, [r7, #12]



	VL53LX_Error  status       = VL53LX_ERROR_NONE;
 800feba:	2300      	movs	r3, #0
 800febc:	77bb      	strb	r3, [r7, #30]
	VL53LX_Error  func_status  = VL53LX_ERROR_NONE;
 800febe:	2300      	movs	r3, #0
 800fec0:	777b      	strb	r3, [r7, #29]

	VL53LX_hist_pulse_data_t *pdata = &(palgo3->VL53LX_p_003[pulse_no]);
 800fec2:	7bfa      	ldrb	r2, [r7, #15]
 800fec4:	4613      	mov	r3, r2
 800fec6:	00db      	lsls	r3, r3, #3
 800fec8:	4413      	add	r3, r2
 800feca:	009b      	lsls	r3, r3, #2
 800fecc:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 800fed0:	687a      	ldr	r2, [r7, #4]
 800fed2:	4413      	add	r3, r2
 800fed4:	3304      	adds	r3, #4
 800fed6:	61bb      	str	r3, [r7, #24]

	uint8_t  lb            = 0;
 800fed8:	2300      	movs	r3, #0
 800feda:	77fb      	strb	r3, [r7, #31]
	uint8_t  i            = 0;
 800fedc:	2300      	movs	r3, #0
 800fede:	75fb      	strb	r3, [r7, #23]
	uint8_t  j            = 0;
 800fee0:	2300      	movs	r3, #0
 800fee2:	75bb      	strb	r3, [r7, #22]

	SUPPRESS_UNUSED_WARNING(noise_threshold);

	for (lb = pdata->VL53LX_p_012; lb < pdata->VL53LX_p_013; lb++) {
 800fee4:	69bb      	ldr	r3, [r7, #24]
 800fee6:	781b      	ldrb	r3, [r3, #0]
 800fee8:	77fb      	strb	r3, [r7, #31]
 800feea:	e0b9      	b.n	8010060 <VL53LX_f_027+0x1b8>

		i =  lb    % palgo3->VL53LX_p_030;
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	78da      	ldrb	r2, [r3, #3]
 800fef0:	7ffb      	ldrb	r3, [r7, #31]
 800fef2:	fbb3 f1f2 	udiv	r1, r3, r2
 800fef6:	fb01 f202 	mul.w	r2, r1, r2
 800fefa:	1a9b      	subs	r3, r3, r2
 800fefc:	75fb      	strb	r3, [r7, #23]
		j = (lb+1) % palgo3->VL53LX_p_030;
 800fefe:	7ffb      	ldrb	r3, [r7, #31]
 800ff00:	3301      	adds	r3, #1
 800ff02:	687a      	ldr	r2, [r7, #4]
 800ff04:	78d2      	ldrb	r2, [r2, #3]
 800ff06:	fb93 f1f2 	sdiv	r1, r3, r2
 800ff0a:	fb01 f202 	mul.w	r2, r1, r2
 800ff0e:	1a9b      	subs	r3, r3, r2
 800ff10:	75bb      	strb	r3, [r7, #22]

		if (i < palgo3->VL53LX_p_021 &&
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	789b      	ldrb	r3, [r3, #2]
 800ff16:	7dfa      	ldrb	r2, [r7, #23]
 800ff18:	429a      	cmp	r2, r3
 800ff1a:	f080 809e 	bcs.w	801005a <VL53LX_f_027+0x1b2>
			j < palgo3->VL53LX_p_021) {
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	789b      	ldrb	r3, [r3, #2]
		if (i < palgo3->VL53LX_p_021 &&
 800ff22:	7dba      	ldrb	r2, [r7, #22]
 800ff24:	429a      	cmp	r2, r3
 800ff26:	f080 8098 	bcs.w	801005a <VL53LX_f_027+0x1b2>

			if (pfiltered->VL53LX_p_053[i] == 0 &&
 800ff2a:	7dfb      	ldrb	r3, [r7, #23]
 800ff2c:	68ba      	ldr	r2, [r7, #8]
 800ff2e:	3348      	adds	r3, #72	@ 0x48
 800ff30:	009b      	lsls	r3, r3, #2
 800ff32:	4413      	add	r3, r2
 800ff34:	685b      	ldr	r3, [r3, #4]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d10e      	bne.n	800ff58 <VL53LX_f_027+0xb0>
				pfiltered->VL53LX_p_054[i] == 0)
 800ff3a:	7dfb      	ldrb	r3, [r7, #23]
 800ff3c:	68ba      	ldr	r2, [r7, #8]
 800ff3e:	3360      	adds	r3, #96	@ 0x60
 800ff40:	009b      	lsls	r3, r3, #2
 800ff42:	4413      	add	r3, r2
 800ff44:	685b      	ldr	r3, [r3, #4]
			if (pfiltered->VL53LX_p_053[i] == 0 &&
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d106      	bne.n	800ff58 <VL53LX_f_027+0xb0>

				pfiltered->VL53LX_p_040[i] = 0;
 800ff4a:	7dfb      	ldrb	r3, [r7, #23]
 800ff4c:	68ba      	ldr	r2, [r7, #8]
 800ff4e:	4413      	add	r3, r2
 800ff50:	2200      	movs	r2, #0
 800ff52:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 800ff56:	e043      	b.n	800ffe0 <VL53LX_f_027+0x138>

			else if (pfiltered->VL53LX_p_053[i] >= 0 &&
 800ff58:	7dfb      	ldrb	r3, [r7, #23]
 800ff5a:	68ba      	ldr	r2, [r7, #8]
 800ff5c:	3348      	adds	r3, #72	@ 0x48
 800ff5e:	009b      	lsls	r3, r3, #2
 800ff60:	4413      	add	r3, r2
 800ff62:	685b      	ldr	r3, [r3, #4]
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	db0e      	blt.n	800ff86 <VL53LX_f_027+0xde>
					 pfiltered->VL53LX_p_054[i] >= 0)
 800ff68:	7dfb      	ldrb	r3, [r7, #23]
 800ff6a:	68ba      	ldr	r2, [r7, #8]
 800ff6c:	3360      	adds	r3, #96	@ 0x60
 800ff6e:	009b      	lsls	r3, r3, #2
 800ff70:	4413      	add	r3, r2
 800ff72:	685b      	ldr	r3, [r3, #4]
			else if (pfiltered->VL53LX_p_053[i] >= 0 &&
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	db06      	blt.n	800ff86 <VL53LX_f_027+0xde>
				pfiltered->VL53LX_p_040[i] = 1;
 800ff78:	7dfb      	ldrb	r3, [r7, #23]
 800ff7a:	68ba      	ldr	r2, [r7, #8]
 800ff7c:	4413      	add	r3, r2
 800ff7e:	2201      	movs	r2, #1
 800ff80:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 800ff84:	e02c      	b.n	800ffe0 <VL53LX_f_027+0x138>

			else if (pfiltered->VL53LX_p_053[i] <  0 &&
 800ff86:	7dfb      	ldrb	r3, [r7, #23]
 800ff88:	68ba      	ldr	r2, [r7, #8]
 800ff8a:	3348      	adds	r3, #72	@ 0x48
 800ff8c:	009b      	lsls	r3, r3, #2
 800ff8e:	4413      	add	r3, r2
 800ff90:	685b      	ldr	r3, [r3, #4]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	da1e      	bge.n	800ffd4 <VL53LX_f_027+0x12c>
					 pfiltered->VL53LX_p_054[i] >= 0 &&
 800ff96:	7dfb      	ldrb	r3, [r7, #23]
 800ff98:	68ba      	ldr	r2, [r7, #8]
 800ff9a:	3360      	adds	r3, #96	@ 0x60
 800ff9c:	009b      	lsls	r3, r3, #2
 800ff9e:	4413      	add	r3, r2
 800ffa0:	685b      	ldr	r3, [r3, #4]
			else if (pfiltered->VL53LX_p_053[i] <  0 &&
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	db16      	blt.n	800ffd4 <VL53LX_f_027+0x12c>
					 pfiltered->VL53LX_p_053[j] >= 0 &&
 800ffa6:	7dbb      	ldrb	r3, [r7, #22]
 800ffa8:	68ba      	ldr	r2, [r7, #8]
 800ffaa:	3348      	adds	r3, #72	@ 0x48
 800ffac:	009b      	lsls	r3, r3, #2
 800ffae:	4413      	add	r3, r2
 800ffb0:	685b      	ldr	r3, [r3, #4]
					 pfiltered->VL53LX_p_054[i] >= 0 &&
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	db0e      	blt.n	800ffd4 <VL53LX_f_027+0x12c>
					 pfiltered->VL53LX_p_054[j] <  0)
 800ffb6:	7dbb      	ldrb	r3, [r7, #22]
 800ffb8:	68ba      	ldr	r2, [r7, #8]
 800ffba:	3360      	adds	r3, #96	@ 0x60
 800ffbc:	009b      	lsls	r3, r3, #2
 800ffbe:	4413      	add	r3, r2
 800ffc0:	685b      	ldr	r3, [r3, #4]
					 pfiltered->VL53LX_p_053[j] >= 0 &&
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	da06      	bge.n	800ffd4 <VL53LX_f_027+0x12c>
				pfiltered->VL53LX_p_040[i] = 1;
 800ffc6:	7dfb      	ldrb	r3, [r7, #23]
 800ffc8:	68ba      	ldr	r2, [r7, #8]
 800ffca:	4413      	add	r3, r2
 800ffcc:	2201      	movs	r2, #1
 800ffce:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 800ffd2:	e005      	b.n	800ffe0 <VL53LX_f_027+0x138>

			else
				pfiltered->VL53LX_p_040[i] = 0;
 800ffd4:	7dfb      	ldrb	r3, [r7, #23]
 800ffd6:	68ba      	ldr	r2, [r7, #8]
 800ffd8:	4413      	add	r3, r2
 800ffda:	2200      	movs	r2, #0
 800ffdc:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4


			if (pfiltered->VL53LX_p_040[i] > 0) {
 800ffe0:	7dfb      	ldrb	r3, [r7, #23]
 800ffe2:	68ba      	ldr	r2, [r7, #8]
 800ffe4:	4413      	add	r3, r2
 800ffe6:	f893 31e4 	ldrb.w	r3, [r3, #484]	@ 0x1e4
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d035      	beq.n	801005a <VL53LX_f_027+0x1b2>

				pdata->VL53LX_p_023 = lb;
 800ffee:	69bb      	ldr	r3, [r7, #24]
 800fff0:	7ffa      	ldrb	r2, [r7, #31]
 800fff2:	709a      	strb	r2, [r3, #2]

				func_status =
					VL53LX_f_028(
 800fff4:	7dfb      	ldrb	r3, [r7, #23]
 800fff6:	68ba      	ldr	r2, [r7, #8]
 800fff8:	009b      	lsls	r3, r3, #2
 800fffa:	4413      	add	r3, r2
 800fffc:	685c      	ldr	r4, [r3, #4]
 800fffe:	7dfb      	ldrb	r3, [r7, #23]
 8010000:	68ba      	ldr	r2, [r7, #8]
 8010002:	3318      	adds	r3, #24
 8010004:	009b      	lsls	r3, r3, #2
 8010006:	4413      	add	r3, r2
 8010008:	685d      	ldr	r5, [r3, #4]
 801000a:	7dfb      	ldrb	r3, [r7, #23]
 801000c:	68ba      	ldr	r2, [r7, #8]
 801000e:	3330      	adds	r3, #48	@ 0x30
 8010010:	009b      	lsls	r3, r3, #2
 8010012:	4413      	add	r3, r2
 8010014:	685e      	ldr	r6, [r3, #4]
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	689b      	ldr	r3, [r3, #8]
 801001a:	687a      	ldr	r2, [r7, #4]
 801001c:	78d2      	ldrb	r2, [r2, #3]
 801001e:	69b9      	ldr	r1, [r7, #24]
 8010020:	3118      	adds	r1, #24
 8010022:	7ff8      	ldrb	r0, [r7, #31]
 8010024:	9105      	str	r1, [sp, #20]
 8010026:	9204      	str	r2, [sp, #16]
 8010028:	9303      	str	r3, [sp, #12]
 801002a:	2300      	movs	r3, #0
 801002c:	9302      	str	r3, [sp, #8]
 801002e:	2300      	movs	r3, #0
 8010030:	9301      	str	r3, [sp, #4]
 8010032:	2300      	movs	r3, #0
 8010034:	9300      	str	r3, [sp, #0]
 8010036:	4633      	mov	r3, r6
 8010038:	462a      	mov	r2, r5
 801003a:	4621      	mov	r1, r4
 801003c:	f000 f81c 	bl	8010078 <VL53LX_f_028>
 8010040:	4603      	mov	r3, r0
 8010042:	777b      	strb	r3, [r7, #29]
					0,
					palgo3->VL53LX_p_028,
					palgo3->VL53LX_p_030,
					&(pdata->VL53LX_p_011));

				if (func_status ==
 8010044:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010048:	f113 0f0f 	cmn.w	r3, #15
 801004c:	d105      	bne.n	801005a <VL53LX_f_027+0x1b2>
					VL53LX_ERROR_DIVISION_BY_ZERO)
					pfiltered->VL53LX_p_040[i] = 0;
 801004e:	7dfb      	ldrb	r3, [r7, #23]
 8010050:	68ba      	ldr	r2, [r7, #8]
 8010052:	4413      	add	r3, r2
 8010054:	2200      	movs	r2, #0
 8010056:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
	for (lb = pdata->VL53LX_p_012; lb < pdata->VL53LX_p_013; lb++) {
 801005a:	7ffb      	ldrb	r3, [r7, #31]
 801005c:	3301      	adds	r3, #1
 801005e:	77fb      	strb	r3, [r7, #31]
 8010060:	69bb      	ldr	r3, [r7, #24]
 8010062:	791b      	ldrb	r3, [r3, #4]
 8010064:	7ffa      	ldrb	r2, [r7, #31]
 8010066:	429a      	cmp	r2, r3
 8010068:	f4ff af40 	bcc.w	800feec <VL53LX_f_027+0x44>

			}
		}
	}

	return status;
 801006c:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 8010070:	4618      	mov	r0, r3
 8010072:	3724      	adds	r7, #36	@ 0x24
 8010074:	46bd      	mov	sp, r7
 8010076:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010078 <VL53LX_f_028>:
	int32_t   bx,
	int32_t   cx,
	int32_t   VL53LX_p_028,
	uint8_t   VL53LX_p_030,
	uint32_t *pmean_phase)
{
 8010078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801007c:	b0b0      	sub	sp, #192	@ 0xc0
 801007e:	af00      	add	r7, sp, #0
 8010080:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8010084:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8010088:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801008c:	4603      	mov	r3, r0
 801008e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97


	VL53LX_Error  status = VL53LX_ERROR_DIVISION_BY_ZERO;
 8010092:	23f1      	movs	r3, #241	@ 0xf1
 8010094:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf

	int64_t  mean_phase  = VL53LX_MAX_ALLOWED_PHASE;
 8010098:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801009c:	f04f 0300 	mov.w	r3, #0
 80100a0:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
	int32_t  mean_phase32;
	int64_t  VL53LX_p_055   = 0;
 80100a4:	f04f 0200 	mov.w	r2, #0
 80100a8:	f04f 0300 	mov.w	r3, #0
 80100ac:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
	int64_t  half_b_minus_amb = 0;
 80100b0:	f04f 0200 	mov.w	r2, #0
 80100b4:	f04f 0300 	mov.w	r3, #0
 80100b8:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0


	VL53LX_p_055    =     4096 * ((int64_t)VL53LX_p_001 -
 80100bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80100c0:	17da      	asrs	r2, r3, #31
 80100c2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80100c6:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
		(int64_t)cx - (int64_t)VL53LX_p_007 -  (int64_t)ax);
 80100ca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80100ce:	17da      	asrs	r2, r3, #31
 80100d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80100d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
	VL53LX_p_055    =     4096 * ((int64_t)VL53LX_p_001 -
 80100d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80100d8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80100dc:	4602      	mov	r2, r0
 80100de:	ebb3 0802 	subs.w	r8, r3, r2
 80100e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80100e6:	460a      	mov	r2, r1
 80100e8:	eb63 0902 	sbc.w	r9, r3, r2
		(int64_t)cx - (int64_t)VL53LX_p_007 -  (int64_t)ax);
 80100ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80100f0:	17da      	asrs	r2, r3, #31
 80100f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80100f4:	677a      	str	r2, [r7, #116]	@ 0x74
 80100f6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80100fa:	460b      	mov	r3, r1
 80100fc:	ebb8 0a03 	subs.w	sl, r8, r3
 8010100:	4613      	mov	r3, r2
 8010102:	eb69 0b03 	sbc.w	fp, r9, r3
 8010106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801010a:	17da      	asrs	r2, r3, #31
 801010c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801010e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010110:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8010114:	460b      	mov	r3, r1
 8010116:	ebba 0403 	subs.w	r4, sl, r3
 801011a:	4613      	mov	r3, r2
 801011c:	eb6b 0503 	sbc.w	r5, fp, r3
	VL53LX_p_055    =     4096 * ((int64_t)VL53LX_p_001 -
 8010120:	f04f 0200 	mov.w	r2, #0
 8010124:	f04f 0300 	mov.w	r3, #0
 8010128:	032b      	lsls	r3, r5, #12
 801012a:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 801012e:	0322      	lsls	r2, r4, #12
 8010130:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
	half_b_minus_amb  = 4096 * ((int64_t)VL53LX_p_032 -
 8010134:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010138:	17da      	asrs	r2, r3, #31
 801013a:	663b      	str	r3, [r7, #96]	@ 0x60
 801013c:	667a      	str	r2, [r7, #100]	@ 0x64
		(int64_t)bx - (int64_t)VL53LX_p_028);
 801013e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010142:	17da      	asrs	r2, r3, #31
 8010144:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010146:	65fa      	str	r2, [r7, #92]	@ 0x5c
	half_b_minus_amb  = 4096 * ((int64_t)VL53LX_p_032 -
 8010148:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 801014c:	4623      	mov	r3, r4
 801014e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8010152:	4602      	mov	r2, r0
 8010154:	1a9b      	subs	r3, r3, r2
 8010156:	653b      	str	r3, [r7, #80]	@ 0x50
 8010158:	462b      	mov	r3, r5
 801015a:	460a      	mov	r2, r1
 801015c:	eb63 0302 	sbc.w	r3, r3, r2
 8010160:	657b      	str	r3, [r7, #84]	@ 0x54
		(int64_t)bx - (int64_t)VL53LX_p_028);
 8010162:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010166:	17da      	asrs	r2, r3, #31
 8010168:	64bb      	str	r3, [r7, #72]	@ 0x48
 801016a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 801016c:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8010170:	4623      	mov	r3, r4
 8010172:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8010176:	4602      	mov	r2, r0
 8010178:	1a9b      	subs	r3, r3, r2
 801017a:	643b      	str	r3, [r7, #64]	@ 0x40
 801017c:	462b      	mov	r3, r5
 801017e:	460a      	mov	r2, r1
 8010180:	eb63 0302 	sbc.w	r3, r3, r2
 8010184:	647b      	str	r3, [r7, #68]	@ 0x44
	half_b_minus_amb  = 4096 * ((int64_t)VL53LX_p_032 -
 8010186:	f04f 0200 	mov.w	r2, #0
 801018a:	f04f 0300 	mov.w	r3, #0
 801018e:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8010192:	4629      	mov	r1, r5
 8010194:	030b      	lsls	r3, r1, #12
 8010196:	4621      	mov	r1, r4
 8010198:	ea43 5311 	orr.w	r3, r3, r1, lsr #20
 801019c:	4621      	mov	r1, r4
 801019e:	030a      	lsls	r2, r1, #12
 80101a0:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

	if (half_b_minus_amb != 0) {
 80101a4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 80101a8:	4313      	orrs	r3, r2
 80101aa:	f000 80a6 	beq.w	80102fa <VL53LX_f_028+0x282>

		mean_phase = (4096 * VL53LX_p_055) + half_b_minus_amb;
 80101ae:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 80101b2:	f04f 0000 	mov.w	r0, #0
 80101b6:	f04f 0100 	mov.w	r1, #0
 80101ba:	0319      	lsls	r1, r3, #12
 80101bc:	ea41 5112 	orr.w	r1, r1, r2, lsr #20
 80101c0:	0310      	lsls	r0, r2, #12
 80101c2:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 80101c6:	1814      	adds	r4, r2, r0
 80101c8:	62bc      	str	r4, [r7, #40]	@ 0x28
 80101ca:	414b      	adcs	r3, r1
 80101cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80101ce:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80101d2:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0
		mean_phase = do_division_s(mean_phase, (half_b_minus_amb * 2));
 80101d6:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 80101da:	1891      	adds	r1, r2, r2
 80101dc:	6239      	str	r1, [r7, #32]
 80101de:	415b      	adcs	r3, r3
 80101e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80101e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80101e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80101ea:	f7f0 fd41 	bl	8000c70 <__aeabi_ldivmod>
 80101ee:	4602      	mov	r2, r0
 80101f0:	460b      	mov	r3, r1
 80101f2:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0

		mean_phase  +=  2048;
 80101f6:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 80101fa:	f512 6100 	adds.w	r1, r2, #2048	@ 0x800
 80101fe:	61b9      	str	r1, [r7, #24]
 8010200:	f143 0300 	adc.w	r3, r3, #0
 8010204:	61fb      	str	r3, [r7, #28]
 8010206:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 801020a:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0
		mean_phase  += (4096 * (int64_t)bin);
 801020e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8010212:	2200      	movs	r2, #0
 8010214:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010216:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8010218:	f04f 0200 	mov.w	r2, #0
 801021c:	f04f 0300 	mov.w	r3, #0
 8010220:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8010224:	4629      	mov	r1, r5
 8010226:	030b      	lsls	r3, r1, #12
 8010228:	4621      	mov	r1, r4
 801022a:	ea43 5311 	orr.w	r3, r3, r1, lsr #20
 801022e:	4621      	mov	r1, r4
 8010230:	030a      	lsls	r2, r1, #12
 8010232:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8010236:	1884      	adds	r4, r0, r2
 8010238:	613c      	str	r4, [r7, #16]
 801023a:	eb41 0303 	adc.w	r3, r1, r3
 801023e:	617b      	str	r3, [r7, #20]
 8010240:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8010244:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0


		mean_phase  = do_division_s((mean_phase + 1), 2);
 8010248:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 801024c:	1c51      	adds	r1, r2, #1
 801024e:	6339      	str	r1, [r7, #48]	@ 0x30
 8010250:	f143 0300 	adc.w	r3, r3, #0
 8010254:	637b      	str	r3, [r7, #52]	@ 0x34
 8010256:	f04f 0200 	mov.w	r2, #0
 801025a:	f04f 0300 	mov.w	r3, #0
 801025e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8010262:	4629      	mov	r1, r5
 8010264:	0fca      	lsrs	r2, r1, #31
 8010266:	2300      	movs	r3, #0
 8010268:	4621      	mov	r1, r4
 801026a:	1851      	adds	r1, r2, r1
 801026c:	60b9      	str	r1, [r7, #8]
 801026e:	4629      	mov	r1, r5
 8010270:	eb43 0101 	adc.w	r1, r3, r1
 8010274:	60f9      	str	r1, [r7, #12]
 8010276:	f04f 0200 	mov.w	r2, #0
 801027a:	f04f 0300 	mov.w	r3, #0
 801027e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8010282:	4621      	mov	r1, r4
 8010284:	084a      	lsrs	r2, r1, #1
 8010286:	4629      	mov	r1, r5
 8010288:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 801028c:	4629      	mov	r1, r5
 801028e:	104b      	asrs	r3, r1, #1
 8010290:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0


		if (mean_phase  < 0)
 8010294:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8010298:	2b00      	cmp	r3, #0
 801029a:	da05      	bge.n	80102a8 <VL53LX_f_028+0x230>
			mean_phase = 0;
 801029c:	f04f 0200 	mov.w	r2, #0
 80102a0:	f04f 0300 	mov.w	r3, #0
 80102a4:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		if (mean_phase > VL53LX_MAX_ALLOWED_PHASE)
 80102a8:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 80102ac:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80102b0:	f173 0300 	sbcs.w	r3, r3, #0
 80102b4:	db05      	blt.n	80102c2 <VL53LX_f_028+0x24a>
			mean_phase = VL53LX_MAX_ALLOWED_PHASE;
 80102b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80102ba:	f04f 0300 	mov.w	r3, #0
 80102be:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0


		mean_phase32 = (int32_t)mean_phase;
 80102c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80102c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		mean_phase32 = mean_phase32 %
			((int32_t)VL53LX_p_030 * 2048);
 80102ca:	f897 30f0 	ldrb.w	r3, [r7, #240]	@ 0xf0
 80102ce:	02da      	lsls	r2, r3, #11
		mean_phase32 = mean_phase32 %
 80102d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80102d4:	fb93 f1f2 	sdiv	r1, r3, r2
 80102d8:	fb01 f202 	mul.w	r2, r1, r2
 80102dc:	1a9b      	subs	r3, r3, r2
 80102de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		mean_phase = mean_phase32;
 80102e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80102e6:	17da      	asrs	r2, r3, #31
 80102e8:	603b      	str	r3, [r7, #0]
 80102ea:	607a      	str	r2, [r7, #4]
 80102ec:	e9d7 3400 	ldrd	r3, r4, [r7]
 80102f0:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0

		status = VL53LX_ERROR_NONE;
 80102f4:	2300      	movs	r3, #0
 80102f6:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf

	}

	*pmean_phase = (uint32_t)mean_phase;
 80102fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80102fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010302:	601a      	str	r2, [r3, #0]

	return status;
 8010304:	f997 30bf 	ldrsb.w	r3, [r7, #191]	@ 0xbf
}
 8010308:	4618      	mov	r0, r3
 801030a:	37c0      	adds	r7, #192	@ 0xc0
 801030c:	46bd      	mov	sp, r7
 801030e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010312 <VL53LX_f_022>:
	uint8_t                         filter_woi,
	VL53LX_histogram_bin_data_t    *pbins,
	int32_t                        *pa,
	int32_t                        *pb,
	int32_t                        *pc)
{
 8010312:	b480      	push	{r7}
 8010314:	b087      	sub	sp, #28
 8010316:	af00      	add	r7, sp, #0
 8010318:	60ba      	str	r2, [r7, #8]
 801031a:	607b      	str	r3, [r7, #4]
 801031c:	4603      	mov	r3, r0
 801031e:	73fb      	strb	r3, [r7, #15]
 8010320:	460b      	mov	r3, r1
 8010322:	73bb      	strb	r3, [r7, #14]


	uint8_t w = 0;
 8010324:	2300      	movs	r3, #0
 8010326:	75fb      	strb	r3, [r7, #23]
	uint8_t j = 0;
 8010328:	2300      	movs	r3, #0
 801032a:	75bb      	strb	r3, [r7, #22]

	*pa = 0;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	2200      	movs	r2, #0
 8010330:	601a      	str	r2, [r3, #0]
	*pb = pbins->bin_data[VL53LX_p_032];
 8010332:	7bfa      	ldrb	r2, [r7, #15]
 8010334:	68bb      	ldr	r3, [r7, #8]
 8010336:	3206      	adds	r2, #6
 8010338:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801033c:	6a3b      	ldr	r3, [r7, #32]
 801033e:	601a      	str	r2, [r3, #0]
	*pc = 0;
 8010340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010342:	2200      	movs	r2, #0
 8010344:	601a      	str	r2, [r3, #0]

	for (w = 0 ; w < ((filter_woi << 1)+1) ; w++) {
 8010346:	2300      	movs	r3, #0
 8010348:	75fb      	strb	r3, [r7, #23]
 801034a:	e02f      	b.n	80103ac <VL53LX_f_022+0x9a>


		j = ((VL53LX_p_032 + w + pbins->VL53LX_p_021) -
 801034c:	7bfa      	ldrb	r2, [r7, #15]
 801034e:	7dfb      	ldrb	r3, [r7, #23]
 8010350:	4413      	add	r3, r2
 8010352:	68ba      	ldr	r2, [r7, #8]
 8010354:	7a92      	ldrb	r2, [r2, #10]
 8010356:	441a      	add	r2, r3
 8010358:	7bbb      	ldrb	r3, [r7, #14]
 801035a:	1ad3      	subs	r3, r2, r3
			filter_woi) % pbins->VL53LX_p_021;
 801035c:	68ba      	ldr	r2, [r7, #8]
 801035e:	7a92      	ldrb	r2, [r2, #10]
 8010360:	fb93 f1f2 	sdiv	r1, r3, r2
 8010364:	fb01 f202 	mul.w	r2, r1, r2
 8010368:	1a9b      	subs	r3, r3, r2
		j = ((VL53LX_p_032 + w + pbins->VL53LX_p_021) -
 801036a:	75bb      	strb	r3, [r7, #22]


		if (w < filter_woi)
 801036c:	7dfa      	ldrb	r2, [r7, #23]
 801036e:	7bbb      	ldrb	r3, [r7, #14]
 8010370:	429a      	cmp	r2, r3
 8010372:	d20a      	bcs.n	801038a <VL53LX_f_022+0x78>
			*pa += pbins->bin_data[j];
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	681a      	ldr	r2, [r3, #0]
 8010378:	7db9      	ldrb	r1, [r7, #22]
 801037a:	68bb      	ldr	r3, [r7, #8]
 801037c:	3106      	adds	r1, #6
 801037e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010382:	441a      	add	r2, r3
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	601a      	str	r2, [r3, #0]
 8010388:	e00d      	b.n	80103a6 <VL53LX_f_022+0x94>
		else if (w > filter_woi)
 801038a:	7dfa      	ldrb	r2, [r7, #23]
 801038c:	7bbb      	ldrb	r3, [r7, #14]
 801038e:	429a      	cmp	r2, r3
 8010390:	d909      	bls.n	80103a6 <VL53LX_f_022+0x94>
			*pc += pbins->bin_data[j];
 8010392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010394:	681a      	ldr	r2, [r3, #0]
 8010396:	7db9      	ldrb	r1, [r7, #22]
 8010398:	68bb      	ldr	r3, [r7, #8]
 801039a:	3106      	adds	r1, #6
 801039c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80103a0:	441a      	add	r2, r3
 80103a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103a4:	601a      	str	r2, [r3, #0]
	for (w = 0 ; w < ((filter_woi << 1)+1) ; w++) {
 80103a6:	7dfb      	ldrb	r3, [r7, #23]
 80103a8:	3301      	adds	r3, #1
 80103aa:	75fb      	strb	r3, [r7, #23]
 80103ac:	7bbb      	ldrb	r3, [r7, #14]
 80103ae:	005a      	lsls	r2, r3, #1
 80103b0:	7dfb      	ldrb	r3, [r7, #23]
 80103b2:	429a      	cmp	r2, r3
 80103b4:	daca      	bge.n	801034c <VL53LX_f_022+0x3a>
	}
}
 80103b6:	bf00      	nop
 80103b8:	bf00      	nop
 80103ba:	371c      	adds	r7, #28
 80103bc:	46bd      	mov	sp, r7
 80103be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c2:	4770      	bx	lr

080103c4 <VL53LX_f_018>:
	uint16_t           fast_osc_frequency,
	uint32_t           total_periods_elapsed,
	uint16_t           VL53LX_p_004,
	VL53LX_range_data_t  *pdata,
	uint8_t histo_merge_nb)
{
 80103c4:	b580      	push	{r7, lr}
 80103c6:	b088      	sub	sp, #32
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	60ba      	str	r2, [r7, #8]
 80103cc:	461a      	mov	r2, r3
 80103ce:	4603      	mov	r3, r0
 80103d0:	81fb      	strh	r3, [r7, #14]
 80103d2:	460b      	mov	r3, r1
 80103d4:	81bb      	strh	r3, [r7, #12]
 80103d6:	4613      	mov	r3, r2
 80103d8:	80fb      	strh	r3, [r7, #6]
	VL53LX_Error     status = VL53LX_ERROR_NONE;
 80103da:	2300      	movs	r3, #0
 80103dc:	77fb      	strb	r3, [r7, #31]

	uint32_t    pll_period_us       = 0;
 80103de:	2300      	movs	r3, #0
 80103e0:	617b      	str	r3, [r7, #20]
	uint32_t    periods_elapsed     = 0;
 80103e2:	2300      	movs	r3, #0
 80103e4:	613b      	str	r3, [r7, #16]
	uint32_t    count_rate_total    = 0;
 80103e6:	2300      	movs	r3, #0
 80103e8:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");



	pdata->width                  = vcsel_width;
 80103ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103ec:	89fa      	ldrh	r2, [r7, #14]
 80103ee:	81da      	strh	r2, [r3, #14]
	pdata->fast_osc_frequency     = fast_osc_frequency;
 80103f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103f2:	89ba      	ldrh	r2, [r7, #12]
 80103f4:	825a      	strh	r2, [r3, #18]
	pdata->total_periods_elapsed  = total_periods_elapsed;
 80103f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103f8:	68ba      	ldr	r2, [r7, #8]
 80103fa:	619a      	str	r2, [r3, #24]
	pdata->VL53LX_p_004 = VL53LX_p_004;
 80103fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103fe:	88fa      	ldrh	r2, [r7, #6]
 8010400:	82da      	strh	r2, [r3, #22]



	if (pdata->fast_osc_frequency == 0)
 8010402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010404:	8a5b      	ldrh	r3, [r3, #18]
 8010406:	2b00      	cmp	r3, #0
 8010408:	d101      	bne.n	801040e <VL53LX_f_018+0x4a>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 801040a:	23f1      	movs	r3, #241	@ 0xf1
 801040c:	77fb      	strb	r3, [r7, #31]

	if (pdata->total_periods_elapsed == 0)
 801040e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010410:	699b      	ldr	r3, [r3, #24]
 8010412:	2b00      	cmp	r3, #0
 8010414:	d101      	bne.n	801041a <VL53LX_f_018+0x56>
		status = VL53LX_ERROR_DIVISION_BY_ZERO;
 8010416:	23f1      	movs	r3, #241	@ 0xf1
 8010418:	77fb      	strb	r3, [r7, #31]

	if (status == VL53LX_ERROR_NONE) {
 801041a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d16f      	bne.n	8010502 <VL53LX_f_018+0x13e>



		pll_period_us =
			VL53LX_calc_pll_period_us(pdata->fast_osc_frequency);
 8010422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010424:	8a5b      	ldrh	r3, [r3, #18]
 8010426:	4618      	mov	r0, r3
 8010428:	f7fd f90e 	bl	800d648 <VL53LX_calc_pll_period_us>
 801042c:	6178      	str	r0, [r7, #20]



		periods_elapsed      = pdata->total_periods_elapsed + 1;
 801042e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010430:	699b      	ldr	r3, [r3, #24]
 8010432:	3301      	adds	r3, #1
 8010434:	613b      	str	r3, [r7, #16]



		pdata->peak_duration_us    = VL53LX_duration_maths(
			pll_period_us,
			(uint32_t)pdata->width,
 8010436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010438:	89db      	ldrh	r3, [r3, #14]
		pdata->peak_duration_us    = VL53LX_duration_maths(
 801043a:	4619      	mov	r1, r3
 801043c:	693b      	ldr	r3, [r7, #16]
 801043e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010442:	6978      	ldr	r0, [r7, #20]
 8010444:	f7fd f917 	bl	800d676 <VL53LX_duration_maths>
 8010448:	4602      	mov	r2, r0
 801044a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801044c:	61da      	str	r2, [r3, #28]
			VL53LX_RANGING_WINDOW_VCSEL_PERIODS,
			periods_elapsed);

		pdata->woi_duration_us     = VL53LX_duration_maths(
			pll_period_us,
			((uint32_t)pdata->VL53LX_p_029) << 4,
 801044e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010450:	7c1b      	ldrb	r3, [r3, #16]
		pdata->woi_duration_us     = VL53LX_duration_maths(
 8010452:	0119      	lsls	r1, r3, #4
 8010454:	693b      	ldr	r3, [r7, #16]
 8010456:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801045a:	6978      	ldr	r0, [r7, #20]
 801045c:	f7fd f90b 	bl	800d676 <VL53LX_duration_maths>
 8010460:	4602      	mov	r2, r0
 8010462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010464:	621a      	str	r2, [r3, #32]
			periods_elapsed);



		pdata->peak_signal_count_rate_mcps = VL53LX_rate_maths(
			(int32_t)pdata->VL53LX_p_010,
 8010466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
		pdata->peak_signal_count_rate_mcps = VL53LX_rate_maths(
 801046a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801046c:	69db      	ldr	r3, [r3, #28]
 801046e:	4619      	mov	r1, r3
 8010470:	4610      	mov	r0, r2
 8010472:	f7fd fb78 	bl	800db66 <VL53LX_rate_maths>
 8010476:	4603      	mov	r3, r0
 8010478:	461a      	mov	r2, r3
 801047a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801047c:	861a      	strh	r2, [r3, #48]	@ 0x30
			pdata->peak_duration_us);

		pdata->avg_signal_count_rate_mcps = VL53LX_rate_maths(
			(int32_t)pdata->VL53LX_p_010,
 801047e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010480:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
		pdata->avg_signal_count_rate_mcps = VL53LX_rate_maths(
 8010482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010484:	6a1b      	ldr	r3, [r3, #32]
 8010486:	4619      	mov	r1, r3
 8010488:	4610      	mov	r0, r2
 801048a:	f7fd fb6c 	bl	800db66 <VL53LX_rate_maths>
 801048e:	4603      	mov	r3, r0
 8010490:	461a      	mov	r2, r3
 8010492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010494:	865a      	strh	r2, [r3, #50]	@ 0x32
			pdata->woi_duration_us);

		pdata->ambient_count_rate_mcps    = VL53LX_rate_maths(
			(int32_t)pdata->VL53LX_p_016,
 8010496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		pdata->ambient_count_rate_mcps    = VL53LX_rate_maths(
 801049a:	461a      	mov	r2, r3
 801049c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801049e:	6a1b      	ldr	r3, [r3, #32]
 80104a0:	4619      	mov	r1, r3
 80104a2:	4610      	mov	r0, r2
 80104a4:	f7fd fb5f 	bl	800db66 <VL53LX_rate_maths>
 80104a8:	4603      	mov	r3, r0
 80104aa:	461a      	mov	r2, r3
 80104ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104ae:	869a      	strh	r2, [r3, #52]	@ 0x34
			pdata->woi_duration_us);



		count_rate_total =
			(uint32_t)pdata->peak_signal_count_rate_mcps +
 80104b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104b2:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80104b4:	461a      	mov	r2, r3
			(uint32_t)pdata->ambient_count_rate_mcps;
 80104b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104b8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
		count_rate_total =
 80104ba:	4413      	add	r3, r2
 80104bc:	61bb      	str	r3, [r7, #24]

		if (histo_merge_nb > 1)
 80104be:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80104c2:	2b01      	cmp	r3, #1
 80104c4:	d905      	bls.n	80104d2 <VL53LX_f_018+0x10e>
			count_rate_total /= histo_merge_nb;
 80104c6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80104ca:	69ba      	ldr	r2, [r7, #24]
 80104cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80104d0:	61bb      	str	r3, [r7, #24]

		pdata->total_rate_per_spad_mcps   =
			VL53LX_rate_per_spad_maths(
 80104d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104d4:	8ada      	ldrh	r2, [r3, #22]
 80104d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80104da:	69b9      	ldr	r1, [r7, #24]
 80104dc:	2006      	movs	r0, #6
 80104de:	f7fd fb87 	bl	800dbf0 <VL53LX_rate_per_spad_maths>
 80104e2:	4603      	mov	r3, r0
 80104e4:	461a      	mov	r2, r3
		pdata->total_rate_per_spad_mcps   =
 80104e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104e8:	86da      	strh	r2, [r3, #54]	@ 0x36
					 0xFFFF);



		pdata->VL53LX_p_009   =
			VL53LX_events_per_spad_maths(
 80104ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104ec:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80104ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104f0:	8ad9      	ldrh	r1, [r3, #22]
 80104f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104f4:	69db      	ldr	r3, [r3, #28]
 80104f6:	461a      	mov	r2, r3
 80104f8:	f7fd f916 	bl	800d728 <VL53LX_events_per_spad_maths>
 80104fc:	4602      	mov	r2, r0
		pdata->VL53LX_p_009   =
 80104fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010500:	639a      	str	r2, [r3, #56]	@ 0x38

	}

	LOG_FUNCTION_END(status);

	return status;
 8010502:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010506:	4618      	mov	r0, r3
 8010508:	3720      	adds	r7, #32
 801050a:	46bd      	mov	sp, r7
 801050c:	bd80      	pop	{r7, pc}

0801050e <VL53LX_f_019>:

void VL53LX_f_019(
	uint16_t             gain_factor,
	int16_t              range_offset_mm,
	VL53LX_range_data_t *pdata)
{
 801050e:	b590      	push	{r4, r7, lr}
 8010510:	b085      	sub	sp, #20
 8010512:	af02      	add	r7, sp, #8
 8010514:	4603      	mov	r3, r0
 8010516:	603a      	str	r2, [r7, #0]
 8010518:	80fb      	strh	r3, [r7, #6]
 801051a:	460b      	mov	r3, r1
 801051c:	80bb      	strh	r3, [r7, #4]
	LOG_FUNCTION_START("");



	pdata->min_range_mm =
		(int16_t)VL53LX_range_maths(
 801051e:	683b      	ldr	r3, [r7, #0]
 8010520:	8a58      	ldrh	r0, [r3, #18]
 8010522:	683b      	ldr	r3, [r7, #0]
 8010524:	8fd9      	ldrh	r1, [r3, #62]	@ 0x3e
 8010526:	683b      	ldr	r3, [r7, #0]
 8010528:	8a9c      	ldrh	r4, [r3, #20]
 801052a:	88fb      	ldrh	r3, [r7, #6]
 801052c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8010530:	9201      	str	r2, [sp, #4]
 8010532:	9300      	str	r3, [sp, #0]
 8010534:	2300      	movs	r3, #0
 8010536:	4622      	mov	r2, r4
 8010538:	f7fd fb8e 	bl	800dc58 <VL53LX_range_maths>
 801053c:	4603      	mov	r3, r0
 801053e:	b21a      	sxth	r2, r3
	pdata->min_range_mm =
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
				0,
				(int32_t)gain_factor,
				(int32_t)range_offset_mm);

	pdata->median_range_mm =
		(int16_t)VL53LX_range_maths(
 8010546:	683b      	ldr	r3, [r7, #0]
 8010548:	8a58      	ldrh	r0, [r3, #18]
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	f8b3 1040 	ldrh.w	r1, [r3, #64]	@ 0x40
 8010550:	683b      	ldr	r3, [r7, #0]
 8010552:	8a9c      	ldrh	r4, [r3, #20]
 8010554:	88fb      	ldrh	r3, [r7, #6]
 8010556:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 801055a:	9201      	str	r2, [sp, #4]
 801055c:	9300      	str	r3, [sp, #0]
 801055e:	2300      	movs	r3, #0
 8010560:	4622      	mov	r2, r4
 8010562:	f7fd fb79 	bl	800dc58 <VL53LX_range_maths>
 8010566:	4603      	mov	r3, r0
 8010568:	b21a      	sxth	r2, r3
	pdata->median_range_mm =
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
				0,
				(int32_t)gain_factor,
				(int32_t)range_offset_mm);

	pdata->max_range_mm =
		(int16_t)VL53LX_range_maths(
 8010570:	683b      	ldr	r3, [r7, #0]
 8010572:	8a58      	ldrh	r0, [r3, #18]
 8010574:	683b      	ldr	r3, [r7, #0]
 8010576:	f8b3 1042 	ldrh.w	r1, [r3, #66]	@ 0x42
 801057a:	683b      	ldr	r3, [r7, #0]
 801057c:	8a9c      	ldrh	r4, [r3, #20]
 801057e:	88fb      	ldrh	r3, [r7, #6]
 8010580:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8010584:	9201      	str	r2, [sp, #4]
 8010586:	9300      	str	r3, [sp, #0]
 8010588:	2300      	movs	r3, #0
 801058a:	4622      	mov	r2, r4
 801058c:	f7fd fb64 	bl	800dc58 <VL53LX_range_maths>
 8010590:	4603      	mov	r3, r0
 8010592:	b21a      	sxth	r2, r3
	pdata->max_range_mm =
 8010594:	683b      	ldr	r3, [r7, #0]
 8010596:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48




	LOG_FUNCTION_END(0);
}
 801059a:	bf00      	nop
 801059c:	370c      	adds	r7, #12
 801059e:	46bd      	mov	sp, r7
 80105a0:	bd90      	pop	{r4, r7, pc}

080105a2 <VL53LX_f_005>:

void  VL53LX_f_005(
	VL53LX_histogram_bin_data_t   *pxtalk,
	VL53LX_histogram_bin_data_t   *pbins,
	VL53LX_histogram_bin_data_t   *pxtalk_realigned)
{
 80105a2:	b580      	push	{r7, lr}
 80105a4:	b086      	sub	sp, #24
 80105a6:	af00      	add	r7, sp, #0
 80105a8:	60f8      	str	r0, [r7, #12]
 80105aa:	60b9      	str	r1, [r7, #8]
 80105ac:	607a      	str	r2, [r7, #4]


	uint8_t i          = 0;
 80105ae:	2300      	movs	r3, #0
 80105b0:	75fb      	strb	r3, [r7, #23]
	uint8_t min_bins   = 0;
 80105b2:	2300      	movs	r3, #0
 80105b4:	75bb      	strb	r3, [r7, #22]
	int8_t  bin_offset = 0;
 80105b6:	2300      	movs	r3, #0
 80105b8:	753b      	strb	r3, [r7, #20]
	int8_t  bin_access = 0;
 80105ba:	2300      	movs	r3, #0
 80105bc:	757b      	strb	r3, [r7, #21]





	memcpy(
 80105be:	22ac      	movs	r2, #172	@ 0xac
 80105c0:	68b9      	ldr	r1, [r7, #8]
 80105c2:	6878      	ldr	r0, [r7, #4]
 80105c4:	f00e fb9d 	bl	801ed02 <memcpy>
		pxtalk_realigned,
		pbins,
		sizeof(VL53LX_histogram_bin_data_t));

	for (i = 0 ; i < pxtalk_realigned->VL53LX_p_020 ; i++)
 80105c8:	2300      	movs	r3, #0
 80105ca:	75fb      	strb	r3, [r7, #23]
 80105cc:	e008      	b.n	80105e0 <VL53LX_f_005+0x3e>
		pxtalk_realigned->bin_data[i] = 0;
 80105ce:	7dfa      	ldrb	r2, [r7, #23]
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	3206      	adds	r2, #6
 80105d4:	2100      	movs	r1, #0
 80105d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0 ; i < pxtalk_realigned->VL53LX_p_020 ; i++)
 80105da:	7dfb      	ldrb	r3, [r7, #23]
 80105dc:	3301      	adds	r3, #1
 80105de:	75fb      	strb	r3, [r7, #23]
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	7a5b      	ldrb	r3, [r3, #9]
 80105e4:	7dfa      	ldrb	r2, [r7, #23]
 80105e6:	429a      	cmp	r2, r3
 80105e8:	d3f1      	bcc.n	80105ce <VL53LX_f_005+0x2c>



	bin_offset =  VL53LX_f_030(
 80105ea:	68f9      	ldr	r1, [r7, #12]
 80105ec:	68b8      	ldr	r0, [r7, #8]
 80105ee:	f000 f878 	bl	80106e2 <VL53LX_f_030>
 80105f2:	4603      	mov	r3, r0
 80105f4:	753b      	strb	r3, [r7, #20]
						pbins,
						pxtalk);



	if (pxtalk->VL53LX_p_021 < pbins->VL53LX_p_021)
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	7a9a      	ldrb	r2, [r3, #10]
 80105fa:	68bb      	ldr	r3, [r7, #8]
 80105fc:	7a9b      	ldrb	r3, [r3, #10]
 80105fe:	429a      	cmp	r2, r3
 8010600:	d203      	bcs.n	801060a <VL53LX_f_005+0x68>
		min_bins = pxtalk->VL53LX_p_021;
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	7a9b      	ldrb	r3, [r3, #10]
 8010606:	75bb      	strb	r3, [r7, #22]
 8010608:	e002      	b.n	8010610 <VL53LX_f_005+0x6e>
	else
		min_bins = pbins->VL53LX_p_021;
 801060a:	68bb      	ldr	r3, [r7, #8]
 801060c:	7a9b      	ldrb	r3, [r3, #10]
 801060e:	75bb      	strb	r3, [r7, #22]


	for (i = 0 ; i <  min_bins ; i++) {
 8010610:	2300      	movs	r3, #0
 8010612:	75fb      	strb	r3, [r7, #23]
 8010614:	e05c      	b.n	80106d0 <VL53LX_f_005+0x12e>



		if (bin_offset >= 0)
 8010616:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801061a:	2b00      	cmp	r3, #0
 801061c:	db0f      	blt.n	801063e <VL53LX_f_005+0x9c>
			bin_access = ((int8_t)i + (int8_t)bin_offset)
 801061e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010622:	461a      	mov	r2, r3
 8010624:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8010628:	4413      	add	r3, r2
				% (int8_t)pbins->VL53LX_p_021;
 801062a:	68ba      	ldr	r2, [r7, #8]
 801062c:	7a92      	ldrb	r2, [r2, #10]
 801062e:	b252      	sxtb	r2, r2
 8010630:	fb93 f1f2 	sdiv	r1, r3, r2
 8010634:	fb01 f202 	mul.w	r2, r1, r2
 8010638:	1a9b      	subs	r3, r3, r2
			bin_access = ((int8_t)i + (int8_t)bin_offset)
 801063a:	757b      	strb	r3, [r7, #21]
 801063c:	e013      	b.n	8010666 <VL53LX_f_005+0xc4>
		else
			bin_access = ((int8_t)pbins->VL53LX_p_021 +
 801063e:	68bb      	ldr	r3, [r7, #8]
 8010640:	7a9b      	ldrb	r3, [r3, #10]
 8010642:	b25b      	sxtb	r3, r3
 8010644:	461a      	mov	r2, r3
				((int8_t)i + (int8_t)bin_offset))
 8010646:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801064a:	4619      	mov	r1, r3
 801064c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8010650:	440b      	add	r3, r1
			bin_access = ((int8_t)pbins->VL53LX_p_021 +
 8010652:	4413      	add	r3, r2
					% (int8_t)pbins->VL53LX_p_021;
 8010654:	68ba      	ldr	r2, [r7, #8]
 8010656:	7a92      	ldrb	r2, [r2, #10]
 8010658:	b252      	sxtb	r2, r2
 801065a:	fb93 f1f2 	sdiv	r1, r3, r2
 801065e:	fb01 f202 	mul.w	r2, r1, r2
 8010662:	1a9b      	subs	r3, r3, r2
			bin_access = ((int8_t)pbins->VL53LX_p_021 +
 8010664:	757b      	strb	r3, [r7, #21]
			pbins->bin_data[(uint8_t)bin_access],
			pxtalk->bin_data[i]);



		if (pbins->bin_data[(uint8_t)bin_access] >
 8010666:	7d7b      	ldrb	r3, [r7, #21]
 8010668:	461a      	mov	r2, r3
 801066a:	68bb      	ldr	r3, [r7, #8]
 801066c:	3206      	adds	r2, #6
 801066e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
			pxtalk->bin_data[i]) {
 8010672:	7df9      	ldrb	r1, [r7, #23]
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	3106      	adds	r1, #6
 8010678:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
		if (pbins->bin_data[(uint8_t)bin_access] >
 801067c:	429a      	cmp	r2, r3
 801067e:	dd12      	ble.n	80106a6 <VL53LX_f_005+0x104>

			pbins->bin_data[(uint8_t)bin_access] =
				pbins->bin_data[(uint8_t)bin_access]
 8010680:	7d7b      	ldrb	r3, [r7, #21]
 8010682:	461a      	mov	r2, r3
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	3206      	adds	r2, #6
 8010688:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				- pxtalk->bin_data[i];
 801068c:	7df9      	ldrb	r1, [r7, #23]
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	3106      	adds	r1, #6
 8010692:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
			pbins->bin_data[(uint8_t)bin_access] =
 8010696:	7d79      	ldrb	r1, [r7, #21]
 8010698:	4608      	mov	r0, r1
				- pxtalk->bin_data[i];
 801069a:	1ad1      	subs	r1, r2, r3
			pbins->bin_data[(uint8_t)bin_access] =
 801069c:	68bb      	ldr	r3, [r7, #8]
 801069e:	1d82      	adds	r2, r0, #6
 80106a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80106a4:	e006      	b.n	80106b4 <VL53LX_f_005+0x112>

		} else {
			pbins->bin_data[(uint8_t)bin_access] = 0;
 80106a6:	7d7b      	ldrb	r3, [r7, #21]
 80106a8:	461a      	mov	r2, r3
 80106aa:	68bb      	ldr	r3, [r7, #8]
 80106ac:	3206      	adds	r2, #6
 80106ae:	2100      	movs	r1, #0
 80106b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]




		pxtalk_realigned->bin_data[(uint8_t)bin_access] =
			pxtalk->bin_data[i];
 80106b4:	7dfa      	ldrb	r2, [r7, #23]
		pxtalk_realigned->bin_data[(uint8_t)bin_access] =
 80106b6:	7d7b      	ldrb	r3, [r7, #21]
 80106b8:	4618      	mov	r0, r3
			pxtalk->bin_data[i];
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	3206      	adds	r2, #6
 80106be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
		pxtalk_realigned->bin_data[(uint8_t)bin_access] =
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	1d82      	adds	r2, r0, #6
 80106c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0 ; i <  min_bins ; i++) {
 80106ca:	7dfb      	ldrb	r3, [r7, #23]
 80106cc:	3301      	adds	r3, #1
 80106ce:	75fb      	strb	r3, [r7, #23]
 80106d0:	7dfa      	ldrb	r2, [r7, #23]
 80106d2:	7dbb      	ldrb	r3, [r7, #22]
 80106d4:	429a      	cmp	r2, r3
 80106d6:	d39e      	bcc.n	8010616 <VL53LX_f_005+0x74>
	}



	LOG_FUNCTION_END(0);
}
 80106d8:	bf00      	nop
 80106da:	bf00      	nop
 80106dc:	3718      	adds	r7, #24
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}

080106e2 <VL53LX_f_030>:


int8_t  VL53LX_f_030(
	VL53LX_histogram_bin_data_t   *pdata1,
	VL53LX_histogram_bin_data_t   *pdata2)
{
 80106e2:	b580      	push	{r7, lr}
 80106e4:	b086      	sub	sp, #24
 80106e6:	af00      	add	r7, sp, #0
 80106e8:	6078      	str	r0, [r7, #4]
 80106ea:	6039      	str	r1, [r7, #0]


	int32_t  phase_delta      = 0;
 80106ec:	2300      	movs	r3, #0
 80106ee:	60fb      	str	r3, [r7, #12]
	int8_t   bin_offset       = 0;
 80106f0:	2300      	movs	r3, #0
 80106f2:	75fb      	strb	r3, [r7, #23]
	uint32_t period           = 0;
 80106f4:	2300      	movs	r3, #0
 80106f6:	60bb      	str	r3, [r7, #8]
	uint32_t remapped_phase   = 0;
 80106f8:	2300      	movs	r3, #0
 80106fa:	613b      	str	r3, [r7, #16]
	LOG_FUNCTION_START("");



	period = 2048 *
		(uint32_t)VL53LX_decode_vcsel_period(pdata1->VL53LX_p_005);
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010702:	4618      	mov	r0, r3
 8010704:	f7fd fb90 	bl	800de28 <VL53LX_decode_vcsel_period>
 8010708:	4603      	mov	r3, r0
	period = 2048 *
 801070a:	02db      	lsls	r3, r3, #11
 801070c:	60bb      	str	r3, [r7, #8]

	if (period != 0)
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d00a      	beq.n	801072a <VL53LX_f_030+0x48>
		remapped_phase =
		(uint32_t)pdata2->zero_distance_phase % period;
 8010714:	683b      	ldr	r3, [r7, #0]
 8010716:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
		remapped_phase =
 801071a:	68ba      	ldr	r2, [r7, #8]
 801071c:	fbb3 f2f2 	udiv	r2, r3, r2
 8010720:	68b9      	ldr	r1, [r7, #8]
 8010722:	fb01 f202 	mul.w	r2, r1, r2
 8010726:	1a9b      	subs	r3, r3, r2
 8010728:	613b      	str	r3, [r7, #16]


	phase_delta = (int32_t)pdata1->zero_distance_phase
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 8010730:	461a      	mov	r2, r3
				- (int32_t)remapped_phase;
 8010732:	693b      	ldr	r3, [r7, #16]
	phase_delta = (int32_t)pdata1->zero_distance_phase
 8010734:	1ad3      	subs	r3, r2, r3
 8010736:	60fb      	str	r3, [r7, #12]



	if (phase_delta > 0)
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	2b00      	cmp	r3, #0
 801073c:	dd09      	ble.n	8010752 <VL53LX_f_030+0x70>
		bin_offset = (int8_t)((phase_delta + 1024) / 2048);
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010744:	2b00      	cmp	r3, #0
 8010746:	da01      	bge.n	801074c <VL53LX_f_030+0x6a>
 8010748:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 801074c:	12db      	asrs	r3, r3, #11
 801074e:	75fb      	strb	r3, [r7, #23]
 8010750:	e008      	b.n	8010764 <VL53LX_f_030+0x82>
	else
		bin_offset = (int8_t)((phase_delta - 1024) / 2048);
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8010758:	2b00      	cmp	r3, #0
 801075a:	da01      	bge.n	8010760 <VL53LX_f_030+0x7e>
 801075c:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8010760:	12db      	asrs	r3, r3, #11
 8010762:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(0);

	return bin_offset;
 8010764:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010768:	4618      	mov	r0, r3
 801076a:	3718      	adds	r7, #24
 801076c:	46bd      	mov	sp, r7
 801076e:	bd80      	pop	{r7, pc}

08010770 <VL53LX_f_031>:


VL53LX_Error  VL53LX_f_031(
	VL53LX_histogram_bin_data_t   *pidata,
	VL53LX_histogram_bin_data_t   *podata)
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b08e      	sub	sp, #56	@ 0x38
 8010774:	af00      	add	r7, sp, #0
 8010776:	6078      	str	r0, [r7, #4]
 8010778:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 801077a:	2300      	movs	r3, #0
 801077c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

	uint8_t  bin_initial_index[VL53LX_MAX_BIN_SEQUENCE_CODE+1];
	uint8_t  bin_repeat_count[VL53LX_MAX_BIN_SEQUENCE_CODE+1];

	uint8_t  bin_cfg        = 0;
 8010780:	2300      	movs	r3, #0
 8010782:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	uint8_t  bin_seq_length = 0;
 8010786:	2300      	movs	r3, #0
 8010788:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	int32_t  repeat_count   = 0;
 801078c:	2300      	movs	r3, #0
 801078e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	uint8_t  VL53LX_p_032       = 0;
 8010790:	2300      	movs	r3, #0
 8010792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t  lc       = 0;
 8010796:	2300      	movs	r3, #0
 8010798:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t  i       = 0;
 801079c:	2300      	movs	r3, #0
 801079e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

	LOG_FUNCTION_START("");



	memcpy(podata, pidata, sizeof(VL53LX_histogram_bin_data_t));
 80107a2:	22ac      	movs	r2, #172	@ 0xac
 80107a4:	6879      	ldr	r1, [r7, #4]
 80107a6:	6838      	ldr	r0, [r7, #0]
 80107a8:	f00e faab 	bl	801ed02 <memcpy>


	podata->VL53LX_p_021 = 0;
 80107ac:	683b      	ldr	r3, [r7, #0]
 80107ae:	2200      	movs	r2, #0
 80107b0:	729a      	strb	r2, [r3, #10]

	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++)
 80107b2:	2300      	movs	r3, #0
 80107b4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80107b8:	e00a      	b.n	80107d0 <VL53LX_f_031+0x60>
		podata->bin_seq[lc] = VL53LX_MAX_BIN_SEQUENCE_CODE+1;
 80107ba:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80107be:	683a      	ldr	r2, [r7, #0]
 80107c0:	4413      	add	r3, r2
 80107c2:	2210      	movs	r2, #16
 80107c4:	731a      	strb	r2, [r3, #12]
	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++)
 80107c6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80107ca:	3301      	adds	r3, #1
 80107cc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80107d0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80107d4:	2b05      	cmp	r3, #5
 80107d6:	d9f0      	bls.n	80107ba <VL53LX_f_031+0x4a>

	for (lc = 0 ; lc < podata->VL53LX_p_020 ; lc++)
 80107d8:	2300      	movs	r3, #0
 80107da:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80107de:	e00b      	b.n	80107f8 <VL53LX_f_031+0x88>
		podata->bin_data[lc] = 0;
 80107e0:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80107e4:	683b      	ldr	r3, [r7, #0]
 80107e6:	3206      	adds	r2, #6
 80107e8:	2100      	movs	r1, #0
 80107ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (lc = 0 ; lc < podata->VL53LX_p_020 ; lc++)
 80107ee:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80107f2:	3301      	adds	r3, #1
 80107f4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80107f8:	683b      	ldr	r3, [r7, #0]
 80107fa:	7a5b      	ldrb	r3, [r3, #9]
 80107fc:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8010800:	429a      	cmp	r2, r3
 8010802:	d3ed      	bcc.n	80107e0 <VL53LX_f_031+0x70>



	for (lc = 0 ; lc <= VL53LX_MAX_BIN_SEQUENCE_CODE ; lc++) {
 8010804:	2300      	movs	r3, #0
 8010806:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 801080a:	e012      	b.n	8010832 <VL53LX_f_031+0xc2>
		bin_initial_index[lc] = 0x00;
 801080c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010810:	3338      	adds	r3, #56	@ 0x38
 8010812:	443b      	add	r3, r7
 8010814:	2200      	movs	r2, #0
 8010816:	f803 2c20 	strb.w	r2, [r3, #-32]
		bin_repeat_count[lc]  = 0x00;
 801081a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801081e:	3338      	adds	r3, #56	@ 0x38
 8010820:	443b      	add	r3, r7
 8010822:	2200      	movs	r2, #0
 8010824:	f803 2c30 	strb.w	r2, [r3, #-48]
	for (lc = 0 ; lc <= VL53LX_MAX_BIN_SEQUENCE_CODE ; lc++) {
 8010828:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801082c:	3301      	adds	r3, #1
 801082e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8010832:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010836:	2b0f      	cmp	r3, #15
 8010838:	d9e8      	bls.n	801080c <VL53LX_f_031+0x9c>
	}




	bin_seq_length = 0x00;
 801083a:	2300      	movs	r3, #0
 801083c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++) {
 8010840:	2300      	movs	r3, #0
 8010842:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8010846:	e068      	b.n	801091a <VL53LX_f_031+0x1aa>

		bin_cfg = pidata->bin_seq[lc];
 8010848:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801084c:	687a      	ldr	r2, [r7, #4]
 801084e:	4413      	add	r3, r2
 8010850:	7b1b      	ldrb	r3, [r3, #12]
 8010852:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33



		if (bin_repeat_count[bin_cfg] == 0) {
 8010856:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801085a:	3338      	adds	r3, #56	@ 0x38
 801085c:	443b      	add	r3, r7
 801085e:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8010862:	2b00      	cmp	r3, #0
 8010864:	d115      	bne.n	8010892 <VL53LX_f_031+0x122>
			bin_initial_index[bin_cfg]      = bin_seq_length * 4;
 8010866:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801086a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 801086e:	0092      	lsls	r2, r2, #2
 8010870:	b2d2      	uxtb	r2, r2
 8010872:	3338      	adds	r3, #56	@ 0x38
 8010874:	443b      	add	r3, r7
 8010876:	f803 2c20 	strb.w	r2, [r3, #-32]
			podata->bin_seq[bin_seq_length] = bin_cfg;
 801087a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801087e:	683a      	ldr	r2, [r7, #0]
 8010880:	4413      	add	r3, r2
 8010882:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8010886:	731a      	strb	r2, [r3, #12]
			bin_seq_length++;
 8010888:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801088c:	3301      	adds	r3, #1
 801088e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		}

		bin_repeat_count[bin_cfg]++;
 8010892:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010896:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 801089a:	443a      	add	r2, r7
 801089c:	f812 2c30 	ldrb.w	r2, [r2, #-48]
 80108a0:	3201      	adds	r2, #1
 80108a2:	b2d2      	uxtb	r2, r2
 80108a4:	3338      	adds	r3, #56	@ 0x38
 80108a6:	443b      	add	r3, r7
 80108a8:	f803 2c30 	strb.w	r2, [r3, #-48]



		VL53LX_p_032 = bin_initial_index[bin_cfg];
 80108ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80108b0:	3338      	adds	r3, #56	@ 0x38
 80108b2:	443b      	add	r3, r7
 80108b4:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80108b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

		for (i = 0 ; i < 4 ; i++)
 80108bc:	2300      	movs	r3, #0
 80108be:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80108c2:	e021      	b.n	8010908 <VL53LX_f_031+0x198>
			podata->bin_data[VL53LX_p_032+i] +=
 80108c4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80108c8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80108cc:	441a      	add	r2, r3
 80108ce:	683b      	ldr	r3, [r7, #0]
 80108d0:	3206      	adds	r2, #6
 80108d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
				pidata->bin_data[lc*4+i];
 80108d6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80108da:	009a      	lsls	r2, r3, #2
 80108dc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80108e0:	441a      	add	r2, r3
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	3206      	adds	r2, #6
 80108e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			podata->bin_data[VL53LX_p_032+i] +=
 80108ea:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 80108ee:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 80108f2:	4402      	add	r2, r0
 80108f4:	4419      	add	r1, r3
 80108f6:	683b      	ldr	r3, [r7, #0]
 80108f8:	3206      	adds	r2, #6
 80108fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (i = 0 ; i < 4 ; i++)
 80108fe:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8010902:	3301      	adds	r3, #1
 8010904:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8010908:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801090c:	2b03      	cmp	r3, #3
 801090e:	d9d9      	bls.n	80108c4 <VL53LX_f_031+0x154>
	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++) {
 8010910:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010914:	3301      	adds	r3, #1
 8010916:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 801091a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801091e:	2b05      	cmp	r3, #5
 8010920:	d992      	bls.n	8010848 <VL53LX_f_031+0xd8>

	}



	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++) {
 8010922:	2300      	movs	r3, #0
 8010924:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8010928:	e022      	b.n	8010970 <VL53LX_f_031+0x200>

		bin_cfg = podata->bin_seq[lc];
 801092a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801092e:	683a      	ldr	r2, [r7, #0]
 8010930:	4413      	add	r3, r2
 8010932:	7b1b      	ldrb	r3, [r3, #12]
 8010934:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		if (bin_cfg <= VL53LX_MAX_BIN_SEQUENCE_CODE)
 8010938:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801093c:	2b0f      	cmp	r3, #15
 801093e:	d80c      	bhi.n	801095a <VL53LX_f_031+0x1ea>
			podata->bin_rep[lc] =
				bin_repeat_count[bin_cfg];
 8010940:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
			podata->bin_rep[lc] =
 8010944:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
				bin_repeat_count[bin_cfg];
 8010948:	3238      	adds	r2, #56	@ 0x38
 801094a:	443a      	add	r2, r7
 801094c:	f812 1c30 	ldrb.w	r1, [r2, #-48]
			podata->bin_rep[lc] =
 8010950:	683a      	ldr	r2, [r7, #0]
 8010952:	4413      	add	r3, r2
 8010954:	460a      	mov	r2, r1
 8010956:	749a      	strb	r2, [r3, #18]
 8010958:	e005      	b.n	8010966 <VL53LX_f_031+0x1f6>
		else
			podata->bin_rep[lc] = 0;
 801095a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801095e:	683a      	ldr	r2, [r7, #0]
 8010960:	4413      	add	r3, r2
 8010962:	2200      	movs	r2, #0
 8010964:	749a      	strb	r2, [r3, #18]
	for (lc = 0 ; lc < VL53LX_MAX_BIN_SEQUENCE_LENGTH ; lc++) {
 8010966:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801096a:	3301      	adds	r3, #1
 801096c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8010970:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010974:	2b05      	cmp	r3, #5
 8010976:	d9d8      	bls.n	801092a <VL53LX_f_031+0x1ba>
	}

	podata->VL53LX_p_021 = bin_seq_length * 4;
 8010978:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801097c:	009b      	lsls	r3, r3, #2
 801097e:	b2da      	uxtb	r2, r3
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	729a      	strb	r2, [r3, #10]





	for (lc = 0 ; lc <= VL53LX_MAX_BIN_SEQUENCE_CODE ; lc++) {
 8010984:	2300      	movs	r3, #0
 8010986:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 801098a:	e050      	b.n	8010a2e <VL53LX_f_031+0x2be>

		repeat_count = (int32_t)bin_repeat_count[lc];
 801098c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010990:	3338      	adds	r3, #56	@ 0x38
 8010992:	443b      	add	r3, r7
 8010994:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8010998:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if (repeat_count > 0) {
 801099a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801099c:	2b00      	cmp	r3, #0
 801099e:	dd41      	ble.n	8010a24 <VL53LX_f_031+0x2b4>

			VL53LX_p_032 = bin_initial_index[lc];
 80109a0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80109a4:	3338      	adds	r3, #56	@ 0x38
 80109a6:	443b      	add	r3, r7
 80109a8:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80109ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

			for (i = 0 ; i < 4 ; i++) {
 80109b0:	2300      	movs	r3, #0
 80109b2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80109b6:	e031      	b.n	8010a1c <VL53LX_f_031+0x2ac>
				podata->bin_data[VL53LX_p_032+i] +=
 80109b8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80109bc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80109c0:	441a      	add	r2, r3
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	3206      	adds	r2, #6
 80109c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
					(repeat_count/2);
 80109ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109cc:	0fda      	lsrs	r2, r3, #31
 80109ce:	4413      	add	r3, r2
 80109d0:	105b      	asrs	r3, r3, #1
 80109d2:	4618      	mov	r0, r3
				podata->bin_data[VL53LX_p_032+i] +=
 80109d4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80109d8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80109dc:	441a      	add	r2, r3
 80109de:	4401      	add	r1, r0
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	3206      	adds	r2, #6
 80109e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				podata->bin_data[VL53LX_p_032+i] /=
 80109e8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80109ec:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80109f0:	441a      	add	r2, r3
 80109f2:	683b      	ldr	r3, [r7, #0]
 80109f4:	3206      	adds	r2, #6
 80109f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80109fa:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80109fe:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8010a02:	441a      	add	r2, r3
 8010a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a06:	fb91 f1f3 	sdiv	r1, r1, r3
 8010a0a:	683b      	ldr	r3, [r7, #0]
 8010a0c:	3206      	adds	r2, #6
 8010a0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (i = 0 ; i < 4 ; i++) {
 8010a12:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8010a16:	3301      	adds	r3, #1
 8010a18:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8010a1c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8010a20:	2b03      	cmp	r3, #3
 8010a22:	d9c9      	bls.n	80109b8 <VL53LX_f_031+0x248>
	for (lc = 0 ; lc <= VL53LX_MAX_BIN_SEQUENCE_CODE ; lc++) {
 8010a24:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010a28:	3301      	adds	r3, #1
 8010a2a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8010a2e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010a32:	2b0f      	cmp	r3, #15
 8010a34:	d9aa      	bls.n	801098c <VL53LX_f_031+0x21c>
		}
	}



	podata->number_of_ambient_bins = 0;
 8010a36:	683b      	ldr	r3, [r7, #0]
 8010a38:	2200      	movs	r2, #0
 8010a3a:	72da      	strb	r2, [r3, #11]
	if ((bin_repeat_count[7] > 0) ||
 8010a3c:	7bfb      	ldrb	r3, [r7, #15]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d102      	bne.n	8010a48 <VL53LX_f_031+0x2d8>
		(bin_repeat_count[15] > 0))
 8010a42:	7dfb      	ldrb	r3, [r7, #23]
	if ((bin_repeat_count[7] > 0) ||
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d002      	beq.n	8010a4e <VL53LX_f_031+0x2de>
		podata->number_of_ambient_bins = 4;
 8010a48:	683b      	ldr	r3, [r7, #0]
 8010a4a:	2204      	movs	r2, #4
 8010a4c:	72da      	strb	r2, [r3, #11]

	LOG_FUNCTION_END(status);

	return status;
 8010a4e:	f997 3034 	ldrsb.w	r3, [r7, #52]	@ 0x34
}
 8010a52:	4618      	mov	r0, r3
 8010a54:	3738      	adds	r7, #56	@ 0x38
 8010a56:	46bd      	mov	sp, r7
 8010a58:	bd80      	pop	{r7, pc}

08010a5a <VL53LX_hist_process_data>:
	VL53LX_xtalk_histogram_data_t      *pxtalk_shape,
	uint8_t                            *pArea1,
	uint8_t                            *pArea2,
	VL53LX_range_results_t             *presults,
	uint8_t                            *HistMergeNumber)
{
 8010a5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a5c:	b0cb      	sub	sp, #300	@ 0x12c
 8010a5e:	af06      	add	r7, sp, #24
 8010a60:	f507 7488 	add.w	r4, r7, #272	@ 0x110
 8010a64:	f5a4 7482 	sub.w	r4, r4, #260	@ 0x104
 8010a68:	6020      	str	r0, [r4, #0]
 8010a6a:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8010a6e:	f5a0 7084 	sub.w	r0, r0, #264	@ 0x108
 8010a72:	6001      	str	r1, [r0, #0]
 8010a74:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8010a78:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8010a7c:	600a      	str	r2, [r1, #0]
 8010a7e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8010a82:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8010a86:	6013      	str	r3, [r2, #0]



	VL53LX_Error  status  = VL53LX_ERROR_NONE;
 8010a88:	2300      	movs	r3, #0
 8010a8a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

	VL53LX_hist_gen3_algo_private_data_t  *palgo_gen3 =
 8010a8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010a92:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
			(VL53LX_hist_gen3_algo_private_data_t *) pArea1;
	VL53LX_hist_gen4_algo_filtered_data_t *pfiltered4 =
 8010a96:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010a9a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
			(VL53LX_hist_gen4_algo_filtered_data_t *) pArea2;

	VL53LX_hist_gen3_dmax_private_data_t   dmax_algo_gen3;
	VL53LX_hist_gen3_dmax_private_data_t  *pdmax_algo_gen3 =
 8010a9e:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8010aa2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
						&dmax_algo_gen3;

	VL53LX_histogram_bin_data_t             bins_averaged;
	VL53LX_histogram_bin_data_t           *pbins_averaged = &bins_averaged;
 8010aa6:	f107 0318 	add.w	r3, r7, #24
 8010aaa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

	VL53LX_range_data_t                   *pdata;

	uint32_t xtalk_rate_kcps               = 0;
 8010aae:	2300      	movs	r3, #0
 8010ab0:	617b      	str	r3, [r7, #20]
	uint32_t max_xtalk_rate_per_spad_kcps  = 0;
 8010ab2:	2300      	movs	r3, #0
 8010ab4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
	uint8_t  xtalk_enable                  = 0;
 8010ab8:	2300      	movs	r3, #0
 8010aba:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
	uint8_t  r                             = 0;
 8010abe:	2300      	movs	r3, #0
 8010ac0:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
	uint8_t  t                             = 0;
 8010ac4:	2300      	movs	r3, #0
 8010ac6:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
	uint32_t XtalkDetectMaxSigma           = 0;
 8010aca:	2300      	movs	r3, #0
 8010acc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0


	int16_t  delta_mm                      = 0;
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

	LOG_FUNCTION_START("");



	VL53LX_f_031(
 8010ad6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010ada:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ade:	f8d7 10f8 	ldr.w	r1, [r7, #248]	@ 0xf8
 8010ae2:	6818      	ldr	r0, [r3, #0]
 8010ae4:	f7ff fe44 	bl	8010770 <VL53LX_f_031>



	VL53LX_init_histogram_bin_data_struct(
			0,
			pxtalk_shape->xtalk_shape.VL53LX_p_021,
 8010ae8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010aec:	7a9b      	ldrb	r3, [r3, #10]
	VL53LX_init_histogram_bin_data_struct(
 8010aee:	4619      	mov	r1, r3
 8010af0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010af4:	3348      	adds	r3, #72	@ 0x48
 8010af6:	461a      	mov	r2, r3
 8010af8:	2000      	movs	r0, #0
 8010afa:	f7fd f9e6 	bl	800deca <VL53LX_init_histogram_bin_data_struct>
			&(pxtalk_shape->xtalk_hist_removed));



	VL53LX_copy_xtalk_bin_data_to_histogram_data_struct(
 8010afe:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8010b02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b06:	3348      	adds	r3, #72	@ 0x48
 8010b08:	4619      	mov	r1, r3
 8010b0a:	4610      	mov	r0, r2
 8010b0c:	f7fd f99f 	bl	800de4e <VL53LX_copy_xtalk_bin_data_to_histogram_data_struct>
			&(pxtalk_shape->xtalk_shape),
			&(pxtalk_shape->xtalk_hist_removed));



	if ((status == VL53LX_ERROR_NONE) &&
 8010b10:	f997 310f 	ldrsb.w	r3, [r7, #271]	@ 0x10f
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d142      	bne.n	8010b9e <VL53LX_hist_process_data+0x144>
		(ppost_cfg->algo__crosstalk_compensation_enable > 0))
 8010b18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010b1c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
	if ((status == VL53LX_ERROR_NONE) &&
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d039      	beq.n	8010b9e <VL53LX_hist_process_data+0x144>
		status =
		VL53LX_f_032(
 8010b2a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010b2e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8010b36:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010b3a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	f9b3 5030 	ldrsh.w	r5, [r3, #48]	@ 0x30
 8010b44:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010b48:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	f9b3 6032 	ldrsh.w	r6, [r3, #50]	@ 0x32
 8010b52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010b56:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010b5a:	681b      	ldr	r3, [r3, #0]
 8010b5c:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8010b60:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8010b64:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8010b68:	6812      	ldr	r2, [r2, #0]
 8010b6a:	f892 20a8 	ldrb.w	r2, [r2, #168]	@ 0xa8
 8010b6e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8010b72:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8010b76:	6809      	ldr	r1, [r1, #0]
 8010b78:	f891 10a9 	ldrb.w	r1, [r1, #169]	@ 0xa9
 8010b7c:	f107 0014 	add.w	r0, r7, #20
 8010b80:	9004      	str	r0, [sp, #16]
 8010b82:	9103      	str	r1, [sp, #12]
 8010b84:	9202      	str	r2, [sp, #8]
 8010b86:	9301      	str	r3, [sp, #4]
 8010b88:	2300      	movs	r3, #0
 8010b8a:	9300      	str	r3, [sp, #0]
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	4632      	mov	r2, r6
 8010b90:	4629      	mov	r1, r5
 8010b92:	4620      	mov	r0, r4
 8010b94:	f002 f9af 	bl	8012ef6 <VL53LX_f_032>
 8010b98:	4603      	mov	r3, r0
 8010b9a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
		pbins_input->roi_config__user_roi_requested_global_xy_size,
		&(xtalk_rate_kcps));



	if ((status == VL53LX_ERROR_NONE) &&
 8010b9e:	f997 310f 	ldrsb.w	r3, [r7, #271]	@ 0x10f
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d115      	bne.n	8010bd2 <VL53LX_hist_process_data+0x178>
		(ppost_cfg->algo__crosstalk_compensation_enable > 0))
 8010ba6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010baa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
	if ((status == VL53LX_ERROR_NONE) &&
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d00c      	beq.n	8010bd2 <VL53LX_hist_process_data+0x178>
		status =
			VL53LX_f_033(
 8010bb8:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 8010bbc:	697a      	ldr	r2, [r7, #20]
 8010bbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010bc2:	3348      	adds	r3, #72	@ 0x48
 8010bc4:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8010bc8:	f002 fbf7 	bl	80133ba <VL53LX_f_033>
 8010bcc:	4603      	mov	r3, r0
 8010bce:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f




	presults->xmonitor.total_periods_elapsed =
		pbins_averaged->total_periods_elapsed;
 8010bd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8010bd6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
	presults->xmonitor.total_periods_elapsed =
 8010bda:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010bde:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
	presults->xmonitor.VL53LX_p_004 =
		pbins_averaged->result__dss_actual_effective_spads;
 8010be2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8010be6:	f8b3 207c 	ldrh.w	r2, [r3, #124]	@ 0x7c
	presults->xmonitor.VL53LX_p_004 =
 8010bea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010bee:	f8a3 215a 	strh.w	r2, [r3, #346]	@ 0x15a

	presults->xmonitor.peak_signal_count_rate_mcps = 0;
 8010bf2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010bf6:	2200      	movs	r2, #0
 8010bf8:	f8a3 2174 	strh.w	r2, [r3, #372]	@ 0x174
	presults->xmonitor.VL53LX_p_009     = 0;
 8010bfc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010c00:	2200      	movs	r2, #0
 8010c02:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

	presults->xmonitor.range_id     = 0;
 8010c06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010c0a:	2200      	movs	r2, #0
 8010c0c:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	presults->xmonitor.range_status = VL53LX_DEVICEERROR_NOUPDATE;
 8010c10:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010c14:	2200      	movs	r2, #0
 8010c16:	f883 218e 	strb.w	r2, [r3, #398]	@ 0x18e



	xtalk_enable = 0;
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
	if (ppost_cfg->algo__crosstalk_compensation_enable > 0)
 8010c20:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010c24:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d002      	beq.n	8010c38 <VL53LX_hist_process_data+0x1de>
		xtalk_enable = 1;
 8010c32:	2301      	movs	r3, #1
 8010c34:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e



	for (r = 0 ; r <= xtalk_enable ; r++) {
 8010c38:	2300      	movs	r3, #0
 8010c3a:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8010c3e:	e108      	b.n	8010e52 <VL53LX_hist_process_data+0x3f8>


		ppost_cfg->algo__crosstalk_compensation_enable = r;
 8010c40:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010c44:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8010c4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28



		status =
		VL53LX_f_025(
 8010c52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010c56:	3348      	adds	r3, #72	@ 0x48
 8010c58:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8010c5c:	7814      	ldrb	r4, [r2, #0]
 8010c5e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8010c62:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8010c66:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8010c6a:	f5a1 7184 	sub.w	r1, r1, #264	@ 0x108
 8010c6e:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8010c72:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8010c76:	9405      	str	r4, [sp, #20]
 8010c78:	f8d7 4134 	ldr.w	r4, [r7, #308]	@ 0x134
 8010c7c:	9404      	str	r4, [sp, #16]
 8010c7e:	f8d7 40fc 	ldr.w	r4, [r7, #252]	@ 0xfc
 8010c82:	9403      	str	r4, [sp, #12]
 8010c84:	f8d7 4100 	ldr.w	r4, [r7, #256]	@ 0x100
 8010c88:	9402      	str	r4, [sp, #8]
 8010c8a:	f8d7 4104 	ldr.w	r4, [r7, #260]	@ 0x104
 8010c8e:	9401      	str	r4, [sp, #4]
 8010c90:	9300      	str	r3, [sp, #0]
 8010c92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8010c96:	6812      	ldr	r2, [r2, #0]
 8010c98:	6809      	ldr	r1, [r1, #0]
 8010c9a:	6800      	ldr	r0, [r0, #0]
 8010c9c:	f7fe fe69 	bl	800f972 <VL53LX_f_025>
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			pdmax_algo_gen3,
			presults,
			*HistMergeNumber);


		if (!(status == VL53LX_ERROR_NONE && r == 0))
 8010ca6:	f997 310f 	ldrsb.w	r3, [r7, #271]	@ 0x10f
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	f040 80cb 	bne.w	8010e46 <VL53LX_hist_process_data+0x3ec>
 8010cb0:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	f040 80c6 	bne.w	8010e46 <VL53LX_hist_process_data+0x3ec>
			continue;



		if (presults->active_results == 0) {
 8010cba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010cbe:	7c9b      	ldrb	r3, [r3, #18]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d110      	bne.n	8010ce6 <VL53LX_hist_process_data+0x28c>
			pdata = &(presults->VL53LX_p_003[0]);
 8010cc4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010cc8:	3314      	adds	r3, #20
 8010cca:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
			pdata->ambient_count_rate_mcps =
				pdmax_algo_gen3->VL53LX_p_034;
 8010cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010cd2:	8b1a      	ldrh	r2, [r3, #24]
			pdata->ambient_count_rate_mcps =
 8010cd4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010cd8:	869a      	strh	r2, [r3, #52]	@ 0x34
			pdata->VL53LX_p_004 =
				pdmax_algo_gen3->VL53LX_p_004;
 8010cda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010cde:	8b5a      	ldrh	r2, [r3, #26]
			pdata->VL53LX_p_004 =
 8010ce0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010ce4:	82da      	strh	r2, [r3, #22]
		}



		max_xtalk_rate_per_spad_kcps = (uint32_t)(
		ppost_cfg->algo__crosstalk_detect_max_valid_rate_kcps);
 8010ce6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010cea:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010cee:	681b      	ldr	r3, [r3, #0]
 8010cf0:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
		max_xtalk_rate_per_spad_kcps = (uint32_t)(
 8010cf2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
		max_xtalk_rate_per_spad_kcps *= (uint32_t)(*HistMergeNumber);
 8010cf6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8010cfa:	781b      	ldrb	r3, [r3, #0]
 8010cfc:	461a      	mov	r2, r3
 8010cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010d02:	fb02 f303 	mul.w	r3, r2, r3
 8010d06:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
		max_xtalk_rate_per_spad_kcps <<= 4;
 8010d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010d0e:	011b      	lsls	r3, r3, #4
 8010d10:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

		for (t = 0 ; t < presults->active_results ; t++) {
 8010d14:	2300      	movs	r3, #0
 8010d16:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8010d1a:	e08b      	b.n	8010e34 <VL53LX_hist_process_data+0x3da>

			pdata = &(presults->VL53LX_p_003[t]);
 8010d1c:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8010d20:	224c      	movs	r2, #76	@ 0x4c
 8010d22:	fb02 f303 	mul.w	r3, r2, r3
 8010d26:	3310      	adds	r3, #16
 8010d28:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8010d2c:	4413      	add	r3, r2
 8010d2e:	3304      	adds	r3, #4
 8010d30:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec



			if (pdata->max_range_mm > pdata->min_range_mm)
 8010d34:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010d38:	f9b3 2048 	ldrsh.w	r2, [r3, #72]	@ 0x48
 8010d3c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010d40:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8010d44:	429a      	cmp	r2, r3
 8010d46:	dd0e      	ble.n	8010d66 <VL53LX_hist_process_data+0x30c>
				delta_mm =
					pdata->max_range_mm -
 8010d48:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010d4c:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8010d50:	b29a      	uxth	r2, r3
					pdata->min_range_mm;
 8010d52:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010d56:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8010d5a:	b29b      	uxth	r3, r3
					pdata->max_range_mm -
 8010d5c:	1ad3      	subs	r3, r2, r3
 8010d5e:	b29b      	uxth	r3, r3
				delta_mm =
 8010d60:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
 8010d64:	e00d      	b.n	8010d82 <VL53LX_hist_process_data+0x328>
			else
				delta_mm =
					pdata->min_range_mm -
 8010d66:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010d6a:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8010d6e:	b29a      	uxth	r2, r3
					pdata->max_range_mm;
 8010d70:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010d74:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8010d78:	b29b      	uxth	r3, r3
					pdata->min_range_mm -
 8010d7a:	1ad3      	subs	r3, r2, r3
 8010d7c:	b29b      	uxth	r3, r3
				delta_mm =
 8010d7e:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

			XtalkDetectMaxSigma =
				ppost_cfg->algo__crosstalk_detect_max_sigma_mm;
 8010d82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010d86:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
			XtalkDetectMaxSigma =
 8010d8e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
			XtalkDetectMaxSigma *= (uint32_t)(*HistMergeNumber);
 8010d92:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8010d96:	781b      	ldrb	r3, [r3, #0]
 8010d98:	461a      	mov	r2, r3
 8010d9a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8010d9e:	fb02 f303 	mul.w	r3, r2, r3
 8010da2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
			XtalkDetectMaxSigma <<= 5;
 8010da6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8010daa:	015b      	lsls	r3, r3, #5
 8010dac:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
			if (pdata->median_range_mm  >
 8010db0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010db4:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
			ppost_cfg->algo__crosstalk_detect_min_valid_range_mm &&
 8010db8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010dbc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	@ 0x34
			if (pdata->median_range_mm  >
 8010dc6:	429a      	cmp	r2, r3
 8010dc8:	dd2f      	ble.n	8010e2a <VL53LX_hist_process_data+0x3d0>
			pdata->median_range_mm  <
 8010dca:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010dce:	f9b3 2046 	ldrsh.w	r2, [r3, #70]	@ 0x46
			ppost_cfg->algo__crosstalk_detect_max_valid_range_mm &&
 8010dd2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010dd6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	@ 0x36
			ppost_cfg->algo__crosstalk_detect_min_valid_range_mm &&
 8010de0:	429a      	cmp	r2, r3
 8010de2:	da22      	bge.n	8010e2a <VL53LX_hist_process_data+0x3d0>
			pdata->VL53LX_p_009 <
 8010de4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
			ppost_cfg->algo__crosstalk_detect_max_valid_range_mm &&
 8010dea:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8010dee:	429a      	cmp	r2, r3
 8010df0:	d91b      	bls.n	8010e2a <VL53LX_hist_process_data+0x3d0>
			max_xtalk_rate_per_spad_kcps &&
			pdata->VL53LX_p_002 < XtalkDetectMaxSigma &&
 8010df2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8010df6:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8010df8:	461a      	mov	r2, r3
			max_xtalk_rate_per_spad_kcps &&
 8010dfa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8010dfe:	4293      	cmp	r3, r2
 8010e00:	d913      	bls.n	8010e2a <VL53LX_hist_process_data+0x3d0>
			delta_mm <
 8010e02:	f9b7 310a 	ldrsh.w	r3, [r7, #266]	@ 0x10a
			ppost_cfg->algo__crosstalk_detect_min_max_tolerance) {
 8010e06:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8010e0a:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8010e0e:	6812      	ldr	r2, [r2, #0]
 8010e10:	8fd2      	ldrh	r2, [r2, #62]	@ 0x3e
			pdata->VL53LX_p_002 < XtalkDetectMaxSigma &&
 8010e12:	4293      	cmp	r3, r2
 8010e14:	da09      	bge.n	8010e2a <VL53LX_hist_process_data+0x3d0>



				memcpy(
					&(presults->xmonitor),
 8010e16:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010e1a:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
				memcpy(
 8010e1e:	224c      	movs	r2, #76	@ 0x4c
 8010e20:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 8010e24:	4618      	mov	r0, r3
 8010e26:	f00d ff6c 	bl	801ed02 <memcpy>
		for (t = 0 ; t < presults->active_results ; t++) {
 8010e2a:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8010e2e:	3301      	adds	r3, #1
 8010e30:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8010e34:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010e38:	7c9b      	ldrb	r3, [r3, #18]
 8010e3a:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 8010e3e:	429a      	cmp	r2, r3
 8010e40:	f4ff af6c 	bcc.w	8010d1c <VL53LX_hist_process_data+0x2c2>
 8010e44:	e000      	b.n	8010e48 <VL53LX_hist_process_data+0x3ee>
			continue;
 8010e46:	bf00      	nop
	for (r = 0 ; r <= xtalk_enable ; r++) {
 8010e48:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8010e4c:	3301      	adds	r3, #1
 8010e4e:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8010e52:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8010e56:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8010e5a:	429a      	cmp	r2, r3
 8010e5c:	f67f aef0 	bls.w	8010c40 <VL53LX_hist_process_data+0x1e6>

	}



	ppost_cfg->algo__crosstalk_compensation_enable = xtalk_enable;
 8010e60:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010e64:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 8010e6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

	LOG_FUNCTION_END(status);

	return status;
 8010e72:	f997 310f 	ldrsb.w	r3, [r7, #271]	@ 0x10f
}
 8010e76:	4618      	mov	r0, r3
 8010e78:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8010e7c:	46bd      	mov	sp, r7
 8010e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010e80 <VL53LX_nvm_enable>:

VL53LX_Error VL53LX_nvm_enable(
	VL53LX_DEV      Dev,
	uint16_t        nvm_ctrl_pulse_width,
	int32_t         nvm_power_up_delay_us)
{
 8010e80:	b580      	push	{r7, lr}
 8010e82:	b086      	sub	sp, #24
 8010e84:	af00      	add	r7, sp, #0
 8010e86:	60f8      	str	r0, [r7, #12]
 8010e88:	460b      	mov	r3, r1
 8010e8a:	607a      	str	r2, [r7, #4]
 8010e8c:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8010e8e:	2300      	movs	r3, #0
 8010e90:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");




	if (status == VL53LX_ERROR_NONE)
 8010e92:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d104      	bne.n	8010ea4 <VL53LX_nvm_enable+0x24>
		status = VL53LX_disable_firmware(Dev);
 8010e9a:	68f8      	ldr	r0, [r7, #12]
 8010e9c:	f7f9 fb7c 	bl	800a598 <VL53LX_disable_firmware>
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	75fb      	strb	r3, [r7, #23]




	if (status == VL53LX_ERROR_NONE)
 8010ea4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d104      	bne.n	8010eb6 <VL53LX_nvm_enable+0x36>
		status = VL53LX_enable_powerforce(Dev);
 8010eac:	68f8      	ldr	r0, [r7, #12]
 8010eae:	f7f9 fba4 	bl	800a5fa <VL53LX_enable_powerforce>
 8010eb2:	4603      	mov	r3, r0
 8010eb4:	75fb      	strb	r3, [r7, #23]



	if (status == VL53LX_ERROR_NONE)
 8010eb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d105      	bne.n	8010eca <VL53LX_nvm_enable+0x4a>
		status = VL53LX_WaitUs(
 8010ebe:	21fa      	movs	r1, #250	@ 0xfa
 8010ec0:	68f8      	ldr	r0, [r7, #12]
 8010ec2:	f002 fce9 	bl	8013898 <VL53LX_WaitUs>
 8010ec6:	4603      	mov	r3, r0
 8010ec8:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53LX_ENABLE_POWERFORCE_SETTLING_TIME_US);



	if (status == VL53LX_ERROR_NONE)
 8010eca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d107      	bne.n	8010ee2 <VL53LX_nvm_enable+0x62>
		status = VL53LX_WrByte(
 8010ed2:	2201      	movs	r2, #1
 8010ed4:	f240 7181 	movw	r1, #1921	@ 0x781
 8010ed8:	68f8      	ldr	r0, [r7, #12]
 8010eda:	f002 fbeb 	bl	80136b4 <VL53LX_WrByte>
 8010ede:	4603      	mov	r3, r0
 8010ee0:	75fb      	strb	r3, [r7, #23]
					VL53LX_RANGING_CORE__NVM_CTRL__PDN,
					0x01);



	if (status == VL53LX_ERROR_NONE)
 8010ee2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d107      	bne.n	8010efa <VL53LX_nvm_enable+0x7a>
		status = VL53LX_WrByte(
 8010eea:	2205      	movs	r2, #5
 8010eec:	f240 6183 	movw	r1, #1667	@ 0x683
 8010ef0:	68f8      	ldr	r0, [r7, #12]
 8010ef2:	f002 fbdf 	bl	80136b4 <VL53LX_WrByte>
 8010ef6:	4603      	mov	r3, r0
 8010ef8:	75fb      	strb	r3, [r7, #23]
					VL53LX_RANGING_CORE__CLK_CTRL1,
					0x05);



	if (status == VL53LX_ERROR_NONE)
 8010efa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d105      	bne.n	8010f0e <VL53LX_nvm_enable+0x8e>
		status = VL53LX_WaitUs(
 8010f02:	6879      	ldr	r1, [r7, #4]
 8010f04:	68f8      	ldr	r0, [r7, #12]
 8010f06:	f002 fcc7 	bl	8013898 <VL53LX_WaitUs>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	75fb      	strb	r3, [r7, #23]
					Dev,
					nvm_power_up_delay_us);



	if (status == VL53LX_ERROR_NONE)
 8010f0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d107      	bne.n	8010f26 <VL53LX_nvm_enable+0xa6>
		status = VL53LX_WrByte(
 8010f16:	2201      	movs	r2, #1
 8010f18:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 8010f1c:	68f8      	ldr	r0, [r7, #12]
 8010f1e:	f002 fbc9 	bl	80136b4 <VL53LX_WrByte>
 8010f22:	4603      	mov	r3, r0
 8010f24:	75fb      	strb	r3, [r7, #23]
					Dev,
					VL53LX_RANGING_CORE__NVM_CTRL__MODE,
					0x01);

	if (status == VL53LX_ERROR_NONE)
 8010f26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d108      	bne.n	8010f40 <VL53LX_nvm_enable+0xc0>
		status = VL53LX_WrWord(
 8010f2e:	897b      	ldrh	r3, [r7, #10]
 8010f30:	461a      	mov	r2, r3
 8010f32:	f240 7184 	movw	r1, #1924	@ 0x784
 8010f36:	68f8      	ldr	r0, [r7, #12]
 8010f38:	f002 fbe6 	bl	8013708 <VL53LX_WrWord>
 8010f3c:	4603      	mov	r3, r0
 8010f3e:	75fb      	strb	r3, [r7, #23]
			VL53LX_RANGING_CORE__NVM_CTRL__PULSE_WIDTH_MSB,
			nvm_ctrl_pulse_width);

	LOG_FUNCTION_END(status);

	return status;
 8010f40:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8010f44:	4618      	mov	r0, r3
 8010f46:	3718      	adds	r7, #24
 8010f48:	46bd      	mov	sp, r7
 8010f4a:	bd80      	pop	{r7, pc}

08010f4c <VL53LX_nvm_read>:
VL53LX_Error VL53LX_nvm_read(
	VL53LX_DEV    Dev,
	uint8_t       start_address,
	uint8_t       count,
	uint8_t      *pdata)
{
 8010f4c:	b580      	push	{r7, lr}
 8010f4e:	b086      	sub	sp, #24
 8010f50:	af00      	add	r7, sp, #0
 8010f52:	60f8      	str	r0, [r7, #12]
 8010f54:	607b      	str	r3, [r7, #4]
 8010f56:	460b      	mov	r3, r1
 8010f58:	72fb      	strb	r3, [r7, #11]
 8010f5a:	4613      	mov	r3, r2
 8010f5c:	72bb      	strb	r3, [r7, #10]


	VL53LX_Error status   = VL53LX_ERROR_NONE;
 8010f5e:	2300      	movs	r3, #0
 8010f60:	75fb      	strb	r3, [r7, #23]
	uint8_t      nvm_addr = 0;
 8010f62:	2300      	movs	r3, #0
 8010f64:	75bb      	strb	r3, [r7, #22]
	trace_print(
		   VL53LX_TRACE_LEVEL_INFO,
		   "%-12s = 0x%02X (%3u)\n",
		   "count", count, count);

	for (nvm_addr = start_address;
 8010f66:	7afb      	ldrb	r3, [r7, #11]
 8010f68:	75bb      	strb	r3, [r7, #22]
 8010f6a:	e041      	b.n	8010ff0 <VL53LX_nvm_read+0xa4>
		nvm_addr < (start_address+count) ; nvm_addr++) {



		if (status == VL53LX_ERROR_NONE)
 8010f6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d108      	bne.n	8010f86 <VL53LX_nvm_read+0x3a>
			status = VL53LX_WrByte(
 8010f74:	7dbb      	ldrb	r3, [r7, #22]
 8010f76:	461a      	mov	r2, r3
 8010f78:	f240 7194 	movw	r1, #1940	@ 0x794
 8010f7c:	68f8      	ldr	r0, [r7, #12]
 8010f7e:	f002 fb99 	bl	80136b4 <VL53LX_WrByte>
 8010f82:	4603      	mov	r3, r0
 8010f84:	75fb      	strb	r3, [r7, #23]
				VL53LX_RANGING_CORE__NVM_CTRL__ADDR,
				nvm_addr);



		if (status == VL53LX_ERROR_NONE)
 8010f86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d107      	bne.n	8010f9e <VL53LX_nvm_read+0x52>
			status = VL53LX_WrByte(
 8010f8e:	2200      	movs	r2, #0
 8010f90:	f240 7183 	movw	r1, #1923	@ 0x783
 8010f94:	68f8      	ldr	r0, [r7, #12]
 8010f96:	f002 fb8d 	bl	80136b4 <VL53LX_WrByte>
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	75fb      	strb	r3, [r7, #23]
				VL53LX_RANGING_CORE__NVM_CTRL__READN,
				0x00);



		if (status == VL53LX_ERROR_NONE)
 8010f9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d105      	bne.n	8010fb2 <VL53LX_nvm_read+0x66>
			status = VL53LX_WaitUs(
 8010fa6:	2105      	movs	r1, #5
 8010fa8:	68f8      	ldr	r0, [r7, #12]
 8010faa:	f002 fc75 	bl	8013898 <VL53LX_WaitUs>
 8010fae:	4603      	mov	r3, r0
 8010fb0:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_NVM_READ_TRIGGER_DELAY_US);

		if (status == VL53LX_ERROR_NONE)
 8010fb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d107      	bne.n	8010fca <VL53LX_nvm_read+0x7e>
			status = VL53LX_WrByte(
 8010fba:	2201      	movs	r2, #1
 8010fbc:	f240 7183 	movw	r1, #1923	@ 0x783
 8010fc0:	68f8      	ldr	r0, [r7, #12]
 8010fc2:	f002 fb77 	bl	80136b4 <VL53LX_WrByte>
 8010fc6:	4603      	mov	r3, r0
 8010fc8:	75fb      	strb	r3, [r7, #23]
				Dev,
				VL53LX_RANGING_CORE__NVM_CTRL__READN,
				0x01);


		if (status == VL53LX_ERROR_NONE)
 8010fca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d108      	bne.n	8010fe4 <VL53LX_nvm_read+0x98>
			status = VL53LX_ReadMulti(
 8010fd2:	2304      	movs	r3, #4
 8010fd4:	687a      	ldr	r2, [r7, #4]
 8010fd6:	f44f 61f2 	mov.w	r1, #1936	@ 0x790
 8010fda:	68f8      	ldr	r0, [r7, #12]
 8010fdc:	f002 fb34 	bl	8013648 <VL53LX_ReadMulti>
 8010fe0:	4603      	mov	r3, r0
 8010fe2:	75fb      	strb	r3, [r7, #23]
			"NVM address : 0x%02X = 0x%02X%02X%02X%02X\n",
			nvm_addr, *pdata, *(pdata+1), *(pdata+2), *(pdata+3));



		pdata = pdata + 4;
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	3304      	adds	r3, #4
 8010fe8:	607b      	str	r3, [r7, #4]
		nvm_addr < (start_address+count) ; nvm_addr++) {
 8010fea:	7dbb      	ldrb	r3, [r7, #22]
 8010fec:	3301      	adds	r3, #1
 8010fee:	75bb      	strb	r3, [r7, #22]
 8010ff0:	7dba      	ldrb	r2, [r7, #22]
 8010ff2:	7af9      	ldrb	r1, [r7, #11]
 8010ff4:	7abb      	ldrb	r3, [r7, #10]
 8010ff6:	440b      	add	r3, r1
 8010ff8:	429a      	cmp	r2, r3
 8010ffa:	dbb7      	blt.n	8010f6c <VL53LX_nvm_read+0x20>

	}

	LOG_FUNCTION_END(status);

	return status;
 8010ffc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011000:	4618      	mov	r0, r3
 8011002:	3718      	adds	r7, #24
 8011004:	46bd      	mov	sp, r7
 8011006:	bd80      	pop	{r7, pc}

08011008 <VL53LX_nvm_disable>:


VL53LX_Error VL53LX_nvm_disable(
	VL53LX_DEV    Dev)
{
 8011008:	b580      	push	{r7, lr}
 801100a:	b084      	sub	sp, #16
 801100c:	af00      	add	r7, sp, #0
 801100e:	6078      	str	r0, [r7, #4]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011010:	2300      	movs	r3, #0
 8011012:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 8011014:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d107      	bne.n	801102c <VL53LX_nvm_disable+0x24>
		status = VL53LX_WrByte(
 801101c:	2201      	movs	r2, #1
 801101e:	f240 7183 	movw	r1, #1923	@ 0x783
 8011022:	6878      	ldr	r0, [r7, #4]
 8011024:	f002 fb46 	bl	80136b4 <VL53LX_WrByte>
 8011028:	4603      	mov	r3, r0
 801102a:	73fb      	strb	r3, [r7, #15]
					VL53LX_RANGING_CORE__NVM_CTRL__READN,
					0x01);



	if (status == VL53LX_ERROR_NONE)
 801102c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011030:	2b00      	cmp	r3, #0
 8011032:	d107      	bne.n	8011044 <VL53LX_nvm_disable+0x3c>
		status = VL53LX_WrByte(
 8011034:	2200      	movs	r2, #0
 8011036:	f240 7181 	movw	r1, #1921	@ 0x781
 801103a:	6878      	ldr	r0, [r7, #4]
 801103c:	f002 fb3a 	bl	80136b4 <VL53LX_WrByte>
 8011040:	4603      	mov	r3, r0
 8011042:	73fb      	strb	r3, [r7, #15]
					VL53LX_RANGING_CORE__NVM_CTRL__PDN,
					0x00);



	if (status == VL53LX_ERROR_NONE)
 8011044:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d104      	bne.n	8011056 <VL53LX_nvm_disable+0x4e>
		status = VL53LX_disable_powerforce(Dev);
 801104c:	6878      	ldr	r0, [r7, #4]
 801104e:	f7f9 fae6 	bl	800a61e <VL53LX_disable_powerforce>
 8011052:	4603      	mov	r3, r0
 8011054:	73fb      	strb	r3, [r7, #15]



	if (status == VL53LX_ERROR_NONE)
 8011056:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801105a:	2b00      	cmp	r3, #0
 801105c:	d104      	bne.n	8011068 <VL53LX_nvm_disable+0x60>
		status = VL53LX_enable_firmware(Dev);
 801105e:	6878      	ldr	r0, [r7, #4]
 8011060:	f7f9 fa88 	bl	800a574 <VL53LX_enable_firmware>
 8011064:	4603      	mov	r3, r0
 8011066:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 8011068:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 801106c:	4618      	mov	r0, r3
 801106e:	3710      	adds	r7, #16
 8011070:	46bd      	mov	sp, r7
 8011072:	bd80      	pop	{r7, pc}

08011074 <VL53LX_nvm_decode_optical_centre>:

VL53LX_Error VL53LX_nvm_decode_optical_centre(
	uint16_t                    buf_size,
	uint8_t                    *pbuffer,
	VL53LX_optical_centre_t    *pdata)
{
 8011074:	b480      	push	{r7}
 8011076:	b087      	sub	sp, #28
 8011078:	af00      	add	r7, sp, #0
 801107a:	4603      	mov	r3, r0
 801107c:	60b9      	str	r1, [r7, #8]
 801107e:	607a      	str	r2, [r7, #4]
 8011080:	81fb      	strh	r3, [r7, #14]

	VL53LX_Error status   = VL53LX_ERROR_NONE;
 8011082:	2300      	movs	r3, #0
 8011084:	757b      	strb	r3, [r7, #21]

	uint16_t  tmp = 0;
 8011086:	2300      	movs	r3, #0
 8011088:	82fb      	strh	r3, [r7, #22]

	if (buf_size < VL53LX_NVM__FMT__OPTICAL_CENTRE_DATA_SIZE)
 801108a:	89fb      	ldrh	r3, [r7, #14]
 801108c:	2b03      	cmp	r3, #3
 801108e:	d802      	bhi.n	8011096 <VL53LX_nvm_decode_optical_centre+0x22>
		return VL53LX_ERROR_BUFFER_TOO_SMALL;
 8011090:	f06f 0308 	mvn.w	r3, #8
 8011094:	e017      	b.n	80110c6 <VL53LX_nvm_decode_optical_centre+0x52>


	tmp  = 0x00F0;
 8011096:	23f0      	movs	r3, #240	@ 0xf0
 8011098:	82fb      	strh	r3, [r7, #22]
	tmp -= (uint16_t)*(pbuffer + 2);
 801109a:	68bb      	ldr	r3, [r7, #8]
 801109c:	3302      	adds	r3, #2
 801109e:	781b      	ldrb	r3, [r3, #0]
 80110a0:	461a      	mov	r2, r3
 80110a2:	8afb      	ldrh	r3, [r7, #22]
 80110a4:	1a9b      	subs	r3, r3, r2
 80110a6:	82fb      	strh	r3, [r7, #22]
	if (tmp > 0x0FF)
 80110a8:	8afb      	ldrh	r3, [r7, #22]
 80110aa:	2bff      	cmp	r3, #255	@ 0xff
 80110ac:	d901      	bls.n	80110b2 <VL53LX_nvm_decode_optical_centre+0x3e>
		tmp = 0;
 80110ae:	2300      	movs	r3, #0
 80110b0:	82fb      	strh	r3, [r7, #22]

	pdata->x_centre = (uint8_t)tmp;
 80110b2:	8afb      	ldrh	r3, [r7, #22]
 80110b4:	b2da      	uxtb	r2, r3
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	701a      	strb	r2, [r3, #0]
	pdata->y_centre = *(pbuffer + 3);
 80110ba:	68bb      	ldr	r3, [r7, #8]
 80110bc:	78da      	ldrb	r2, [r3, #3]
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	705a      	strb	r2, [r3, #1]

	return status;
 80110c2:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 80110c6:	4618      	mov	r0, r3
 80110c8:	371c      	adds	r7, #28
 80110ca:	46bd      	mov	sp, r7
 80110cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110d0:	4770      	bx	lr

080110d2 <VL53LX_nvm_decode_cal_peak_rate_map>:

VL53LX_Error VL53LX_nvm_decode_cal_peak_rate_map(
	uint16_t                    buf_size,
	uint8_t                    *pbuffer,
	VL53LX_cal_peak_rate_map_t *pdata)
{
 80110d2:	b590      	push	{r4, r7, lr}
 80110d4:	b087      	sub	sp, #28
 80110d6:	af00      	add	r7, sp, #0
 80110d8:	4603      	mov	r3, r0
 80110da:	60b9      	str	r1, [r7, #8]
 80110dc:	607a      	str	r2, [r7, #4]
 80110de:	81fb      	strh	r3, [r7, #14]

	VL53LX_Error status   = VL53LX_ERROR_NONE;
 80110e0:	2300      	movs	r3, #0
 80110e2:	74bb      	strb	r3, [r7, #18]

	uint8_t   *ptmp = NULL;
 80110e4:	2300      	movs	r3, #0
 80110e6:	617b      	str	r3, [r7, #20]
	uint8_t       i = 0;
 80110e8:	2300      	movs	r3, #0
 80110ea:	74fb      	strb	r3, [r7, #19]

	if (buf_size < VL53LX_NVM__FMT__CAL_PEAK_RATE_MAP_DATA_SIZE)
 80110ec:	89fb      	ldrh	r3, [r7, #14]
 80110ee:	2b37      	cmp	r3, #55	@ 0x37
 80110f0:	d802      	bhi.n	80110f8 <VL53LX_nvm_decode_cal_peak_rate_map+0x26>
		return VL53LX_ERROR_BUFFER_TOO_SMALL;
 80110f2:	f06f 0308 	mvn.w	r3, #8
 80110f6:	e03e      	b.n	8011176 <VL53LX_nvm_decode_cal_peak_rate_map+0xa4>

	pdata->cal_distance_mm =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer);
 80110f8:	68b9      	ldr	r1, [r7, #8]
 80110fa:	2002      	movs	r0, #2
 80110fc:	f7f9 f920 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011100:	4603      	mov	r3, r0
 8011102:	b21a      	sxth	r2, r3
	pdata->cal_distance_mm =
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	801a      	strh	r2, [r3, #0]

	pdata->cal_reflectance_pc =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 2);
 8011108:	68bb      	ldr	r3, [r7, #8]
 801110a:	3302      	adds	r3, #2
 801110c:	4619      	mov	r1, r3
 801110e:	2002      	movs	r0, #2
 8011110:	f7f9 f916 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011114:	4603      	mov	r3, r0
 8011116:	461a      	mov	r2, r3
	pdata->cal_reflectance_pc =
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	805a      	strh	r2, [r3, #2]
	pdata->cal_reflectance_pc =
		pdata->cal_reflectance_pc >> 6;
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	885b      	ldrh	r3, [r3, #2]
	pdata->cal_reflectance_pc =
 8011120:	099b      	lsrs	r3, r3, #6
 8011122:	b29a      	uxth	r2, r3
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	805a      	strh	r2, [r3, #2]

	pdata->max_samples = VL53LX_NVM_PEAK_RATE_MAP_SAMPLES;
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	2219      	movs	r2, #25
 801112c:	809a      	strh	r2, [r3, #4]
	pdata->width       = VL53LX_NVM_PEAK_RATE_MAP_WIDTH;
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	2205      	movs	r2, #5
 8011132:	80da      	strh	r2, [r3, #6]
	pdata->height      = VL53LX_NVM_PEAK_RATE_MAP_HEIGHT;
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2205      	movs	r2, #5
 8011138:	811a      	strh	r2, [r3, #8]

	ptmp = pbuffer + 4;
 801113a:	68bb      	ldr	r3, [r7, #8]
 801113c:	3304      	adds	r3, #4
 801113e:	617b      	str	r3, [r7, #20]
	for (i = 0 ; i < VL53LX_NVM_PEAK_RATE_MAP_SAMPLES ; i++) {
 8011140:	2300      	movs	r3, #0
 8011142:	74fb      	strb	r3, [r7, #19]
 8011144:	e012      	b.n	801116c <VL53LX_nvm_decode_cal_peak_rate_map+0x9a>
		pdata->peak_rate_mcps[i] =
 8011146:	7cfc      	ldrb	r4, [r7, #19]
			(uint16_t)VL53LX_i2c_decode_uint16_t(2, ptmp);
 8011148:	6979      	ldr	r1, [r7, #20]
 801114a:	2002      	movs	r0, #2
 801114c:	f7f9 f8f8 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011150:	4603      	mov	r3, r0
 8011152:	4619      	mov	r1, r3
		pdata->peak_rate_mcps[i] =
 8011154:	687a      	ldr	r2, [r7, #4]
 8011156:	1d23      	adds	r3, r4, #4
 8011158:	005b      	lsls	r3, r3, #1
 801115a:	4413      	add	r3, r2
 801115c:	460a      	mov	r2, r1
 801115e:	805a      	strh	r2, [r3, #2]
		ptmp += 2;
 8011160:	697b      	ldr	r3, [r7, #20]
 8011162:	3302      	adds	r3, #2
 8011164:	617b      	str	r3, [r7, #20]
	for (i = 0 ; i < VL53LX_NVM_PEAK_RATE_MAP_SAMPLES ; i++) {
 8011166:	7cfb      	ldrb	r3, [r7, #19]
 8011168:	3301      	adds	r3, #1
 801116a:	74fb      	strb	r3, [r7, #19]
 801116c:	7cfb      	ldrb	r3, [r7, #19]
 801116e:	2b18      	cmp	r3, #24
 8011170:	d9e9      	bls.n	8011146 <VL53LX_nvm_decode_cal_peak_rate_map+0x74>
	}

	return status;
 8011172:	f997 3012 	ldrsb.w	r3, [r7, #18]
}
 8011176:	4618      	mov	r0, r3
 8011178:	371c      	adds	r7, #28
 801117a:	46bd      	mov	sp, r7
 801117c:	bd90      	pop	{r4, r7, pc}

0801117e <VL53LX_nvm_decode_additional_offset_cal_data>:

VL53LX_Error VL53LX_nvm_decode_additional_offset_cal_data(
	uint16_t                             buf_size,
	uint8_t                             *pbuffer,
	VL53LX_additional_offset_cal_data_t *pdata)
{
 801117e:	b580      	push	{r7, lr}
 8011180:	b086      	sub	sp, #24
 8011182:	af00      	add	r7, sp, #0
 8011184:	4603      	mov	r3, r0
 8011186:	60b9      	str	r1, [r7, #8]
 8011188:	607a      	str	r2, [r7, #4]
 801118a:	81fb      	strh	r3, [r7, #14]

	VL53LX_Error status   = VL53LX_ERROR_NONE;
 801118c:	2300      	movs	r3, #0
 801118e:	75fb      	strb	r3, [r7, #23]

	if (buf_size < VL53LX_NVM__FMT__ADDITIONAL_OFFSET_CAL_DATA_SIZE)
 8011190:	89fb      	ldrh	r3, [r7, #14]
 8011192:	2b07      	cmp	r3, #7
 8011194:	d802      	bhi.n	801119c <VL53LX_nvm_decode_additional_offset_cal_data+0x1e>
		return VL53LX_ERROR_BUFFER_TOO_SMALL;
 8011196:	f06f 0308 	mvn.w	r3, #8
 801119a:	e027      	b.n	80111ec <VL53LX_nvm_decode_additional_offset_cal_data+0x6e>

	pdata->result__mm_inner_actual_effective_spads =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer);
 801119c:	68b9      	ldr	r1, [r7, #8]
 801119e:	2002      	movs	r0, #2
 80111a0:	f7f9 f8ce 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 80111a4:	4603      	mov	r3, r0
 80111a6:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads =
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	801a      	strh	r2, [r3, #0]

	pdata->result__mm_outer_actual_effective_spads =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 2);
 80111ac:	68bb      	ldr	r3, [r7, #8]
 80111ae:	3302      	adds	r3, #2
 80111b0:	4619      	mov	r1, r3
 80111b2:	2002      	movs	r0, #2
 80111b4:	f7f9 f8c4 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 80111b8:	4603      	mov	r3, r0
 80111ba:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads =
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	805a      	strh	r2, [r3, #2]

	pdata->result__mm_inner_peak_signal_count_rtn_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 4);
 80111c0:	68bb      	ldr	r3, [r7, #8]
 80111c2:	3304      	adds	r3, #4
 80111c4:	4619      	mov	r1, r3
 80111c6:	2002      	movs	r0, #2
 80111c8:	f7f9 f8ba 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 80111cc:	4603      	mov	r3, r0
 80111ce:	461a      	mov	r2, r3
	pdata->result__mm_inner_peak_signal_count_rtn_mcps =
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	809a      	strh	r2, [r3, #4]

	pdata->result__mm_outer_peak_signal_count_rtn_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 6);
 80111d4:	68bb      	ldr	r3, [r7, #8]
 80111d6:	3306      	adds	r3, #6
 80111d8:	4619      	mov	r1, r3
 80111da:	2002      	movs	r0, #2
 80111dc:	f7f9 f8b0 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 80111e0:	4603      	mov	r3, r0
 80111e2:	461a      	mov	r2, r3
	pdata->result__mm_outer_peak_signal_count_rtn_mcps =
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	80da      	strh	r2, [r3, #6]

	return status;
 80111e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80111ec:	4618      	mov	r0, r3
 80111ee:	3718      	adds	r7, #24
 80111f0:	46bd      	mov	sp, r7
 80111f2:	bd80      	pop	{r7, pc}

080111f4 <VL53LX_nvm_decode_fmt_range_results_data>:

VL53LX_Error VL53LX_nvm_decode_fmt_range_results_data(
	uint16_t                             buf_size,
	uint8_t                             *pbuffer,
	VL53LX_decoded_nvm_fmt_range_data_t *pdata)
{
 80111f4:	b580      	push	{r7, lr}
 80111f6:	b086      	sub	sp, #24
 80111f8:	af00      	add	r7, sp, #0
 80111fa:	4603      	mov	r3, r0
 80111fc:	60b9      	str	r1, [r7, #8]
 80111fe:	607a      	str	r2, [r7, #4]
 8011200:	81fb      	strh	r3, [r7, #14]

	VL53LX_Error status   = VL53LX_ERROR_NONE;
 8011202:	2300      	movs	r3, #0
 8011204:	75fb      	strb	r3, [r7, #23]

	if (buf_size < VL53LX_NVM__FMT__RANGE_RESULTS__SIZE_BYTES)
 8011206:	89fb      	ldrh	r3, [r7, #14]
 8011208:	2b0f      	cmp	r3, #15
 801120a:	d802      	bhi.n	8011212 <VL53LX_nvm_decode_fmt_range_results_data+0x1e>
		return VL53LX_ERROR_BUFFER_TOO_SMALL;
 801120c:	f06f 0308 	mvn.w	r3, #8
 8011210:	e04d      	b.n	80112ae <VL53LX_nvm_decode_fmt_range_results_data+0xba>

	pdata->result__actual_effective_rtn_spads =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer);
 8011212:	68b9      	ldr	r1, [r7, #8]
 8011214:	2002      	movs	r0, #2
 8011216:	f7f9 f893 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 801121a:	4603      	mov	r3, r0
 801121c:	461a      	mov	r2, r3
	pdata->result__actual_effective_rtn_spads =
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	801a      	strh	r2, [r3, #0]

	pdata->ref_spad_array__num_requested_ref_spads =
 8011222:	68bb      	ldr	r3, [r7, #8]
 8011224:	789a      	ldrb	r2, [r3, #2]
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	709a      	strb	r2, [r3, #2]
		*(pbuffer+2);

	pdata->ref_spad_array__ref_location =
 801122a:	68bb      	ldr	r3, [r7, #8]
 801122c:	78da      	ldrb	r2, [r3, #3]
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	70da      	strb	r2, [r3, #3]
		*(pbuffer+3);

	pdata->result__peak_signal_count_rate_rtn_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 4);
 8011232:	68bb      	ldr	r3, [r7, #8]
 8011234:	3304      	adds	r3, #4
 8011236:	4619      	mov	r1, r3
 8011238:	2002      	movs	r0, #2
 801123a:	f7f9 f881 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 801123e:	4603      	mov	r3, r0
 8011240:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_rtn_mcps =
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	809a      	strh	r2, [r3, #4]

	pdata->result__ambient_count_rate_rtn_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 6);
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	3306      	adds	r3, #6
 801124a:	4619      	mov	r1, r3
 801124c:	2002      	movs	r0, #2
 801124e:	f7f9 f877 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011252:	4603      	mov	r3, r0
 8011254:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_rtn_mcps =
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	80da      	strh	r2, [r3, #6]

	pdata->result__peak_signal_count_rate_ref_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 8);
 801125a:	68bb      	ldr	r3, [r7, #8]
 801125c:	3308      	adds	r3, #8
 801125e:	4619      	mov	r1, r3
 8011260:	2002      	movs	r0, #2
 8011262:	f7f9 f86d 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011266:	4603      	mov	r3, r0
 8011268:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_ref_mcps =
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	811a      	strh	r2, [r3, #8]

	pdata->result__ambient_count_rate_ref_mcps =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 10);
 801126e:	68bb      	ldr	r3, [r7, #8]
 8011270:	330a      	adds	r3, #10
 8011272:	4619      	mov	r1, r3
 8011274:	2002      	movs	r0, #2
 8011276:	f7f9 f863 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 801127a:	4603      	mov	r3, r0
 801127c:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_ref_mcps =
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	815a      	strh	r2, [r3, #10]

	pdata->measured_distance_mm =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 12);
 8011282:	68bb      	ldr	r3, [r7, #8]
 8011284:	330c      	adds	r3, #12
 8011286:	4619      	mov	r1, r3
 8011288:	2002      	movs	r0, #2
 801128a:	f7f9 f859 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 801128e:	4603      	mov	r3, r0
 8011290:	461a      	mov	r2, r3
	pdata->measured_distance_mm =
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	819a      	strh	r2, [r3, #12]

	pdata->measured_distance_stdev_mm =
		(uint16_t)VL53LX_i2c_decode_uint16_t(2, pbuffer + 14);
 8011296:	68bb      	ldr	r3, [r7, #8]
 8011298:	330e      	adds	r3, #14
 801129a:	4619      	mov	r1, r3
 801129c:	2002      	movs	r0, #2
 801129e:	f7f9 f84f 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 80112a2:	4603      	mov	r3, r0
 80112a4:	461a      	mov	r2, r3
	pdata->measured_distance_stdev_mm =
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	81da      	strh	r2, [r3, #14]

	return status;
 80112aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80112ae:	4618      	mov	r0, r3
 80112b0:	3718      	adds	r7, #24
 80112b2:	46bd      	mov	sp, r7
 80112b4:	bd80      	pop	{r7, pc}

080112b6 <VL53LX_read_nvm_raw_data>:
VL53LX_Error VL53LX_read_nvm_raw_data(
	VL53LX_DEV     Dev,
	uint8_t        start_address,
	uint8_t        count,
	uint8_t       *pnvm_raw_data)
{
 80112b6:	b580      	push	{r7, lr}
 80112b8:	b086      	sub	sp, #24
 80112ba:	af00      	add	r7, sp, #0
 80112bc:	60f8      	str	r0, [r7, #12]
 80112be:	607b      	str	r3, [r7, #4]
 80112c0:	460b      	mov	r3, r1
 80112c2:	72fb      	strb	r3, [r7, #11]
 80112c4:	4613      	mov	r3, r2
 80112c6:	72bb      	strb	r3, [r7, #10]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 80112c8:	2300      	movs	r3, #0
 80112ca:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");



	if (status == VL53LX_ERROR_NONE)
 80112cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	d106      	bne.n	80112e2 <VL53LX_read_nvm_raw_data+0x2c>
		status = VL53LX_nvm_enable(
 80112d4:	2232      	movs	r2, #50	@ 0x32
 80112d6:	2104      	movs	r1, #4
 80112d8:	68f8      	ldr	r0, [r7, #12]
 80112da:	f7ff fdd1 	bl	8010e80 <VL53LX_nvm_enable>
 80112de:	4603      	mov	r3, r0
 80112e0:	75fb      	strb	r3, [r7, #23]
					0x0004,
					VL53LX_NVM_POWER_UP_DELAY_US);



	if (status == VL53LX_ERROR_NONE)
 80112e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d107      	bne.n	80112fa <VL53LX_read_nvm_raw_data+0x44>
		status = VL53LX_nvm_read(
 80112ea:	7aba      	ldrb	r2, [r7, #10]
 80112ec:	7af9      	ldrb	r1, [r7, #11]
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	68f8      	ldr	r0, [r7, #12]
 80112f2:	f7ff fe2b 	bl	8010f4c <VL53LX_nvm_read>
 80112f6:	4603      	mov	r3, r0
 80112f8:	75fb      	strb	r3, [r7, #23]
			count,
			pnvm_raw_data);



	if (status == VL53LX_ERROR_NONE)
 80112fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d104      	bne.n	801130c <VL53LX_read_nvm_raw_data+0x56>
		status = VL53LX_nvm_disable(Dev);
 8011302:	68f8      	ldr	r0, [r7, #12]
 8011304:	f7ff fe80 	bl	8011008 <VL53LX_nvm_disable>
 8011308:	4603      	mov	r3, r0
 801130a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(status);

	return status;
 801130c:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8011310:	4618      	mov	r0, r3
 8011312:	3718      	adds	r7, #24
 8011314:	46bd      	mov	sp, r7
 8011316:	bd80      	pop	{r7, pc}

08011318 <VL53LX_read_nvm_optical_centre>:


VL53LX_Error VL53LX_read_nvm_optical_centre(
	VL53LX_DEV                        Dev,
	VL53LX_optical_centre_t          *pcentre)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	b084      	sub	sp, #16
 801131c:	af00      	add	r7, sp, #0
 801131e:	6078      	str	r0, [r7, #4]
 8011320:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011322:	2300      	movs	r3, #0
 8011324:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");



	status =
		VL53LX_read_nvm_raw_data(
 8011326:	f107 0308 	add.w	r3, r7, #8
 801132a:	2201      	movs	r2, #1
 801132c:	212e      	movs	r1, #46	@ 0x2e
 801132e:	6878      	ldr	r0, [r7, #4]
 8011330:	f7ff ffc1 	bl	80112b6 <VL53LX_read_nvm_raw_data>
 8011334:	4603      	mov	r3, r0
 8011336:	73fb      	strb	r3, [r7, #15]
					>> 2),
			nvm_data);



	if (status == VL53LX_ERROR_NONE)
 8011338:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d108      	bne.n	8011352 <VL53LX_read_nvm_optical_centre+0x3a>
		status =
			VL53LX_nvm_decode_optical_centre(
 8011340:	f107 0308 	add.w	r3, r7, #8
 8011344:	683a      	ldr	r2, [r7, #0]
 8011346:	4619      	mov	r1, r3
 8011348:	2004      	movs	r0, #4
 801134a:	f7ff fe93 	bl	8011074 <VL53LX_nvm_decode_optical_centre>
 801134e:	4603      	mov	r3, r0
 8011350:	73fb      	strb	r3, [r7, #15]
				nvm_data,
				pcentre);

	LOG_FUNCTION_END(status);

	return status;
 8011352:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011356:	4618      	mov	r0, r3
 8011358:	3710      	adds	r7, #16
 801135a:	46bd      	mov	sp, r7
 801135c:	bd80      	pop	{r7, pc}

0801135e <VL53LX_read_nvm_cal_peak_rate_map>:


VL53LX_Error VL53LX_read_nvm_cal_peak_rate_map(
	VL53LX_DEV                           Dev,
	VL53LX_cal_peak_rate_map_t          *pcal_data)
{
 801135e:	b580      	push	{r7, lr}
 8011360:	b092      	sub	sp, #72	@ 0x48
 8011362:	af00      	add	r7, sp, #0
 8011364:	6078      	str	r0, [r7, #4]
 8011366:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011368:	2300      	movs	r3, #0
 801136a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	LOG_FUNCTION_START("");



	status =
		VL53LX_read_nvm_raw_data(
 801136e:	f107 030c 	add.w	r3, r7, #12
 8011372:	220e      	movs	r2, #14
 8011374:	2157      	movs	r1, #87	@ 0x57
 8011376:	6878      	ldr	r0, [r7, #4]
 8011378:	f7ff ff9d 	bl	80112b6 <VL53LX_read_nvm_raw_data>
 801137c:	4603      	mov	r3, r0
 801137e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					>> 2),
			nvm_data);



	if (status == VL53LX_ERROR_NONE)
 8011382:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8011386:	2b00      	cmp	r3, #0
 8011388:	d109      	bne.n	801139e <VL53LX_read_nvm_cal_peak_rate_map+0x40>
		status =
			VL53LX_nvm_decode_cal_peak_rate_map(
 801138a:	f107 030c 	add.w	r3, r7, #12
 801138e:	683a      	ldr	r2, [r7, #0]
 8011390:	4619      	mov	r1, r3
 8011392:	2038      	movs	r0, #56	@ 0x38
 8011394:	f7ff fe9d 	bl	80110d2 <VL53LX_nvm_decode_cal_peak_rate_map>
 8011398:	4603      	mov	r3, r0
 801139a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				nvm_data,
				pcal_data);

	LOG_FUNCTION_END(status);

	return status;
 801139e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80113a2:	4618      	mov	r0, r3
 80113a4:	3748      	adds	r7, #72	@ 0x48
 80113a6:	46bd      	mov	sp, r7
 80113a8:	bd80      	pop	{r7, pc}

080113aa <VL53LX_read_nvm_additional_offset_cal_data>:


VL53LX_Error VL53LX_read_nvm_additional_offset_cal_data(
	VL53LX_DEV                           Dev,
	VL53LX_additional_offset_cal_data_t *pcal_data)
{
 80113aa:	b580      	push	{r7, lr}
 80113ac:	b086      	sub	sp, #24
 80113ae:	af00      	add	r7, sp, #0
 80113b0:	6078      	str	r0, [r7, #4]
 80113b2:	6039      	str	r1, [r7, #0]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 80113b4:	2300      	movs	r3, #0
 80113b6:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");



	status =
		VL53LX_read_nvm_raw_data(
 80113b8:	f107 030c 	add.w	r3, r7, #12
 80113bc:	2202      	movs	r2, #2
 80113be:	2165      	movs	r1, #101	@ 0x65
 80113c0:	6878      	ldr	r0, [r7, #4]
 80113c2:	f7ff ff78 	bl	80112b6 <VL53LX_read_nvm_raw_data>
 80113c6:	4603      	mov	r3, r0
 80113c8:	75fb      	strb	r3, [r7, #23]
			VL53LX_NVM__FMT__ADDITIONAL_OFFSET_CAL_DATA_SIZE >> 2),
			nvm_data);



	if (status == VL53LX_ERROR_NONE)
 80113ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d108      	bne.n	80113e4 <VL53LX_read_nvm_additional_offset_cal_data+0x3a>
		status = VL53LX_nvm_decode_additional_offset_cal_data(
 80113d2:	f107 030c 	add.w	r3, r7, #12
 80113d6:	683a      	ldr	r2, [r7, #0]
 80113d8:	4619      	mov	r1, r3
 80113da:	2008      	movs	r0, #8
 80113dc:	f7ff fecf 	bl	801117e <VL53LX_nvm_decode_additional_offset_cal_data>
 80113e0:	4603      	mov	r3, r0
 80113e2:	75fb      	strb	r3, [r7, #23]
			nvm_data,
			pcal_data);

	LOG_FUNCTION_END(status);

	return status;
 80113e4:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80113e8:	4618      	mov	r0, r3
 80113ea:	3718      	adds	r7, #24
 80113ec:	46bd      	mov	sp, r7
 80113ee:	bd80      	pop	{r7, pc}

080113f0 <VL53LX_read_nvm_fmt_range_results_data>:

VL53LX_Error VL53LX_read_nvm_fmt_range_results_data(
	VL53LX_DEV                           Dev,
	uint16_t                             range_results_select,
	VL53LX_decoded_nvm_fmt_range_data_t *prange_data)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b08a      	sub	sp, #40	@ 0x28
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	60f8      	str	r0, [r7, #12]
 80113f8:	460b      	mov	r3, r1
 80113fa:	607a      	str	r2, [r7, #4]
 80113fc:	817b      	strh	r3, [r7, #10]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 80113fe:	2300      	movs	r3, #0
 8011400:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	LOG_FUNCTION_START("");



	status = VL53LX_read_nvm_raw_data(
 8011404:	897b      	ldrh	r3, [r7, #10]
 8011406:	089b      	lsrs	r3, r3, #2
 8011408:	b29b      	uxth	r3, r3
 801140a:	b2d9      	uxtb	r1, r3
 801140c:	f107 0314 	add.w	r3, r7, #20
 8011410:	2204      	movs	r2, #4
 8011412:	68f8      	ldr	r0, [r7, #12]
 8011414:	f7ff ff4f 	bl	80112b6 <VL53LX_read_nvm_raw_data>
 8011418:	4603      	mov	r3, r0
 801141a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		(uint8_t)(VL53LX_NVM__FMT__RANGE_RESULTS__SIZE_BYTES >> 2),
		nvm_data);



	if (status == VL53LX_ERROR_NONE)
 801141e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011422:	2b00      	cmp	r3, #0
 8011424:	d109      	bne.n	801143a <VL53LX_read_nvm_fmt_range_results_data+0x4a>
		status =
			VL53LX_nvm_decode_fmt_range_results_data(
 8011426:	f107 0314 	add.w	r3, r7, #20
 801142a:	687a      	ldr	r2, [r7, #4]
 801142c:	4619      	mov	r1, r3
 801142e:	2010      	movs	r0, #16
 8011430:	f7ff fee0 	bl	80111f4 <VL53LX_nvm_decode_fmt_range_results_data>
 8011434:	4603      	mov	r3, r0
 8011436:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				nvm_data,
				prange_data);

	LOG_FUNCTION_END(status);

	return status;
 801143a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27

}
 801143e:	4618      	mov	r0, r3
 8011440:	3728      	adds	r7, #40	@ 0x28
 8011442:	46bd      	mov	sp, r7
 8011444:	bd80      	pop	{r7, pc}

08011446 <VL53LX_i2c_encode_static_nvm_managed>:

VL53LX_Error VL53LX_i2c_encode_static_nvm_managed(
	VL53LX_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8011446:	b580      	push	{r7, lr}
 8011448:	b086      	sub	sp, #24
 801144a:	af00      	add	r7, sp, #0
 801144c:	60f8      	str	r0, [r7, #12]
 801144e:	460b      	mov	r3, r1
 8011450:	607a      	str	r2, [r7, #4]
 8011452:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011454:	2300      	movs	r3, #0
 8011456:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES)
 8011458:	897b      	ldrh	r3, [r7, #10]
 801145a:	2b0a      	cmp	r3, #10
 801145c:	d802      	bhi.n	8011464 <VL53LX_i2c_encode_static_nvm_managed+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 801145e:	f06f 0309 	mvn.w	r3, #9
 8011462:	e047      	b.n	80114f4 <VL53LX_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	781b      	ldrb	r3, [r3, #0]
 8011468:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801146c:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 801147a:	f002 020f 	and.w	r2, r2, #15
 801147e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 8011480:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 801148a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 801148e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8011490:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 801149a:	f002 0203 	and.w	r2, r2, #3
 801149e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 80114a0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 80114aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80114ae:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 80114b0:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 80114b2:	68fb      	ldr	r3, [r7, #12]
 80114b4:	88d8      	ldrh	r0, [r3, #6]
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	3305      	adds	r3, #5
 80114ba:	461a      	mov	r2, r3
 80114bc:	2102      	movs	r1, #2
 80114be:	f7f8 ff14 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 80114c6:	68fa      	ldr	r2, [r7, #12]
 80114c8:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 80114ca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 80114d0:	68fa      	ldr	r2, [r7, #12]
 80114d2:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 80114d4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 80114d6:	68fb      	ldr	r3, [r7, #12]
 80114d8:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 80114de:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80114e2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 80114e4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 80114ea:	68fa      	ldr	r2, [r7, #12]
 80114ec:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 80114ee:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 80114f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80114f4:	4618      	mov	r0, r3
 80114f6:	3718      	adds	r7, #24
 80114f8:	46bd      	mov	sp, r7
 80114fa:	bd80      	pop	{r7, pc}

080114fc <VL53LX_i2c_decode_static_nvm_managed>:

VL53LX_Error VL53LX_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_static_nvm_managed_t  *pdata)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b086      	sub	sp, #24
 8011500:	af00      	add	r7, sp, #0
 8011502:	4603      	mov	r3, r0
 8011504:	60b9      	str	r1, [r7, #8]
 8011506:	607a      	str	r2, [r7, #4]
 8011508:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 801150a:	2300      	movs	r3, #0
 801150c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES)
 801150e:	89fb      	ldrh	r3, [r7, #14]
 8011510:	2b0a      	cmp	r3, #10
 8011512:	d802      	bhi.n	801151a <VL53LX_i2c_decode_static_nvm_managed+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 8011514:	f06f 0309 	mvn.w	r3, #9
 8011518:	e046      	b.n	80115a8 <VL53LX_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 801151a:	68bb      	ldr	r3, [r7, #8]
 801151c:	781b      	ldrb	r3, [r3, #0]
 801151e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011522:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 8011528:	68bb      	ldr	r3, [r7, #8]
 801152a:	3301      	adds	r3, #1
 801152c:	781b      	ldrb	r3, [r3, #0]
 801152e:	f003 030f 	and.w	r3, r3, #15
 8011532:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 8011538:	68bb      	ldr	r3, [r7, #8]
 801153a:	3302      	adds	r3, #2
 801153c:	781b      	ldrb	r3, [r3, #0]
 801153e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011542:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 8011548:	68bb      	ldr	r3, [r7, #8]
 801154a:	3303      	adds	r3, #3
 801154c:	781b      	ldrb	r3, [r3, #0]
 801154e:	f003 0303 	and.w	r3, r3, #3
 8011552:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 8011558:	68bb      	ldr	r3, [r7, #8]
 801155a:	3304      	adds	r3, #4
 801155c:	781b      	ldrb	r3, [r3, #0]
 801155e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011562:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   5));
 8011568:	68bb      	ldr	r3, [r7, #8]
 801156a:	3305      	adds	r3, #5
 801156c:	4619      	mov	r1, r3
 801156e:	2002      	movs	r0, #2
 8011570:	f7f8 fee6 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011574:	4603      	mov	r3, r0
 8011576:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 801157c:	68bb      	ldr	r3, [r7, #8]
 801157e:	79da      	ldrb	r2, [r3, #7]
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 8011584:	68bb      	ldr	r3, [r7, #8]
 8011586:	7a1a      	ldrb	r2, [r3, #8]
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 801158c:	68bb      	ldr	r3, [r7, #8]
 801158e:	3309      	adds	r3, #9
 8011590:	781b      	ldrb	r3, [r3, #0]
 8011592:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011596:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 801159c:	68bb      	ldr	r3, [r7, #8]
 801159e:	7a9a      	ldrb	r2, [r3, #10]
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 80115a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80115a8:	4618      	mov	r0, r3
 80115aa:	3718      	adds	r7, #24
 80115ac:	46bd      	mov	sp, r7
 80115ae:	bd80      	pop	{r7, pc}

080115b0 <VL53LX_get_static_nvm_managed>:


VL53LX_Error VL53LX_get_static_nvm_managed(
	VL53LX_DEV                 Dev,
	VL53LX_static_nvm_managed_t  *pdata)
{
 80115b0:	b580      	push	{r7, lr}
 80115b2:	b086      	sub	sp, #24
 80115b4:	af00      	add	r7, sp, #0
 80115b6:	6078      	str	r0, [r7, #4]
 80115b8:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 80115ba:	2300      	movs	r3, #0
 80115bc:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 80115be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d108      	bne.n	80115d8 <VL53LX_get_static_nvm_managed+0x28>
		status = VL53LX_ReadMulti(
 80115c6:	f107 020c 	add.w	r2, r7, #12
 80115ca:	230b      	movs	r3, #11
 80115cc:	2101      	movs	r1, #1
 80115ce:	6878      	ldr	r0, [r7, #4]
 80115d0:	f002 f83a 	bl	8013648 <VL53LX_ReadMulti>
 80115d4:	4603      	mov	r3, r0
 80115d6:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53LX_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53LX_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53LX_ERROR_NONE)
 80115d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d108      	bne.n	80115f2 <VL53LX_get_static_nvm_managed+0x42>
		status = VL53LX_i2c_decode_static_nvm_managed(
 80115e0:	f107 030c 	add.w	r3, r7, #12
 80115e4:	683a      	ldr	r2, [r7, #0]
 80115e6:	4619      	mov	r1, r3
 80115e8:	200b      	movs	r0, #11
 80115ea:	f7ff ff87 	bl	80114fc <VL53LX_i2c_decode_static_nvm_managed>
 80115ee:	4603      	mov	r3, r0
 80115f0:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 80115f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80115f6:	4618      	mov	r0, r3
 80115f8:	3718      	adds	r7, #24
 80115fa:	46bd      	mov	sp, r7
 80115fc:	bd80      	pop	{r7, pc}

080115fe <VL53LX_i2c_encode_customer_nvm_managed>:

VL53LX_Error VL53LX_i2c_encode_customer_nvm_managed(
	VL53LX_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 80115fe:	b580      	push	{r7, lr}
 8011600:	b086      	sub	sp, #24
 8011602:	af00      	add	r7, sp, #0
 8011604:	60f8      	str	r0, [r7, #12]
 8011606:	460b      	mov	r3, r1
 8011608:	607a      	str	r2, [r7, #4]
 801160a:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 801160c:	2300      	movs	r3, #0
 801160e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES)
 8011610:	897b      	ldrh	r3, [r7, #10]
 8011612:	2b16      	cmp	r3, #22
 8011614:	d802      	bhi.n	801161c <VL53LX_i2c_encode_customer_nvm_managed+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 8011616:	f06f 0309 	mvn.w	r3, #9
 801161a:	e076      	b.n	801170a <VL53LX_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 8011628:	68fa      	ldr	r2, [r7, #12]
 801162a:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 801162c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 8011632:	68fa      	ldr	r2, [r7, #12]
 8011634:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 8011636:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 801163c:	68fa      	ldr	r2, [r7, #12]
 801163e:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 8011640:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 8011646:	68fa      	ldr	r2, [r7, #12]
 8011648:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 801164a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 801164c:	68fb      	ldr	r3, [r7, #12]
 801164e:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 8011654:	f002 020f 	and.w	r2, r2, #15
 8011658:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 801165a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 8011660:	68fa      	ldr	r2, [r7, #12]
 8011662:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 8011664:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 801166e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8011672:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8011674:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 801167e:	f002 0203 	and.w	r2, r2, #3
 8011682:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 8011684:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	8958      	ldrh	r0, [r3, #10]
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	3309      	adds	r3, #9
 801168e:	461a      	mov	r2, r3
 8011690:	2102      	movs	r1, #2
 8011692:	f7f8 fe2a 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53LX_i2c_encode_int16_t(
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	330b      	adds	r3, #11
 80116a0:	461a      	mov	r2, r3
 80116a2:	2102      	movs	r1, #2
 80116a4:	f7f8 fe6d 	bl	800a382 <VL53LX_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53LX_i2c_encode_int16_t(
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	330d      	adds	r3, #13
 80116b2:	461a      	mov	r2, r3
 80116b4:	2102      	movs	r1, #2
 80116b6:	f7f8 fe64 	bl	800a382 <VL53LX_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53LX_i2c_encode_uint16_t(
 80116ba:	68fb      	ldr	r3, [r7, #12]
 80116bc:	8a18      	ldrh	r0, [r3, #16]
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	330f      	adds	r3, #15
 80116c2:	461a      	mov	r2, r3
 80116c4:	2102      	movs	r1, #2
 80116c6:	f7f8 fe10 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53LX_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 80116ca:	68fb      	ldr	r3, [r7, #12]
 80116cc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53LX_i2c_encode_int16_t(
 80116d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80116d4:	b218      	sxth	r0, r3
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	3311      	adds	r3, #17
 80116da:	461a      	mov	r2, r3
 80116dc:	2102      	movs	r1, #2
 80116de:	f7f8 fe50 	bl	800a382 <VL53LX_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53LX_i2c_encode_int16_t(
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	3313      	adds	r3, #19
 80116ec:	461a      	mov	r2, r3
 80116ee:	2102      	movs	r1, #2
 80116f0:	f7f8 fe47 	bl	800a382 <VL53LX_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53LX_i2c_encode_int16_t(
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	3315      	adds	r3, #21
 80116fe:	461a      	mov	r2, r3
 8011700:	2102      	movs	r1, #2
 8011702:	f7f8 fe3e 	bl	800a382 <VL53LX_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 8011706:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801170a:	4618      	mov	r0, r3
 801170c:	3718      	adds	r7, #24
 801170e:	46bd      	mov	sp, r7
 8011710:	bd80      	pop	{r7, pc}

08011712 <VL53LX_i2c_decode_customer_nvm_managed>:

VL53LX_Error VL53LX_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_customer_nvm_managed_t  *pdata)
{
 8011712:	b580      	push	{r7, lr}
 8011714:	b086      	sub	sp, #24
 8011716:	af00      	add	r7, sp, #0
 8011718:	4603      	mov	r3, r0
 801171a:	60b9      	str	r1, [r7, #8]
 801171c:	607a      	str	r2, [r7, #4]
 801171e:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011720:	2300      	movs	r3, #0
 8011722:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES)
 8011724:	89fb      	ldrh	r3, [r7, #14]
 8011726:	2b16      	cmp	r3, #22
 8011728:	d802      	bhi.n	8011730 <VL53LX_i2c_decode_customer_nvm_managed+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 801172a:	f06f 0309 	mvn.w	r3, #9
 801172e:	e079      	b.n	8011824 <VL53LX_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 8011730:	68bb      	ldr	r3, [r7, #8]
 8011732:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 8011738:	68bb      	ldr	r3, [r7, #8]
 801173a:	785a      	ldrb	r2, [r3, #1]
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 8011740:	68bb      	ldr	r3, [r7, #8]
 8011742:	789a      	ldrb	r2, [r3, #2]
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 8011748:	68bb      	ldr	r3, [r7, #8]
 801174a:	78da      	ldrb	r2, [r3, #3]
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 8011750:	68bb      	ldr	r3, [r7, #8]
 8011752:	791a      	ldrb	r2, [r3, #4]
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 8011758:	68bb      	ldr	r3, [r7, #8]
 801175a:	3305      	adds	r3, #5
 801175c:	781b      	ldrb	r3, [r3, #0]
 801175e:	f003 030f 	and.w	r3, r3, #15
 8011762:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 8011768:	68bb      	ldr	r3, [r7, #8]
 801176a:	799a      	ldrb	r2, [r3, #6]
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 8011770:	68bb      	ldr	r3, [r7, #8]
 8011772:	3307      	adds	r3, #7
 8011774:	781b      	ldrb	r3, [r3, #0]
 8011776:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801177a:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 8011780:	68bb      	ldr	r3, [r7, #8]
 8011782:	3308      	adds	r3, #8
 8011784:	781b      	ldrb	r3, [r3, #0]
 8011786:	f003 0303 	and.w	r3, r3, #3
 801178a:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   9));
 8011790:	68bb      	ldr	r3, [r7, #8]
 8011792:	3309      	adds	r3, #9
 8011794:	4619      	mov	r1, r3
 8011796:	2002      	movs	r0, #2
 8011798:	f7f8 fdd2 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 801179c:	4603      	mov	r3, r0
 801179e:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  11));
 80117a4:	68bb      	ldr	r3, [r7, #8]
 80117a6:	330b      	adds	r3, #11
 80117a8:	4619      	mov	r1, r3
 80117aa:	2002      	movs	r0, #2
 80117ac:	f7f8 fe15 	bl	800a3da <VL53LX_i2c_decode_int16_t>
 80117b0:	4603      	mov	r3, r0
 80117b2:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  13));
 80117b8:	68bb      	ldr	r3, [r7, #8]
 80117ba:	330d      	adds	r3, #13
 80117bc:	4619      	mov	r1, r3
 80117be:	2002      	movs	r0, #2
 80117c0:	f7f8 fe0b 	bl	800a3da <VL53LX_i2c_decode_int16_t>
 80117c4:	4603      	mov	r3, r0
 80117c6:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  15));
 80117cc:	68bb      	ldr	r3, [r7, #8]
 80117ce:	330f      	adds	r3, #15
 80117d0:	4619      	mov	r1, r3
 80117d2:	2002      	movs	r0, #2
 80117d4:	f7f8 fdb4 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 80117d8:	4603      	mov	r3, r0
 80117da:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 80117e0:	68bb      	ldr	r3, [r7, #8]
 80117e2:	3311      	adds	r3, #17
 80117e4:	4619      	mov	r1, r3
 80117e6:	2002      	movs	r0, #2
 80117e8:	f7f8 fdf7 	bl	800a3da <VL53LX_i2c_decode_int16_t>
 80117ec:	4603      	mov	r3, r0
 80117ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80117f2:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  19));
 80117f8:	68bb      	ldr	r3, [r7, #8]
 80117fa:	3313      	adds	r3, #19
 80117fc:	4619      	mov	r1, r3
 80117fe:	2002      	movs	r0, #2
 8011800:	f7f8 fdeb 	bl	800a3da <VL53LX_i2c_decode_int16_t>
 8011804:	4603      	mov	r3, r0
 8011806:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53LX_i2c_decode_int16_t(2, pbuffer +  21));
 801180c:	68bb      	ldr	r3, [r7, #8]
 801180e:	3315      	adds	r3, #21
 8011810:	4619      	mov	r1, r3
 8011812:	2002      	movs	r0, #2
 8011814:	f7f8 fde1 	bl	800a3da <VL53LX_i2c_decode_int16_t>
 8011818:	4603      	mov	r3, r0
 801181a:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 8011820:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011824:	4618      	mov	r0, r3
 8011826:	3718      	adds	r7, #24
 8011828:	46bd      	mov	sp, r7
 801182a:	bd80      	pop	{r7, pc}

0801182c <VL53LX_get_customer_nvm_managed>:


VL53LX_Error VL53LX_get_customer_nvm_managed(
	VL53LX_DEV                 Dev,
	VL53LX_customer_nvm_managed_t  *pdata)
{
 801182c:	b580      	push	{r7, lr}
 801182e:	b08a      	sub	sp, #40	@ 0x28
 8011830:	af00      	add	r7, sp, #0
 8011832:	6078      	str	r0, [r7, #4]
 8011834:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011836:	2300      	movs	r3, #0
 8011838:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t comms_buffer[VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];
	int16_t offset;

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 801183c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011840:	2b00      	cmp	r3, #0
 8011842:	d109      	bne.n	8011858 <VL53LX_get_customer_nvm_managed+0x2c>
		status = VL53LX_ReadMulti(
 8011844:	f107 020c 	add.w	r2, r7, #12
 8011848:	2317      	movs	r3, #23
 801184a:	210d      	movs	r1, #13
 801184c:	6878      	ldr	r0, [r7, #4]
 801184e:	f001 fefb 	bl	8013648 <VL53LX_ReadMulti>
 8011852:	4603      	mov	r3, r0
 8011854:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev,
			VL53LX_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53LX_ERROR_NONE)
 8011858:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801185c:	2b00      	cmp	r3, #0
 801185e:	d109      	bne.n	8011874 <VL53LX_get_customer_nvm_managed+0x48>
		status = VL53LX_i2c_decode_customer_nvm_managed(
 8011860:	f107 030c 	add.w	r3, r7, #12
 8011864:	683a      	ldr	r2, [r7, #0]
 8011866:	4619      	mov	r1, r3
 8011868:	2017      	movs	r0, #23
 801186a:	f7ff ff52 	bl	8011712 <VL53LX_i2c_decode_customer_nvm_managed>
 801186e:	4603      	mov	r3, r0
 8011870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53LX_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
			comms_buffer,
			pdata);

	if (status == VL53LX_ERROR_NONE) {
 8011874:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011878:	2b00      	cmp	r3, #0
 801187a:	d11c      	bne.n	80118b6 <VL53LX_get_customer_nvm_managed+0x8a>
		offset = pdata->algo__part_to_part_range_offset_mm;
 801187c:	683b      	ldr	r3, [r7, #0]
 801187e:	8a5b      	ldrh	r3, [r3, #18]
 8011880:	84bb      	strh	r3, [r7, #36]	@ 0x24
		offset = offset / 4;
 8011882:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8011886:	2b00      	cmp	r3, #0
 8011888:	da00      	bge.n	801188c <VL53LX_get_customer_nvm_managed+0x60>
 801188a:	3303      	adds	r3, #3
 801188c:	109b      	asrs	r3, r3, #2
 801188e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (offset >= 1024)
 8011890:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8011894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011898:	db04      	blt.n	80118a4 <VL53LX_get_customer_nvm_managed+0x78>
			offset -= 2048;
 801189a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801189c:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80118a0:	b29b      	uxth	r3, r3
 80118a2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		pdata->algo__part_to_part_range_offset_mm = 0;
 80118a4:	683b      	ldr	r3, [r7, #0]
 80118a6:	2200      	movs	r2, #0
 80118a8:	825a      	strh	r2, [r3, #18]
		pdata->mm_config__inner_offset_mm = offset;
 80118aa:	683b      	ldr	r3, [r7, #0]
 80118ac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80118ae:	829a      	strh	r2, [r3, #20]
		pdata->mm_config__outer_offset_mm = offset;
 80118b0:	683b      	ldr	r3, [r7, #0]
 80118b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80118b4:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 80118b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80118ba:	4618      	mov	r0, r3
 80118bc:	3728      	adds	r7, #40	@ 0x28
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}

080118c2 <VL53LX_i2c_encode_static_config>:

VL53LX_Error VL53LX_i2c_encode_static_config(
	VL53LX_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 80118c2:	b580      	push	{r7, lr}
 80118c4:	b086      	sub	sp, #24
 80118c6:	af00      	add	r7, sp, #0
 80118c8:	60f8      	str	r0, [r7, #12]
 80118ca:	460b      	mov	r3, r1
 80118cc:	607a      	str	r2, [r7, #4]
 80118ce:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 80118d0:	2300      	movs	r3, #0
 80118d2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_STATIC_CONFIG_I2C_SIZE_BYTES)
 80118d4:	897b      	ldrh	r3, [r7, #10]
 80118d6:	2b1f      	cmp	r3, #31
 80118d8:	d802      	bhi.n	80118e0 <VL53LX_i2c_encode_static_config+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 80118da:	f06f 0309 	mvn.w	r3, #9
 80118de:	e0cf      	b.n	8011a80 <VL53LX_i2c_encode_static_config+0x1be>

	VL53LX_i2c_encode_uint16_t(
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	881b      	ldrh	r3, [r3, #0]
 80118e4:	687a      	ldr	r2, [r7, #4]
 80118e6:	2102      	movs	r1, #2
 80118e8:	4618      	mov	r0, r3
 80118ea:	f7f8 fcfe 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 80118f6:	f002 0201 	and.w	r2, r2, #1
 80118fa:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 80118fc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 8011906:	f002 020f 	and.w	r2, r2, #15
 801190a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 801190c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 801190e:	68fb      	ldr	r3, [r7, #12]
 8011910:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 8011916:	f002 020f 	and.w	r2, r2, #15
 801191a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 801191c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 8011926:	f002 021f 	and.w	r2, r2, #31
 801192a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 801192c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 8011936:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 801193a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 801193c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 8011946:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 801194a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 801194c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 8011956:	f002 0201 	and.w	r2, r2, #1
 801195a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 801195c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 8011962:	68fa      	ldr	r2, [r7, #12]
 8011964:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 8011966:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 8011970:	f002 0201 	and.w	r2, r2, #1
 8011974:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 8011976:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 8011980:	f002 0203 	and.w	r2, r2, #3
 8011984:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8011986:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 8011988:	68fb      	ldr	r3, [r7, #12]
 801198a:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 8011990:	f002 021f 	and.w	r2, r2, #31
 8011994:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 8011996:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 80119a0:	f002 0203 	and.w	r2, r2, #3
 80119a4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 80119a6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 80119b0:	f002 0203 	and.w	r2, r2, #3
 80119b4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 80119b6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 80119c0:	f002 0207 	and.w	r2, r2, #7
 80119c4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 80119c6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 80119d0:	f002 021f 	and.w	r2, r2, #31
 80119d4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 80119d6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 80119e0:	f002 0201 	and.w	r2, r2, #1
 80119e4:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 80119e6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 80119ec:	68fa      	ldr	r2, [r7, #12]
 80119ee:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 80119f0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 80119f6:	68fa      	ldr	r2, [r7, #12]
 80119f8:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 80119fa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 8011a00:	68fa      	ldr	r2, [r7, #12]
 8011a02:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8011a04:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 8011a0a:	68fa      	ldr	r2, [r7, #12]
 8011a0c:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8011a0e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 8011a14:	68fa      	ldr	r2, [r7, #12]
 8011a16:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 8011a18:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 8011a1e:	68fa      	ldr	r2, [r7, #12]
 8011a20:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 8011a22:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 8011a24:	68fb      	ldr	r3, [r7, #12]
 8011a26:	8b18      	ldrh	r0, [r3, #24]
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	3318      	adds	r3, #24
 8011a2c:	461a      	mov	r2, r3
 8011a2e:	2102      	movs	r1, #2
 8011a30:	f7f8 fc5b 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 8011a38:	68fa      	ldr	r2, [r7, #12]
 8011a3a:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 8011a3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 8011a42:	68fa      	ldr	r2, [r7, #12]
 8011a44:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 8011a46:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 8011a50:	f002 020f 	and.w	r2, r2, #15
 8011a54:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 8011a56:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 8011a5c:	68fa      	ldr	r2, [r7, #12]
 8011a5e:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 8011a60:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 8011a6a:	f002 020f 	and.w	r2, r2, #15
 8011a6e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 8011a70:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 8011a76:	68fa      	ldr	r2, [r7, #12]
 8011a78:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 8011a7a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8011a7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011a80:	4618      	mov	r0, r3
 8011a82:	3718      	adds	r7, #24
 8011a84:	46bd      	mov	sp, r7
 8011a86:	bd80      	pop	{r7, pc}

08011a88 <VL53LX_i2c_encode_general_config>:

VL53LX_Error VL53LX_i2c_encode_general_config(
	VL53LX_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8011a88:	b580      	push	{r7, lr}
 8011a8a:	b086      	sub	sp, #24
 8011a8c:	af00      	add	r7, sp, #0
 8011a8e:	60f8      	str	r0, [r7, #12]
 8011a90:	460b      	mov	r3, r1
 8011a92:	607a      	str	r2, [r7, #4]
 8011a94:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011a96:	2300      	movs	r3, #0
 8011a98:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_GENERAL_CONFIG_I2C_SIZE_BYTES)
 8011a9a:	897b      	ldrh	r3, [r7, #10]
 8011a9c:	2b15      	cmp	r3, #21
 8011a9e:	d802      	bhi.n	8011aa6 <VL53LX_i2c_encode_general_config+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 8011aa0:	f06f 0309 	mvn.w	r3, #9
 8011aa4:	e070      	b.n	8011b88 <VL53LX_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 8011ab2:	68fa      	ldr	r2, [r7, #12]
 8011ab4:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8011ab6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 8011abc:	68fa      	ldr	r2, [r7, #12]
 8011abe:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 8011ac0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 8011ac2:	68fb      	ldr	r3, [r7, #12]
 8011ac4:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 8011aca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8011ace:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8011ad0:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	889b      	ldrh	r3, [r3, #4]
	VL53LX_i2c_encode_uint16_t(
 8011ad6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011ada:	b298      	uxth	r0, r3
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	3304      	adds	r3, #4
 8011ae0:	461a      	mov	r2, r3
 8011ae2:	2102      	movs	r1, #2
 8011ae4:	f7f8 fc01 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 8011af0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8011af4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8011af6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 8011afc:	68fa      	ldr	r2, [r7, #12]
 8011afe:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 8011b00:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 8011b06:	68fa      	ldr	r2, [r7, #12]
 8011b08:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8011b0a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 8011b0c:	68fb      	ldr	r3, [r7, #12]
 8011b0e:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 8011b14:	f002 0201 	and.w	r2, r2, #1
 8011b18:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8011b1a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 8011b24:	f002 0207 	and.w	r2, r2, #7
 8011b28:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8011b2a:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	8998      	ldrh	r0, [r3, #12]
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	330c      	adds	r3, #12
 8011b34:	461a      	mov	r2, r3
 8011b36:	2102      	movs	r1, #2
 8011b38:	f7f8 fbd7 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53LX_i2c_encode_uint16_t(
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	89d8      	ldrh	r0, [r3, #14]
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	330e      	adds	r3, #14
 8011b44:	461a      	mov	r2, r3
 8011b46:	2102      	movs	r1, #2
 8011b48:	f7f8 fbcf 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53LX_i2c_encode_uint16_t(
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	8a18      	ldrh	r0, [r3, #16]
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	3310      	adds	r3, #16
 8011b54:	461a      	mov	r2, r3
 8011b56:	2102      	movs	r1, #2
 8011b58:	f7f8 fbc7 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 8011b60:	68fa      	ldr	r2, [r7, #12]
 8011b62:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 8011b64:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 8011b6a:	68fa      	ldr	r2, [r7, #12]
 8011b6c:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 8011b6e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 8011b74:	68fa      	ldr	r2, [r7, #12]
 8011b76:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8011b78:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 8011b7e:	68fa      	ldr	r2, [r7, #12]
 8011b80:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8011b82:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8011b84:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011b88:	4618      	mov	r0, r3
 8011b8a:	3718      	adds	r7, #24
 8011b8c:	46bd      	mov	sp, r7
 8011b8e:	bd80      	pop	{r7, pc}

08011b90 <VL53LX_i2c_encode_timing_config>:

VL53LX_Error VL53LX_i2c_encode_timing_config(
	VL53LX_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8011b90:	b580      	push	{r7, lr}
 8011b92:	b086      	sub	sp, #24
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	60f8      	str	r0, [r7, #12]
 8011b98:	460b      	mov	r3, r1
 8011b9a:	607a      	str	r2, [r7, #4]
 8011b9c:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011b9e:	2300      	movs	r3, #0
 8011ba0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_TIMING_CONFIG_I2C_SIZE_BYTES)
 8011ba2:	897b      	ldrh	r3, [r7, #10]
 8011ba4:	2b16      	cmp	r3, #22
 8011ba6:	d802      	bhi.n	8011bae <VL53LX_i2c_encode_timing_config+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 8011ba8:	f06f 0309 	mvn.w	r3, #9
 8011bac:	e06e      	b.n	8011c8c <VL53LX_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	781b      	ldrb	r3, [r3, #0]
 8011bb2:	f003 030f 	and.w	r3, r3, #15
 8011bb6:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 8011bc0:	68fa      	ldr	r2, [r7, #12]
 8011bc2:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8011bc4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8011bce:	f002 020f 	and.w	r2, r2, #15
 8011bd2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8011bd4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 8011bda:	68fa      	ldr	r2, [r7, #12]
 8011bdc:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 8011bde:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8011be8:	f002 020f 	and.w	r2, r2, #15
 8011bec:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8011bee:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 8011bf4:	68fa      	ldr	r2, [r7, #12]
 8011bf6:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 8011bf8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 8011c02:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8011c06:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8011c08:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8011c12:	f002 020f 	and.w	r2, r2, #15
 8011c16:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8011c18:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 8011c1e:	68fa      	ldr	r2, [r7, #12]
 8011c20:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8011c22:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 8011c2c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8011c30:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8011c32:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 8011c34:	68fb      	ldr	r3, [r7, #12]
 8011c36:	8958      	ldrh	r0, [r3, #10]
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	330a      	adds	r3, #10
 8011c3c:	461a      	mov	r2, r3
 8011c3e:	2102      	movs	r1, #2
 8011c40:	f7f8 fb53 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53LX_i2c_encode_uint16_t(
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	8998      	ldrh	r0, [r3, #12]
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	330c      	adds	r3, #12
 8011c4c:	461a      	mov	r2, r3
 8011c4e:	2102      	movs	r1, #2
 8011c50:	f7f8 fb4b 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 8011c58:	68fa      	ldr	r2, [r7, #12]
 8011c5a:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 8011c5c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 8011c62:	68fa      	ldr	r2, [r7, #12]
 8011c64:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 8011c66:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint32_t(
 8011c68:	68fb      	ldr	r3, [r7, #12]
 8011c6a:	6918      	ldr	r0, [r3, #16]
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	3312      	adds	r3, #18
 8011c70:	461a      	mov	r2, r3
 8011c72:	2104      	movs	r1, #4
 8011c74:	f7f8 fbd9 	bl	800a42a <VL53LX_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 8011c80:	f002 0201 	and.w	r2, r2, #1
 8011c84:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 8011c86:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8011c88:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	3718      	adds	r7, #24
 8011c90:	46bd      	mov	sp, r7
 8011c92:	bd80      	pop	{r7, pc}

08011c94 <VL53LX_i2c_encode_dynamic_config>:

VL53LX_Error VL53LX_i2c_encode_dynamic_config(
	VL53LX_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8011c94:	b580      	push	{r7, lr}
 8011c96:	b086      	sub	sp, #24
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	60f8      	str	r0, [r7, #12]
 8011c9c:	460b      	mov	r3, r1
 8011c9e:	607a      	str	r2, [r7, #4]
 8011ca0:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011ca2:	2300      	movs	r3, #0
 8011ca4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_DYNAMIC_CONFIG_I2C_SIZE_BYTES)
 8011ca6:	897b      	ldrh	r3, [r7, #10]
 8011ca8:	2b11      	cmp	r3, #17
 8011caa:	d802      	bhi.n	8011cb2 <VL53LX_i2c_encode_dynamic_config+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 8011cac:	f06f 0309 	mvn.w	r3, #9
 8011cb0:	e071      	b.n	8011d96 <VL53LX_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	781b      	ldrb	r3, [r3, #0]
 8011cb6:	f003 0303 	and.w	r3, r3, #3
 8011cba:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	701a      	strb	r2, [r3, #0]
	VL53LX_i2c_encode_uint16_t(
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	8858      	ldrh	r0, [r3, #2]
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	3301      	adds	r3, #1
 8011cc8:	461a      	mov	r2, r3
 8011cca:	2102      	movs	r1, #2
 8011ccc:	f7f8 fb0d 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53LX_i2c_encode_uint16_t(
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	8898      	ldrh	r0, [r3, #4]
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	3303      	adds	r3, #3
 8011cd8:	461a      	mov	r2, r3
 8011cda:	2102      	movs	r1, #2
 8011cdc:	f7f8 fb05 	bl	800a2ea <VL53LX_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8011ce8:	f002 0201 	and.w	r2, r2, #1
 8011cec:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8011cee:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 8011cf8:	f002 0207 	and.w	r2, r2, #7
 8011cfc:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8011cfe:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 8011d04:	68fa      	ldr	r2, [r7, #12]
 8011d06:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8011d08:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 8011d0e:	68fa      	ldr	r2, [r7, #12]
 8011d10:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 8011d12:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8011d14:	68fb      	ldr	r3, [r7, #12]
 8011d16:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8011d1c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8011d20:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8011d22:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8011d2c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8011d30:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 8011d32:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8011d3c:	f002 0203 	and.w	r2, r2, #3
 8011d40:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8011d42:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 8011d4c:	f002 0203 	and.w	r2, r2, #3
 8011d50:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 8011d52:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 8011d5c:	f002 020f 	and.w	r2, r2, #15
 8011d60:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 8011d62:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 8011d68:	68fa      	ldr	r2, [r7, #12]
 8011d6a:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 8011d6c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 8011d72:	68fa      	ldr	r2, [r7, #12]
 8011d74:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 8011d76:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 8011d7c:	68fa      	ldr	r2, [r7, #12]
 8011d7e:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 8011d80:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 8011d8a:	f002 0203 	and.w	r2, r2, #3
 8011d8e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8011d90:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8011d92:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011d96:	4618      	mov	r0, r3
 8011d98:	3718      	adds	r7, #24
 8011d9a:	46bd      	mov	sp, r7
 8011d9c:	bd80      	pop	{r7, pc}

08011d9e <VL53LX_i2c_encode_system_control>:

VL53LX_Error VL53LX_i2c_encode_system_control(
	VL53LX_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8011d9e:	b480      	push	{r7}
 8011da0:	b087      	sub	sp, #28
 8011da2:	af00      	add	r7, sp, #0
 8011da4:	60f8      	str	r0, [r7, #12]
 8011da6:	460b      	mov	r3, r1
 8011da8:	607a      	str	r2, [r7, #4]
 8011daa:	817b      	strh	r3, [r7, #10]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011dac:	2300      	movs	r3, #0
 8011dae:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_SYSTEM_CONTROL_I2C_SIZE_BYTES)
 8011db0:	897b      	ldrh	r3, [r7, #10]
 8011db2:	2b04      	cmp	r3, #4
 8011db4:	d802      	bhi.n	8011dbc <VL53LX_i2c_encode_system_control+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 8011db6:	f06f 0309 	mvn.w	r3, #9
 8011dba:	e025      	b.n	8011e08 <VL53LX_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	781b      	ldrb	r3, [r3, #0]
 8011dc0:	f003 0301 	and.w	r3, r3, #1
 8011dc4:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 8011dd2:	f002 0201 	and.w	r2, r2, #1
 8011dd6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 8011dd8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 8011dda:	68fb      	ldr	r3, [r7, #12]
 8011ddc:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 8011de2:	f002 0201 	and.w	r2, r2, #1
 8011de6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8011de8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 8011df2:	f002 0203 	and.w	r2, r2, #3
 8011df6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8011df8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	3304      	adds	r3, #4
		pdata->system__mode_start;
 8011dfe:	68fa      	ldr	r2, [r7, #12]
 8011e00:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 8011e02:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8011e04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011e08:	4618      	mov	r0, r3
 8011e0a:	371c      	adds	r7, #28
 8011e0c:	46bd      	mov	sp, r7
 8011e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e12:	4770      	bx	lr

08011e14 <VL53LX_set_system_control>:


VL53LX_Error VL53LX_set_system_control(
	VL53LX_DEV                 Dev,
	VL53LX_system_control_t   *pdata)
{
 8011e14:	b580      	push	{r7, lr}
 8011e16:	b084      	sub	sp, #16
 8011e18:	af00      	add	r7, sp, #0
 8011e1a:	6078      	str	r0, [r7, #4]
 8011e1c:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011e1e:	2300      	movs	r3, #0
 8011e20:	73fb      	strb	r3, [r7, #15]
	uint8_t comms_buffer[VL53LX_SYSTEM_CONTROL_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 8011e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d108      	bne.n	8011e3c <VL53LX_set_system_control+0x28>
		status = VL53LX_i2c_encode_system_control(
 8011e2a:	f107 0308 	add.w	r3, r7, #8
 8011e2e:	461a      	mov	r2, r3
 8011e30:	2105      	movs	r1, #5
 8011e32:	6838      	ldr	r0, [r7, #0]
 8011e34:	f7ff ffb3 	bl	8011d9e <VL53LX_i2c_encode_system_control>
 8011e38:	4603      	mov	r3, r0
 8011e3a:	73fb      	strb	r3, [r7, #15]
			pdata,
			VL53LX_SYSTEM_CONTROL_I2C_SIZE_BYTES,
			comms_buffer);

	if (status == VL53LX_ERROR_NONE)
 8011e3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d108      	bne.n	8011e56 <VL53LX_set_system_control+0x42>
		status = VL53LX_WriteMulti(
 8011e44:	f107 0208 	add.w	r2, r7, #8
 8011e48:	2305      	movs	r3, #5
 8011e4a:	2183      	movs	r1, #131	@ 0x83
 8011e4c:	6878      	ldr	r0, [r7, #4]
 8011e4e:	f001 fbc5 	bl	80135dc <VL53LX_WriteMulti>
 8011e52:	4603      	mov	r3, r0
 8011e54:	73fb      	strb	r3, [r7, #15]
			comms_buffer,
			VL53LX_SYSTEM_CONTROL_I2C_SIZE_BYTES);

	LOG_FUNCTION_END(status);

	return status;
 8011e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	3710      	adds	r7, #16
 8011e5e:	46bd      	mov	sp, r7
 8011e60:	bd80      	pop	{r7, pc}

08011e62 <VL53LX_i2c_decode_system_results>:

VL53LX_Error VL53LX_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_system_results_t   *pdata)
{
 8011e62:	b580      	push	{r7, lr}
 8011e64:	b086      	sub	sp, #24
 8011e66:	af00      	add	r7, sp, #0
 8011e68:	4603      	mov	r3, r0
 8011e6a:	60b9      	str	r1, [r7, #8]
 8011e6c:	607a      	str	r2, [r7, #4]
 8011e6e:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8011e70:	2300      	movs	r3, #0
 8011e72:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_SYSTEM_RESULTS_I2C_SIZE_BYTES)
 8011e74:	89fb      	ldrh	r3, [r7, #14]
 8011e76:	2b2b      	cmp	r3, #43	@ 0x2b
 8011e78:	d802      	bhi.n	8011e80 <VL53LX_i2c_decode_system_results+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 8011e7a:	f06f 0309 	mvn.w	r3, #9
 8011e7e:	e0e2      	b.n	8012046 <VL53LX_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 8011e80:	68bb      	ldr	r3, [r7, #8]
 8011e82:	781b      	ldrb	r3, [r3, #0]
 8011e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011e88:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 8011e8e:	68bb      	ldr	r3, [r7, #8]
 8011e90:	785a      	ldrb	r2, [r3, #1]
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 8011e96:	68bb      	ldr	r3, [r7, #8]
 8011e98:	3302      	adds	r3, #2
 8011e9a:	781b      	ldrb	r3, [r3, #0]
 8011e9c:	f003 030f 	and.w	r3, r3, #15
 8011ea0:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 8011ea6:	68bb      	ldr	r3, [r7, #8]
 8011ea8:	78da      	ldrb	r2, [r3, #3]
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   4));
 8011eae:	68bb      	ldr	r3, [r7, #8]
 8011eb0:	3304      	adds	r3, #4
 8011eb2:	4619      	mov	r1, r3
 8011eb4:	2002      	movs	r0, #2
 8011eb6:	f7f8 fa43 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011eba:	4603      	mov	r3, r0
 8011ebc:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   6));
 8011ec2:	68bb      	ldr	r3, [r7, #8]
 8011ec4:	3306      	adds	r3, #6
 8011ec6:	4619      	mov	r1, r3
 8011ec8:	2002      	movs	r0, #2
 8011eca:	f7f8 fa39 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011ece:	4603      	mov	r3, r0
 8011ed0:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   8));
 8011ed6:	68bb      	ldr	r3, [r7, #8]
 8011ed8:	3308      	adds	r3, #8
 8011eda:	4619      	mov	r1, r3
 8011edc:	2002      	movs	r0, #2
 8011ede:	f7f8 fa2f 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011ee2:	4603      	mov	r3, r0
 8011ee4:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  10));
 8011eea:	68bb      	ldr	r3, [r7, #8]
 8011eec:	330a      	adds	r3, #10
 8011eee:	4619      	mov	r1, r3
 8011ef0:	2002      	movs	r0, #2
 8011ef2:	f7f8 fa25 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011ef6:	4603      	mov	r3, r0
 8011ef8:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  12));
 8011efe:	68bb      	ldr	r3, [r7, #8]
 8011f00:	330c      	adds	r3, #12
 8011f02:	4619      	mov	r1, r3
 8011f04:	2002      	movs	r0, #2
 8011f06:	f7f8 fa1b 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011f0a:	4603      	mov	r3, r0
 8011f0c:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  14));
 8011f12:	68bb      	ldr	r3, [r7, #8]
 8011f14:	330e      	adds	r3, #14
 8011f16:	4619      	mov	r1, r3
 8011f18:	2002      	movs	r0, #2
 8011f1a:	f7f8 fa11 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011f1e:	4603      	mov	r3, r0
 8011f20:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  16));
 8011f26:	68bb      	ldr	r3, [r7, #8]
 8011f28:	3310      	adds	r3, #16
 8011f2a:	4619      	mov	r1, r3
 8011f2c:	2002      	movs	r0, #2
 8011f2e:	f7f8 fa07 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011f32:	4603      	mov	r3, r0
 8011f34:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  18));
 8011f3a:	68bb      	ldr	r3, [r7, #8]
 8011f3c:	3312      	adds	r3, #18
 8011f3e:	4619      	mov	r1, r3
 8011f40:	2002      	movs	r0, #2
 8011f42:	f7f8 f9fd 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011f46:	4603      	mov	r3, r0
 8011f48:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  20));
 8011f4e:	68bb      	ldr	r3, [r7, #8]
 8011f50:	3314      	adds	r3, #20
 8011f52:	4619      	mov	r1, r3
 8011f54:	2002      	movs	r0, #2
 8011f56:	f7f8 f9f3 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011f5a:	4603      	mov	r3, r0
 8011f5c:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  22));
 8011f62:	68bb      	ldr	r3, [r7, #8]
 8011f64:	3316      	adds	r3, #22
 8011f66:	4619      	mov	r1, r3
 8011f68:	2002      	movs	r0, #2
 8011f6a:	f7f8 f9e9 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011f6e:	4603      	mov	r3, r0
 8011f70:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  24));
 8011f76:	68bb      	ldr	r3, [r7, #8]
 8011f78:	3318      	adds	r3, #24
 8011f7a:	4619      	mov	r1, r3
 8011f7c:	2002      	movs	r0, #2
 8011f7e:	f7f8 f9df 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011f82:	4603      	mov	r3, r0
 8011f84:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  26));
 8011f8a:	68bb      	ldr	r3, [r7, #8]
 8011f8c:	331a      	adds	r3, #26
 8011f8e:	4619      	mov	r1, r3
 8011f90:	2002      	movs	r0, #2
 8011f92:	f7f8 f9d5 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011f96:	4603      	mov	r3, r0
 8011f98:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  28));
 8011f9e:	68bb      	ldr	r3, [r7, #8]
 8011fa0:	331c      	adds	r3, #28
 8011fa2:	4619      	mov	r1, r3
 8011fa4:	2002      	movs	r0, #2
 8011fa6:	f7f8 f9cb 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011faa:	4603      	mov	r3, r0
 8011fac:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  30));
 8011fb2:	68bb      	ldr	r3, [r7, #8]
 8011fb4:	331e      	adds	r3, #30
 8011fb6:	4619      	mov	r1, r3
 8011fb8:	2002      	movs	r0, #2
 8011fba:	f7f8 f9c1 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  32));
 8011fc6:	68bb      	ldr	r3, [r7, #8]
 8011fc8:	3320      	adds	r3, #32
 8011fca:	4619      	mov	r1, r3
 8011fcc:	2002      	movs	r0, #2
 8011fce:	f7f8 f9b7 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011fd2:	4603      	mov	r3, r0
 8011fd4:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  34));
 8011fda:	68bb      	ldr	r3, [r7, #8]
 8011fdc:	3322      	adds	r3, #34	@ 0x22
 8011fde:	4619      	mov	r1, r3
 8011fe0:	2002      	movs	r0, #2
 8011fe2:	f7f8 f9ad 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011fe6:	4603      	mov	r3, r0
 8011fe8:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	845a      	strh	r2, [r3, #34]	@ 0x22
	pdata->result__spare_0_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  36));
 8011fee:	68bb      	ldr	r3, [r7, #8]
 8011ff0:	3324      	adds	r3, #36	@ 0x24
 8011ff2:	4619      	mov	r1, r3
 8011ff4:	2002      	movs	r0, #2
 8011ff6:	f7f8 f9a3 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8011ffa:	4603      	mov	r3, r0
 8011ffc:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	849a      	strh	r2, [r3, #36]	@ 0x24
	pdata->result__spare_1_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  38));
 8012002:	68bb      	ldr	r3, [r7, #8]
 8012004:	3326      	adds	r3, #38	@ 0x26
 8012006:	4619      	mov	r1, r3
 8012008:	2002      	movs	r0, #2
 801200a:	f7f8 f999 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 801200e:	4603      	mov	r3, r0
 8012010:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	84da      	strh	r2, [r3, #38]	@ 0x26
	pdata->result__spare_2_sd1 =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  40));
 8012016:	68bb      	ldr	r3, [r7, #8]
 8012018:	3328      	adds	r3, #40	@ 0x28
 801201a:	4619      	mov	r1, r3
 801201c:	2002      	movs	r0, #2
 801201e:	f7f8 f98f 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8012022:	4603      	mov	r3, r0
 8012024:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	851a      	strh	r2, [r3, #40]	@ 0x28
	pdata->result__spare_3_sd1 =
 801202a:	68bb      	ldr	r3, [r7, #8]
 801202c:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 8012036:	68bb      	ldr	r3, [r7, #8]
 8012038:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 8012042:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012046:	4618      	mov	r0, r3
 8012048:	3718      	adds	r7, #24
 801204a:	46bd      	mov	sp, r7
 801204c:	bd80      	pop	{r7, pc}

0801204e <VL53LX_i2c_decode_core_results>:

VL53LX_Error VL53LX_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_core_results_t     *pdata)
{
 801204e:	b580      	push	{r7, lr}
 8012050:	b086      	sub	sp, #24
 8012052:	af00      	add	r7, sp, #0
 8012054:	4603      	mov	r3, r0
 8012056:	60b9      	str	r1, [r7, #8]
 8012058:	607a      	str	r2, [r7, #4]
 801205a:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 801205c:	2300      	movs	r3, #0
 801205e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_CORE_RESULTS_I2C_SIZE_BYTES)
 8012060:	89fb      	ldrh	r3, [r7, #14]
 8012062:	2b20      	cmp	r3, #32
 8012064:	d802      	bhi.n	801206c <VL53LX_i2c_decode_core_results+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 8012066:	f06f 0309 	mvn.w	r3, #9
 801206a:	e04d      	b.n	8012108 <VL53LX_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +   0));
 801206c:	68b9      	ldr	r1, [r7, #8]
 801206e:	2004      	movs	r0, #4
 8012070:	f7f8 fa05 	bl	800a47e <VL53LX_i2c_decode_uint32_t>
 8012074:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +   4));
 801207a:	68bb      	ldr	r3, [r7, #8]
 801207c:	3304      	adds	r3, #4
 801207e:	4619      	mov	r1, r3
 8012080:	2004      	movs	r0, #4
 8012082:	f7f8 f9fc 	bl	800a47e <VL53LX_i2c_decode_uint32_t>
 8012086:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53LX_i2c_decode_int32_t(4, pbuffer +   8));
 801208c:	68bb      	ldr	r3, [r7, #8]
 801208e:	3308      	adds	r3, #8
 8012090:	4619      	mov	r1, r3
 8012092:	2004      	movs	r0, #4
 8012094:	f7f8 fa10 	bl	800a4b8 <VL53LX_i2c_decode_int32_t>
 8012098:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  12));
 801209e:	68bb      	ldr	r3, [r7, #8]
 80120a0:	330c      	adds	r3, #12
 80120a2:	4619      	mov	r1, r3
 80120a4:	2004      	movs	r0, #4
 80120a6:	f7f8 f9ea 	bl	800a47e <VL53LX_i2c_decode_uint32_t>
 80120aa:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  16));
 80120b0:	68bb      	ldr	r3, [r7, #8]
 80120b2:	3310      	adds	r3, #16
 80120b4:	4619      	mov	r1, r3
 80120b6:	2004      	movs	r0, #4
 80120b8:	f7f8 f9e1 	bl	800a47e <VL53LX_i2c_decode_uint32_t>
 80120bc:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  20));
 80120c2:	68bb      	ldr	r3, [r7, #8]
 80120c4:	3314      	adds	r3, #20
 80120c6:	4619      	mov	r1, r3
 80120c8:	2004      	movs	r0, #4
 80120ca:	f7f8 f9d8 	bl	800a47e <VL53LX_i2c_decode_uint32_t>
 80120ce:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53LX_i2c_decode_int32_t(4, pbuffer +  24));
 80120d4:	68bb      	ldr	r3, [r7, #8]
 80120d6:	3318      	adds	r3, #24
 80120d8:	4619      	mov	r1, r3
 80120da:	2004      	movs	r0, #4
 80120dc:	f7f8 f9ec 	bl	800a4b8 <VL53LX_i2c_decode_int32_t>
 80120e0:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  28));
 80120e6:	68bb      	ldr	r3, [r7, #8]
 80120e8:	331c      	adds	r3, #28
 80120ea:	4619      	mov	r1, r3
 80120ec:	2004      	movs	r0, #4
 80120ee:	f7f8 f9c6 	bl	800a47e <VL53LX_i2c_decode_uint32_t>
 80120f2:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 80120f8:	68bb      	ldr	r3, [r7, #8]
 80120fa:	f893 2020 	ldrb.w	r2, [r3, #32]
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 8012104:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012108:	4618      	mov	r0, r3
 801210a:	3718      	adds	r7, #24
 801210c:	46bd      	mov	sp, r7
 801210e:	bd80      	pop	{r7, pc}

08012110 <VL53LX_i2c_decode_debug_results>:

VL53LX_Error VL53LX_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_debug_results_t    *pdata)
{
 8012110:	b580      	push	{r7, lr}
 8012112:	b086      	sub	sp, #24
 8012114:	af00      	add	r7, sp, #0
 8012116:	4603      	mov	r3, r0
 8012118:	60b9      	str	r1, [r7, #8]
 801211a:	607a      	str	r2, [r7, #4]
 801211c:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 801211e:	2300      	movs	r3, #0
 8012120:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_DEBUG_RESULTS_I2C_SIZE_BYTES)
 8012122:	89fb      	ldrh	r3, [r7, #14]
 8012124:	2b37      	cmp	r3, #55	@ 0x37
 8012126:	d802      	bhi.n	801212e <VL53LX_i2c_decode_debug_results+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 8012128:	f06f 0309 	mvn.w	r3, #9
 801212c:	e15e      	b.n	80123ec <VL53LX_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   0));
 801212e:	68b9      	ldr	r1, [r7, #8]
 8012130:	2002      	movs	r0, #2
 8012132:	f7f8 f905 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8012136:	4603      	mov	r3, r0
 8012138:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 801213e:	68bb      	ldr	r3, [r7, #8]
 8012140:	3302      	adds	r3, #2
 8012142:	781b      	ldrb	r3, [r3, #0]
 8012144:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012148:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 801214e:	68bb      	ldr	r3, [r7, #8]
 8012150:	3303      	adds	r3, #3
 8012152:	781b      	ldrb	r3, [r3, #0]
 8012154:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012158:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 801215e:	68bb      	ldr	r3, [r7, #8]
 8012160:	3304      	adds	r3, #4
 8012162:	781b      	ldrb	r3, [r3, #0]
 8012164:	f003 0303 	and.w	r3, r3, #3
 8012168:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 801216e:	68bb      	ldr	r3, [r7, #8]
 8012170:	3305      	adds	r3, #5
 8012172:	781b      	ldrb	r3, [r3, #0]
 8012174:	f003 0301 	and.w	r3, r3, #1
 8012178:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 801217e:	68bb      	ldr	r3, [r7, #8]
 8012180:	3306      	adds	r3, #6
 8012182:	781b      	ldrb	r3, [r3, #0]
 8012184:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012188:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 801218e:	68bb      	ldr	r3, [r7, #8]
 8012190:	3307      	adds	r3, #7
 8012192:	781b      	ldrb	r3, [r3, #0]
 8012194:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012198:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 801219e:	68bb      	ldr	r3, [r7, #8]
 80121a0:	3308      	adds	r3, #8
 80121a2:	4619      	mov	r1, r3
 80121a4:	2002      	movs	r0, #2
 80121a6:	f7f8 f8cb 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 80121aa:	4603      	mov	r3, r0
 80121ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80121b0:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 80121b6:	68bb      	ldr	r3, [r7, #8]
 80121b8:	330a      	adds	r3, #10
 80121ba:	781b      	ldrb	r3, [r3, #0]
 80121bc:	f003 0303 	and.w	r3, r3, #3
 80121c0:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 80121c6:	68bb      	ldr	r3, [r7, #8]
 80121c8:	330b      	adds	r3, #11
 80121ca:	781b      	ldrb	r3, [r3, #0]
 80121cc:	f003 0303 	and.w	r3, r3, #3
 80121d0:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 80121d6:	68bb      	ldr	r3, [r7, #8]
 80121d8:	330c      	adds	r3, #12
 80121da:	781b      	ldrb	r3, [r3, #0]
 80121dc:	f003 030f 	and.w	r3, r3, #15
 80121e0:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 80121e6:	68bb      	ldr	r3, [r7, #8]
 80121e8:	330d      	adds	r3, #13
 80121ea:	781b      	ldrb	r3, [r3, #0]
 80121ec:	f003 0307 	and.w	r3, r3, #7
 80121f0:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 80121f6:	68bb      	ldr	r3, [r7, #8]
 80121f8:	330e      	adds	r3, #14
 80121fa:	781b      	ldrb	r3, [r3, #0]
 80121fc:	f003 0301 	and.w	r3, r3, #1
 8012200:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 8012206:	68bb      	ldr	r3, [r7, #8]
 8012208:	330f      	adds	r3, #15
 801220a:	781b      	ldrb	r3, [r3, #0]
 801220c:	f003 0303 	and.w	r3, r3, #3
 8012210:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 8012216:	68bb      	ldr	r3, [r7, #8]
 8012218:	7c1a      	ldrb	r2, [r3, #16]
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 801221e:	68bb      	ldr	r3, [r7, #8]
 8012220:	7c5a      	ldrb	r2, [r3, #17]
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 8012226:	68bb      	ldr	r3, [r7, #8]
 8012228:	3312      	adds	r3, #18
 801222a:	4619      	mov	r1, r3
 801222c:	2002      	movs	r0, #2
 801222e:	f7f8 f887 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8012232:	4603      	mov	r3, r0
 8012234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012238:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  22));
 801223e:	68bb      	ldr	r3, [r7, #8]
 8012240:	3316      	adds	r3, #22
 8012242:	4619      	mov	r1, r3
 8012244:	2002      	movs	r0, #2
 8012246:	f7f8 f87b 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 801224a:	4603      	mov	r3, r0
 801224c:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +  24));
 8012252:	68bb      	ldr	r3, [r7, #8]
 8012254:	3318      	adds	r3, #24
 8012256:	4619      	mov	r1, r3
 8012258:	2002      	movs	r0, #2
 801225a:	f7f8 f871 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 801225e:	4603      	mov	r3, r0
 8012260:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 8012266:	68bb      	ldr	r3, [r7, #8]
 8012268:	331a      	adds	r3, #26
 801226a:	781b      	ldrb	r3, [r3, #0]
 801226c:	f003 0301 	and.w	r3, r3, #1
 8012270:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 8012276:	68bb      	ldr	r3, [r7, #8]
 8012278:	331b      	adds	r3, #27
 801227a:	781b      	ldrb	r3, [r3, #0]
 801227c:	f003 0307 	and.w	r3, r3, #7
 8012280:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 8012286:	68bb      	ldr	r3, [r7, #8]
 8012288:	7f1a      	ldrb	r2, [r3, #28]
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 801228e:	68bb      	ldr	r3, [r7, #8]
 8012290:	7f5a      	ldrb	r2, [r3, #29]
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 8012296:	68bb      	ldr	r3, [r7, #8]
 8012298:	331e      	adds	r3, #30
 801229a:	781b      	ldrb	r3, [r3, #0]
 801229c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80122a0:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 80122a6:	68bb      	ldr	r3, [r7, #8]
 80122a8:	331f      	adds	r3, #31
 80122aa:	781b      	ldrb	r3, [r3, #0]
 80122ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80122b0:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 80122b6:	68bb      	ldr	r3, [r7, #8]
 80122b8:	3320      	adds	r3, #32
 80122ba:	781b      	ldrb	r3, [r3, #0]
 80122bc:	f003 0303 	and.w	r3, r3, #3
 80122c0:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 80122c6:	68bb      	ldr	r3, [r7, #8]
 80122c8:	3321      	adds	r3, #33	@ 0x21
 80122ca:	781b      	ldrb	r3, [r3, #0]
 80122cc:	f003 030f 	and.w	r3, r3, #15
 80122d0:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 80122d6:	68bb      	ldr	r3, [r7, #8]
 80122d8:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 80122e2:	68bb      	ldr	r3, [r7, #8]
 80122e4:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 80122ee:	68bb      	ldr	r3, [r7, #8]
 80122f0:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 80122fa:	68bb      	ldr	r3, [r7, #8]
 80122fc:	3325      	adds	r3, #37	@ 0x25
 80122fe:	781b      	ldrb	r3, [r3, #0]
 8012300:	f003 0301 	and.w	r3, r3, #1
 8012304:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 801230c:	68bb      	ldr	r3, [r7, #8]
 801230e:	3326      	adds	r3, #38	@ 0x26
 8012310:	781b      	ldrb	r3, [r3, #0]
 8012312:	f003 0303 	and.w	r3, r3, #3
 8012316:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 801231e:	68bb      	ldr	r3, [r7, #8]
 8012320:	3327      	adds	r3, #39	@ 0x27
 8012322:	781b      	ldrb	r3, [r3, #0]
 8012324:	f003 031f 	and.w	r3, r3, #31
 8012328:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 8012330:	68bb      	ldr	r3, [r7, #8]
 8012332:	3328      	adds	r3, #40	@ 0x28
 8012334:	781b      	ldrb	r3, [r3, #0]
 8012336:	f003 031f 	and.w	r3, r3, #31
 801233a:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 8012342:	68bb      	ldr	r3, [r7, #8]
 8012344:	3329      	adds	r3, #41	@ 0x29
 8012346:	781b      	ldrb	r3, [r3, #0]
 8012348:	f003 031f 	and.w	r3, r3, #31
 801234c:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 8012354:	68bb      	ldr	r3, [r7, #8]
 8012356:	332a      	adds	r3, #42	@ 0x2a
 8012358:	781b      	ldrb	r3, [r3, #0]
 801235a:	f003 0301 	and.w	r3, r3, #1
 801235e:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 8012366:	68bb      	ldr	r3, [r7, #8]
 8012368:	332b      	adds	r3, #43	@ 0x2b
 801236a:	781b      	ldrb	r3, [r3, #0]
 801236c:	f003 0301 	and.w	r3, r3, #1
 8012370:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 8012378:	68bb      	ldr	r3, [r7, #8]
 801237a:	332c      	adds	r3, #44	@ 0x2c
 801237c:	781b      	ldrb	r3, [r3, #0]
 801237e:	f003 0303 	and.w	r3, r3, #3
 8012382:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 801238a:	68bb      	ldr	r3, [r7, #8]
 801238c:	332d      	adds	r3, #45	@ 0x2d
 801238e:	781b      	ldrb	r3, [r3, #0]
 8012390:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012394:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	pdata->pll_period_us =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 801239c:	68bb      	ldr	r3, [r7, #8]
 801239e:	332e      	adds	r3, #46	@ 0x2e
 80123a0:	4619      	mov	r1, r3
 80123a2:	2004      	movs	r0, #4
 80123a4:	f7f8 f86b 	bl	800a47e <VL53LX_i2c_decode_uint32_t>
 80123a8:	4603      	mov	r3, r0
 80123aa:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53LX_i2c_decode_uint32_t(4, pbuffer +  50));
 80123b2:	68bb      	ldr	r3, [r7, #8]
 80123b4:	3332      	adds	r3, #50	@ 0x32
 80123b6:	4619      	mov	r1, r3
 80123b8:	2004      	movs	r0, #4
 80123ba:	f7f8 f860 	bl	800a47e <VL53LX_i2c_decode_uint32_t>
 80123be:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	631a      	str	r2, [r3, #48]	@ 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 80123c4:	68bb      	ldr	r3, [r7, #8]
 80123c6:	3336      	adds	r3, #54	@ 0x36
 80123c8:	781b      	ldrb	r3, [r3, #0]
 80123ca:	f003 0301 	and.w	r3, r3, #1
 80123ce:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 80123d6:	68bb      	ldr	r3, [r7, #8]
 80123d8:	3337      	adds	r3, #55	@ 0x37
 80123da:	781b      	ldrb	r3, [r3, #0]
 80123dc:	f003 0301 	and.w	r3, r3, #1
 80123e0:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

	LOG_FUNCTION_END(status);

	return status;
 80123e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80123ec:	4618      	mov	r0, r3
 80123ee:	3718      	adds	r7, #24
 80123f0:	46bd      	mov	sp, r7
 80123f2:	bd80      	pop	{r7, pc}

080123f4 <VL53LX_i2c_decode_nvm_copy_data>:

VL53LX_Error VL53LX_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53LX_nvm_copy_data_t    *pdata)
{
 80123f4:	b580      	push	{r7, lr}
 80123f6:	b086      	sub	sp, #24
 80123f8:	af00      	add	r7, sp, #0
 80123fa:	4603      	mov	r3, r0
 80123fc:	60b9      	str	r1, [r7, #8]
 80123fe:	607a      	str	r2, [r7, #4]
 8012400:	81fb      	strh	r3, [r7, #14]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8012402:	2300      	movs	r3, #0
 8012404:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (buf_size < VL53LX_NVM_COPY_DATA_I2C_SIZE_BYTES)
 8012406:	89fb      	ldrh	r3, [r7, #14]
 8012408:	2b30      	cmp	r3, #48	@ 0x30
 801240a:	d802      	bhi.n	8012412 <VL53LX_i2c_decode_nvm_copy_data+0x1e>
		return VL53LX_ERROR_COMMS_BUFFER_TOO_SMALL;
 801240c:	f06f 0309 	mvn.w	r3, #9
 8012410:	e112      	b.n	8012638 <VL53LX_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 8012412:	68bb      	ldr	r3, [r7, #8]
 8012414:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 801241a:	68bb      	ldr	r3, [r7, #8]
 801241c:	785a      	ldrb	r2, [r3, #1]
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 8012422:	68bb      	ldr	r3, [r7, #8]
 8012424:	789a      	ldrb	r2, [r3, #2]
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53LX_i2c_decode_uint16_t(2, pbuffer +   3));
 801242a:	68bb      	ldr	r3, [r7, #8]
 801242c:	3303      	adds	r3, #3
 801242e:	4619      	mov	r1, r3
 8012430:	2002      	movs	r0, #2
 8012432:	f7f7 ff85 	bl	800a340 <VL53LX_i2c_decode_uint16_t>
 8012436:	4603      	mov	r3, r0
 8012438:	461a      	mov	r2, r3
	pdata->identification__module_id =
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 801243e:	68bb      	ldr	r3, [r7, #8]
 8012440:	3305      	adds	r3, #5
 8012442:	781b      	ldrb	r3, [r3, #0]
 8012444:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012448:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 801244e:	68bb      	ldr	r3, [r7, #8]
 8012450:	3306      	adds	r3, #6
 8012452:	781b      	ldrb	r3, [r3, #0]
 8012454:	f003 0307 	and.w	r3, r3, #7
 8012458:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 801245e:	68bb      	ldr	r3, [r7, #8]
 8012460:	3307      	adds	r3, #7
 8012462:	781b      	ldrb	r3, [r3, #0]
 8012464:	f003 0307 	and.w	r3, r3, #7
 8012468:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 801246e:	68bb      	ldr	r3, [r7, #8]
 8012470:	3308      	adds	r3, #8
 8012472:	781b      	ldrb	r3, [r3, #0]
 8012474:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012478:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 801247e:	68bb      	ldr	r3, [r7, #8]
 8012480:	3309      	adds	r3, #9
 8012482:	781b      	ldrb	r3, [r3, #0]
 8012484:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012488:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 801248e:	68bb      	ldr	r3, [r7, #8]
 8012490:	330a      	adds	r3, #10
 8012492:	781b      	ldrb	r3, [r3, #0]
 8012494:	f003 0301 	and.w	r3, r3, #1
 8012498:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 801249e:	68bb      	ldr	r3, [r7, #8]
 80124a0:	330b      	adds	r3, #11
 80124a2:	781b      	ldrb	r3, [r3, #0]
 80124a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80124a8:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 80124ae:	68bb      	ldr	r3, [r7, #8]
 80124b0:	330c      	adds	r3, #12
 80124b2:	781b      	ldrb	r3, [r3, #0]
 80124b4:	f003 0301 	and.w	r3, r3, #1
 80124b8:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 80124be:	68bb      	ldr	r3, [r7, #8]
 80124c0:	330d      	adds	r3, #13
 80124c2:	781b      	ldrb	r3, [r3, #0]
 80124c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80124c8:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 80124ce:	68bb      	ldr	r3, [r7, #8]
 80124d0:	330e      	adds	r3, #14
 80124d2:	781b      	ldrb	r3, [r3, #0]
 80124d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80124d8:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 80124de:	68bb      	ldr	r3, [r7, #8]
 80124e0:	7bda      	ldrb	r2, [r3, #15]
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 80124e6:	68bb      	ldr	r3, [r7, #8]
 80124e8:	7c1a      	ldrb	r2, [r3, #16]
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 80124ee:	68bb      	ldr	r3, [r7, #8]
 80124f0:	7c5a      	ldrb	r2, [r3, #17]
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 80124f6:	68bb      	ldr	r3, [r7, #8]
 80124f8:	7c9a      	ldrb	r2, [r3, #18]
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 80124fe:	68bb      	ldr	r3, [r7, #8]
 8012500:	7cda      	ldrb	r2, [r3, #19]
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 8012506:	68bb      	ldr	r3, [r7, #8]
 8012508:	7d1a      	ldrb	r2, [r3, #20]
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 801250e:	68bb      	ldr	r3, [r7, #8]
 8012510:	7d5a      	ldrb	r2, [r3, #21]
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 8012516:	68bb      	ldr	r3, [r7, #8]
 8012518:	7d9a      	ldrb	r2, [r3, #22]
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 801251e:	68bb      	ldr	r3, [r7, #8]
 8012520:	7dda      	ldrb	r2, [r3, #23]
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 8012526:	68bb      	ldr	r3, [r7, #8]
 8012528:	7e1a      	ldrb	r2, [r3, #24]
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 801252e:	68bb      	ldr	r3, [r7, #8]
 8012530:	7e5a      	ldrb	r2, [r3, #25]
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 8012536:	68bb      	ldr	r3, [r7, #8]
 8012538:	7e9a      	ldrb	r2, [r3, #26]
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 801253e:	68bb      	ldr	r3, [r7, #8]
 8012540:	7eda      	ldrb	r2, [r3, #27]
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 8012546:	68bb      	ldr	r3, [r7, #8]
 8012548:	7f1a      	ldrb	r2, [r3, #28]
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 801254e:	68bb      	ldr	r3, [r7, #8]
 8012550:	7f5a      	ldrb	r2, [r3, #29]
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 8012556:	68bb      	ldr	r3, [r7, #8]
 8012558:	7f9a      	ldrb	r2, [r3, #30]
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 801255e:	68bb      	ldr	r3, [r7, #8]
 8012560:	7fda      	ldrb	r2, [r3, #31]
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 8012568:	68bb      	ldr	r3, [r7, #8]
 801256a:	f893 2020 	ldrb.w	r2, [r3, #32]
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 8012574:	68bb      	ldr	r3, [r7, #8]
 8012576:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 8012580:	68bb      	ldr	r3, [r7, #8]
 8012582:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 801258c:	68bb      	ldr	r3, [r7, #8]
 801258e:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 8012598:	68bb      	ldr	r3, [r7, #8]
 801259a:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 80125a4:	68bb      	ldr	r3, [r7, #8]
 80125a6:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 80125b0:	68bb      	ldr	r3, [r7, #8]
 80125b2:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 80125bc:	68bb      	ldr	r3, [r7, #8]
 80125be:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 80125c8:	68bb      	ldr	r3, [r7, #8]
 80125ca:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 80125d4:	68bb      	ldr	r3, [r7, #8]
 80125d6:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 80125e0:	68bb      	ldr	r3, [r7, #8]
 80125e2:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 80125ec:	68bb      	ldr	r3, [r7, #8]
 80125ee:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 80125f8:	68bb      	ldr	r3, [r7, #8]
 80125fa:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 8012604:	68bb      	ldr	r3, [r7, #8]
 8012606:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 8012610:	68bb      	ldr	r3, [r7, #8]
 8012612:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 801261c:	68bb      	ldr	r3, [r7, #8]
 801261e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 8012628:	68bb      	ldr	r3, [r7, #8]
 801262a:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 8012634:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012638:	4618      	mov	r0, r3
 801263a:	3718      	adds	r7, #24
 801263c:	46bd      	mov	sp, r7
 801263e:	bd80      	pop	{r7, pc}

08012640 <VL53LX_get_nvm_copy_data>:


VL53LX_Error VL53LX_get_nvm_copy_data(
	VL53LX_DEV                 Dev,
	VL53LX_nvm_copy_data_t    *pdata)
{
 8012640:	b580      	push	{r7, lr}
 8012642:	b090      	sub	sp, #64	@ 0x40
 8012644:	af00      	add	r7, sp, #0
 8012646:	6078      	str	r0, [r7, #4]
 8012648:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 801264a:	2300      	movs	r3, #0
 801264c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t comms_buffer[VL53LX_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53LX_ERROR_NONE)
 8012650:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012654:	2b00      	cmp	r3, #0
 8012656:	d10a      	bne.n	801266e <VL53LX_get_nvm_copy_data+0x2e>
		status = VL53LX_ReadMulti(
 8012658:	f107 020c 	add.w	r2, r7, #12
 801265c:	2331      	movs	r3, #49	@ 0x31
 801265e:	f240 110f 	movw	r1, #271	@ 0x10f
 8012662:	6878      	ldr	r0, [r7, #4]
 8012664:	f000 fff0 	bl	8013648 <VL53LX_ReadMulti>
 8012668:	4603      	mov	r3, r0
 801266a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			VL53LX_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53LX_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53LX_ERROR_NONE)
 801266e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012672:	2b00      	cmp	r3, #0
 8012674:	d109      	bne.n	801268a <VL53LX_get_nvm_copy_data+0x4a>
		status = VL53LX_i2c_decode_nvm_copy_data(
 8012676:	f107 030c 	add.w	r3, r7, #12
 801267a:	683a      	ldr	r2, [r7, #0]
 801267c:	4619      	mov	r1, r3
 801267e:	2031      	movs	r0, #49	@ 0x31
 8012680:	f7ff feb8 	bl	80123f4 <VL53LX_i2c_decode_nvm_copy_data>
 8012684:	4603      	mov	r3, r0
 8012686:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 801268a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 801268e:	4618      	mov	r0, r3
 8012690:	3740      	adds	r7, #64	@ 0x40
 8012692:	46bd      	mov	sp, r7
 8012694:	bd80      	pop	{r7, pc}

08012696 <VL53LX_f_023>:
	uint32_t ax_zp,
	uint32_t cx_zp,
	uint32_t VL53LX_p_028,
	uint16_t fast_osc_frequency,
	uint16_t *psigma_est)
{
 8012696:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801269a:	b0d6      	sub	sp, #344	@ 0x158
 801269c:	af00      	add	r7, sp, #0
 801269e:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 80126a2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80126a6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80126aa:	4603      	mov	r3, r0
 80126ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127


	VL53LX_Error status = VL53LX_ERROR_DIVISION_BY_ZERO;
 80126b0:	23f1      	movs	r3, #241	@ 0xf1
 80126b2:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
	uint32_t sigma_int  = VL53LX_D_002;
 80126b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80126ba:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

	uint32_t pll_period_mm  = 0;
 80126be:	2300      	movs	r3, #0
 80126c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

	uint64_t tmp0        = 0;
 80126c4:	f04f 0200 	mov.w	r2, #0
 80126c8:	f04f 0300 	mov.w	r3, #0
 80126cc:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
	uint64_t tmp1        = 0;
 80126d0:	f04f 0200 	mov.w	r2, #0
 80126d4:	f04f 0300 	mov.w	r3, #0
 80126d8:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
	uint64_t b_minus_amb = 0;
 80126dc:	f04f 0200 	mov.w	r2, #0
 80126e0:	f04f 0300 	mov.w	r3, #0
 80126e4:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
	uint64_t VL53LX_p_055   = 0;
 80126e8:	f04f 0200 	mov.w	r2, #0
 80126ec:	f04f 0300 	mov.w	r3, #0
 80126f0:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130

	*psigma_est  = VL53LX_D_002;
 80126f4:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80126f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80126fc:	8013      	strh	r3, [r2, #0]



	if (fast_osc_frequency != 0) {
 80126fe:	f8b7 3190 	ldrh.w	r3, [r7, #400]	@ 0x190
 8012702:	2b00      	cmp	r3, #0
 8012704:	f000 8322 	beq.w	8012d4c <VL53LX_f_023+0x6b6>



		pll_period_mm = VL53LX_calc_pll_period_mm(fast_osc_frequency);
 8012708:	f8b7 3190 	ldrh.w	r3, [r7, #400]	@ 0x190
 801270c:	4618      	mov	r0, r3
 801270e:	f7fb fa0b 	bl	800db28 <VL53LX_calc_pll_period_mm>
 8012712:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128



		if (VL53LX_p_028 > VL53LX_p_032)
 8012716:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 801271a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 801271e:	429a      	cmp	r2, r3
 8012720:	d91a      	bls.n	8012758 <VL53LX_f_023+0xc2>
			b_minus_amb =  (uint64_t)VL53LX_p_028 -
 8012722:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8012726:	2200      	movs	r2, #0
 8012728:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801272c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
			(uint64_t)VL53LX_p_032;
 8012730:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8012734:	2200      	movs	r2, #0
 8012736:	4698      	mov	r8, r3
 8012738:	4691      	mov	r9, r2
			b_minus_amb =  (uint64_t)VL53LX_p_028 -
 801273a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801273e:	460b      	mov	r3, r1
 8012740:	ebb3 0308 	subs.w	r3, r3, r8
 8012744:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012746:	4613      	mov	r3, r2
 8012748:	eb63 0309 	sbc.w	r3, r3, r9
 801274c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801274e:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8012752:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
 8012756:	e013      	b.n	8012780 <VL53LX_f_023+0xea>
		else
			b_minus_amb =  (uint64_t)VL53LX_p_032 -
 8012758:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 801275c:	2200      	movs	r2, #0
 801275e:	469a      	mov	sl, r3
 8012760:	4693      	mov	fp, r2
			(uint64_t)VL53LX_p_028;
 8012762:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8012766:	2200      	movs	r2, #0
 8012768:	461c      	mov	r4, r3
 801276a:	4615      	mov	r5, r2
			b_minus_amb =  (uint64_t)VL53LX_p_032 -
 801276c:	ebba 0304 	subs.w	r3, sl, r4
 8012770:	633b      	str	r3, [r7, #48]	@ 0x30
 8012772:	eb6b 0305 	sbc.w	r3, fp, r5
 8012776:	637b      	str	r3, [r7, #52]	@ 0x34
 8012778:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 801277c:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138



		if (VL53LX_p_007 > VL53LX_p_001)
 8012780:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8012784:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8012788:	429a      	cmp	r2, r3
 801278a:	d91f      	bls.n	80127cc <VL53LX_f_023+0x136>
			VL53LX_p_055 =  (uint64_t)VL53LX_p_007 -
 801278c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8012790:	2200      	movs	r2, #0
 8012792:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8012796:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
			(uint64_t)VL53LX_p_001;
 801279a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 801279e:	2200      	movs	r2, #0
 80127a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80127a4:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
			VL53LX_p_055 =  (uint64_t)VL53LX_p_007 -
 80127a8:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 80127ac:	4623      	mov	r3, r4
 80127ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80127b2:	4602      	mov	r2, r0
 80127b4:	1a9b      	subs	r3, r3, r2
 80127b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80127b8:	462b      	mov	r3, r5
 80127ba:	460a      	mov	r2, r1
 80127bc:	eb63 0302 	sbc.w	r3, r3, r2
 80127c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80127c2:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80127c6:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
 80127ca:	e01e      	b.n	801280a <VL53LX_f_023+0x174>
		else
			VL53LX_p_055 =  (uint64_t)VL53LX_p_001 -
 80127cc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80127d0:	2200      	movs	r2, #0
 80127d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80127d6:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
			(uint64_t)VL53LX_p_007;
 80127da:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80127de:	2200      	movs	r2, #0
 80127e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80127e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
			VL53LX_p_055 =  (uint64_t)VL53LX_p_001 -
 80127e8:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 80127ec:	4623      	mov	r3, r4
 80127ee:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80127f2:	4602      	mov	r2, r0
 80127f4:	1a9b      	subs	r3, r3, r2
 80127f6:	623b      	str	r3, [r7, #32]
 80127f8:	462b      	mov	r3, r5
 80127fa:	460a      	mov	r2, r1
 80127fc:	eb63 0302 	sbc.w	r3, r3, r2
 8012800:	627b      	str	r3, [r7, #36]	@ 0x24
 8012802:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8012806:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130



		if (b_minus_amb != 0) {
 801280a:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 801280e:	4313      	orrs	r3, r2
 8012810:	f000 829c 	beq.w	8012d4c <VL53LX_f_023+0x6b6>




			tmp0 = (uint64_t)VL53LX_p_032 + (uint64_t)bx +
 8012814:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8012818:	2200      	movs	r2, #0
 801281a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801281e:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8012822:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8012826:	2200      	movs	r2, #0
 8012828:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801282c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8012830:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8012834:	4623      	mov	r3, r4
 8012836:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 801283a:	4602      	mov	r2, r0
 801283c:	189b      	adds	r3, r3, r2
 801283e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012842:	460b      	mov	r3, r1
 8012844:	462a      	mov	r2, r5
 8012846:	eb42 0303 	adc.w	r3, r2, r3
 801284a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
					(uint64_t)VL53LX_p_028;
 801284e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8012852:	2200      	movs	r2, #0
 8012854:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012858:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
			tmp0 = (uint64_t)VL53LX_p_032 + (uint64_t)bx +
 801285c:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 8012860:	4623      	mov	r3, r4
 8012862:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8012866:	4602      	mov	r2, r0
 8012868:	189b      	adds	r3, r3, r2
 801286a:	61bb      	str	r3, [r7, #24]
 801286c:	460b      	mov	r3, r1
 801286e:	462a      	mov	r2, r5
 8012870:	eb42 0303 	adc.w	r3, r2, r3
 8012874:	61fb      	str	r3, [r7, #28]
 8012876:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 801287a:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
			if (tmp0 > VL53LX_D_003)
 801287e:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8012882:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8012886:	f173 0300 	sbcs.w	r3, r3, #0
 801288a:	d305      	bcc.n	8012898 <VL53LX_f_023+0x202>
				tmp0 = VL53LX_D_003;
 801288c:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8012890:	f04f 0300 	mov.w	r3, #0
 8012894:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148



			tmp1 = (uint64_t)VL53LX_p_055 * (uint64_t)VL53LX_p_055;
 8012898:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 801289c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80128a0:	fb03 f102 	mul.w	r1, r3, r2
 80128a4:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80128a8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80128ac:	fb02 f303 	mul.w	r3, r2, r3
 80128b0:	18ca      	adds	r2, r1, r3
 80128b2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80128b6:	fba3 1303 	umull	r1, r3, r3, r3
 80128ba:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80128be:	460b      	mov	r3, r1
 80128c0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80128c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80128c8:	18d3      	adds	r3, r2, r3
 80128ca:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80128ce:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	@ 0x110
 80128d2:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
 80128d6:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
			tmp1 = tmp1 << 8;
 80128da:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 80128de:	f04f 0000 	mov.w	r0, #0
 80128e2:	f04f 0100 	mov.w	r1, #0
 80128e6:	0219      	lsls	r1, r3, #8
 80128e8:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80128ec:	0210      	lsls	r0, r2, #8
 80128ee:	e9c7 0150 	strd	r0, r1, [r7, #320]	@ 0x140


			if (tmp1 > VL53LX_D_004)
 80128f2:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 80128f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80128fa:	d305      	bcc.n	8012908 <VL53LX_f_023+0x272>
				tmp1 = VL53LX_D_004;
 80128fc:	f04f 32ff 	mov.w	r2, #4294967295
 8012900:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 8012904:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140


			tmp1 = do_division_u(tmp1, b_minus_amb);
 8012908:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 801290c:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8012910:	f7ee f9fe 	bl	8000d10 <__aeabi_uldivmod>
 8012914:	4602      	mov	r2, r0
 8012916:	460b      	mov	r3, r1
 8012918:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
			tmp1 = do_division_u(tmp1, b_minus_amb);
 801291c:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8012920:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8012924:	f7ee f9f4 	bl	8000d10 <__aeabi_uldivmod>
 8012928:	4602      	mov	r2, r0
 801292a:	460b      	mov	r3, r1
 801292c:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140


			if (tmp1 > (uint64_t)VL53LX_D_005)
 8012930:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8012934:	2b80      	cmp	r3, #128	@ 0x80
 8012936:	d305      	bcc.n	8012944 <VL53LX_f_023+0x2ae>
				tmp1 = (uint64_t)VL53LX_D_005;
 8012938:	f04f 32ff 	mov.w	r2, #4294967295
 801293c:	f04f 037f 	mov.w	r3, #127	@ 0x7f
 8012940:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140


			tmp0 = tmp1 * tmp0;
 8012944:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8012948:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 801294c:	fb03 f102 	mul.w	r1, r3, r2
 8012950:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8012954:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012958:	fb02 f303 	mul.w	r3, r2, r3
 801295c:	4419      	add	r1, r3
 801295e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8012962:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8012966:	fba2 2303 	umull	r2, r3, r2, r3
 801296a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 801296e:	4613      	mov	r3, r2
 8012970:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8012974:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8012978:	18cb      	adds	r3, r1, r3
 801297a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 801297e:	e9d7 3442 	ldrd	r3, r4, [r7, #264]	@ 0x108
 8012982:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 8012986:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148


			tmp1 = (uint64_t)c_zp + (uint64_t)cx_zp +
 801298a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 801298e:	2200      	movs	r2, #0
 8012990:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012994:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8012998:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 801299c:	2200      	movs	r2, #0
 801299e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80129a2:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80129a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80129aa:	4623      	mov	r3, r4
 80129ac:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80129b0:	4602      	mov	r2, r0
 80129b2:	189b      	adds	r3, r3, r2
 80129b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80129b8:	460b      	mov	r3, r1
 80129ba:	462a      	mov	r2, r5
 80129bc:	eb42 0303 	adc.w	r3, r2, r3
 80129c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
				(uint64_t)a_zp + (uint64_t)ax_zp;
 80129c4:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 80129c8:	2200      	movs	r2, #0
 80129ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80129cc:	67fa      	str	r2, [r7, #124]	@ 0x7c
			tmp1 = (uint64_t)c_zp + (uint64_t)cx_zp +
 80129ce:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80129d2:	4623      	mov	r3, r4
 80129d4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80129d8:	4602      	mov	r2, r0
 80129da:	189b      	adds	r3, r3, r2
 80129dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80129de:	460b      	mov	r3, r1
 80129e0:	462a      	mov	r2, r5
 80129e2:	eb42 0303 	adc.w	r3, r2, r3
 80129e6:	677b      	str	r3, [r7, #116]	@ 0x74
				(uint64_t)a_zp + (uint64_t)ax_zp;
 80129e8:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80129ec:	2200      	movs	r2, #0
 80129ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 80129f0:	66fa      	str	r2, [r7, #108]	@ 0x6c
			tmp1 = (uint64_t)c_zp + (uint64_t)cx_zp +
 80129f2:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80129f6:	4623      	mov	r3, r4
 80129f8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80129fc:	4602      	mov	r2, r0
 80129fe:	189b      	adds	r3, r3, r2
 8012a00:	613b      	str	r3, [r7, #16]
 8012a02:	460b      	mov	r3, r1
 8012a04:	462a      	mov	r2, r5
 8012a06:	eb42 0303 	adc.w	r3, r2, r3
 8012a0a:	617b      	str	r3, [r7, #20]
 8012a0c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8012a10:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140


			if (tmp1 > (uint64_t)VL53LX_D_003)
 8012a14:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8012a18:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8012a1c:	f173 0300 	sbcs.w	r3, r3, #0
 8012a20:	d305      	bcc.n	8012a2e <VL53LX_f_023+0x398>
				tmp1 = (uint64_t)VL53LX_D_003;
 8012a22:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8012a26:	f04f 0300 	mov.w	r3, #0
 8012a2a:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140

			tmp1 = tmp1 << 8;
 8012a2e:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8012a32:	f04f 0000 	mov.w	r0, #0
 8012a36:	f04f 0100 	mov.w	r1, #0
 8012a3a:	0219      	lsls	r1, r3, #8
 8012a3c:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8012a40:	0210      	lsls	r0, r2, #8
 8012a42:	e9c7 0150 	strd	r0, r1, [r7, #320]	@ 0x140


			tmp0 = tmp1 + tmp0;
 8012a46:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8012a4a:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8012a4e:	1884      	adds	r4, r0, r2
 8012a50:	60bc      	str	r4, [r7, #8]
 8012a52:	eb41 0303 	adc.w	r3, r1, r3
 8012a56:	60fb      	str	r3, [r7, #12]
 8012a58:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8012a5c:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
			if (tmp0 > (uint64_t)VL53LX_D_006)
 8012a60:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	da05      	bge.n	8012a74 <VL53LX_f_023+0x3de>
				tmp0 = (uint64_t)VL53LX_D_006;
 8012a68:	f04f 32ff 	mov.w	r2, #4294967295
 8012a6c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8012a70:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148





			if (tmp0 > (uint64_t)VL53LX_D_007) {
 8012a74:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8012a78:	2b01      	cmp	r3, #1
 8012a7a:	d331      	bcc.n	8012ae0 <VL53LX_f_023+0x44a>
				tmp0 = do_division_u(tmp0, b_minus_amb);
 8012a7c:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8012a80:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8012a84:	f7ee f944 	bl	8000d10 <__aeabi_uldivmod>
 8012a88:	4602      	mov	r2, r0
 8012a8a:	460b      	mov	r3, r1
 8012a8c:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
				tmp0 = tmp0 * pll_period_mm;
 8012a90:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012a94:	2200      	movs	r2, #0
 8012a96:	663b      	str	r3, [r7, #96]	@ 0x60
 8012a98:	667a      	str	r2, [r7, #100]	@ 0x64
 8012a9a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8012a9e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8012aa2:	4622      	mov	r2, r4
 8012aa4:	fb02 f203 	mul.w	r2, r2, r3
 8012aa8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012aac:	4629      	mov	r1, r5
 8012aae:	fb01 f303 	mul.w	r3, r1, r3
 8012ab2:	441a      	add	r2, r3
 8012ab4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012ab8:	4621      	mov	r1, r4
 8012aba:	fba3 1301 	umull	r1, r3, r3, r1
 8012abe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8012ac2:	460b      	mov	r3, r1
 8012ac4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8012ac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012acc:	18d3      	adds	r3, r2, r3
 8012ace:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8012ad2:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	@ 0x100
 8012ad6:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 8012ada:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 8012ade:	e030      	b.n	8012b42 <VL53LX_f_023+0x4ac>
			} else {
				tmp0 = tmp0 * pll_period_mm;
 8012ae0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012ae4:	2200      	movs	r2, #0
 8012ae6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012ae8:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8012aea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8012aee:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8012af2:	4622      	mov	r2, r4
 8012af4:	fb02 f203 	mul.w	r2, r2, r3
 8012af8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012afc:	4629      	mov	r1, r5
 8012afe:	fb01 f303 	mul.w	r3, r1, r3
 8012b02:	441a      	add	r2, r3
 8012b04:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012b08:	4621      	mov	r1, r4
 8012b0a:	fba3 1301 	umull	r1, r3, r3, r1
 8012b0e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8012b12:	460b      	mov	r3, r1
 8012b14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8012b18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012b1c:	18d3      	adds	r3, r2, r3
 8012b1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8012b22:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 8012b26:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 8012b2a:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
				tmp0 = do_division_u(tmp0, b_minus_amb);
 8012b2e:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8012b32:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8012b36:	f7ee f8eb 	bl	8000d10 <__aeabi_uldivmod>
 8012b3a:	4602      	mov	r2, r0
 8012b3c:	460b      	mov	r3, r1
 8012b3e:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
			}


			if (tmp0 > (uint64_t)VL53LX_D_006)
 8012b42:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	da05      	bge.n	8012b56 <VL53LX_f_023+0x4c0>
				tmp0 = (uint64_t)VL53LX_D_006;
 8012b4a:	f04f 32ff 	mov.w	r2, #4294967295
 8012b4e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8012b52:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148



			if (tmp0 > (uint64_t)VL53LX_D_007) {
 8012b56:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8012b5a:	2b01      	cmp	r3, #1
 8012b5c:	d33d      	bcc.n	8012bda <VL53LX_f_023+0x544>
				tmp0 = do_division_u(tmp0, b_minus_amb);
 8012b5e:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8012b62:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8012b66:	f7ee f8d3 	bl	8000d10 <__aeabi_uldivmod>
 8012b6a:	4602      	mov	r2, r0
 8012b6c:	460b      	mov	r3, r1
 8012b6e:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
				tmp0 = do_division_u(tmp0, 4);
 8012b72:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8012b76:	f04f 0200 	mov.w	r2, #0
 8012b7a:	f04f 0300 	mov.w	r3, #0
 8012b7e:	0882      	lsrs	r2, r0, #2
 8012b80:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 8012b84:	088b      	lsrs	r3, r1, #2
 8012b86:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
				tmp0 = tmp0 * pll_period_mm;
 8012b8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012b8e:	2200      	movs	r2, #0
 8012b90:	653b      	str	r3, [r7, #80]	@ 0x50
 8012b92:	657a      	str	r2, [r7, #84]	@ 0x54
 8012b94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8012b98:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8012b9c:	4622      	mov	r2, r4
 8012b9e:	fb02 f203 	mul.w	r2, r2, r3
 8012ba2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012ba6:	4629      	mov	r1, r5
 8012ba8:	fb01 f303 	mul.w	r3, r1, r3
 8012bac:	4413      	add	r3, r2
 8012bae:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8012bb2:	4621      	mov	r1, r4
 8012bb4:	fba2 1201 	umull	r1, r2, r2, r1
 8012bb8:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8012bbc:	460a      	mov	r2, r1
 8012bbe:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8012bc2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8012bc6:	4413      	add	r3, r2
 8012bc8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8012bcc:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	@ 0xf0
 8012bd0:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 8012bd4:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 8012bd8:	e03c      	b.n	8012c54 <VL53LX_f_023+0x5be>
			} else {
				tmp0 = tmp0 * pll_period_mm;
 8012bda:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8012bde:	2200      	movs	r2, #0
 8012be0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012be2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8012be4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8012be8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8012bec:	4622      	mov	r2, r4
 8012bee:	fb02 f203 	mul.w	r2, r2, r3
 8012bf2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012bf6:	4629      	mov	r1, r5
 8012bf8:	fb01 f303 	mul.w	r3, r1, r3
 8012bfc:	4413      	add	r3, r2
 8012bfe:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8012c02:	4621      	mov	r1, r4
 8012c04:	fba2 1201 	umull	r1, r2, r2, r1
 8012c08:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8012c0c:	460a      	mov	r2, r1
 8012c0e:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8012c12:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8012c16:	4413      	add	r3, r2
 8012c18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8012c1c:	e9d7 343a 	ldrd	r3, r4, [r7, #232]	@ 0xe8
 8012c20:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
 8012c24:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
				tmp0 = do_division_u(tmp0, b_minus_amb);
 8012c28:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8012c2c:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8012c30:	f7ee f86e 	bl	8000d10 <__aeabi_uldivmod>
 8012c34:	4602      	mov	r2, r0
 8012c36:	460b      	mov	r3, r1
 8012c38:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
				tmp0 = do_division_u(tmp0, 4);
 8012c3c:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8012c40:	f04f 0200 	mov.w	r2, #0
 8012c44:	f04f 0300 	mov.w	r3, #0
 8012c48:	0882      	lsrs	r2, r0, #2
 8012c4a:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 8012c4e:	088b      	lsrs	r3, r1, #2
 8012c50:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
			}


			if (tmp0 > (uint64_t)VL53LX_D_006)
 8012c54:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	da05      	bge.n	8012c68 <VL53LX_f_023+0x5d2>
				tmp0 = (uint64_t)VL53LX_D_006;
 8012c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8012c60:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8012c64:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148


			tmp0 = tmp0 >> 2;
 8012c68:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8012c6c:	f04f 0200 	mov.w	r2, #0
 8012c70:	f04f 0300 	mov.w	r3, #0
 8012c74:	0882      	lsrs	r2, r0, #2
 8012c76:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 8012c7a:	088b      	lsrs	r3, r1, #2
 8012c7c:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148


			if (tmp0 > (uint64_t)VL53LX_D_007)
 8012c80:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8012c84:	2b01      	cmp	r3, #1
 8012c86:	d305      	bcc.n	8012c94 <VL53LX_f_023+0x5fe>
				tmp0 = (uint64_t)VL53LX_D_007;
 8012c88:	f04f 32ff 	mov.w	r2, #4294967295
 8012c8c:	f04f 0300 	mov.w	r3, #0
 8012c90:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148


			tmp1 = (uint64_t)sigma_estimator__sigma_ref_mm << 7;
 8012c94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8012c98:	2200      	movs	r2, #0
 8012c9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8012c9c:	647a      	str	r2, [r7, #68]	@ 0x44
 8012c9e:	f04f 0200 	mov.w	r2, #0
 8012ca2:	f04f 0300 	mov.w	r3, #0
 8012ca6:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8012caa:	4629      	mov	r1, r5
 8012cac:	01cb      	lsls	r3, r1, #7
 8012cae:	4621      	mov	r1, r4
 8012cb0:	ea43 6351 	orr.w	r3, r3, r1, lsr #25
 8012cb4:	4621      	mov	r1, r4
 8012cb6:	01ca      	lsls	r2, r1, #7
 8012cb8:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
			tmp1 = tmp1 * tmp1;
 8012cbc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8012cc0:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8012cc4:	fb03 f202 	mul.w	r2, r3, r2
 8012cc8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8012ccc:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8012cd0:	fb01 f303 	mul.w	r3, r1, r3
 8012cd4:	441a      	add	r2, r3
 8012cd6:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8012cda:	fba3 1303 	umull	r1, r3, r3, r3
 8012cde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012ce2:	460b      	mov	r3, r1
 8012ce4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012cec:	18d3      	adds	r3, r2, r3
 8012cee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012cf2:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	@ 0xe0
 8012cf6:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
 8012cfa:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
			tmp0 = tmp0 + tmp1;
 8012cfe:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8012d02:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8012d06:	1884      	adds	r4, r0, r2
 8012d08:	603c      	str	r4, [r7, #0]
 8012d0a:	eb41 0303 	adc.w	r3, r1, r3
 8012d0e:	607b      	str	r3, [r7, #4]
 8012d10:	e9d7 3400 	ldrd	r3, r4, [r7]
 8012d14:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148


			if (tmp0 > (uint64_t)VL53LX_D_007)
 8012d18:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8012d1c:	2b01      	cmp	r3, #1
 8012d1e:	d305      	bcc.n	8012d2c <VL53LX_f_023+0x696>
				tmp0 = (uint64_t)VL53LX_D_007;
 8012d20:	f04f 32ff 	mov.w	r2, #4294967295
 8012d24:	f04f 0300 	mov.w	r3, #0
 8012d28:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148


			sigma_int = VL53LX_isqrt((uint32_t)tmp0);
 8012d2c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8012d30:	4618      	mov	r0, r3
 8012d32:	f7fa fd92 	bl	800d85a <VL53LX_isqrt>
 8012d36:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c

			*psigma_est = (uint16_t)sigma_int;
 8012d3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012d3e:	b29a      	uxth	r2, r3
 8012d40:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8012d44:	801a      	strh	r2, [r3, #0]

			status = VL53LX_ERROR_NONE;
 8012d46:	2300      	movs	r3, #0
 8012d48:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
		}

	}

	return status;
 8012d4c:	f997 3157 	ldrsb.w	r3, [r7, #343]	@ 0x157
}
 8012d50:	4618      	mov	r0, r3
 8012d52:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 8012d56:	46bd      	mov	sp, r7
 8012d58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08012d5c <VL53LX_wait_for_test_completion>:
}


VL53LX_Error VL53LX_wait_for_test_completion(
	VL53LX_DEV     Dev)
{
 8012d5c:	b580      	push	{r7, lr}
 8012d5e:	b086      	sub	sp, #24
 8012d60:	af00      	add	r7, sp, #0
 8012d62:	6078      	str	r0, [r7, #4]



	VL53LX_Error status = VL53LX_ERROR_NONE;
 8012d64:	2300      	movs	r3, #0
 8012d66:	75fb      	strb	r3, [r7, #23]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	3318      	adds	r3, #24
 8012d6c:	613b      	str	r3, [r7, #16]

	uint8_t      data_ready  = 0;
 8012d6e:	2300      	movs	r3, #0
 8012d70:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	if (pdev->wait_method == VL53LX_WAIT_METHOD_BLOCKING) {
 8012d72:	693b      	ldr	r3, [r7, #16]
 8012d74:	781b      	ldrb	r3, [r3, #0]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d107      	bne.n	8012d8a <VL53LX_wait_for_test_completion+0x2e>



		status =
			VL53LX_poll_for_range_completion(
 8012d7a:	f64e 2160 	movw	r1, #60000	@ 0xea60
 8012d7e:	6878      	ldr	r0, [r7, #4]
 8012d80:	f000 f88b 	bl	8012e9a <VL53LX_poll_for_range_completion>
 8012d84:	4603      	mov	r3, r0
 8012d86:	75fb      	strb	r3, [r7, #23]
 8012d88:	e01b      	b.n	8012dc2 <VL53LX_wait_for_test_completion+0x66>

	} else {



		data_ready = 0;
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	73fb      	strb	r3, [r7, #15]
		while (data_ready == 0x00 && status == VL53LX_ERROR_NONE) {
 8012d8e:	e011      	b.n	8012db4 <VL53LX_wait_for_test_completion+0x58>
			status = VL53LX_is_new_data_ready(
 8012d90:	f107 030f 	add.w	r3, r7, #15
 8012d94:	4619      	mov	r1, r3
 8012d96:	6878      	ldr	r0, [r7, #4]
 8012d98:	f000 f819 	bl	8012dce <VL53LX_is_new_data_ready>
 8012d9c:	4603      	mov	r3, r0
 8012d9e:	75fb      	strb	r3, [r7, #23]
				Dev,
				&data_ready);

			if (status == VL53LX_ERROR_NONE) {
 8012da0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d105      	bne.n	8012db4 <VL53LX_wait_for_test_completion+0x58>
				status = VL53LX_WaitMs(
 8012da8:	2101      	movs	r1, #1
 8012daa:	6878      	ldr	r0, [r7, #4]
 8012dac:	f000 fd64 	bl	8013878 <VL53LX_WaitMs>
 8012db0:	4603      	mov	r3, r0
 8012db2:	75fb      	strb	r3, [r7, #23]
		while (data_ready == 0x00 && status == VL53LX_ERROR_NONE) {
 8012db4:	7bfb      	ldrb	r3, [r7, #15]
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d103      	bne.n	8012dc2 <VL53LX_wait_for_test_completion+0x66>
 8012dba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d0e6      	beq.n	8012d90 <VL53LX_wait_for_test_completion+0x34>
		}
	}

	LOG_FUNCTION_END(status);

	return status;
 8012dc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012dc6:	4618      	mov	r0, r3
 8012dc8:	3718      	adds	r7, #24
 8012dca:	46bd      	mov	sp, r7
 8012dcc:	bd80      	pop	{r7, pc}

08012dce <VL53LX_is_new_data_ready>:


VL53LX_Error VL53LX_is_new_data_ready(
	VL53LX_DEV     Dev,
	uint8_t       *pready)
{
 8012dce:	b580      	push	{r7, lr}
 8012dd0:	b086      	sub	sp, #24
 8012dd2:	af00      	add	r7, sp, #0
 8012dd4:	6078      	str	r0, [r7, #4]
 8012dd6:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8012dd8:	2300      	movs	r3, #0
 8012dda:	75bb      	strb	r3, [r7, #22]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	3318      	adds	r3, #24
 8012de0:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 8012de2:	2300      	movs	r3, #0
 8012de4:	73fb      	strb	r3, [r7, #15]
	uint8_t  gpio__tio_hv_status      = 0;
 8012de6:	2300      	movs	r3, #0
 8012de8:	73bb      	strb	r3, [r7, #14]
	uint8_t  interrupt_ready          = 0;
 8012dea:	2300      	movs	r3, #0
 8012dec:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 8012dee:	693b      	ldr	r3, [r7, #16]
 8012df0:	f893 330a 	ldrb.w	r3, [r3, #778]	@ 0x30a
	gpio__mux_active_high_hv =
 8012df4:	f003 0310 	and.w	r3, r3, #16
 8012df8:	73fb      	strb	r3, [r7, #15]
			VL53LX_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53LX_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 8012dfa:	7bfb      	ldrb	r3, [r7, #15]
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d102      	bne.n	8012e06 <VL53LX_is_new_data_ready+0x38>
		interrupt_ready = 0x01;
 8012e00:	2301      	movs	r3, #1
 8012e02:	75fb      	strb	r3, [r7, #23]
 8012e04:	e001      	b.n	8012e0a <VL53LX_is_new_data_ready+0x3c>
	else
		interrupt_ready = 0x00;
 8012e06:	2300      	movs	r3, #0
 8012e08:	75fb      	strb	r3, [r7, #23]



	status = VL53LX_RdByte(
 8012e0a:	f107 030e 	add.w	r3, r7, #14
 8012e0e:	461a      	mov	r2, r3
 8012e10:	2131      	movs	r1, #49	@ 0x31
 8012e12:	6878      	ldr	r0, [r7, #4]
 8012e14:	f000 fcaa 	bl	801376c <VL53LX_RdByte>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	75bb      	strb	r3, [r7, #22]
					VL53LX_GPIO__TIO_HV_STATUS,
					&gpio__tio_hv_status);



	if ((gpio__tio_hv_status & 0x01) == interrupt_ready)
 8012e1c:	7bbb      	ldrb	r3, [r7, #14]
 8012e1e:	f003 0201 	and.w	r2, r3, #1
 8012e22:	7dfb      	ldrb	r3, [r7, #23]
 8012e24:	429a      	cmp	r2, r3
 8012e26:	d103      	bne.n	8012e30 <VL53LX_is_new_data_ready+0x62>
		*pready = 0x01;
 8012e28:	683b      	ldr	r3, [r7, #0]
 8012e2a:	2201      	movs	r2, #1
 8012e2c:	701a      	strb	r2, [r3, #0]
 8012e2e:	e002      	b.n	8012e36 <VL53LX_is_new_data_ready+0x68>
	else
		*pready = 0x00;
 8012e30:	683b      	ldr	r3, [r7, #0]
 8012e32:	2200      	movs	r2, #0
 8012e34:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 8012e36:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	3718      	adds	r7, #24
 8012e3e:	46bd      	mov	sp, r7
 8012e40:	bd80      	pop	{r7, pc}

08012e42 <VL53LX_poll_for_boot_completion>:


VL53LX_Error VL53LX_poll_for_boot_completion(
	VL53LX_DEV    Dev,
	uint32_t      timeout_ms)
{
 8012e42:	b580      	push	{r7, lr}
 8012e44:	b086      	sub	sp, #24
 8012e46:	af02      	add	r7, sp, #8
 8012e48:	6078      	str	r0, [r7, #4]
 8012e4a:	6039      	str	r1, [r7, #0]


	VL53LX_Error status       = VL53LX_ERROR_NONE;
 8012e4c:	2300      	movs	r3, #0
 8012e4e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");



	status = VL53LX_WaitUs(
 8012e50:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 8012e54:	6878      	ldr	r0, [r7, #4]
 8012e56:	f000 fd1f 	bl	8013898 <VL53LX_WaitUs>
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53LX_FIRMWARE_BOOT_TIME_US);

	if (status == VL53LX_ERROR_NONE)
 8012e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d10b      	bne.n	8012e7e <VL53LX_poll_for_boot_completion+0x3c>
		status =
			VL53LX_WaitValueMaskEx(
 8012e66:	2301      	movs	r3, #1
 8012e68:	9301      	str	r3, [sp, #4]
 8012e6a:	2301      	movs	r3, #1
 8012e6c:	9300      	str	r3, [sp, #0]
 8012e6e:	2301      	movs	r3, #1
 8012e70:	22e5      	movs	r2, #229	@ 0xe5
 8012e72:	6839      	ldr	r1, [r7, #0]
 8012e74:	6878      	ldr	r0, [r7, #4]
 8012e76:	f000 fd27 	bl	80138c8 <VL53LX_WaitValueMaskEx>
 8012e7a:	4603      	mov	r3, r0
 8012e7c:	73fb      	strb	r3, [r7, #15]
				VL53LX_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53LX_POLLING_DELAY_MS);

	if (status == VL53LX_ERROR_NONE)
 8012e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d103      	bne.n	8012e8e <VL53LX_poll_for_boot_completion+0x4c>
		VL53LX_init_ll_driver_state(Dev, VL53LX_DEVICESTATE_SW_STANDBY);
 8012e86:	2103      	movs	r1, #3
 8012e88:	6878      	ldr	r0, [r7, #4]
 8012e8a:	f7f6 fc3b 	bl	8009704 <VL53LX_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 8012e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012e92:	4618      	mov	r0, r3
 8012e94:	3710      	adds	r7, #16
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bd80      	pop	{r7, pc}

08012e9a <VL53LX_poll_for_range_completion>:


VL53LX_Error VL53LX_poll_for_range_completion(
	VL53LX_DEV     Dev,
	uint32_t       timeout_ms)
{
 8012e9a:	b580      	push	{r7, lr}
 8012e9c:	b088      	sub	sp, #32
 8012e9e:	af02      	add	r7, sp, #8
 8012ea0:	6078      	str	r0, [r7, #4]
 8012ea2:	6039      	str	r1, [r7, #0]


	VL53LX_Error status = VL53LX_ERROR_NONE;
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	75bb      	strb	r3, [r7, #22]
	VL53LX_LLDriverData_t *pdev = VL53LXDevStructGetLLDriverHandle(Dev);
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	3318      	adds	r3, #24
 8012eac:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 8012eae:	2300      	movs	r3, #0
 8012eb0:	73fb      	strb	r3, [r7, #15]
	uint8_t  interrupt_ready          = 0;
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 8012eb6:	693b      	ldr	r3, [r7, #16]
 8012eb8:	f893 330a 	ldrb.w	r3, [r3, #778]	@ 0x30a
	gpio__mux_active_high_hv =
 8012ebc:	f003 0310 	and.w	r3, r3, #16
 8012ec0:	73fb      	strb	r3, [r7, #15]
			VL53LX_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53LX_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 8012ec2:	7bfb      	ldrb	r3, [r7, #15]
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d102      	bne.n	8012ece <VL53LX_poll_for_range_completion+0x34>
		interrupt_ready = 0x01;
 8012ec8:	2301      	movs	r3, #1
 8012eca:	75fb      	strb	r3, [r7, #23]
 8012ecc:	e001      	b.n	8012ed2 <VL53LX_poll_for_range_completion+0x38>
	else
		interrupt_ready = 0x00;
 8012ece:	2300      	movs	r3, #0
 8012ed0:	75fb      	strb	r3, [r7, #23]

	status =
		VL53LX_WaitValueMaskEx(
 8012ed2:	7dfb      	ldrb	r3, [r7, #23]
 8012ed4:	2201      	movs	r2, #1
 8012ed6:	9201      	str	r2, [sp, #4]
 8012ed8:	2201      	movs	r2, #1
 8012eda:	9200      	str	r2, [sp, #0]
 8012edc:	2231      	movs	r2, #49	@ 0x31
 8012ede:	6839      	ldr	r1, [r7, #0]
 8012ee0:	6878      	ldr	r0, [r7, #4]
 8012ee2:	f000 fcf1 	bl	80138c8 <VL53LX_WaitValueMaskEx>
 8012ee6:	4603      	mov	r3, r0
 8012ee8:	75bb      	strb	r3, [r7, #22]
			0x01,
			VL53LX_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
 8012eea:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 8012eee:	4618      	mov	r0, r3
 8012ef0:	3718      	adds	r7, #24
 8012ef2:	46bd      	mov	sp, r7
 8012ef4:	bd80      	pop	{r7, pc}

08012ef6 <VL53LX_f_032>:
	uint16_t                       roi_effective_spads,
	uint8_t                        roi_centre_spad,
	uint8_t                        roi_xy_size,
	uint32_t                      *xtalk_rate_kcps
	)
{
 8012ef6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012efa:	b0ba      	sub	sp, #232	@ 0xe8
 8012efc:	af00      	add	r7, sp, #0
 8012efe:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
 8012f02:	4618      	mov	r0, r3
 8012f04:	460b      	mov	r3, r1
 8012f06:	f8a7 30ba 	strh.w	r3, [r7, #186]	@ 0xba
 8012f0a:	4613      	mov	r3, r2
 8012f0c:	f8a7 30b8 	strh.w	r3, [r7, #184]	@ 0xb8
 8012f10:	4603      	mov	r3, r0
 8012f12:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7



	VL53LX_Error status = VL53LX_ERROR_NONE;
 8012f16:	2300      	movs	r3, #0
 8012f18:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

	uint8_t row = 0;
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
	uint8_t col = 0;
 8012f22:	2300      	movs	r3, #0
 8012f24:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5



	int16_t  bound_l_x = 0;
 8012f28:	2300      	movs	r3, #0
 8012f2a:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
	int16_t  bound_r_x = 0;
 8012f2e:	2300      	movs	r3, #0
 8012f30:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4
	int16_t  bound_u_y = 0;
 8012f34:	2300      	movs	r3, #0
 8012f36:	f8a7 30e2 	strh.w	r3, [r7, #226]	@ 0xe2
	int16_t  bound_d_y = 0;
 8012f3a:	2300      	movs	r3, #0
 8012f3c:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0

	int64_t xtalk_rate_ll = 0;
 8012f40:	f04f 0200 	mov.w	r2, #0
 8012f44:	f04f 0300 	mov.w	r3, #0
 8012f48:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
	int64_t xtalk_rate_ur = 0;
 8012f4c:	f04f 0200 	mov.w	r2, #0
 8012f50:	f04f 0300 	mov.w	r3, #0
 8012f54:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0

	int64_t xtalk_avg = 0;
 8012f58:	f04f 0200 	mov.w	r2, #0
 8012f5c:	f04f 0300 	mov.w	r3, #0
 8012f60:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8





	if (status == VL53LX_ERROR_NONE) {
 8012f64:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d108      	bne.n	8012f7e <VL53LX_f_032+0x88>
		VL53LX_decode_row_col(
 8012f6c:	f107 02c5 	add.w	r2, r7, #197	@ 0xc5
 8012f70:	f107 01c6 	add.w	r1, r7, #198	@ 0xc6
 8012f74:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 8012f78:	4618      	mov	r0, r3
 8012f7a:	f7fb f84f 	bl	800e01c <VL53LX_decode_row_col>
			"    %-48s : %10d\n",
			"Col", col);



	if (status == VL53LX_ERROR_NONE) {
 8012f7e:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	d162      	bne.n	801304c <VL53LX_f_032+0x156>
		if ((((int16_t)roi_xy_size / 16) & 0x01) == 1)
 8012f86:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8012f8a:	091b      	lsrs	r3, r3, #4
 8012f8c:	b2db      	uxtb	r3, r3
 8012f8e:	f003 0301 	and.w	r3, r3, #1
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d00d      	beq.n	8012fb2 <VL53LX_f_032+0xbc>
			bound_l_x = (int16_t) col -
 8012f96:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8012f9a:	461a      	mov	r2, r3
 8012f9c:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8012fa0:	095b      	lsrs	r3, r3, #5
 8012fa2:	b2db      	uxtb	r3, r3
 8012fa4:	1ad3      	subs	r3, r2, r3
 8012fa6:	b29b      	uxth	r3, r3
 8012fa8:	3b01      	subs	r3, #1
 8012faa:	b29b      	uxth	r3, r3
 8012fac:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
 8012fb0:	e00a      	b.n	8012fc8 <VL53LX_f_032+0xd2>
			(((int16_t)roi_xy_size / 32) + 1);
		else
			bound_l_x = (int16_t) col -
 8012fb2:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8012fb6:	461a      	mov	r2, r3
 8012fb8:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8012fbc:	095b      	lsrs	r3, r3, #5
 8012fbe:	b2db      	uxtb	r3, r3
 8012fc0:	1ad3      	subs	r3, r2, r3
 8012fc2:	b29b      	uxth	r3, r3
 8012fc4:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
			((int16_t)roi_xy_size / 32);

		bound_r_x = (int16_t) col + ((int16_t)roi_xy_size / 32);
 8012fc8:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8012fcc:	461a      	mov	r2, r3
 8012fce:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8012fd2:	095b      	lsrs	r3, r3, #5
 8012fd4:	b2db      	uxtb	r3, r3
 8012fd6:	4413      	add	r3, r2
 8012fd8:	b29b      	uxth	r3, r3
 8012fda:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4

		if ((((int16_t)roi_xy_size) & 0x01) == 1)
 8012fde:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8012fe2:	f003 0301 	and.w	r3, r3, #1
 8012fe6:	2b00      	cmp	r3, #0
 8012fe8:	d011      	beq.n	801300e <VL53LX_f_032+0x118>
			bound_d_y = (int16_t) row -
 8012fea:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8012fee:	4619      	mov	r1, r3
			((((int16_t)roi_xy_size & 0x0f) / 2) + 1);
 8012ff0:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8012ff4:	f003 020f 	and.w	r2, r3, #15
 8012ff8:	0fd3      	lsrs	r3, r2, #31
 8012ffa:	4413      	add	r3, r2
 8012ffc:	105b      	asrs	r3, r3, #1
			bound_d_y = (int16_t) row -
 8012ffe:	b29b      	uxth	r3, r3
 8013000:	1acb      	subs	r3, r1, r3
 8013002:	b29b      	uxth	r3, r3
 8013004:	3b01      	subs	r3, #1
 8013006:	b29b      	uxth	r3, r3
 8013008:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
 801300c:	e00f      	b.n	801302e <VL53LX_f_032+0x138>
		else
			bound_d_y = (int16_t) row -
 801300e:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8013012:	4619      	mov	r1, r3
			(((int16_t)roi_xy_size & 0x0f) / 2);
 8013014:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8013018:	f003 020f 	and.w	r2, r3, #15
 801301c:	0fd3      	lsrs	r3, r2, #31
 801301e:	4413      	add	r3, r2
 8013020:	105b      	asrs	r3, r3, #1
 8013022:	425b      	negs	r3, r3
			bound_d_y = (int16_t) row -
 8013024:	b29b      	uxth	r3, r3
 8013026:	440b      	add	r3, r1
 8013028:	b29b      	uxth	r3, r3
 801302a:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0

		bound_u_y = (int16_t) row +
 801302e:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8013032:	4619      	mov	r1, r3
				(((int16_t)roi_xy_size & 0xf) / 2);
 8013034:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8013038:	f003 020f 	and.w	r2, r3, #15
 801303c:	0fd3      	lsrs	r3, r2, #31
 801303e:	4413      	add	r3, r2
 8013040:	105b      	asrs	r3, r3, #1
		bound_u_y = (int16_t) row +
 8013042:	b29b      	uxth	r3, r3
 8013044:	440b      	add	r3, r1
 8013046:	b29b      	uxth	r3, r3
 8013048:	f8a7 30e2 	strh.w	r3, [r7, #226]	@ 0xe2
			"Bound_d_y", bound_d_y);




	if (status == VL53LX_ERROR_NONE) {
 801304c:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 8013050:	2b00      	cmp	r3, #0
 8013052:	d133      	bne.n	80130bc <VL53LX_f_032+0x1c6>
		bound_l_x =  (2 * bound_l_x) - 15 +
 8013054:	f997 30b7 	ldrsb.w	r3, [r7, #183]	@ 0xb7
 8013058:	b29a      	uxth	r2, r3
 801305a:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	@ 0xe6
 801305e:	4413      	add	r3, r2
 8013060:	b29b      	uxth	r3, r3
 8013062:	005b      	lsls	r3, r3, #1
 8013064:	b29b      	uxth	r3, r3
 8013066:	3b0f      	subs	r3, #15
 8013068:	b29b      	uxth	r3, r3
 801306a:	f8a7 30e6 	strh.w	r3, [r7, #230]	@ 0xe6
				(2 * (int16_t)centre_offset_x);
		bound_r_x =  (2 * bound_r_x) - 15 +
 801306e:	f997 30b7 	ldrsb.w	r3, [r7, #183]	@ 0xb7
 8013072:	b29a      	uxth	r2, r3
 8013074:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	@ 0xe4
 8013078:	4413      	add	r3, r2
 801307a:	b29b      	uxth	r3, r3
 801307c:	005b      	lsls	r3, r3, #1
 801307e:	b29b      	uxth	r3, r3
 8013080:	3b0f      	subs	r3, #15
 8013082:	b29b      	uxth	r3, r3
 8013084:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4
				(2 * (int16_t)centre_offset_x);
		bound_u_y =  (2 * bound_u_y) - 15 +
 8013088:	f997 3108 	ldrsb.w	r3, [r7, #264]	@ 0x108
 801308c:	b29a      	uxth	r2, r3
 801308e:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	@ 0xe2
 8013092:	4413      	add	r3, r2
 8013094:	b29b      	uxth	r3, r3
 8013096:	005b      	lsls	r3, r3, #1
 8013098:	b29b      	uxth	r3, r3
 801309a:	3b0f      	subs	r3, #15
 801309c:	b29b      	uxth	r3, r3
 801309e:	f8a7 30e2 	strh.w	r3, [r7, #226]	@ 0xe2
				(2 * (int16_t)centre_offset_y);
		bound_d_y =  (2 * bound_d_y) - 15 +
 80130a2:	f997 3108 	ldrsb.w	r3, [r7, #264]	@ 0x108
 80130a6:	b29a      	uxth	r2, r3
 80130a8:	f8b7 30e0 	ldrh.w	r3, [r7, #224]	@ 0xe0
 80130ac:	4413      	add	r3, r2
 80130ae:	b29b      	uxth	r3, r3
 80130b0:	005b      	lsls	r3, r3, #1
 80130b2:	b29b      	uxth	r3, r3
 80130b4:	3b0f      	subs	r3, #15
 80130b6:	b29b      	uxth	r3, r3
 80130b8:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
		"Bound_d_y", bound_d_y);




	if (status == VL53LX_ERROR_NONE) {
 80130bc:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	f040 812b 	bne.w	801331c <VL53LX_f_032+0x426>
		xtalk_rate_ll  = ((int64_t)bound_l_x *
 80130c6:	f9b7 30e6 	ldrsh.w	r3, [r7, #230]	@ 0xe6
 80130ca:	17da      	asrs	r2, r3, #31
 80130cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80130d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
			((int64_t)xgradient)) + ((int64_t)bound_d_y *
 80130d4:	f9b7 30ba 	ldrsh.w	r3, [r7, #186]	@ 0xba
 80130d8:	17da      	asrs	r2, r3, #31
 80130da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80130de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
		xtalk_rate_ll  = ((int64_t)bound_l_x *
 80130e2:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 80130e6:	460b      	mov	r3, r1
 80130e8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80130ec:	fb02 f203 	mul.w	r2, r2, r3
 80130f0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80130f4:	e9c7 012a 	strd	r0, r1, [r7, #168]	@ 0xa8
 80130f8:	4601      	mov	r1, r0
 80130fa:	fb01 f303 	mul.w	r3, r1, r3
 80130fe:	4413      	add	r3, r2
 8013100:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013104:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8013108:	fba2 4501 	umull	r4, r5, r2, r1
 801310c:	442b      	add	r3, r5
 801310e:	461d      	mov	r5, r3
			((int64_t)xgradient)) + ((int64_t)bound_d_y *
 8013110:	f9b7 30e0 	ldrsh.w	r3, [r7, #224]	@ 0xe0
 8013114:	17da      	asrs	r2, r3, #31
 8013116:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801311a:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
					((int64_t)ygradient));
 801311e:	f9b7 30b8 	ldrsh.w	r3, [r7, #184]	@ 0xb8
 8013122:	17da      	asrs	r2, r3, #31
 8013124:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013128:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
			((int64_t)xgradient)) + ((int64_t)bound_d_y *
 801312c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8013130:	460b      	mov	r3, r1
 8013132:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8013136:	fb02 f203 	mul.w	r2, r2, r3
 801313a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801313e:	e9c7 0126 	strd	r0, r1, [r7, #152]	@ 0x98
 8013142:	4601      	mov	r1, r0
 8013144:	fb01 f303 	mul.w	r3, r1, r3
 8013148:	4413      	add	r3, r2
 801314a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801314e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8013152:	fba2 ab01 	umull	sl, fp, r2, r1
 8013156:	445b      	add	r3, fp
 8013158:	469b      	mov	fp, r3
		xtalk_rate_ll  = ((int64_t)bound_l_x *
 801315a:	eb14 030a 	adds.w	r3, r4, sl
 801315e:	633b      	str	r3, [r7, #48]	@ 0x30
 8013160:	eb45 030b 	adc.w	r3, r5, fp
 8013164:	637b      	str	r3, [r7, #52]	@ 0x34
 8013166:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 801316a:	e9c7 3436 	strd	r3, r4, [r7, #216]	@ 0xd8
		xtalk_rate_ll  = do_division_s((xtalk_rate_ll + 1), 2);
 801316e:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
 8013172:	1c51      	adds	r1, r2, #1
 8013174:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8013178:	f143 0300 	adc.w	r3, r3, #0
 801317c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013180:	f04f 0200 	mov.w	r2, #0
 8013184:	f04f 0300 	mov.w	r3, #0
 8013188:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 801318c:	4629      	mov	r1, r5
 801318e:	0fca      	lsrs	r2, r1, #31
 8013190:	2300      	movs	r3, #0
 8013192:	4621      	mov	r1, r4
 8013194:	1851      	adds	r1, r2, r1
 8013196:	62b9      	str	r1, [r7, #40]	@ 0x28
 8013198:	4629      	mov	r1, r5
 801319a:	eb43 0101 	adc.w	r1, r3, r1
 801319e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80131a0:	f04f 0200 	mov.w	r2, #0
 80131a4:	f04f 0300 	mov.w	r3, #0
 80131a8:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80131ac:	4621      	mov	r1, r4
 80131ae:	084a      	lsrs	r2, r1, #1
 80131b0:	4629      	mov	r1, r5
 80131b2:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 80131b6:	4629      	mov	r1, r5
 80131b8:	104b      	asrs	r3, r1, #1
 80131ba:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
		xtalk_rate_ll += ((int64_t)mean_offset * 4);
 80131be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80131c2:	2200      	movs	r2, #0
 80131c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80131c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80131c8:	f04f 0000 	mov.w	r0, #0
 80131cc:	f04f 0100 	mov.w	r1, #0
 80131d0:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80131d4:	462b      	mov	r3, r5
 80131d6:	0099      	lsls	r1, r3, #2
 80131d8:	4623      	mov	r3, r4
 80131da:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 80131de:	4623      	mov	r3, r4
 80131e0:	0098      	lsls	r0, r3, #2
 80131e2:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
 80131e6:	1814      	adds	r4, r2, r0
 80131e8:	623c      	str	r4, [r7, #32]
 80131ea:	414b      	adcs	r3, r1
 80131ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80131ee:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80131f2:	e9c7 3436 	strd	r3, r4, [r7, #216]	@ 0xd8

		xtalk_rate_ur  = ((int64_t)bound_r_x *
 80131f6:	f9b7 30e4 	ldrsh.w	r3, [r7, #228]	@ 0xe4
 80131fa:	17da      	asrs	r2, r3, #31
 80131fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80131fe:	677a      	str	r2, [r7, #116]	@ 0x74
			((int64_t)xgradient)) + ((int64_t)bound_u_y *
 8013200:	f9b7 30ba 	ldrsh.w	r3, [r7, #186]	@ 0xba
 8013204:	17da      	asrs	r2, r3, #31
 8013206:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013208:	66fa      	str	r2, [r7, #108]	@ 0x6c
		xtalk_rate_ur  = ((int64_t)bound_r_x *
 801320a:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 801320e:	462b      	mov	r3, r5
 8013210:	e9d7 ab1a 	ldrd	sl, fp, [r7, #104]	@ 0x68
 8013214:	4652      	mov	r2, sl
 8013216:	fb02 f203 	mul.w	r2, r2, r3
 801321a:	465b      	mov	r3, fp
 801321c:	4621      	mov	r1, r4
 801321e:	fb01 f303 	mul.w	r3, r1, r3
 8013222:	4413      	add	r3, r2
 8013224:	4622      	mov	r2, r4
 8013226:	4651      	mov	r1, sl
 8013228:	fba2 8901 	umull	r8, r9, r2, r1
 801322c:	444b      	add	r3, r9
 801322e:	4699      	mov	r9, r3
			((int64_t)xgradient)) + ((int64_t)bound_u_y *
 8013230:	f9b7 30e2 	ldrsh.w	r3, [r7, #226]	@ 0xe2
 8013234:	17da      	asrs	r2, r3, #31
 8013236:	663b      	str	r3, [r7, #96]	@ 0x60
 8013238:	667a      	str	r2, [r7, #100]	@ 0x64
			((int64_t)ygradient));
 801323a:	f9b7 30b8 	ldrsh.w	r3, [r7, #184]	@ 0xb8
 801323e:	17da      	asrs	r2, r3, #31
 8013240:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013242:	65fa      	str	r2, [r7, #92]	@ 0x5c
			((int64_t)xgradient)) + ((int64_t)bound_u_y *
 8013244:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8013248:	462b      	mov	r3, r5
 801324a:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 801324e:	4652      	mov	r2, sl
 8013250:	fb02 f203 	mul.w	r2, r2, r3
 8013254:	465b      	mov	r3, fp
 8013256:	4621      	mov	r1, r4
 8013258:	fb01 f303 	mul.w	r3, r1, r3
 801325c:	4413      	add	r3, r2
 801325e:	4622      	mov	r2, r4
 8013260:	4651      	mov	r1, sl
 8013262:	fba2 1201 	umull	r1, r2, r2, r1
 8013266:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 801326a:	460a      	mov	r2, r1
 801326c:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8013270:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8013274:	4413      	add	r3, r2
 8013276:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		xtalk_rate_ur  = ((int64_t)bound_r_x *
 801327a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 801327e:	460b      	mov	r3, r1
 8013280:	eb18 0303 	adds.w	r3, r8, r3
 8013284:	61bb      	str	r3, [r7, #24]
 8013286:	4613      	mov	r3, r2
 8013288:	eb49 0303 	adc.w	r3, r9, r3
 801328c:	61fb      	str	r3, [r7, #28]
 801328e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8013292:	e9c7 3434 	strd	r3, r4, [r7, #208]	@ 0xd0
		xtalk_rate_ur  = do_division_s((xtalk_rate_ur + 1), 2);
 8013296:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 801329a:	1c51      	adds	r1, r2, #1
 801329c:	6539      	str	r1, [r7, #80]	@ 0x50
 801329e:	f143 0300 	adc.w	r3, r3, #0
 80132a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80132a4:	f04f 0200 	mov.w	r2, #0
 80132a8:	f04f 0300 	mov.w	r3, #0
 80132ac:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80132b0:	4629      	mov	r1, r5
 80132b2:	0fca      	lsrs	r2, r1, #31
 80132b4:	2300      	movs	r3, #0
 80132b6:	4621      	mov	r1, r4
 80132b8:	1851      	adds	r1, r2, r1
 80132ba:	6139      	str	r1, [r7, #16]
 80132bc:	4629      	mov	r1, r5
 80132be:	eb43 0101 	adc.w	r1, r3, r1
 80132c2:	6179      	str	r1, [r7, #20]
 80132c4:	f04f 0200 	mov.w	r2, #0
 80132c8:	f04f 0300 	mov.w	r3, #0
 80132cc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80132d0:	4621      	mov	r1, r4
 80132d2:	084a      	lsrs	r2, r1, #1
 80132d4:	4629      	mov	r1, r5
 80132d6:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 80132da:	4629      	mov	r1, r5
 80132dc:	104b      	asrs	r3, r1, #1
 80132de:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
		xtalk_rate_ur += ((int64_t)mean_offset * 4);
 80132e2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80132e6:	2200      	movs	r2, #0
 80132e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80132ea:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80132ec:	f04f 0200 	mov.w	r2, #0
 80132f0:	f04f 0300 	mov.w	r3, #0
 80132f4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80132f8:	4629      	mov	r1, r5
 80132fa:	008b      	lsls	r3, r1, #2
 80132fc:	4621      	mov	r1, r4
 80132fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8013302:	4621      	mov	r1, r4
 8013304:	008a      	lsls	r2, r1, #2
 8013306:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 801330a:	1884      	adds	r4, r0, r2
 801330c:	60bc      	str	r4, [r7, #8]
 801330e:	eb41 0303 	adc.w	r3, r1, r3
 8013312:	60fb      	str	r3, [r7, #12]
 8013314:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8013318:	e9c7 3434 	strd	r3, r4, [r7, #208]	@ 0xd0
		"    %-48s : %10d\n",
		"xtalk_rate_ur", xtalk_rate_ur);



	if (status == VL53LX_ERROR_NONE)
 801331c:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 8013320:	2b00      	cmp	r3, #0
 8013322:	d130      	bne.n	8013386 <VL53LX_f_032+0x490>
		xtalk_avg = do_division_s(
 8013324:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 8013328:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 801332c:	1884      	adds	r4, r0, r2
 801332e:	643c      	str	r4, [r7, #64]	@ 0x40
 8013330:	eb41 0303 	adc.w	r3, r1, r3
 8013334:	647b      	str	r3, [r7, #68]	@ 0x44
 8013336:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 801333a:	460b      	mov	r3, r1
 801333c:	3301      	adds	r3, #1
 801333e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013340:	4613      	mov	r3, r2
 8013342:	f143 0300 	adc.w	r3, r3, #0
 8013346:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013348:	f04f 0200 	mov.w	r2, #0
 801334c:	f04f 0300 	mov.w	r3, #0
 8013350:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8013354:	4629      	mov	r1, r5
 8013356:	0fca      	lsrs	r2, r1, #31
 8013358:	2300      	movs	r3, #0
 801335a:	4621      	mov	r1, r4
 801335c:	1851      	adds	r1, r2, r1
 801335e:	6039      	str	r1, [r7, #0]
 8013360:	4629      	mov	r1, r5
 8013362:	eb43 0101 	adc.w	r1, r3, r1
 8013366:	6079      	str	r1, [r7, #4]
 8013368:	f04f 0200 	mov.w	r2, #0
 801336c:	f04f 0300 	mov.w	r3, #0
 8013370:	e9d7 4500 	ldrd	r4, r5, [r7]
 8013374:	4621      	mov	r1, r4
 8013376:	084a      	lsrs	r2, r1, #1
 8013378:	4629      	mov	r1, r5
 801337a:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 801337e:	4629      	mov	r1, r5
 8013380:	104b      	asrs	r3, r1, #1
 8013382:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
			"    %-48s : %10d\n",
			"xtalk_avg", xtalk_avg);



	if (status == VL53LX_ERROR_NONE)
 8013386:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 801338a:	2b00      	cmp	r3, #0
 801338c:	d109      	bne.n	80133a2 <VL53LX_f_032+0x4ac>
		if (xtalk_avg < 0)
 801338e:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 8013392:	2b00      	cmp	r3, #0
 8013394:	da05      	bge.n	80133a2 <VL53LX_f_032+0x4ac>
			xtalk_avg = 0;
 8013396:	f04f 0200 	mov.w	r2, #0
 801339a:	f04f 0300 	mov.w	r3, #0
 801339e:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8





	*xtalk_rate_kcps = (uint32_t) xtalk_avg;
 80133a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80133a6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80133aa:	601a      	str	r2, [r3, #0]
			"    %-48s : %10d\n",
			"xtalk_rate_kcps", xtalk_avg);

	LOG_FUNCTION_END(status);

	return status;
 80133ac:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
}
 80133b0:	4618      	mov	r0, r3
 80133b2:	37e8      	adds	r7, #232	@ 0xe8
 80133b4:	46bd      	mov	sp, r7
 80133b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080133ba <VL53LX_f_033>:
	VL53LX_histogram_bin_data_t    *phist_data,
	VL53LX_xtalk_histogram_shape_t *pxtalk_data,
	uint32_t                        xtalk_rate_kcps,
	VL53LX_histogram_bin_data_t    *pxtalkcount_data
	)
{
 80133ba:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80133be:	b09a      	sub	sp, #104	@ 0x68
 80133c0:	af00      	add	r7, sp, #0
 80133c2:	6478      	str	r0, [r7, #68]	@ 0x44
 80133c4:	6439      	str	r1, [r7, #64]	@ 0x40
 80133c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80133c8:	63bb      	str	r3, [r7, #56]	@ 0x38


	VL53LX_Error status              = VL53LX_ERROR_NONE;
 80133ca:	2300      	movs	r3, #0
 80133cc:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

	uint64_t xtalk_events_per_spad = 0;
 80133d0:	f04f 0200 	mov.w	r2, #0
 80133d4:	f04f 0300 	mov.w	r3, #0
 80133d8:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	uint64_t xtalk_total_events = 0;
 80133dc:	f04f 0200 	mov.w	r2, #0
 80133e0:	f04f 0300 	mov.w	r3, #0
 80133e4:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
	uint64_t xtalk_temp_bin = 0;
 80133e8:	f04f 0200 	mov.w	r2, #0
 80133ec:	f04f 0300 	mov.w	r3, #0
 80133f0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	uint8_t  i = 0;
 80133f4:	2300      	movs	r3, #0
 80133f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			"    %-48s : %10d\n",
			"pk_duration_internal", phist_data->peak_duration_us);



	xtalk_events_per_spad = do_division_u((((uint64_t)xtalk_rate_kcps *
 80133fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133fc:	2200      	movs	r2, #0
 80133fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8013400:	637a      	str	r2, [r7, #52]	@ 0x34
 8013402:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013404:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013408:	2200      	movs	r2, #0
 801340a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801340c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801340e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8013412:	460b      	mov	r3, r1
 8013414:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013416:	fb02 f203 	mul.w	r2, r2, r3
 801341a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801341c:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 8013420:	4601      	mov	r1, r0
 8013422:	fb01 f303 	mul.w	r3, r1, r3
 8013426:	4413      	add	r3, r2
 8013428:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801342a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801342c:	fba2 4501 	umull	r4, r5, r2, r1
 8013430:	442b      	add	r3, r5
 8013432:	461d      	mov	r5, r3
 8013434:	f514 73fa 	adds.w	r3, r4, #500	@ 0x1f4
 8013438:	623b      	str	r3, [r7, #32]
 801343a:	f145 0300 	adc.w	r3, r5, #0
 801343e:	627b      	str	r3, [r7, #36]	@ 0x24
 8013440:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013444:	f04f 0300 	mov.w	r3, #0
 8013448:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801344c:	f7ed fc60 	bl	8000d10 <__aeabi_uldivmod>
 8013450:	4602      	mov	r2, r0
 8013452:	460b      	mov	r3, r1
 8013454:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50




	xtalk_total_events = xtalk_events_per_spad *
		(uint64_t)phist_data->result__dss_actual_effective_spads;
 8013458:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801345a:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 801345e:	b29b      	uxth	r3, r3
 8013460:	2200      	movs	r2, #0
 8013462:	61bb      	str	r3, [r7, #24]
 8013464:	61fa      	str	r2, [r7, #28]
	xtalk_total_events = xtalk_events_per_spad *
 8013466:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013468:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 801346c:	4622      	mov	r2, r4
 801346e:	fb02 f203 	mul.w	r2, r2, r3
 8013472:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013474:	4629      	mov	r1, r5
 8013476:	fb01 f303 	mul.w	r3, r1, r3
 801347a:	4413      	add	r3, r2
 801347c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801347e:	4621      	mov	r1, r4
 8013480:	fba2 ab01 	umull	sl, fp, r2, r1
 8013484:	445b      	add	r3, fp
 8013486:	469b      	mov	fp, r3
 8013488:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
 801348c:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60

	xtalk_total_events = do_division_u((xtalk_total_events), 256);
 8013490:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8013494:	f04f 0200 	mov.w	r2, #0
 8013498:	f04f 0300 	mov.w	r3, #0
 801349c:	0a02      	lsrs	r2, r0, #8
 801349e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80134a2:	0a0b      	lsrs	r3, r1, #8
 80134a4:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

	xtalk_total_events = do_division_u((xtalk_total_events + 1024), 2048);
 80134a8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80134ac:	f512 6180 	adds.w	r1, r2, #1024	@ 0x400
 80134b0:	6139      	str	r1, [r7, #16]
 80134b2:	f143 0300 	adc.w	r3, r3, #0
 80134b6:	617b      	str	r3, [r7, #20]
 80134b8:	f04f 0200 	mov.w	r2, #0
 80134bc:	f04f 0300 	mov.w	r3, #0
 80134c0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80134c4:	4621      	mov	r1, r4
 80134c6:	0aca      	lsrs	r2, r1, #11
 80134c8:	4629      	mov	r1, r5
 80134ca:	ea42 5241 	orr.w	r2, r2, r1, lsl #21
 80134ce:	4629      	mov	r1, r5
 80134d0:	0acb      	lsrs	r3, r1, #11
 80134d2:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

	if (xtalk_total_events > 0xFFFFFFFF)
 80134d6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80134da:	2b01      	cmp	r3, #1
 80134dc:	d305      	bcc.n	80134ea <VL53LX_f_033+0x130>
		xtalk_total_events = 0xFFFFFFFF;
 80134de:	f04f 32ff 	mov.w	r2, #4294967295
 80134e2:	f04f 0300 	mov.w	r3, #0
 80134e6:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60





	for (i = 0; i < pxtalk_data->VL53LX_p_021; i++) {
 80134ea:	2300      	movs	r3, #0
 80134ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80134f0:	e041      	b.n	8013576 <VL53LX_f_033+0x1bc>
		xtalk_temp_bin = (uint64_t)pxtalk_data->bin_data[i] *
 80134f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80134f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80134f8:	3302      	adds	r3, #2
 80134fa:	009b      	lsls	r3, r3, #2
 80134fc:	4413      	add	r3, r2
 80134fe:	685b      	ldr	r3, [r3, #4]
 8013500:	2200      	movs	r2, #0
 8013502:	60bb      	str	r3, [r7, #8]
 8013504:	60fa      	str	r2, [r7, #12]
 8013506:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013508:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 801350c:	4622      	mov	r2, r4
 801350e:	fb02 f203 	mul.w	r2, r2, r3
 8013512:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013514:	4629      	mov	r1, r5
 8013516:	fb01 f303 	mul.w	r3, r1, r3
 801351a:	4413      	add	r3, r2
 801351c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801351e:	4621      	mov	r1, r4
 8013520:	fba2 8901 	umull	r8, r9, r2, r1
 8013524:	444b      	add	r3, r9
 8013526:	4699      	mov	r9, r3
 8013528:	e9c7 8912 	strd	r8, r9, [r7, #72]	@ 0x48
 801352c:	e9c7 8912 	strd	r8, r9, [r7, #72]	@ 0x48
				(uint64_t)xtalk_total_events;
		xtalk_temp_bin = do_division_u((xtalk_temp_bin + 512), 1024);
 8013530:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8013534:	f512 7100 	adds.w	r1, r2, #512	@ 0x200
 8013538:	6039      	str	r1, [r7, #0]
 801353a:	f143 0300 	adc.w	r3, r3, #0
 801353e:	607b      	str	r3, [r7, #4]
 8013540:	f04f 0200 	mov.w	r2, #0
 8013544:	f04f 0300 	mov.w	r3, #0
 8013548:	e9d7 4500 	ldrd	r4, r5, [r7]
 801354c:	4621      	mov	r1, r4
 801354e:	0a8a      	lsrs	r2, r1, #10
 8013550:	4629      	mov	r1, r5
 8013552:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8013556:	4629      	mov	r1, r5
 8013558:	0a8b      	lsrs	r3, r1, #10
 801355a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

		pxtalkcount_data->bin_data[i] = (uint32_t)xtalk_temp_bin;
 801355e:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8013562:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8013564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013566:	3206      	adds	r2, #6
 8013568:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < pxtalk_data->VL53LX_p_021; i++) {
 801356c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8013570:	3301      	adds	r3, #1
 8013572:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8013576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013578:	7a9b      	ldrb	r3, [r3, #10]
 801357a:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801357e:	429a      	cmp	r2, r3
 8013580:	d3b7      	bcc.n	80134f2 <VL53LX_f_033+0x138>
			"bin_data", pxtalkcount_data->bin_data[i]);
	}

	LOG_FUNCTION_END(status);

	return status;
 8013582:	f997 305e 	ldrsb.w	r3, [r7, #94]	@ 0x5e
}
 8013586:	4618      	mov	r0, r3
 8013588:	3768      	adds	r7, #104	@ 0x68
 801358a:	46bd      	mov	sp, r7
 801358c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08013590 <_I2CWrite>:
unsigned char SPI2C_Buffer[256];

/* Private functions prototypes */
static VL53LX_Error VL53LX_Delay(VL53LX_DEV Dev, uint32_t Delay);

int _I2CWrite(VL53LX_DEV Dev, uint8_t *pdata, uint32_t count) {
 8013590:	b580      	push	{r7, lr}
 8013592:	b084      	sub	sp, #16
 8013594:	af00      	add	r7, sp, #0
 8013596:	60f8      	str	r0, [r7, #12]
 8013598:	60b9      	str	r1, [r7, #8]
 801359a:	607a      	str	r2, [r7, #4]
	return Dev->IO.WriteReg(Dev->IO.Address, pdata, count);
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	68db      	ldr	r3, [r3, #12]
 80135a0:	68fa      	ldr	r2, [r7, #12]
 80135a2:	8910      	ldrh	r0, [r2, #8]
 80135a4:	687a      	ldr	r2, [r7, #4]
 80135a6:	b292      	uxth	r2, r2
 80135a8:	68b9      	ldr	r1, [r7, #8]
 80135aa:	4798      	blx	r3
 80135ac:	4603      	mov	r3, r0
}
 80135ae:	4618      	mov	r0, r3
 80135b0:	3710      	adds	r7, #16
 80135b2:	46bd      	mov	sp, r7
 80135b4:	bd80      	pop	{r7, pc}

080135b6 <_I2CRead>:

int _I2CRead(VL53LX_DEV Dev, uint8_t *pdata, uint32_t count) {
 80135b6:	b580      	push	{r7, lr}
 80135b8:	b084      	sub	sp, #16
 80135ba:	af00      	add	r7, sp, #0
 80135bc:	60f8      	str	r0, [r7, #12]
 80135be:	60b9      	str	r1, [r7, #8]
 80135c0:	607a      	str	r2, [r7, #4]
	return Dev->IO.ReadReg(Dev->IO.Address, pdata, count);
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	691b      	ldr	r3, [r3, #16]
 80135c6:	68fa      	ldr	r2, [r7, #12]
 80135c8:	8910      	ldrh	r0, [r2, #8]
 80135ca:	687a      	ldr	r2, [r7, #4]
 80135cc:	b292      	uxth	r2, r2
 80135ce:	68b9      	ldr	r1, [r7, #8]
 80135d0:	4798      	blx	r3
 80135d2:	4603      	mov	r3, r0
}
 80135d4:	4618      	mov	r0, r3
 80135d6:	3710      	adds	r7, #16
 80135d8:	46bd      	mov	sp, r7
 80135da:	bd80      	pop	{r7, pc}

080135dc <VL53LX_WriteMulti>:

VL53LX_Error VL53LX_WriteMulti(VL53LX_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 80135dc:	b580      	push	{r7, lr}
 80135de:	b086      	sub	sp, #24
 80135e0:	af00      	add	r7, sp, #0
 80135e2:	60f8      	str	r0, [r7, #12]
 80135e4:	607a      	str	r2, [r7, #4]
 80135e6:	603b      	str	r3, [r7, #0]
 80135e8:	460b      	mov	r3, r1
 80135ea:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 80135ec:	2300      	movs	r3, #0
 80135ee:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 80135f0:	683b      	ldr	r3, [r7, #0]
 80135f2:	2bff      	cmp	r3, #255	@ 0xff
 80135f4:	d902      	bls.n	80135fc <VL53LX_WriteMulti+0x20>
        return VL53LX_ERROR_INVALID_PARAMS;
 80135f6:	f06f 0303 	mvn.w	r3, #3
 80135fa:	e01d      	b.n	8013638 <VL53LX_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 80135fc:	897b      	ldrh	r3, [r7, #10]
 80135fe:	0a1b      	lsrs	r3, r3, #8
 8013600:	b29b      	uxth	r3, r3
 8013602:	b2da      	uxtb	r2, r3
 8013604:	4b0e      	ldr	r3, [pc, #56]	@ (8013640 <VL53LX_WriteMulti+0x64>)
 8013606:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8013608:	897b      	ldrh	r3, [r7, #10]
 801360a:	b2da      	uxtb	r2, r3
 801360c:	4b0c      	ldr	r3, [pc, #48]	@ (8013640 <VL53LX_WriteMulti+0x64>)
 801360e:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 8013610:	683a      	ldr	r2, [r7, #0]
 8013612:	6879      	ldr	r1, [r7, #4]
 8013614:	480b      	ldr	r0, [pc, #44]	@ (8013644 <VL53LX_WriteMulti+0x68>)
 8013616:	f00b fb74 	bl	801ed02 <memcpy>
    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 801361a:	683b      	ldr	r3, [r7, #0]
 801361c:	3302      	adds	r3, #2
 801361e:	461a      	mov	r2, r3
 8013620:	4907      	ldr	r1, [pc, #28]	@ (8013640 <VL53LX_WriteMulti+0x64>)
 8013622:	68f8      	ldr	r0, [r7, #12]
 8013624:	f7ff ffb4 	bl	8013590 <_I2CWrite>
 8013628:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801362a:	693b      	ldr	r3, [r7, #16]
 801362c:	2b00      	cmp	r3, #0
 801362e:	d001      	beq.n	8013634 <VL53LX_WriteMulti+0x58>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 8013630:	23f3      	movs	r3, #243	@ 0xf3
 8013632:	75fb      	strb	r3, [r7, #23]
    }
    VL53LX_PutI2cBus();
    return Status;
 8013634:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013638:	4618      	mov	r0, r3
 801363a:	3718      	adds	r7, #24
 801363c:	46bd      	mov	sp, r7
 801363e:	bd80      	pop	{r7, pc}
 8013640:	200077c0 	.word	0x200077c0
 8013644:	200077c2 	.word	0x200077c2

08013648 <VL53LX_ReadMulti>:

VL53LX_Error VL53LX_ReadMulti(VL53LX_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8013648:	b580      	push	{r7, lr}
 801364a:	b086      	sub	sp, #24
 801364c:	af00      	add	r7, sp, #0
 801364e:	60f8      	str	r0, [r7, #12]
 8013650:	607a      	str	r2, [r7, #4]
 8013652:	603b      	str	r3, [r7, #0]
 8013654:	460b      	mov	r3, r1
 8013656:	817b      	strh	r3, [r7, #10]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 8013658:	2300      	movs	r3, #0
 801365a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 801365c:	897b      	ldrh	r3, [r7, #10]
 801365e:	0a1b      	lsrs	r3, r3, #8
 8013660:	b29b      	uxth	r3, r3
 8013662:	b2da      	uxtb	r2, r3
 8013664:	4b12      	ldr	r3, [pc, #72]	@ (80136b0 <VL53LX_ReadMulti+0x68>)
 8013666:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8013668:	897b      	ldrh	r3, [r7, #10]
 801366a:	b2da      	uxtb	r2, r3
 801366c:	4b10      	ldr	r3, [pc, #64]	@ (80136b0 <VL53LX_ReadMulti+0x68>)
 801366e:	705a      	strb	r2, [r3, #1]
    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8013670:	2202      	movs	r2, #2
 8013672:	490f      	ldr	r1, [pc, #60]	@ (80136b0 <VL53LX_ReadMulti+0x68>)
 8013674:	68f8      	ldr	r0, [r7, #12]
 8013676:	f7ff ff8b 	bl	8013590 <_I2CWrite>
 801367a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801367c:	693b      	ldr	r3, [r7, #16]
 801367e:	2b00      	cmp	r3, #0
 8013680:	d002      	beq.n	8013688 <VL53LX_ReadMulti+0x40>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 8013682:	23f3      	movs	r3, #243	@ 0xf3
 8013684:	75fb      	strb	r3, [r7, #23]
        goto done;
 8013686:	e00c      	b.n	80136a2 <VL53LX_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8013688:	683a      	ldr	r2, [r7, #0]
 801368a:	6879      	ldr	r1, [r7, #4]
 801368c:	68f8      	ldr	r0, [r7, #12]
 801368e:	f7ff ff92 	bl	80135b6 <_I2CRead>
 8013692:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8013694:	693b      	ldr	r3, [r7, #16]
 8013696:	2b00      	cmp	r3, #0
 8013698:	d002      	beq.n	80136a0 <VL53LX_ReadMulti+0x58>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 801369a:	23f3      	movs	r3, #243	@ 0xf3
 801369c:	75fb      	strb	r3, [r7, #23]
 801369e:	e000      	b.n	80136a2 <VL53LX_ReadMulti+0x5a>
    }
done:
 80136a0:	bf00      	nop
    VL53LX_PutI2cBus();
    return Status;
 80136a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80136a6:	4618      	mov	r0, r3
 80136a8:	3718      	adds	r7, #24
 80136aa:	46bd      	mov	sp, r7
 80136ac:	bd80      	pop	{r7, pc}
 80136ae:	bf00      	nop
 80136b0:	200077c0 	.word	0x200077c0

080136b4 <VL53LX_WrByte>:

VL53LX_Error VL53LX_WrByte(VL53LX_DEV Dev, uint16_t index, uint8_t data) {
 80136b4:	b580      	push	{r7, lr}
 80136b6:	b084      	sub	sp, #16
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	6078      	str	r0, [r7, #4]
 80136bc:	460b      	mov	r3, r1
 80136be:	807b      	strh	r3, [r7, #2]
 80136c0:	4613      	mov	r3, r2
 80136c2:	707b      	strb	r3, [r7, #1]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 80136c4:	2300      	movs	r3, #0
 80136c6:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80136c8:	887b      	ldrh	r3, [r7, #2]
 80136ca:	0a1b      	lsrs	r3, r3, #8
 80136cc:	b29b      	uxth	r3, r3
 80136ce:	b2da      	uxtb	r2, r3
 80136d0:	4b0c      	ldr	r3, [pc, #48]	@ (8013704 <VL53LX_WrByte+0x50>)
 80136d2:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80136d4:	887b      	ldrh	r3, [r7, #2]
 80136d6:	b2da      	uxtb	r2, r3
 80136d8:	4b0a      	ldr	r3, [pc, #40]	@ (8013704 <VL53LX_WrByte+0x50>)
 80136da:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 80136dc:	4a09      	ldr	r2, [pc, #36]	@ (8013704 <VL53LX_WrByte+0x50>)
 80136de:	787b      	ldrb	r3, [r7, #1]
 80136e0:	7093      	strb	r3, [r2, #2]

    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80136e2:	2203      	movs	r2, #3
 80136e4:	4907      	ldr	r1, [pc, #28]	@ (8013704 <VL53LX_WrByte+0x50>)
 80136e6:	6878      	ldr	r0, [r7, #4]
 80136e8:	f7ff ff52 	bl	8013590 <_I2CWrite>
 80136ec:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80136ee:	68bb      	ldr	r3, [r7, #8]
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d001      	beq.n	80136f8 <VL53LX_WrByte+0x44>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 80136f4:	23f3      	movs	r3, #243	@ 0xf3
 80136f6:	73fb      	strb	r3, [r7, #15]
    }
    VL53LX_PutI2cBus();
    return Status;
 80136f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80136fc:	4618      	mov	r0, r3
 80136fe:	3710      	adds	r7, #16
 8013700:	46bd      	mov	sp, r7
 8013702:	bd80      	pop	{r7, pc}
 8013704:	200077c0 	.word	0x200077c0

08013708 <VL53LX_WrWord>:

VL53LX_Error VL53LX_WrWord(VL53LX_DEV Dev, uint16_t index, uint16_t data) {
 8013708:	b580      	push	{r7, lr}
 801370a:	b084      	sub	sp, #16
 801370c:	af00      	add	r7, sp, #0
 801370e:	6078      	str	r0, [r7, #4]
 8013710:	460b      	mov	r3, r1
 8013712:	807b      	strh	r3, [r7, #2]
 8013714:	4613      	mov	r3, r2
 8013716:	803b      	strh	r3, [r7, #0]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 8013718:	2300      	movs	r3, #0
 801371a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 801371c:	887b      	ldrh	r3, [r7, #2]
 801371e:	0a1b      	lsrs	r3, r3, #8
 8013720:	b29b      	uxth	r3, r3
 8013722:	b2da      	uxtb	r2, r3
 8013724:	4b10      	ldr	r3, [pc, #64]	@ (8013768 <VL53LX_WrWord+0x60>)
 8013726:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8013728:	887b      	ldrh	r3, [r7, #2]
 801372a:	b2da      	uxtb	r2, r3
 801372c:	4b0e      	ldr	r3, [pc, #56]	@ (8013768 <VL53LX_WrWord+0x60>)
 801372e:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data >> 8;
 8013730:	883b      	ldrh	r3, [r7, #0]
 8013732:	0a1b      	lsrs	r3, r3, #8
 8013734:	b29b      	uxth	r3, r3
 8013736:	b2da      	uxtb	r2, r3
 8013738:	4b0b      	ldr	r3, [pc, #44]	@ (8013768 <VL53LX_WrWord+0x60>)
 801373a:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = data & 0x00FF;
 801373c:	883b      	ldrh	r3, [r7, #0]
 801373e:	b2da      	uxtb	r2, r3
 8013740:	4b09      	ldr	r3, [pc, #36]	@ (8013768 <VL53LX_WrWord+0x60>)
 8013742:	70da      	strb	r2, [r3, #3]

    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 4);
 8013744:	2204      	movs	r2, #4
 8013746:	4908      	ldr	r1, [pc, #32]	@ (8013768 <VL53LX_WrWord+0x60>)
 8013748:	6878      	ldr	r0, [r7, #4]
 801374a:	f7ff ff21 	bl	8013590 <_I2CWrite>
 801374e:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8013750:	68bb      	ldr	r3, [r7, #8]
 8013752:	2b00      	cmp	r3, #0
 8013754:	d001      	beq.n	801375a <VL53LX_WrWord+0x52>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 8013756:	23f3      	movs	r3, #243	@ 0xf3
 8013758:	73fb      	strb	r3, [r7, #15]
    }
    VL53LX_PutI2cBus();
    return Status;
 801375a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801375e:	4618      	mov	r0, r3
 8013760:	3710      	adds	r7, #16
 8013762:	46bd      	mov	sp, r7
 8013764:	bd80      	pop	{r7, pc}
 8013766:	bf00      	nop
 8013768:	200077c0 	.word	0x200077c0

0801376c <VL53LX_RdByte>:
    Status = VL53LX_WrByte(Dev, index, data);
done:
    return Status;
}

VL53LX_Error VL53LX_RdByte(VL53LX_DEV Dev, uint16_t index, uint8_t *data) {
 801376c:	b580      	push	{r7, lr}
 801376e:	b086      	sub	sp, #24
 8013770:	af00      	add	r7, sp, #0
 8013772:	60f8      	str	r0, [r7, #12]
 8013774:	460b      	mov	r3, r1
 8013776:	607a      	str	r2, [r7, #4]
 8013778:	817b      	strh	r3, [r7, #10]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 801377a:	2300      	movs	r3, #0
 801377c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 801377e:	897b      	ldrh	r3, [r7, #10]
 8013780:	0a1b      	lsrs	r3, r3, #8
 8013782:	b29b      	uxth	r3, r3
 8013784:	b2da      	uxtb	r2, r3
 8013786:	4b12      	ldr	r3, [pc, #72]	@ (80137d0 <VL53LX_RdByte+0x64>)
 8013788:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 801378a:	897b      	ldrh	r3, [r7, #10]
 801378c:	b2da      	uxtb	r2, r3
 801378e:	4b10      	ldr	r3, [pc, #64]	@ (80137d0 <VL53LX_RdByte+0x64>)
 8013790:	705a      	strb	r2, [r3, #1]
    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8013792:	2202      	movs	r2, #2
 8013794:	490e      	ldr	r1, [pc, #56]	@ (80137d0 <VL53LX_RdByte+0x64>)
 8013796:	68f8      	ldr	r0, [r7, #12]
 8013798:	f7ff fefa 	bl	8013590 <_I2CWrite>
 801379c:	6138      	str	r0, [r7, #16]
    if( status_int ){
 801379e:	693b      	ldr	r3, [r7, #16]
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d002      	beq.n	80137aa <VL53LX_RdByte+0x3e>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 80137a4:	23f3      	movs	r3, #243	@ 0xf3
 80137a6:	75fb      	strb	r3, [r7, #23]
        goto done;
 80137a8:	e00c      	b.n	80137c4 <VL53LX_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 80137aa:	2201      	movs	r2, #1
 80137ac:	6879      	ldr	r1, [r7, #4]
 80137ae:	68f8      	ldr	r0, [r7, #12]
 80137b0:	f7ff ff01 	bl	80135b6 <_I2CRead>
 80137b4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80137b6:	693b      	ldr	r3, [r7, #16]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d002      	beq.n	80137c2 <VL53LX_RdByte+0x56>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 80137bc:	23f3      	movs	r3, #243	@ 0xf3
 80137be:	75fb      	strb	r3, [r7, #23]
 80137c0:	e000      	b.n	80137c4 <VL53LX_RdByte+0x58>
    }
done:
 80137c2:	bf00      	nop
    VL53LX_PutI2cBus();
    return Status;
 80137c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80137c8:	4618      	mov	r0, r3
 80137ca:	3718      	adds	r7, #24
 80137cc:	46bd      	mov	sp, r7
 80137ce:	bd80      	pop	{r7, pc}
 80137d0:	200077c0 	.word	0x200077c0

080137d4 <VL53LX_RdWord>:

VL53LX_Error VL53LX_RdWord(VL53LX_DEV Dev, uint16_t index, uint16_t *data) {
 80137d4:	b580      	push	{r7, lr}
 80137d6:	b086      	sub	sp, #24
 80137d8:	af00      	add	r7, sp, #0
 80137da:	60f8      	str	r0, [r7, #12]
 80137dc:	460b      	mov	r3, r1
 80137de:	607a      	str	r2, [r7, #4]
 80137e0:	817b      	strh	r3, [r7, #10]
    VL53LX_Error Status = VL53LX_ERROR_NONE;
 80137e2:	2300      	movs	r3, #0
 80137e4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80137e6:	897b      	ldrh	r3, [r7, #10]
 80137e8:	0a1b      	lsrs	r3, r3, #8
 80137ea:	b29b      	uxth	r3, r3
 80137ec:	b2da      	uxtb	r2, r3
 80137ee:	4b17      	ldr	r3, [pc, #92]	@ (801384c <VL53LX_RdWord+0x78>)
 80137f0:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 80137f2:	897b      	ldrh	r3, [r7, #10]
 80137f4:	b2da      	uxtb	r2, r3
 80137f6:	4b15      	ldr	r3, [pc, #84]	@ (801384c <VL53LX_RdWord+0x78>)
 80137f8:	705a      	strb	r2, [r3, #1]
    VL53LX_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80137fa:	2202      	movs	r2, #2
 80137fc:	4913      	ldr	r1, [pc, #76]	@ (801384c <VL53LX_RdWord+0x78>)
 80137fe:	68f8      	ldr	r0, [r7, #12]
 8013800:	f7ff fec6 	bl	8013590 <_I2CWrite>
 8013804:	6138      	str	r0, [r7, #16]

    if( status_int ){
 8013806:	693b      	ldr	r3, [r7, #16]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d002      	beq.n	8013812 <VL53LX_RdWord+0x3e>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 801380c:	23f3      	movs	r3, #243	@ 0xf3
 801380e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8013810:	e015      	b.n	801383e <VL53LX_RdWord+0x6a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8013812:	2202      	movs	r2, #2
 8013814:	490d      	ldr	r1, [pc, #52]	@ (801384c <VL53LX_RdWord+0x78>)
 8013816:	68f8      	ldr	r0, [r7, #12]
 8013818:	f7ff fecd 	bl	80135b6 <_I2CRead>
 801381c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801381e:	693b      	ldr	r3, [r7, #16]
 8013820:	2b00      	cmp	r3, #0
 8013822:	d002      	beq.n	801382a <VL53LX_RdWord+0x56>
        Status = VL53LX_ERROR_CONTROL_INTERFACE;
 8013824:	23f3      	movs	r3, #243	@ 0xf3
 8013826:	75fb      	strb	r3, [r7, #23]
        goto done;
 8013828:	e009      	b.n	801383e <VL53LX_RdWord+0x6a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 801382a:	4b08      	ldr	r3, [pc, #32]	@ (801384c <VL53LX_RdWord+0x78>)
 801382c:	781b      	ldrb	r3, [r3, #0]
 801382e:	021b      	lsls	r3, r3, #8
 8013830:	b29b      	uxth	r3, r3
 8013832:	4a06      	ldr	r2, [pc, #24]	@ (801384c <VL53LX_RdWord+0x78>)
 8013834:	7852      	ldrb	r2, [r2, #1]
 8013836:	4413      	add	r3, r2
 8013838:	b29a      	uxth	r2, r3
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	801a      	strh	r2, [r3, #0]
done:
    VL53LX_PutI2cBus();
    return Status;
 801383e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013842:	4618      	mov	r0, r3
 8013844:	3718      	adds	r7, #24
 8013846:	46bd      	mov	sp, r7
 8013848:	bd80      	pop	{r7, pc}
 801384a:	bf00      	nop
 801384c:	200077c0 	.word	0x200077c0

08013850 <VL53LX_GetTickCount>:
    VL53LX_PutI2cBus();
    return Status;
}

VL53LX_Error VL53LX_GetTickCount(VL53LX_DEV Dev, uint32_t *ptick_count_ms)
{
 8013850:	b580      	push	{r7, lr}
 8013852:	b084      	sub	sp, #16
 8013854:	af00      	add	r7, sp, #0
 8013856:	6078      	str	r0, [r7, #4]
 8013858:	6039      	str	r1, [r7, #0]

    /* Returns current tick count in [ms] */

	VL53LX_Error status  = VL53LX_ERROR_NONE;
 801385a:	2300      	movs	r3, #0
 801385c:	73fb      	strb	r3, [r7, #15]

	*ptick_count_ms = Dev->IO.GetTick();
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	695b      	ldr	r3, [r3, #20]
 8013862:	4798      	blx	r3
 8013864:	4603      	mov	r3, r0
 8013866:	461a      	mov	r2, r3
 8013868:	683b      	ldr	r3, [r7, #0]
 801386a:	601a      	str	r2, [r3, #0]
		VL53LX_TRACE_LEVEL_DEBUG,
		"VL53LX_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 801386c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013870:	4618      	mov	r0, r3
 8013872:	3710      	adds	r7, #16
 8013874:	46bd      	mov	sp, r7
 8013876:	bd80      	pop	{r7, pc}

08013878 <VL53LX_WaitMs>:
	
	trace_print(VL53LX_TRACE_LEVEL_INFO, "VL53LX_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53LX_ERROR_NONE;
}

VL53LX_Error VL53LX_WaitMs(VL53LX_DEV Dev, int32_t wait_ms){
 8013878:	b580      	push	{r7, lr}
 801387a:	b082      	sub	sp, #8
 801387c:	af00      	add	r7, sp, #0
 801387e:	6078      	str	r0, [r7, #4]
 8013880:	6039      	str	r1, [r7, #0]
	VL53LX_Delay(Dev, wait_ms);
 8013882:	683b      	ldr	r3, [r7, #0]
 8013884:	4619      	mov	r1, r3
 8013886:	6878      	ldr	r0, [r7, #4]
 8013888:	f000 f8d2 	bl	8013a30 <VL53LX_Delay>
    return VL53LX_ERROR_NONE;
 801388c:	2300      	movs	r3, #0
}
 801388e:	4618      	mov	r0, r3
 8013890:	3708      	adds	r7, #8
 8013892:	46bd      	mov	sp, r7
 8013894:	bd80      	pop	{r7, pc}
	...

08013898 <VL53LX_WaitUs>:

VL53LX_Error VL53LX_WaitUs(VL53LX_DEV Dev, int32_t wait_us){
 8013898:	b580      	push	{r7, lr}
 801389a:	b082      	sub	sp, #8
 801389c:	af00      	add	r7, sp, #0
 801389e:	6078      	str	r0, [r7, #4]
 80138a0:	6039      	str	r1, [r7, #0]
	VL53LX_Delay(Dev, wait_us/1000);
 80138a2:	683b      	ldr	r3, [r7, #0]
 80138a4:	4a07      	ldr	r2, [pc, #28]	@ (80138c4 <VL53LX_WaitUs+0x2c>)
 80138a6:	fb82 1203 	smull	r1, r2, r2, r3
 80138aa:	1192      	asrs	r2, r2, #6
 80138ac:	17db      	asrs	r3, r3, #31
 80138ae:	1ad3      	subs	r3, r2, r3
 80138b0:	4619      	mov	r1, r3
 80138b2:	6878      	ldr	r0, [r7, #4]
 80138b4:	f000 f8bc 	bl	8013a30 <VL53LX_Delay>
    return VL53LX_ERROR_NONE;
 80138b8:	2300      	movs	r3, #0
}
 80138ba:	4618      	mov	r0, r3
 80138bc:	3708      	adds	r7, #8
 80138be:	46bd      	mov	sp, r7
 80138c0:	bd80      	pop	{r7, pc}
 80138c2:	bf00      	nop
 80138c4:	10624dd3 	.word	0x10624dd3

080138c8 <VL53LX_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 80138c8:	b590      	push	{r4, r7, lr}
 80138ca:	f5ad 7d0b 	sub.w	sp, sp, #556	@ 0x22c
 80138ce:	af00      	add	r7, sp, #0
 80138d0:	f507 740a 	add.w	r4, r7, #552	@ 0x228
 80138d4:	f5a4 7407 	sub.w	r4, r4, #540	@ 0x21c
 80138d8:	6020      	str	r0, [r4, #0]
 80138da:	f507 700a 	add.w	r0, r7, #552	@ 0x228
 80138de:	f5a0 7008 	sub.w	r0, r0, #544	@ 0x220
 80138e2:	6001      	str	r1, [r0, #0]
 80138e4:	4619      	mov	r1, r3
 80138e6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80138ea:	f2a3 2322 	subw	r3, r3, #546	@ 0x222
 80138ee:	801a      	strh	r2, [r3, #0]
 80138f0:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80138f4:	f2a3 2323 	subw	r3, r3, #547	@ 0x223
 80138f8:	460a      	mov	r2, r1
 80138fa:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53LX_Error status         = VL53LX_ERROR_NONE;
 80138fc:	2300      	movs	r3, #0
 80138fe:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
	uint32_t     start_time_ms = 0;
 8013902:	2300      	movs	r3, #0
 8013904:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	uint32_t     current_time_ms = 0;
 8013908:	2300      	movs	r3, #0
 801390a:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	uint32_t     polling_time_ms = 0;
 801390e:	2300      	movs	r3, #0
 8013910:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
	uint8_t      byte_value      = 0;
 8013914:	2300      	movs	r3, #0
 8013916:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213
	uint8_t      found           = 0;
 801391a:	2300      	movs	r3, #0
 801391c:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f
#ifdef PAL_EXTENDED
	VL53LX_get_register_name(
			index,
			register_name);
#else
	VL53LX_COPYSTRING(register_name, "");
 8013920:	f107 0310 	add.w	r3, r7, #16
 8013924:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8013928:	4940      	ldr	r1, [pc, #256]	@ (8013a2c <VL53LX_WaitValueMaskEx+0x164>)
 801392a:	4618      	mov	r0, r3
 801392c:	f00b f940 	bl	801ebb0 <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53LX_GetTickCount(Dev, &start_time_ms);
 8013930:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8013934:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8013938:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 801393c:	4611      	mov	r1, r2
 801393e:	6818      	ldr	r0, [r3, #0]
 8013940:	f7ff ff86 	bl	8013850 <VL53LX_GetTickCount>
	VL53LX_set_trace_functions(VL53LX_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53LX_ERROR_NONE) &&
 8013944:	e04e      	b.n	80139e4 <VL53LX_WaitValueMaskEx+0x11c>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53LX_ERROR_NONE)
 8013946:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 801394a:	2b00      	cmp	r3, #0
 801394c:	d110      	bne.n	8013970 <VL53LX_WaitValueMaskEx+0xa8>
			status = VL53LX_RdByte(
 801394e:	f207 2213 	addw	r2, r7, #531	@ 0x213
 8013952:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8013956:	f2a3 2322 	subw	r3, r3, #546	@ 0x222
 801395a:	8819      	ldrh	r1, [r3, #0]
 801395c:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8013960:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8013964:	6818      	ldr	r0, [r3, #0]
 8013966:	f7ff ff01 	bl	801376c <VL53LX_RdByte>
 801396a:	4603      	mov	r3, r0
 801396c:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
							Dev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 8013970:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 8013974:	f897 3238 	ldrb.w	r3, [r7, #568]	@ 0x238
 8013978:	4013      	ands	r3, r2
 801397a:	b2db      	uxtb	r3, r3
 801397c:	f507 720a 	add.w	r2, r7, #552	@ 0x228
 8013980:	f2a2 2223 	subw	r2, r2, #547	@ 0x223
 8013984:	7812      	ldrb	r2, [r2, #0]
 8013986:	429a      	cmp	r2, r3
 8013988:	d102      	bne.n	8013990 <VL53LX_WaitValueMaskEx+0xc8>
			found = 1;
 801398a:	2301      	movs	r3, #1
 801398c:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f

		if (status == VL53LX_ERROR_NONE  &&
 8013990:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8013994:	2b00      	cmp	r3, #0
 8013996:	d114      	bne.n	80139c2 <VL53LX_WaitValueMaskEx+0xfa>
 8013998:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 801399c:	2b00      	cmp	r3, #0
 801399e:	d110      	bne.n	80139c2 <VL53LX_WaitValueMaskEx+0xfa>
			found == 0 &&
 80139a0:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d00c      	beq.n	80139c2 <VL53LX_WaitValueMaskEx+0xfa>
			poll_delay_ms > 0)
			status = VL53LX_WaitMs(
 80139a8:	f8d7 223c 	ldr.w	r2, [r7, #572]	@ 0x23c
 80139ac:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80139b0:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 80139b4:	4611      	mov	r1, r2
 80139b6:	6818      	ldr	r0, [r3, #0]
 80139b8:	f7ff ff5e 	bl	8013878 <VL53LX_WaitMs>
 80139bc:	4603      	mov	r3, r0
 80139be:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
					Dev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53LX_GetTickCount(Dev, &current_time_ms);
 80139c2:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 80139c6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80139ca:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 80139ce:	4611      	mov	r1, r2
 80139d0:	6818      	ldr	r0, [r3, #0]
 80139d2:	f7ff ff3d 	bl	8013850 <VL53LX_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 80139d6:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 80139da:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80139de:	1ad3      	subs	r3, r2, r3
 80139e0:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
		   (polling_time_ms < timeout_ms) &&
 80139e4:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 80139e8:	2b00      	cmp	r3, #0
 80139ea:	d10c      	bne.n	8013a06 <VL53LX_WaitValueMaskEx+0x13e>
	while ((status == VL53LX_ERROR_NONE) &&
 80139ec:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80139f0:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 80139f4:	f8d7 2220 	ldr.w	r2, [r7, #544]	@ 0x220
 80139f8:	681b      	ldr	r3, [r3, #0]
 80139fa:	429a      	cmp	r2, r3
 80139fc:	d203      	bcs.n	8013a06 <VL53LX_WaitValueMaskEx+0x13e>
		   (polling_time_ms < timeout_ms) &&
 80139fe:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	d09f      	beq.n	8013946 <VL53LX_WaitValueMaskEx+0x7e>
#ifdef VL53LX_LOG_ENABLE
	/* Restore function logging */
	VL53LX_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53LX_ERROR_NONE)
 8013a06:	f897 321f 	ldrb.w	r3, [r7, #543]	@ 0x21f
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d106      	bne.n	8013a1c <VL53LX_WaitValueMaskEx+0x154>
 8013a0e:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d102      	bne.n	8013a1c <VL53LX_WaitValueMaskEx+0x154>
		status = VL53LX_ERROR_TIME_OUT;
 8013a16:	23f9      	movs	r3, #249	@ 0xf9
 8013a18:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227

	return status;
 8013a1c:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
}
 8013a20:	4618      	mov	r0, r3
 8013a22:	f507 770b 	add.w	r7, r7, #556	@ 0x22c
 8013a26:	46bd      	mov	sp, r7
 8013a28:	bd90      	pop	{r4, r7, pc}
 8013a2a:	bf00      	nop
 8013a2c:	08020d98 	.word	0x08020d98

08013a30 <VL53LX_Delay>:
  * @param Dev   pointer to component object
  * @param Delay  specifies the delay time length, in milliseconds
  * @retval VL53LX_Error
  */
static VL53LX_Error VL53LX_Delay(VL53LX_DEV Dev, uint32_t Delay)
{
 8013a30:	b580      	push	{r7, lr}
 8013a32:	b084      	sub	sp, #16
 8013a34:	af00      	add	r7, sp, #0
 8013a36:	6078      	str	r0, [r7, #4]
 8013a38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = Dev->IO.GetTick();
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	695b      	ldr	r3, [r3, #20]
 8013a3e:	4798      	blx	r3
 8013a40:	4603      	mov	r3, r0
 8013a42:	60fb      	str	r3, [r7, #12]

  while ((Dev->IO.GetTick() - tickstart) < Delay)
 8013a44:	bf00      	nop
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	695b      	ldr	r3, [r3, #20]
 8013a4a:	4798      	blx	r3
 8013a4c:	4603      	mov	r3, r0
 8013a4e:	461a      	mov	r2, r3
 8013a50:	68fb      	ldr	r3, [r7, #12]
 8013a52:	1ad3      	subs	r3, r2, r3
 8013a54:	683a      	ldr	r2, [r7, #0]
 8013a56:	429a      	cmp	r2, r3
 8013a58:	d8f5      	bhi.n	8013a46 <VL53LX_Delay+0x16>
  {
  }

  return VL53LX_ERROR_NONE;
 8013a5a:	2300      	movs	r3, #0
}
 8013a5c:	4618      	mov	r0, r3
 8013a5e:	3710      	adds	r7, #16
 8013a60:	46bd      	mov	sp, r7
 8013a62:	bd80      	pop	{r7, pc}

08013a64 <VL53LX_ipp_hist_process_data>:
	VL53LX_xtalk_histogram_data_t     *pxtalk,
	uint8_t                           *pArea1,
	uint8_t                           *pArea2,
	uint8_t                           *phisto_merge_nb,
	VL53LX_range_results_t            *presults)
{
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b08c      	sub	sp, #48	@ 0x30
 8013a68:	af06      	add	r7, sp, #24
 8013a6a:	60f8      	str	r0, [r7, #12]
 8013a6c:	60b9      	str	r1, [r7, #8]
 8013a6e:	607a      	str	r2, [r7, #4]
 8013a70:	603b      	str	r3, [r7, #0]



	VL53LX_Error status         = VL53LX_ERROR_NONE;
 8013a72:	2300      	movs	r3, #0
 8013a74:	75fb      	strb	r3, [r7, #23]

	SUPPRESS_UNUSED_WARNING(Dev);

	status =
		VL53LX_hist_process_data(
 8013a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013a78:	9304      	str	r3, [sp, #16]
 8013a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013a7c:	9303      	str	r3, [sp, #12]
 8013a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a80:	9302      	str	r3, [sp, #8]
 8013a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a84:	9301      	str	r3, [sp, #4]
 8013a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a88:	9300      	str	r3, [sp, #0]
 8013a8a:	6a3b      	ldr	r3, [r7, #32]
 8013a8c:	683a      	ldr	r2, [r7, #0]
 8013a8e:	6879      	ldr	r1, [r7, #4]
 8013a90:	68b8      	ldr	r0, [r7, #8]
 8013a92:	f7fc ffe2 	bl	8010a5a <VL53LX_hist_process_data>
 8013a96:	4603      	mov	r3, r0
 8013a98:	75fb      	strb	r3, [r7, #23]
			pArea1,
			pArea2,
			presults,
			phisto_merge_nb);

	return status;
 8013a9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013a9e:	4618      	mov	r0, r3
 8013aa0:	3718      	adds	r7, #24
 8013aa2:	46bd      	mov	sp, r7
 8013aa4:	bd80      	pop	{r7, pc}

08013aa6 <VL53L4CX_RegisterBusIO>:
  * @param pObj    vl53l4cx context object.
  * @param pIO     BSP IO struct.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_RegisterBusIO(VL53L4CX_Object_t *pObj, VL53L4CX_IO_t *pIO)
{
 8013aa6:	b580      	push	{r7, lr}
 8013aa8:	b084      	sub	sp, #16
 8013aaa:	af00      	add	r7, sp, #0
 8013aac:	6078      	str	r0, [r7, #4]
 8013aae:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d103      	bne.n	8013abe <VL53L4CX_RegisterBusIO+0x18>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8013ab6:	f06f 0301 	mvn.w	r3, #1
 8013aba:	60fb      	str	r3, [r7, #12]
 8013abc:	e023      	b.n	8013b06 <VL53L4CX_RegisterBusIO+0x60>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8013abe:	683b      	ldr	r3, [r7, #0]
 8013ac0:	681a      	ldr	r2, [r3, #0]
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8013ac6:	683b      	ldr	r3, [r7, #0]
 8013ac8:	685a      	ldr	r2, [r3, #4]
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8013ace:	683b      	ldr	r3, [r7, #0]
 8013ad0:	891a      	ldrh	r2, [r3, #8]
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8013ad6:	683b      	ldr	r3, [r7, #0]
 8013ad8:	68da      	ldr	r2, [r3, #12]
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8013ade:	683b      	ldr	r3, [r7, #0]
 8013ae0:	691a      	ldr	r2, [r3, #16]
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 8013ae6:	683b      	ldr	r3, [r7, #0]
 8013ae8:	695a      	ldr	r2, [r3, #20]
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	615a      	str	r2, [r3, #20]

    if (pObj->IO.Init != NULL)
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	681b      	ldr	r3, [r3, #0]
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	d004      	beq.n	8013b00 <VL53L4CX_RegisterBusIO+0x5a>
    {
      ret = pObj->IO.Init();
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	681b      	ldr	r3, [r3, #0]
 8013afa:	4798      	blx	r3
 8013afc:	60f8      	str	r0, [r7, #12]
 8013afe:	e002      	b.n	8013b06 <VL53L4CX_RegisterBusIO+0x60>
    }
    else
    {
      ret = VL53L4CX_ERROR;
 8013b00:	f04f 33ff 	mov.w	r3, #4294967295
 8013b04:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8013b06:	68fb      	ldr	r3, [r7, #12]
}
 8013b08:	4618      	mov	r0, r3
 8013b0a:	3710      	adds	r7, #16
 8013b0c:	46bd      	mov	sp, r7
 8013b0e:	bd80      	pop	{r7, pc}

08013b10 <VL53L4CX_Init>:
  * @brief Initializes the vl53l4cx.
  * @param pObj    vl53l4cx context object.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_Init(VL53L4CX_Object_t *pObj)
{
 8013b10:	b580      	push	{r7, lr}
 8013b12:	b084      	sub	sp, #16
 8013b14:	af00      	add	r7, sp, #0
 8013b16:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (pObj->IsInitialized != 0U)
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013b1e:	f893 34e8 	ldrb.w	r3, [r3, #1256]	@ 0x4e8
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d003      	beq.n	8013b2e <VL53L4CX_Init+0x1e>
  {
    ret =  VL53L4CX_ERROR;
 8013b26:	f04f 33ff 	mov.w	r3, #4294967295
 8013b2a:	60fb      	str	r3, [r7, #12]
 8013b2c:	e043      	b.n	8013bb6 <VL53L4CX_Init+0xa6>
  }
  else if (VL53LX_WaitDeviceBooted(pObj) != VL53LX_ERROR_NONE)
 8013b2e:	6878      	ldr	r0, [r7, #4]
 8013b30:	f7ef ff18 	bl	8003964 <VL53LX_WaitDeviceBooted>
 8013b34:	4603      	mov	r3, r0
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d003      	beq.n	8013b42 <VL53L4CX_Init+0x32>
  {
    ret =  VL53L4CX_ERROR;
 8013b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8013b3e:	60fb      	str	r3, [r7, #12]
 8013b40:	e039      	b.n	8013bb6 <VL53L4CX_Init+0xa6>
  }
  else if (VL53LX_DataInit(pObj) != VL53LX_ERROR_NONE)
 8013b42:	6878      	ldr	r0, [r7, #4]
 8013b44:	f7ef feb3 	bl	80038ae <VL53LX_DataInit>
 8013b48:	4603      	mov	r3, r0
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d003      	beq.n	8013b56 <VL53L4CX_Init+0x46>
  {
    ret = VL53L4CX_ERROR;
 8013b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8013b52:	60fb      	str	r3, [r7, #12]
 8013b54:	e02f      	b.n	8013bb6 <VL53L4CX_Init+0xa6>
  }
  else if (VL53LX_PerformRefSpadManagement(pObj) != VL53LX_ERROR_NONE)
 8013b56:	6878      	ldr	r0, [r7, #4]
 8013b58:	f7f0 fdb0 	bl	80046bc <VL53LX_PerformRefSpadManagement>
 8013b5c:	4603      	mov	r3, r0
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d003      	beq.n	8013b6a <VL53L4CX_Init+0x5a>
  {
    ret = VL53L4CX_ERROR;
 8013b62:	f04f 33ff 	mov.w	r3, #4294967295
 8013b66:	60fb      	str	r3, [r7, #12]
 8013b68:	e025      	b.n	8013bb6 <VL53L4CX_Init+0xa6>
  }
  else
  {
    pObj->IsRanging = 0;
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013b70:	2200      	movs	r2, #0
 8013b72:	f883 24e9 	strb.w	r2, [r3, #1257]	@ 0x4e9
    pObj->IsBlocking = 0;
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013b7c:	2200      	movs	r2, #0
 8013b7e:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
    pObj->IsContinuous = 0;
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013b88:	2200      	movs	r2, #0
 8013b8a:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
    pObj->IsAmbientEnabled = 0;
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013b94:	2200      	movs	r2, #0
 8013b96:	f883 24ec 	strb.w	r2, [r3, #1260]	@ 0x4ec
    pObj->IsSignalEnabled = 0;
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013ba0:	2200      	movs	r2, #0
 8013ba2:	f883 24ed 	strb.w	r2, [r3, #1261]	@ 0x4ed
    pObj->IsInitialized = 1;
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013bac:	2201      	movs	r2, #1
 8013bae:	f883 24e8 	strb.w	r2, [r3, #1256]	@ 0x4e8
    ret = VL53L4CX_OK;
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8013bb6:	68fb      	ldr	r3, [r7, #12]
}
 8013bb8:	4618      	mov	r0, r3
 8013bba:	3710      	adds	r7, #16
 8013bbc:	46bd      	mov	sp, r7
 8013bbe:	bd80      	pop	{r7, pc}

08013bc0 <VL53L4CX_DeInit>:
  * @brief Deinitializes the vl53l4cx.
  * @param pObj    vl53l4cx context object.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_DeInit(VL53L4CX_Object_t *pObj)
{
 8013bc0:	b580      	push	{r7, lr}
 8013bc2:	b084      	sub	sp, #16
 8013bc4:	af00      	add	r7, sp, #0
 8013bc6:	6078      	str	r0, [r7, #4]
  int32_t ret = VL53L4CX_ERROR;
 8013bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8013bcc:	60fb      	str	r3, [r7, #12]

  if (pObj->IsInitialized == 1U)
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013bd4:	f893 34e8 	ldrb.w	r3, [r3, #1256]	@ 0x4e8
 8013bd8:	2b01      	cmp	r3, #1
 8013bda:	d111      	bne.n	8013c00 <VL53L4CX_DeInit+0x40>
  {
    /* De-initialize the vl53l4cx interface */
    if (pObj->IO.DeInit() != 0)
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	685b      	ldr	r3, [r3, #4]
 8013be0:	4798      	blx	r3
 8013be2:	4603      	mov	r3, r0
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	d003      	beq.n	8013bf0 <VL53L4CX_DeInit+0x30>
    {
      ret = VL53L4CX_ERROR;
 8013be8:	f04f 33ff 	mov.w	r3, #4294967295
 8013bec:	60fb      	str	r3, [r7, #12]
 8013bee:	e007      	b.n	8013c00 <VL53L4CX_DeInit+0x40>
    }
    else
    {
      ret = VL53L4CX_OK;
 8013bf0:	2300      	movs	r3, #0
 8013bf2:	60fb      	str	r3, [r7, #12]
      pObj->IsInitialized = 0;
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013bfa:	2200      	movs	r2, #0
 8013bfc:	f883 24e8 	strb.w	r2, [r3, #1256]	@ 0x4e8
    }
  }

  return ret;
 8013c00:	68fb      	ldr	r3, [r7, #12]
}
 8013c02:	4618      	mov	r0, r3
 8013c04:	3710      	adds	r7, #16
 8013c06:	46bd      	mov	sp, r7
 8013c08:	bd80      	pop	{r7, pc}

08013c0a <VL53L4CX_ReadID>:
  * @param pObj    vl53l4cx context object.
  * @param pId    Pointer to the device ID.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_ReadID(VL53L4CX_Object_t *pObj, uint32_t *pId)
{
 8013c0a:	b580      	push	{r7, lr}
 8013c0c:	b084      	sub	sp, #16
 8013c0e:	af00      	add	r7, sp, #0
 8013c10:	6078      	str	r0, [r7, #4]
 8013c12:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((pObj == NULL) || (pId == NULL))
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	d002      	beq.n	8013c20 <VL53L4CX_ReadID+0x16>
 8013c1a:	683b      	ldr	r3, [r7, #0]
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	d103      	bne.n	8013c28 <VL53L4CX_ReadID+0x1e>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8013c20:	f06f 0301 	mvn.w	r3, #1
 8013c24:	60fb      	str	r3, [r7, #12]
 8013c26:	e00a      	b.n	8013c3e <VL53L4CX_ReadID+0x34>
  }
  else
  {
    *pId = 0;
 8013c28:	683b      	ldr	r3, [r7, #0]
 8013c2a:	2200      	movs	r2, #0
 8013c2c:	601a      	str	r2, [r3, #0]
    ret = VL53LX_RdWord(pObj, VL53L4CX_ID_REG, (uint16_t *) pId);
 8013c2e:	683a      	ldr	r2, [r7, #0]
 8013c30:	f240 110f 	movw	r1, #271	@ 0x10f
 8013c34:	6878      	ldr	r0, [r7, #4]
 8013c36:	f7ff fdcd 	bl	80137d4 <VL53LX_RdWord>
 8013c3a:	4603      	mov	r3, r0
 8013c3c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8013c3e:	68fb      	ldr	r3, [r7, #12]
}
 8013c40:	4618      	mov	r0, r3
 8013c42:	3710      	adds	r7, #16
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd80      	pop	{r7, pc}

08013c48 <VL53L4CX_GetCapabilities>:
  * @param pObj    vl53l4cx context object.
  * @param pCap    Pointer to the vl53l4cx capabilities.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_GetCapabilities(VL53L4CX_Object_t *pObj, VL53L4CX_Capabilities_t *pCap)
{
 8013c48:	b480      	push	{r7}
 8013c4a:	b085      	sub	sp, #20
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	6078      	str	r0, [r7, #4]
 8013c50:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((pObj == NULL) || (pCap == NULL))
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d002      	beq.n	8013c5e <VL53L4CX_GetCapabilities+0x16>
 8013c58:	683b      	ldr	r3, [r7, #0]
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d103      	bne.n	8013c66 <VL53L4CX_GetCapabilities+0x1e>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8013c5e:	f06f 0301 	mvn.w	r3, #1
 8013c62:	60fb      	str	r3, [r7, #12]
 8013c64:	e00d      	b.n	8013c82 <VL53L4CX_GetCapabilities+0x3a>
  }
  else
  {
    pCap->NumberOfZones = 1;
 8013c66:	683b      	ldr	r3, [r7, #0]
 8013c68:	2201      	movs	r2, #1
 8013c6a:	601a      	str	r2, [r3, #0]
    pCap->MaxNumberOfTargetsPerZone = VL53L4CX_NB_TARGET_PER_ZONE;
 8013c6c:	683b      	ldr	r3, [r7, #0]
 8013c6e:	2204      	movs	r2, #4
 8013c70:	605a      	str	r2, [r3, #4]
    pCap->CustomROI = 1;
 8013c72:	683b      	ldr	r3, [r7, #0]
 8013c74:	2201      	movs	r2, #1
 8013c76:	609a      	str	r2, [r3, #8]
    pCap->ThresholdDetection = 0;
 8013c78:	683b      	ldr	r3, [r7, #0]
 8013c7a:	2200      	movs	r2, #0
 8013c7c:	60da      	str	r2, [r3, #12]

    ret = VL53L4CX_OK;
 8013c7e:	2300      	movs	r3, #0
 8013c80:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8013c82:	68fb      	ldr	r3, [r7, #12]
}
 8013c84:	4618      	mov	r0, r3
 8013c86:	3714      	adds	r7, #20
 8013c88:	46bd      	mov	sp, r7
 8013c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c8e:	4770      	bx	lr

08013c90 <VL53L4CX_ConfigProfile>:
  * @param pConfig    Pointer to the new configuration profile to be applied.
  * @note for VL53L4CX the profile corresponds to the distance modes.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_ConfigProfile(VL53L4CX_Object_t *pObj, VL53L4CX_ProfileConfig_t *pConfig)
{
 8013c90:	b580      	push	{r7, lr}
 8013c92:	b084      	sub	sp, #16
 8013c94:	af00      	add	r7, sp, #0
 8013c96:	6078      	str	r0, [r7, #4]
 8013c98:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t ranging_profile;

  if ((pObj != NULL) && (pConfig != NULL))
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d009      	beq.n	8013cb4 <VL53L4CX_ConfigProfile+0x24>
 8013ca0:	683b      	ldr	r3, [r7, #0]
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	d006      	beq.n	8013cb4 <VL53L4CX_ConfigProfile+0x24>
  {
    ranging_profile = pConfig->RangingProfile;
 8013ca6:	683b      	ldr	r3, [r7, #0]
 8013ca8:	781b      	ldrb	r3, [r3, #0]
 8013caa:	72fb      	strb	r3, [r7, #11]
  else
  {
    return VL53L4CX_INVALID_PARAM;
  }

  if ((ranging_profile != VL53L4CX_PROFILE_SHORT) &&
 8013cac:	7afb      	ldrb	r3, [r7, #11]
 8013cae:	2b01      	cmp	r3, #1
 8013cb0:	d103      	bne.n	8013cba <VL53L4CX_ConfigProfile+0x2a>
 8013cb2:	e00c      	b.n	8013cce <VL53L4CX_ConfigProfile+0x3e>
    return VL53L4CX_INVALID_PARAM;
 8013cb4:	f06f 0301 	mvn.w	r3, #1
 8013cb8:	e043      	b.n	8013d42 <VL53L4CX_ConfigProfile+0xb2>
  if ((ranging_profile != VL53L4CX_PROFILE_SHORT) &&
 8013cba:	7afb      	ldrb	r3, [r7, #11]
 8013cbc:	2b02      	cmp	r3, #2
 8013cbe:	d006      	beq.n	8013cce <VL53L4CX_ConfigProfile+0x3e>
      (ranging_profile != VL53L4CX_PROFILE_MEDIUM) &&
 8013cc0:	7afb      	ldrb	r3, [r7, #11]
 8013cc2:	2b03      	cmp	r3, #3
 8013cc4:	d003      	beq.n	8013cce <VL53L4CX_ConfigProfile+0x3e>
      (ranging_profile != VL53L4CX_PROFILE_LONG))
  {
    ret = VL53L4CX_INVALID_PARAM;
 8013cc6:	f06f 0301 	mvn.w	r3, #1
 8013cca:	60fb      	str	r3, [r7, #12]
 8013ccc:	e038      	b.n	8013d40 <VL53L4CX_ConfigProfile+0xb0>
  }
  else if (VL53LX_SetDistanceMode(pObj, ranging_profile) != VL53LX_ERROR_NONE)
 8013cce:	7afb      	ldrb	r3, [r7, #11]
 8013cd0:	4619      	mov	r1, r3
 8013cd2:	6878      	ldr	r0, [r7, #4]
 8013cd4:	f7ef ff27 	bl	8003b26 <VL53LX_SetDistanceMode>
 8013cd8:	4603      	mov	r3, r0
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d003      	beq.n	8013ce6 <VL53L4CX_ConfigProfile+0x56>
  {
    ret = VL53L4CX_ERROR;
 8013cde:	f04f 33ff 	mov.w	r3, #4294967295
 8013ce2:	60fb      	str	r3, [r7, #12]
 8013ce4:	e02c      	b.n	8013d40 <VL53L4CX_ConfigProfile+0xb0>
  }
  else if (VL53LX_SetMeasurementTimingBudgetMicroSeconds(
             pObj, (1000U * pConfig->TimingBudget)) != VL53LX_ERROR_NONE)
 8013ce6:	683b      	ldr	r3, [r7, #0]
 8013ce8:	685b      	ldr	r3, [r3, #4]
  else if (VL53LX_SetMeasurementTimingBudgetMicroSeconds(
 8013cea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013cee:	fb02 f303 	mul.w	r3, r2, r3
 8013cf2:	4619      	mov	r1, r3
 8013cf4:	6878      	ldr	r0, [r7, #4]
 8013cf6:	f7ef ff7f 	bl	8003bf8 <VL53LX_SetMeasurementTimingBudgetMicroSeconds>
 8013cfa:	4603      	mov	r3, r0
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	d003      	beq.n	8013d08 <VL53L4CX_ConfigProfile+0x78>
  {
    ret = VL53L4CX_ERROR;
 8013d00:	f04f 33ff 	mov.w	r3, #4294967295
 8013d04:	60fb      	str	r3, [r7, #12]
 8013d06:	e01b      	b.n	8013d40 <VL53L4CX_ConfigProfile+0xb0>
  }
  else
  {
    pObj->IsAmbientEnabled = (pConfig->EnableAmbient == 0U) ? 0U : 1U;
 8013d08:	683b      	ldr	r3, [r7, #0]
 8013d0a:	68db      	ldr	r3, [r3, #12]
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	bf14      	ite	ne
 8013d10:	2301      	movne	r3, #1
 8013d12:	2300      	moveq	r3, #0
 8013d14:	b2db      	uxtb	r3, r3
 8013d16:	461a      	mov	r2, r3
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013d1e:	f883 24ec 	strb.w	r2, [r3, #1260]	@ 0x4ec
    pObj->IsSignalEnabled = (pConfig->EnableSignal == 0U) ? 0U : 1U;
 8013d22:	683b      	ldr	r3, [r7, #0]
 8013d24:	691b      	ldr	r3, [r3, #16]
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	bf14      	ite	ne
 8013d2a:	2301      	movne	r3, #1
 8013d2c:	2300      	moveq	r3, #0
 8013d2e:	b2db      	uxtb	r3, r3
 8013d30:	461a      	mov	r2, r3
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013d38:	f883 24ed 	strb.w	r2, [r3, #1261]	@ 0x4ed

    ret = VL53L4CX_OK;
 8013d3c:	2300      	movs	r3, #0
 8013d3e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8013d40:	68fb      	ldr	r3, [r7, #12]
}
 8013d42:	4618      	mov	r0, r3
 8013d44:	3710      	adds	r7, #16
 8013d46:	46bd      	mov	sp, r7
 8013d48:	bd80      	pop	{r7, pc}

08013d4a <VL53L4CX_ConfigROI>:
  * @param pROIConfig    Pointer to the ROI configuration struct.
  * @note Minimal ROI size is 4x4 spads.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_ConfigROI(VL53L4CX_Object_t *pObj, VL53L4CX_ROIConfig_t *pROIConfig)
{
 8013d4a:	b580      	push	{r7, lr}
 8013d4c:	b084      	sub	sp, #16
 8013d4e:	af00      	add	r7, sp, #0
 8013d50:	6078      	str	r0, [r7, #4]
 8013d52:	6039      	str	r1, [r7, #0]
  int32_t ret;
  VL53LX_UserRoi_t roi_settings;

  if ((pObj == NULL) || (pROIConfig == NULL))
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d002      	beq.n	8013d60 <VL53L4CX_ConfigROI+0x16>
 8013d5a:	683b      	ldr	r3, [r7, #0]
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d103      	bne.n	8013d68 <VL53L4CX_ConfigROI+0x1e>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8013d60:	f06f 0301 	mvn.w	r3, #1
 8013d64:	60fb      	str	r3, [r7, #12]
 8013d66:	e01a      	b.n	8013d9e <VL53L4CX_ConfigROI+0x54>
  }
  else
  {
    roi_settings.BotRightX = pROIConfig->BotRightX;
 8013d68:	683b      	ldr	r3, [r7, #0]
 8013d6a:	789b      	ldrb	r3, [r3, #2]
 8013d6c:	72bb      	strb	r3, [r7, #10]
    roi_settings.BotRightY = pROIConfig->BotRightY;
 8013d6e:	683b      	ldr	r3, [r7, #0]
 8013d70:	78db      	ldrb	r3, [r3, #3]
 8013d72:	72fb      	strb	r3, [r7, #11]
    roi_settings.TopLeftX = pROIConfig->TopLeftX;
 8013d74:	683b      	ldr	r3, [r7, #0]
 8013d76:	781b      	ldrb	r3, [r3, #0]
 8013d78:	723b      	strb	r3, [r7, #8]
    roi_settings.TopLeftY = pROIConfig->TopLeftY;
 8013d7a:	683b      	ldr	r3, [r7, #0]
 8013d7c:	785b      	ldrb	r3, [r3, #1]
 8013d7e:	727b      	strb	r3, [r7, #9]

    if (VL53LX_SetUserROI(pObj, &roi_settings) != VL53LX_ERROR_NONE)
 8013d80:	f107 0308 	add.w	r3, r7, #8
 8013d84:	4619      	mov	r1, r3
 8013d86:	6878      	ldr	r0, [r7, #4]
 8013d88:	f7ef ffae 	bl	8003ce8 <VL53LX_SetUserROI>
 8013d8c:	4603      	mov	r3, r0
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d003      	beq.n	8013d9a <VL53L4CX_ConfigROI+0x50>
    {
      ret = VL53L4CX_ERROR;
 8013d92:	f04f 33ff 	mov.w	r3, #4294967295
 8013d96:	60fb      	str	r3, [r7, #12]
 8013d98:	e001      	b.n	8013d9e <VL53L4CX_ConfigROI+0x54>
    }
    else
    {
      ret = VL53L4CX_OK;
 8013d9a:	2300      	movs	r3, #0
 8013d9c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8013d9e:	68fb      	ldr	r3, [r7, #12]
}
 8013da0:	4618      	mov	r0, r3
 8013da2:	3710      	adds	r7, #16
 8013da4:	46bd      	mov	sp, r7
 8013da6:	bd80      	pop	{r7, pc}

08013da8 <VL53L4CX_ConfigIT>:
  * @param pITConfig    Pointer to the IT configuration struct.
  * @warning This device does not support this feature.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_ConfigIT(VL53L4CX_Object_t *pObj, VL53L4CX_ITConfig_t *pITConfig)
{
 8013da8:	b480      	push	{r7}
 8013daa:	b083      	sub	sp, #12
 8013dac:	af00      	add	r7, sp, #0
 8013dae:	6078      	str	r0, [r7, #4]
 8013db0:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  UNUSED(pITConfig);
  return VL53L4CX_NOT_IMPLEMENTED;
 8013db2:	f06f 0303 	mvn.w	r3, #3
}
 8013db6:	4618      	mov	r0, r3
 8013db8:	370c      	adds	r7, #12
 8013dba:	46bd      	mov	sp, r7
 8013dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dc0:	4770      	bx	lr

08013dc2 <VL53L4CX_GetDistance>:
  * @param pObj    vl53l4cx context object.
  * @param pResult    Pointer to the result struct.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_GetDistance(VL53L4CX_Object_t *pObj, VL53L4CX_Result_t *pResult)
{
 8013dc2:	b580      	push	{r7, lr}
 8013dc4:	b084      	sub	sp, #16
 8013dc6:	af00      	add	r7, sp, #0
 8013dc8:	6078      	str	r0, [r7, #4]
 8013dca:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = VL53L4CX_OK;
 8013dcc:	2300      	movs	r3, #0
 8013dce:	60fb      	str	r3, [r7, #12]
  if ((pObj == NULL) || (pResult == NULL))
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d002      	beq.n	8013ddc <VL53L4CX_GetDistance+0x1a>
 8013dd6:	683b      	ldr	r3, [r7, #0]
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	d103      	bne.n	8013de4 <VL53L4CX_GetDistance+0x22>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8013ddc:	f06f 0301 	mvn.w	r3, #1
 8013de0:	60fb      	str	r3, [r7, #12]
 8013de2:	e009      	b.n	8013df8 <VL53L4CX_GetDistance+0x36>
  }
  else if (pObj->IsRanging == 0U)
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013dea:	f893 34e9 	ldrb.w	r3, [r3, #1257]	@ 0x4e9
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d102      	bne.n	8013df8 <VL53L4CX_GetDistance+0x36>
  {
    ret = VL53L4CX_ERROR;
 8013df2:	f04f 33ff 	mov.w	r3, #4294967295
 8013df6:	60fb      	str	r3, [r7, #12]
  }
  if (ret == VL53L4CX_OK)
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d112      	bne.n	8013e24 <VL53L4CX_GetDistance+0x62>
  {
    if (pObj->IsBlocking == 1U)
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013e04:	f893 34ea 	ldrb.w	r3, [r3, #1258]	@ 0x4ea
 8013e08:	2b01      	cmp	r3, #1
 8013e0a:	d106      	bne.n	8013e1a <VL53L4CX_GetDistance+0x58>
    {
      ret = vl53l4cx_poll_for_measurement(pObj, V53L3CX_POLL_TIMEOUT);
 8013e0c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8013e10:	6878      	ldr	r0, [r7, #4]
 8013e12:	f000 f931 	bl	8014078 <vl53l4cx_poll_for_measurement>
 8013e16:	60f8      	str	r0, [r7, #12]
 8013e18:	e004      	b.n	8013e24 <VL53L4CX_GetDistance+0x62>
    }
    else
    {
      ret = vl53l4cx_poll_for_measurement(pObj, 0U);
 8013e1a:	2100      	movs	r1, #0
 8013e1c:	6878      	ldr	r0, [r7, #4]
 8013e1e:	f000 f92b 	bl	8014078 <vl53l4cx_poll_for_measurement>
 8013e22:	60f8      	str	r0, [r7, #12]
    }
  }

  /* a new measure is available if no error is returned by the poll function */
  if (ret == VL53L4CX_OK)
 8013e24:	68fb      	ldr	r3, [r7, #12]
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d119      	bne.n	8013e5e <VL53L4CX_GetDistance+0x9c>
  {
    /* retrieve measurements and fill result structure */
    if (vl53l4cx_get_result(pObj, pResult) != VL53L4CX_OK)
 8013e2a:	6839      	ldr	r1, [r7, #0]
 8013e2c:	6878      	ldr	r0, [r7, #4]
 8013e2e:	f000 f951 	bl	80140d4 <vl53l4cx_get_result>
 8013e32:	4603      	mov	r3, r0
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d003      	beq.n	8013e40 <VL53L4CX_GetDistance+0x7e>
    {
      ret = VL53L4CX_ERROR;
 8013e38:	f04f 33ff 	mov.w	r3, #4294967295
 8013e3c:	60fb      	str	r3, [r7, #12]
 8013e3e:	e00e      	b.n	8013e5e <VL53L4CX_GetDistance+0x9c>
    }
    else if (pObj->IsContinuous == 1U)
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013e46:	f893 34eb 	ldrb.w	r3, [r3, #1259]	@ 0x4eb
 8013e4a:	2b01      	cmp	r3, #1
 8013e4c:	d105      	bne.n	8013e5a <VL53L4CX_GetDistance+0x98>
    {
      /* trigger new measurement if device configured in continuous mode */
      ret = (int32_t)VL53LX_ClearInterruptAndStartMeasurement(pObj);
 8013e4e:	6878      	ldr	r0, [r7, #4]
 8013e50:	f7f0 f819 	bl	8003e86 <VL53LX_ClearInterruptAndStartMeasurement>
 8013e54:	4603      	mov	r3, r0
 8013e56:	60fb      	str	r3, [r7, #12]
 8013e58:	e001      	b.n	8013e5e <VL53L4CX_GetDistance+0x9c>
    }
    else
    {
      ret = VL53L4CX_OK;
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8013e5e:	68fb      	ldr	r3, [r7, #12]
}
 8013e60:	4618      	mov	r0, r3
 8013e62:	3710      	adds	r7, #16
 8013e64:	46bd      	mov	sp, r7
 8013e66:	bd80      	pop	{r7, pc}

08013e68 <VL53L4CX_Start>:
  * @param pObj    vl53l4cx context object.
  * @param Mode        The desired ranging mode.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_Start(VL53L4CX_Object_t *pObj, uint32_t Mode)
{
 8013e68:	b580      	push	{r7, lr}
 8013e6a:	b084      	sub	sp, #16
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	6078      	str	r0, [r7, #4]
 8013e70:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d103      	bne.n	8013e80 <VL53L4CX_Start+0x18>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8013e78:	f06f 0301 	mvn.w	r3, #1
 8013e7c:	60fb      	str	r3, [r7, #12]
 8013e7e:	e06e      	b.n	8013f5e <VL53L4CX_Start+0xf6>
  }
  else if (pObj->IsRanging == 1U)
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013e86:	f893 34e9 	ldrb.w	r3, [r3, #1257]	@ 0x4e9
 8013e8a:	2b01      	cmp	r3, #1
 8013e8c:	d103      	bne.n	8013e96 <VL53L4CX_Start+0x2e>
  {
    ret = VL53L4CX_ERROR;
 8013e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8013e92:	60fb      	str	r3, [r7, #12]
 8013e94:	e063      	b.n	8013f5e <VL53L4CX_Start+0xf6>
  }
  else if (VL53LX_StartMeasurement(pObj) == VL53LX_ERROR_NONE)
 8013e96:	6878      	ldr	r0, [r7, #4]
 8013e98:	f7ef ff93 	bl	8003dc2 <VL53LX_StartMeasurement>
 8013e9c:	4603      	mov	r3, r0
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d15a      	bne.n	8013f58 <VL53L4CX_Start+0xf0>
  {
    pObj->IsRanging = 1;
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013ea8:	2201      	movs	r2, #1
 8013eaa:	f883 24e9 	strb.w	r2, [r3, #1257]	@ 0x4e9
    ret = VL53L4CX_OK;
 8013eae:	2300      	movs	r3, #0
 8013eb0:	60fb      	str	r3, [r7, #12]

    ret = (int32_t)VL53LX_ClearInterruptAndStartMeasurement(pObj);
 8013eb2:	6878      	ldr	r0, [r7, #4]
 8013eb4:	f7ef ffe7 	bl	8003e86 <VL53LX_ClearInterruptAndStartMeasurement>
 8013eb8:	4603      	mov	r3, r0
 8013eba:	60fb      	str	r3, [r7, #12]

    switch (Mode)
 8013ebc:	683b      	ldr	r3, [r7, #0]
 8013ebe:	3b01      	subs	r3, #1
 8013ec0:	2b03      	cmp	r3, #3
 8013ec2:	d83f      	bhi.n	8013f44 <VL53L4CX_Start+0xdc>
 8013ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8013ecc <VL53L4CX_Start+0x64>)
 8013ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013eca:	bf00      	nop
 8013ecc:	08013edd 	.word	0x08013edd
 8013ed0:	08013ef7 	.word	0x08013ef7
 8013ed4:	08013f11 	.word	0x08013f11
 8013ed8:	08013f2b 	.word	0x08013f2b
    {
    case VL53L4CX_MODE_BLOCKING_CONTINUOUS:
      pObj->IsContinuous = 1U;
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013ee2:	2201      	movs	r2, #1
 8013ee4:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
      pObj->IsBlocking = 1U;
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013eee:	2201      	movs	r2, #1
 8013ef0:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
      break;
 8013ef4:	e033      	b.n	8013f5e <VL53L4CX_Start+0xf6>

    case VL53L4CX_MODE_BLOCKING_ONESHOT:
      pObj->IsContinuous = 0U;
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013efc:	2200      	movs	r2, #0
 8013efe:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
      pObj->IsBlocking = 1U;
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013f08:	2201      	movs	r2, #1
 8013f0a:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
      break;
 8013f0e:	e026      	b.n	8013f5e <VL53L4CX_Start+0xf6>

    case VL53L4CX_MODE_ASYNC_CONTINUOUS:
      pObj->IsContinuous = 1U;
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013f16:	2201      	movs	r2, #1
 8013f18:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
      pObj->IsBlocking = 0U;
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013f22:	2200      	movs	r2, #0
 8013f24:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
      break;
 8013f28:	e019      	b.n	8013f5e <VL53L4CX_Start+0xf6>

    case VL53L4CX_MODE_ASYNC_ONESHOT:
      pObj->IsContinuous = 0U;
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013f30:	2200      	movs	r2, #0
 8013f32:	f883 24eb 	strb.w	r2, [r3, #1259]	@ 0x4eb
      pObj->IsBlocking = 0U;
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013f3c:	2200      	movs	r2, #0
 8013f3e:	f883 24ea 	strb.w	r2, [r3, #1258]	@ 0x4ea
      break;
 8013f42:	e00c      	b.n	8013f5e <VL53L4CX_Start+0xf6>

    default:
      pObj->IsRanging = 0U;
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013f4a:	2200      	movs	r2, #0
 8013f4c:	f883 24e9 	strb.w	r2, [r3, #1257]	@ 0x4e9
      ret = VL53L4CX_INVALID_PARAM;
 8013f50:	f06f 0301 	mvn.w	r3, #1
 8013f54:	60fb      	str	r3, [r7, #12]
      break;
 8013f56:	e002      	b.n	8013f5e <VL53L4CX_Start+0xf6>
    }
  }
  else
  {
    ret = VL53L4CX_ERROR;
 8013f58:	f04f 33ff 	mov.w	r3, #4294967295
 8013f5c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8013f5e:	68fb      	ldr	r3, [r7, #12]
}
 8013f60:	4618      	mov	r0, r3
 8013f62:	3710      	adds	r7, #16
 8013f64:	46bd      	mov	sp, r7
 8013f66:	bd80      	pop	{r7, pc}

08013f68 <VL53L4CX_Stop>:
  * @brief Stop ranging.
  * @param pObj    vl53l4cx context object.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_Stop(VL53L4CX_Object_t *pObj)
{
 8013f68:	b580      	push	{r7, lr}
 8013f6a:	b084      	sub	sp, #16
 8013f6c:	af00      	add	r7, sp, #0
 8013f6e:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (pObj == NULL)
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d103      	bne.n	8013f7e <VL53L4CX_Stop+0x16>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8013f76:	f06f 0301 	mvn.w	r3, #1
 8013f7a:	60fb      	str	r3, [r7, #12]
 8013f7c:	e01c      	b.n	8013fb8 <VL53L4CX_Stop+0x50>
  }
  else if (pObj->IsRanging == 0U)
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013f84:	f893 34e9 	ldrb.w	r3, [r3, #1257]	@ 0x4e9
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d103      	bne.n	8013f94 <VL53L4CX_Stop+0x2c>
  {
	  /* ranging not started */
	  ret = VL53L4CX_ERROR;
 8013f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8013f90:	60fb      	str	r3, [r7, #12]
 8013f92:	e011      	b.n	8013fb8 <VL53L4CX_Stop+0x50>
  }
  else if (VL53LX_StopMeasurement(pObj) == VL53LX_ERROR_NONE)
 8013f94:	6878      	ldr	r0, [r7, #4]
 8013f96:	f7ef ff62 	bl	8003e5e <VL53LX_StopMeasurement>
 8013f9a:	4603      	mov	r3, r0
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d108      	bne.n	8013fb2 <VL53L4CX_Stop+0x4a>
  {
    pObj->IsRanging = 0U;
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013fa6:	2200      	movs	r2, #0
 8013fa8:	f883 24e9 	strb.w	r2, [r3, #1257]	@ 0x4e9
    ret = VL53L4CX_OK;
 8013fac:	2300      	movs	r3, #0
 8013fae:	60fb      	str	r3, [r7, #12]
 8013fb0:	e002      	b.n	8013fb8 <VL53L4CX_Stop+0x50>
  }
  else
  {
    ret = VL53L4CX_ERROR;
 8013fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8013fb6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8013fb8:	68fb      	ldr	r3, [r7, #12]
}
 8013fba:	4618      	mov	r0, r3
 8013fbc:	3710      	adds	r7, #16
 8013fbe:	46bd      	mov	sp, r7
 8013fc0:	bd80      	pop	{r7, pc}

08013fc2 <VL53L4CX_SetAddress>:
  * @param pObj    vl53l4cx context object.
  * @param Address     New I2C address.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_SetAddress(VL53L4CX_Object_t *pObj, uint32_t Address)
{
 8013fc2:	b580      	push	{r7, lr}
 8013fc4:	b084      	sub	sp, #16
 8013fc6:	af00      	add	r7, sp, #0
 8013fc8:	6078      	str	r0, [r7, #4]
 8013fca:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d103      	bne.n	8013fda <VL53L4CX_SetAddress+0x18>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8013fd2:	f06f 0301 	mvn.w	r3, #1
 8013fd6:	60fb      	str	r3, [r7, #12]
 8013fd8:	e012      	b.n	8014000 <VL53L4CX_SetAddress+0x3e>
  }
  else if (VL53LX_SetDeviceAddress(pObj, (uint8_t)Address) != VL53LX_ERROR_NONE)
 8013fda:	683b      	ldr	r3, [r7, #0]
 8013fdc:	b2db      	uxtb	r3, r3
 8013fde:	4619      	mov	r1, r3
 8013fe0:	6878      	ldr	r0, [r7, #4]
 8013fe2:	f7ef fc3d 	bl	8003860 <VL53LX_SetDeviceAddress>
 8013fe6:	4603      	mov	r3, r0
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	d003      	beq.n	8013ff4 <VL53L4CX_SetAddress+0x32>
  {
    ret = VL53L4CX_ERROR;
 8013fec:	f04f 33ff 	mov.w	r3, #4294967295
 8013ff0:	60fb      	str	r3, [r7, #12]
 8013ff2:	e005      	b.n	8014000 <VL53L4CX_SetAddress+0x3e>
  }
  else
  {
    pObj->IO.Address = (uint16_t) Address;
 8013ff4:	683b      	ldr	r3, [r7, #0]
 8013ff6:	b29a      	uxth	r2, r3
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	811a      	strh	r2, [r3, #8]
    ret = VL53L4CX_OK;
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8014000:	68fb      	ldr	r3, [r7, #12]
}
 8014002:	4618      	mov	r0, r3
 8014004:	3710      	adds	r7, #16
 8014006:	46bd      	mov	sp, r7
 8014008:	bd80      	pop	{r7, pc}

0801400a <VL53L4CX_GetAddress>:
  * @param pObj    vl53l4cx context object.
  * @param pAddress     Pointer to the current I2C address.
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_GetAddress(VL53L4CX_Object_t *pObj, uint32_t *pAddress)
{
 801400a:	b480      	push	{r7}
 801400c:	b085      	sub	sp, #20
 801400e:	af00      	add	r7, sp, #0
 8014010:	6078      	str	r0, [r7, #4]
 8014012:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((pObj == NULL) || (pAddress == NULL))
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	2b00      	cmp	r3, #0
 8014018:	d002      	beq.n	8014020 <VL53L4CX_GetAddress+0x16>
 801401a:	683b      	ldr	r3, [r7, #0]
 801401c:	2b00      	cmp	r3, #0
 801401e:	d103      	bne.n	8014028 <VL53L4CX_GetAddress+0x1e>
  {
    ret = VL53L4CX_INVALID_PARAM;
 8014020:	f06f 0301 	mvn.w	r3, #1
 8014024:	60fb      	str	r3, [r7, #12]
 8014026:	e006      	b.n	8014036 <VL53L4CX_GetAddress+0x2c>
  }
  else
  {
    *pAddress = pObj->IO.Address;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	891b      	ldrh	r3, [r3, #8]
 801402c:	461a      	mov	r2, r3
 801402e:	683b      	ldr	r3, [r7, #0]
 8014030:	601a      	str	r2, [r3, #0]
    ret = VL53L4CX_OK;
 8014032:	2300      	movs	r3, #0
 8014034:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8014036:	68fb      	ldr	r3, [r7, #12]
}
 8014038:	4618      	mov	r0, r3
 801403a:	3714      	adds	r7, #20
 801403c:	46bd      	mov	sp, r7
 801403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014042:	4770      	bx	lr

08014044 <VL53L4CX_SetPowerMode>:
  * @param PowerMode    New power mode to be entered.
  * @note Not implemented for this device
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_SetPowerMode(VL53L4CX_Object_t *pObj, uint32_t PowerMode)
{
 8014044:	b480      	push	{r7}
 8014046:	b083      	sub	sp, #12
 8014048:	af00      	add	r7, sp, #0
 801404a:	6078      	str	r0, [r7, #4]
 801404c:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  UNUSED(PowerMode);
  return VL53L4CX_NOT_IMPLEMENTED;
 801404e:	f06f 0303 	mvn.w	r3, #3
}
 8014052:	4618      	mov	r0, r3
 8014054:	370c      	adds	r7, #12
 8014056:	46bd      	mov	sp, r7
 8014058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801405c:	4770      	bx	lr

0801405e <VL53L4CX_GetPowerMode>:
  * @param pPowerMode    Pointer to the current power mode.
  * @note Not implemented for this device
  * @retval VL53L4CX status
  */
int32_t VL53L4CX_GetPowerMode(VL53L4CX_Object_t *pObj, uint32_t *pPowerMode)
{
 801405e:	b480      	push	{r7}
 8014060:	b083      	sub	sp, #12
 8014062:	af00      	add	r7, sp, #0
 8014064:	6078      	str	r0, [r7, #4]
 8014066:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  UNUSED(pPowerMode);
  return VL53L4CX_NOT_IMPLEMENTED;
 8014068:	f06f 0303 	mvn.w	r3, #3
}
 801406c:	4618      	mov	r0, r3
 801406e:	370c      	adds	r7, #12
 8014070:	46bd      	mov	sp, r7
 8014072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014076:	4770      	bx	lr

08014078 <vl53l4cx_poll_for_measurement>:
/** @defgroup VL53L4CX_Private_Functions Private Functions
  * @{
  */

static int32_t vl53l4cx_poll_for_measurement(VL53L4CX_Object_t *pObj, uint32_t Timeout)
{
 8014078:	b580      	push	{r7, lr}
 801407a:	b084      	sub	sp, #16
 801407c:	af00      	add	r7, sp, #0
 801407e:	6078      	str	r0, [r7, #4]
 8014080:	6039      	str	r1, [r7, #0]
  uint32_t TickStart;
  uint8_t NewDataReady = 0;
 8014082:	2300      	movs	r3, #0
 8014084:	72fb      	strb	r3, [r7, #11]

  if (pObj == NULL)
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	2b00      	cmp	r3, #0
 801408a:	d102      	bne.n	8014092 <vl53l4cx_poll_for_measurement+0x1a>
  {
    return VL53L4CX_INVALID_PARAM;
 801408c:	f06f 0301 	mvn.w	r3, #1
 8014090:	e01b      	b.n	80140ca <vl53l4cx_poll_for_measurement+0x52>
  }

  TickStart = pObj->IO.GetTick();
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	695b      	ldr	r3, [r3, #20]
 8014096:	4798      	blx	r3
 8014098:	4603      	mov	r3, r0
 801409a:	60fb      	str	r3, [r7, #12]

  do
  {
    (void)VL53LX_GetMeasurementDataReady(pObj, &NewDataReady);
 801409c:	f107 030b 	add.w	r3, r7, #11
 80140a0:	4619      	mov	r1, r3
 80140a2:	6878      	ldr	r0, [r7, #4]
 80140a4:	f7ef ff05 	bl	8003eb2 <VL53LX_GetMeasurementDataReady>

    if (NewDataReady == 1U)
 80140a8:	7afb      	ldrb	r3, [r7, #11]
 80140aa:	2b01      	cmp	r3, #1
 80140ac:	d101      	bne.n	80140b2 <vl53l4cx_poll_for_measurement+0x3a>
    {
      return VL53L4CX_OK;
 80140ae:	2300      	movs	r3, #0
 80140b0:	e00b      	b.n	80140ca <vl53l4cx_poll_for_measurement+0x52>
    }
  } while ((pObj->IO.GetTick() - TickStart) < Timeout);
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	695b      	ldr	r3, [r3, #20]
 80140b6:	4798      	blx	r3
 80140b8:	4603      	mov	r3, r0
 80140ba:	461a      	mov	r2, r3
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	1ad3      	subs	r3, r2, r3
 80140c0:	683a      	ldr	r2, [r7, #0]
 80140c2:	429a      	cmp	r2, r3
 80140c4:	d8ea      	bhi.n	801409c <vl53l4cx_poll_for_measurement+0x24>

  return VL53L4CX_TIMEOUT;
 80140c6:	f06f 0302 	mvn.w	r3, #2
}
 80140ca:	4618      	mov	r0, r3
 80140cc:	3710      	adds	r7, #16
 80140ce:	46bd      	mov	sp, r7
 80140d0:	bd80      	pop	{r7, pc}
	...

080140d4 <vl53l4cx_get_result>:

static int32_t vl53l4cx_get_result(VL53L4CX_Object_t *pObj, VL53L4CX_Result_t *pResult)
{
 80140d4:	b590      	push	{r4, r7, lr}
 80140d6:	b089      	sub	sp, #36	@ 0x24
 80140d8:	af00      	add	r7, sp, #0
 80140da:	6078      	str	r0, [r7, #4]
 80140dc:	6039      	str	r1, [r7, #0]
  uint8_t i, j;
  uint16_t spad_count; /* number of active spads for the current measurement */
  float_t ambient_temp, signal_temp; /* temporary variables used for computation */
  static VL53LX_MultiRangingData_t data;

  if ((pObj == NULL) || (pResult == NULL))
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d002      	beq.n	80140ea <vl53l4cx_get_result+0x16>
 80140e4:	683b      	ldr	r3, [r7, #0]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d103      	bne.n	80140f2 <vl53l4cx_get_result+0x1e>
  {
    ret = VL53L4CX_INVALID_PARAM;
 80140ea:	f06f 0301 	mvn.w	r3, #1
 80140ee:	61fb      	str	r3, [r7, #28]
 80140f0:	e103      	b.n	80142fa <vl53l4cx_get_result+0x226>
  }
  else if (VL53LX_GetMultiRangingData(pObj, &data) != VL53LX_ERROR_NONE)
 80140f2:	4984      	ldr	r1, [pc, #528]	@ (8014304 <vl53l4cx_get_result+0x230>)
 80140f4:	6878      	ldr	r0, [r7, #4]
 80140f6:	f7f0 faba 	bl	800466e <VL53LX_GetMultiRangingData>
 80140fa:	4603      	mov	r3, r0
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	d003      	beq.n	8014108 <vl53l4cx_get_result+0x34>
  {
    ret = VL53L4CX_ERROR;
 8014100:	f04f 33ff 	mov.w	r3, #4294967295
 8014104:	61fb      	str	r3, [r7, #28]
 8014106:	e0f8      	b.n	80142fa <vl53l4cx_get_result+0x226>
  }
  else
  {
    for (i = 0; i < VL53L4CX_MAX_NB_ZONES; i++)
 8014108:	2300      	movs	r3, #0
 801410a:	76fb      	strb	r3, [r7, #27]
 801410c:	e0ec      	b.n	80142e8 <vl53l4cx_get_result+0x214>
    {
      /* number of detected targets by the device */
      pResult->ZoneResult[i].NumberOfTargets = data.NumberOfObjectsFound;
 801410e:	4b7d      	ldr	r3, [pc, #500]	@ (8014304 <vl53l4cx_get_result+0x230>)
 8014110:	795b      	ldrb	r3, [r3, #5]
 8014112:	7efa      	ldrb	r2, [r7, #27]
 8014114:	4618      	mov	r0, r3
 8014116:	6839      	ldr	r1, [r7, #0]
 8014118:	4613      	mov	r3, r2
 801411a:	011b      	lsls	r3, r3, #4
 801411c:	4413      	add	r3, r2
 801411e:	009b      	lsls	r3, r3, #2
 8014120:	440b      	add	r3, r1
 8014122:	3304      	adds	r3, #4
 8014124:	6018      	str	r0, [r3, #0]

      for (j = 0; j < data.NumberOfObjectsFound; j++)
 8014126:	2300      	movs	r3, #0
 8014128:	76bb      	strb	r3, [r7, #26]
 801412a:	e0d4      	b.n	80142d6 <vl53l4cx_get_result+0x202>
      {
        /* clip the value if negative */
        if (data.RangeData[j].RangeMilliMeter < 0)
 801412c:	7eba      	ldrb	r2, [r7, #26]
 801412e:	4975      	ldr	r1, [pc, #468]	@ (8014304 <vl53l4cx_get_result+0x230>)
 8014130:	4613      	mov	r3, r2
 8014132:	009b      	lsls	r3, r3, #2
 8014134:	4413      	add	r3, r2
 8014136:	009b      	lsls	r3, r3, #2
 8014138:	440b      	add	r3, r1
 801413a:	3318      	adds	r3, #24
 801413c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014140:	2b00      	cmp	r3, #0
 8014142:	da0b      	bge.n	801415c <vl53l4cx_get_result+0x88>
        {
          pResult->ZoneResult[i].Distance[j] = 0U;
 8014144:	7efa      	ldrb	r2, [r7, #27]
 8014146:	7eb8      	ldrb	r0, [r7, #26]
 8014148:	6839      	ldr	r1, [r7, #0]
 801414a:	4613      	mov	r3, r2
 801414c:	011b      	lsls	r3, r3, #4
 801414e:	4413      	add	r3, r2
 8014150:	4403      	add	r3, r0
 8014152:	009b      	lsls	r3, r3, #2
 8014154:	440b      	add	r3, r1
 8014156:	2200      	movs	r2, #0
 8014158:	609a      	str	r2, [r3, #8]
 801415a:	e014      	b.n	8014186 <vl53l4cx_get_result+0xb2>
        }
        else
        {
          pResult->ZoneResult[i].Distance[j] = (uint32_t)data.RangeData[j].RangeMilliMeter;
 801415c:	7eba      	ldrb	r2, [r7, #26]
 801415e:	4969      	ldr	r1, [pc, #420]	@ (8014304 <vl53l4cx_get_result+0x230>)
 8014160:	4613      	mov	r3, r2
 8014162:	009b      	lsls	r3, r3, #2
 8014164:	4413      	add	r3, r2
 8014166:	009b      	lsls	r3, r3, #2
 8014168:	440b      	add	r3, r1
 801416a:	3318      	adds	r3, #24
 801416c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014170:	7efa      	ldrb	r2, [r7, #27]
 8014172:	7eb8      	ldrb	r0, [r7, #26]
 8014174:	461c      	mov	r4, r3
 8014176:	6839      	ldr	r1, [r7, #0]
 8014178:	4613      	mov	r3, r2
 801417a:	011b      	lsls	r3, r3, #4
 801417c:	4413      	add	r3, r2
 801417e:	4403      	add	r3, r0
 8014180:	009b      	lsls	r3, r3, #2
 8014182:	440b      	add	r3, r1
 8014184:	609c      	str	r4, [r3, #8]
         * - convert value from FixPoint1616 to Mcps by dividing by 65536
         * - convert value from Mcps to Kcps by multiplying it by 1000
         * - obtain number of active spads by dividing EffectiveSpadRtnCount by 256
         * - convert ambient value from Kcps to Kcps/spad diving by the number of active spads  
         */
        if (pObj->IsAmbientEnabled == 1U)
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801418c:	f893 34ec 	ldrb.w	r3, [r3, #1260]	@ 0x4ec
 8014190:	2b01      	cmp	r3, #1
 8014192:	d132      	bne.n	80141fa <vl53l4cx_get_result+0x126>
        {
          ambient_temp = (data.RangeData[j].AmbientRateRtnMegaCps / 65536.0f) * 1000.0f;
 8014194:	7eba      	ldrb	r2, [r7, #26]
 8014196:	495b      	ldr	r1, [pc, #364]	@ (8014304 <vl53l4cx_get_result+0x230>)
 8014198:	4613      	mov	r3, r2
 801419a:	009b      	lsls	r3, r3, #2
 801419c:	4413      	add	r3, r2
 801419e:	009b      	lsls	r3, r3, #2
 80141a0:	440b      	add	r3, r1
 80141a2:	3310      	adds	r3, #16
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	ee07 3a90 	vmov	s15, r3
 80141aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80141ae:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8014308 <vl53l4cx_get_result+0x234>
 80141b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80141b6:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 801430c <vl53l4cx_get_result+0x238>
 80141ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80141be:	edc7 7a05 	vstr	s15, [r7, #20]
          spad_count = data.EffectiveSpadRtnCount >> 8;
 80141c2:	4b50      	ldr	r3, [pc, #320]	@ (8014304 <vl53l4cx_get_result+0x230>)
 80141c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80141c8:	0a1b      	lsrs	r3, r3, #8
 80141ca:	827b      	strh	r3, [r7, #18]
          pResult->ZoneResult[i].Ambient[j] = ambient_temp / (float_t)spad_count;
 80141cc:	8a7b      	ldrh	r3, [r7, #18]
 80141ce:	ee07 3a90 	vmov	s15, r3
 80141d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80141d6:	7efa      	ldrb	r2, [r7, #27]
 80141d8:	7eb8      	ldrb	r0, [r7, #26]
 80141da:	edd7 6a05 	vldr	s13, [r7, #20]
 80141de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80141e2:	6839      	ldr	r1, [r7, #0]
 80141e4:	4613      	mov	r3, r2
 80141e6:	011b      	lsls	r3, r3, #4
 80141e8:	4413      	add	r3, r2
 80141ea:	4403      	add	r3, r0
 80141ec:	3308      	adds	r3, #8
 80141ee:	009b      	lsls	r3, r3, #2
 80141f0:	440b      	add	r3, r1
 80141f2:	3308      	adds	r3, #8
 80141f4:	edc3 7a00 	vstr	s15, [r3]
 80141f8:	e00d      	b.n	8014216 <vl53l4cx_get_result+0x142>
        }
        else
        {
          pResult->ZoneResult[i].Ambient[j] = 0.0f;
 80141fa:	7efa      	ldrb	r2, [r7, #27]
 80141fc:	7eb8      	ldrb	r0, [r7, #26]
 80141fe:	6839      	ldr	r1, [r7, #0]
 8014200:	4613      	mov	r3, r2
 8014202:	011b      	lsls	r3, r3, #4
 8014204:	4413      	add	r3, r2
 8014206:	4403      	add	r3, r0
 8014208:	3308      	adds	r3, #8
 801420a:	009b      	lsls	r3, r3, #2
 801420c:	440b      	add	r3, r1
 801420e:	3308      	adds	r3, #8
 8014210:	f04f 0200 	mov.w	r2, #0
 8014214:	601a      	str	r2, [r3, #0]
         * - convert value from FixPoint1616 to Mcps by dividing by 65536
         * - convert value from Mcps to Kcps by multiplying it by 1000
         * - obtain number of active spads by dividing EffectiveSpadRtnCount by 256
         * - convert ambient value from Kcps to Kcps/spad diving by the number of active spads  
         */
        if (pObj->IsSignalEnabled == 1U)
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 801421c:	f893 34ed 	ldrb.w	r3, [r3, #1261]	@ 0x4ed
 8014220:	2b01      	cmp	r3, #1
 8014222:	d132      	bne.n	801428a <vl53l4cx_get_result+0x1b6>
        {
          signal_temp = (data.RangeData[j].SignalRateRtnMegaCps / 65536.0f) * 1000.0f;
 8014224:	7eba      	ldrb	r2, [r7, #26]
 8014226:	4937      	ldr	r1, [pc, #220]	@ (8014304 <vl53l4cx_get_result+0x230>)
 8014228:	4613      	mov	r3, r2
 801422a:	009b      	lsls	r3, r3, #2
 801422c:	4413      	add	r3, r2
 801422e:	009b      	lsls	r3, r3, #2
 8014230:	440b      	add	r3, r1
 8014232:	330c      	adds	r3, #12
 8014234:	681b      	ldr	r3, [r3, #0]
 8014236:	ee07 3a90 	vmov	s15, r3
 801423a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801423e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8014308 <vl53l4cx_get_result+0x234>
 8014242:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8014246:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801430c <vl53l4cx_get_result+0x238>
 801424a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801424e:	edc7 7a03 	vstr	s15, [r7, #12]
          spad_count = data.EffectiveSpadRtnCount >> 8;
 8014252:	4b2c      	ldr	r3, [pc, #176]	@ (8014304 <vl53l4cx_get_result+0x230>)
 8014254:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8014258:	0a1b      	lsrs	r3, r3, #8
 801425a:	827b      	strh	r3, [r7, #18]
          pResult->ZoneResult[i].Signal[j] = signal_temp / (float_t)spad_count;
 801425c:	8a7b      	ldrh	r3, [r7, #18]
 801425e:	ee07 3a90 	vmov	s15, r3
 8014262:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8014266:	7efa      	ldrb	r2, [r7, #27]
 8014268:	7eb8      	ldrb	r0, [r7, #26]
 801426a:	edd7 6a03 	vldr	s13, [r7, #12]
 801426e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014272:	6839      	ldr	r1, [r7, #0]
 8014274:	4613      	mov	r3, r2
 8014276:	011b      	lsls	r3, r3, #4
 8014278:	4413      	add	r3, r2
 801427a:	4403      	add	r3, r0
 801427c:	330c      	adds	r3, #12
 801427e:	009b      	lsls	r3, r3, #2
 8014280:	440b      	add	r3, r1
 8014282:	3308      	adds	r3, #8
 8014284:	edc3 7a00 	vstr	s15, [r3]
 8014288:	e00d      	b.n	80142a6 <vl53l4cx_get_result+0x1d2>
        }
        else
        {
          pResult->ZoneResult[i].Signal[j] = 0.0f;
 801428a:	7efa      	ldrb	r2, [r7, #27]
 801428c:	7eb8      	ldrb	r0, [r7, #26]
 801428e:	6839      	ldr	r1, [r7, #0]
 8014290:	4613      	mov	r3, r2
 8014292:	011b      	lsls	r3, r3, #4
 8014294:	4413      	add	r3, r2
 8014296:	4403      	add	r3, r0
 8014298:	330c      	adds	r3, #12
 801429a:	009b      	lsls	r3, r3, #2
 801429c:	440b      	add	r3, r1
 801429e:	3308      	adds	r3, #8
 80142a0:	f04f 0200 	mov.w	r2, #0
 80142a4:	601a      	str	r2, [r3, #0]
        }

        pResult->ZoneResult[i].Status[j] = data.RangeData[j].RangeStatus;
 80142a6:	7eba      	ldrb	r2, [r7, #26]
 80142a8:	4916      	ldr	r1, [pc, #88]	@ (8014304 <vl53l4cx_get_result+0x230>)
 80142aa:	4613      	mov	r3, r2
 80142ac:	009b      	lsls	r3, r3, #2
 80142ae:	4413      	add	r3, r2
 80142b0:	009b      	lsls	r3, r3, #2
 80142b2:	440b      	add	r3, r1
 80142b4:	331a      	adds	r3, #26
 80142b6:	781b      	ldrb	r3, [r3, #0]
 80142b8:	7efa      	ldrb	r2, [r7, #27]
 80142ba:	7eb8      	ldrb	r0, [r7, #26]
 80142bc:	461c      	mov	r4, r3
 80142be:	6839      	ldr	r1, [r7, #0]
 80142c0:	4613      	mov	r3, r2
 80142c2:	011b      	lsls	r3, r3, #4
 80142c4:	4413      	add	r3, r2
 80142c6:	4403      	add	r3, r0
 80142c8:	3304      	adds	r3, #4
 80142ca:	009b      	lsls	r3, r3, #2
 80142cc:	440b      	add	r3, r1
 80142ce:	609c      	str	r4, [r3, #8]
      for (j = 0; j < data.NumberOfObjectsFound; j++)
 80142d0:	7ebb      	ldrb	r3, [r7, #26]
 80142d2:	3301      	adds	r3, #1
 80142d4:	76bb      	strb	r3, [r7, #26]
 80142d6:	4b0b      	ldr	r3, [pc, #44]	@ (8014304 <vl53l4cx_get_result+0x230>)
 80142d8:	795b      	ldrb	r3, [r3, #5]
 80142da:	7eba      	ldrb	r2, [r7, #26]
 80142dc:	429a      	cmp	r2, r3
 80142de:	f4ff af25 	bcc.w	801412c <vl53l4cx_get_result+0x58>
    for (i = 0; i < VL53L4CX_MAX_NB_ZONES; i++)
 80142e2:	7efb      	ldrb	r3, [r7, #27]
 80142e4:	3301      	adds	r3, #1
 80142e6:	76fb      	strb	r3, [r7, #27]
 80142e8:	7efb      	ldrb	r3, [r7, #27]
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	f43f af0f 	beq.w	801410e <vl53l4cx_get_result+0x3a>
      }
    }

    pResult->NumberOfZones = VL53L4CX_MAX_NB_ZONES;
 80142f0:	683b      	ldr	r3, [r7, #0]
 80142f2:	2201      	movs	r2, #1
 80142f4:	601a      	str	r2, [r3, #0]

    ret = VL53L4CX_OK;
 80142f6:	2300      	movs	r3, #0
 80142f8:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 80142fa:	69fb      	ldr	r3, [r7, #28]
}
 80142fc:	4618      	mov	r0, r3
 80142fe:	3724      	adds	r7, #36	@ 0x24
 8014300:	46bd      	mov	sp, r7
 8014302:	bd90      	pop	{r4, r7, pc}
 8014304:	200078c0 	.word	0x200078c0
 8014308:	47800000 	.word	0x47800000
 801430c:	447a0000 	.word	0x447a0000

08014310 <LCD_Test>:
0, lcd_writereg, lcd_readreg, lcd_senddata, lcd_recvdata, lcd_gettick };

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void) {
 8014310:	b5b0      	push	{r4, r5, r7, lr}
 8014312:	b088      	sub	sp, #32
 8014314:	af02      	add	r7, sp, #8
	uint8_t text[20];
#ifdef TFT96
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE;
 8014316:	4b56      	ldr	r3, [pc, #344]	@ (8014470 <LCD_Test+0x160>)
 8014318:	2202      	movs	r2, #2
 801431a:	609a      	str	r2, [r3, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 801431c:	4b54      	ldr	r3, [pc, #336]	@ (8014470 <LCD_Test+0x160>)
 801431e:	2200      	movs	r2, #0
 8014320:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
 8014322:	4b53      	ldr	r3, [pc, #332]	@ (8014470 <LCD_Test+0x160>)
 8014324:	2201      	movs	r2, #1
 8014326:	735a      	strb	r2, [r3, #13]
	#else
	error "Unknown Screen"
	
	#endif

	ST7735_RegisterBusIO(&st7735_pObj, &st7735_pIO);
 8014328:	4952      	ldr	r1, [pc, #328]	@ (8014474 <LCD_Test+0x164>)
 801432a:	4853      	ldr	r0, [pc, #332]	@ (8014478 <LCD_Test+0x168>)
 801432c:	f000 fd16 	bl	8014d5c <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj, ST7735_FORMAT_RBG565, &ST7735Ctx);
 8014330:	4b52      	ldr	r3, [pc, #328]	@ (801447c <LCD_Test+0x16c>)
 8014332:	681b      	ldr	r3, [r3, #0]
 8014334:	4a4e      	ldr	r2, [pc, #312]	@ (8014470 <LCD_Test+0x160>)
 8014336:	2105      	movs	r1, #5
 8014338:	484f      	ldr	r0, [pc, #316]	@ (8014478 <LCD_Test+0x168>)
 801433a:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj, &st7735_id);
 801433c:	4b4f      	ldr	r3, [pc, #316]	@ (801447c <LCD_Test+0x16c>)
 801433e:	689b      	ldr	r3, [r3, #8]
 8014340:	494f      	ldr	r1, [pc, #316]	@ (8014480 <LCD_Test+0x170>)
 8014342:	484d      	ldr	r0, [pc, #308]	@ (8014478 <LCD_Test+0x168>)
 8014344:	4798      	blx	r3

	LCD_SetBrightness(0);
 8014346:	2000      	movs	r0, #0
 8014348:	f000 f8a4 	bl	8014494 <LCD_SetBrightness>

#ifdef TFT96
	extern unsigned char WeActStudiologo_160_80[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj, 0, 0, WeActStudiologo_160_80);
 801434c:	4b4b      	ldr	r3, [pc, #300]	@ (801447c <LCD_Test+0x16c>)
 801434e:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8014350:	4b4c      	ldr	r3, [pc, #304]	@ (8014484 <LCD_Test+0x174>)
 8014352:	2200      	movs	r2, #0
 8014354:	2100      	movs	r1, #0
 8014356:	4848      	ldr	r0, [pc, #288]	@ (8014478 <LCD_Test+0x168>)
 8014358:	47a0      	blx	r4
#elif TFT18
	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
	#endif

	uint32_t tick = get_tick();
 801435a:	f002 f8f7 	bl	801654c <HAL_GetTick>
 801435e:	6178      	str	r0, [r7, #20]
	while(1){
		delay_ms(10);
 8014360:	200a      	movs	r0, #10
 8014362:	f002 f8ff 	bl	8016564 <HAL_Delay>
		if (get_tick() - tick <= 1000)
 8014366:	f002 f8f1 	bl	801654c <HAL_GetTick>
 801436a:	4602      	mov	r2, r0
 801436c:	697b      	ldr	r3, [r7, #20]
 801436e:	1ad3      	subs	r3, r2, r3
 8014370:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8014374:	d810      	bhi.n	8014398 <LCD_Test+0x88>
			LCD_SetBrightness((get_tick() - tick) * 500 / 1000);
 8014376:	f002 f8e9 	bl	801654c <HAL_GetTick>
 801437a:	4602      	mov	r2, r0
 801437c:	697b      	ldr	r3, [r7, #20]
 801437e:	1ad3      	subs	r3, r2, r3
 8014380:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8014384:	fb02 f303 	mul.w	r3, r2, r3
 8014388:	4a3f      	ldr	r2, [pc, #252]	@ (8014488 <LCD_Test+0x178>)
 801438a:	fba2 2303 	umull	r2, r3, r2, r3
 801438e:	099b      	lsrs	r3, r3, #6
 8014390:	4618      	mov	r0, r3
 8014392:	f000 f87f 	bl	8014494 <LCD_SetBrightness>
 8014396:	e7e3      	b.n	8014360 <LCD_Test+0x50>
		else if (get_tick() - tick <= 2000) {
 8014398:	f002 f8d8 	bl	801654c <HAL_GetTick>
 801439c:	4602      	mov	r2, r0
 801439e:	697b      	ldr	r3, [r7, #20]
 80143a0:	1ad3      	subs	r3, r2, r3
 80143a2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80143a6:	d83e      	bhi.n	8014426 <LCD_Test+0x116>
			sprintf((char*) &text, "%03d", (int)(((get_tick()) - tick - 1000) / 10));
 80143a8:	f002 f8d0 	bl	801654c <HAL_GetTick>
 80143ac:	4602      	mov	r2, r0
 80143ae:	697b      	ldr	r3, [r7, #20]
 80143b0:	1ad3      	subs	r3, r2, r3
 80143b2:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80143b6:	4a35      	ldr	r2, [pc, #212]	@ (801448c <LCD_Test+0x17c>)
 80143b8:	fba2 2303 	umull	r2, r3, r2, r3
 80143bc:	08db      	lsrs	r3, r3, #3
 80143be:	461a      	mov	r2, r3
 80143c0:	463b      	mov	r3, r7
 80143c2:	4933      	ldr	r1, [pc, #204]	@ (8014490 <LCD_Test+0x180>)
 80143c4:	4618      	mov	r0, r3
 80143c6:	f00a fb65 	bl	801ea94 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16,
 80143ca:	4b29      	ldr	r3, [pc, #164]	@ (8014470 <LCD_Test+0x160>)
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	b29b      	uxth	r3, r3
 80143d0:	3b1e      	subs	r3, #30
 80143d2:	b298      	uxth	r0, r3
 80143d4:	4b26      	ldr	r3, [pc, #152]	@ (8014470 <LCD_Test+0x160>)
 80143d6:	681b      	ldr	r3, [r3, #0]
 80143d8:	b29a      	uxth	r2, r3
 80143da:	463b      	mov	r3, r7
 80143dc:	9301      	str	r3, [sp, #4]
 80143de:	2310      	movs	r3, #16
 80143e0:	9300      	str	r3, [sp, #0]
 80143e2:	2310      	movs	r3, #16
 80143e4:	2101      	movs	r1, #1
 80143e6:	f000 fafd 	bl	80149e4 <LCD_ShowString>
					text);
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3,
 80143ea:	4b24      	ldr	r3, [pc, #144]	@ (801447c <LCD_Test+0x16c>)
 80143ec:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80143ee:	4b20      	ldr	r3, [pc, #128]	@ (8014470 <LCD_Test+0x160>)
 80143f0:	685b      	ldr	r3, [r3, #4]
 80143f2:	1edd      	subs	r5, r3, #3
					(get_tick() - tick - 1000) * ST7735Ctx.Width / 1000, 3,
 80143f4:	f002 f8aa 	bl	801654c <HAL_GetTick>
 80143f8:	4602      	mov	r2, r0
 80143fa:	697b      	ldr	r3, [r7, #20]
 80143fc:	1ad3      	subs	r3, r2, r3
 80143fe:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8014402:	4a1b      	ldr	r2, [pc, #108]	@ (8014470 <LCD_Test+0x160>)
 8014404:	6812      	ldr	r2, [r2, #0]
 8014406:	fb02 f303 	mul.w	r3, r2, r3
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3,
 801440a:	4a1f      	ldr	r2, [pc, #124]	@ (8014488 <LCD_Test+0x178>)
 801440c:	fba2 2303 	umull	r2, r3, r2, r3
 8014410:	099b      	lsrs	r3, r3, #6
 8014412:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014416:	9201      	str	r2, [sp, #4]
 8014418:	2203      	movs	r2, #3
 801441a:	9200      	str	r2, [sp, #0]
 801441c:	462a      	mov	r2, r5
 801441e:	2100      	movs	r1, #0
 8014420:	4815      	ldr	r0, [pc, #84]	@ (8014478 <LCD_Test+0x168>)
 8014422:	47a0      	blx	r4
 8014424:	e79c      	b.n	8014360 <LCD_Test+0x50>
					0xFFFF);
		} else if (get_tick() - tick > 2000)
 8014426:	f002 f891 	bl	801654c <HAL_GetTick>
 801442a:	4602      	mov	r2, r0
 801442c:	697b      	ldr	r3, [r7, #20]
 801442e:	1ad3      	subs	r3, r2, r3
 8014430:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8014434:	d800      	bhi.n	8014438 <LCD_Test+0x128>
		delay_ms(10);
 8014436:	e793      	b.n	8014360 <LCD_Test+0x50>
			break;
 8014438:	bf00      	nop
	}
	LCD_Light(0, 200);
 801443a:	21c8      	movs	r1, #200	@ 0xc8
 801443c:	2000      	movs	r0, #0
 801443e:	f000 f845 	bl	80144cc <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,
 8014442:	4b0e      	ldr	r3, [pc, #56]	@ (801447c <LCD_Test+0x16c>)
 8014444:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8014446:	4b0a      	ldr	r3, [pc, #40]	@ (8014470 <LCD_Test+0x160>)
 8014448:	681a      	ldr	r2, [r3, #0]
 801444a:	4b09      	ldr	r3, [pc, #36]	@ (8014470 <LCD_Test+0x160>)
 801444c:	685b      	ldr	r3, [r3, #4]
 801444e:	2100      	movs	r1, #0
 8014450:	9101      	str	r1, [sp, #4]
 8014452:	9300      	str	r3, [sp, #0]
 8014454:	4613      	mov	r3, r2
 8014456:	2200      	movs	r2, #0
 8014458:	2100      	movs	r1, #0
 801445a:	4807      	ldr	r0, [pc, #28]	@ (8014478 <LCD_Test+0x168>)
 801445c:	47a0      	blx	r4
//	sprintf((char *)&text, "STM32H7xx 0x%x", HAL_GetDEVID());
//	LCD_ShowString(4, 20, ST7735Ctx.Width, 16, 16, text);
//	sprintf((char *)&text, "LCD ID:0x%x", st7735_id);
//	LCD_ShowString(4, 36, ST7735Ctx.Width, 16, 16, text);

	LCD_Light(500, 200);
 801445e:	21c8      	movs	r1, #200	@ 0xc8
 8014460:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8014464:	f000 f832 	bl	80144cc <LCD_Light>
}
 8014468:	bf00      	nop
 801446a:	3718      	adds	r7, #24
 801446c:	46bd      	mov	sp, r7
 801446e:	bdb0      	pop	{r4, r5, r7, pc}
 8014470:	2000795c 	.word	0x2000795c
 8014474:	2000006c 	.word	0x2000006c
 8014478:	2000791c 	.word	0x2000791c
 801447c:	20000090 	.word	0x20000090
 8014480:	20007954 	.word	0x20007954
 8014484:	08021838 	.word	0x08021838
 8014488:	10624dd3 	.word	0x10624dd3
 801448c:	cccccccd 	.word	0xcccccccd
 8014490:	08020d9c 	.word	0x08020d9c

08014494 <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness) {
 8014494:	b480      	push	{r7}
 8014496:	b083      	sub	sp, #12
 8014498:	af00      	add	r7, sp, #0
 801449a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 801449c:	4b04      	ldr	r3, [pc, #16]	@ (80144b0 <LCD_SetBrightness+0x1c>)
 801449e:	681b      	ldr	r3, [r3, #0]
 80144a0:	687a      	ldr	r2, [r7, #4]
 80144a2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80144a4:	bf00      	nop
 80144a6:	370c      	adds	r7, #12
 80144a8:	46bd      	mov	sp, r7
 80144aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ae:	4770      	bx	lr
 80144b0:	2000082c 	.word	0x2000082c

080144b4 <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void) {
 80144b4:	b480      	push	{r7}
 80144b6:	af00      	add	r7, sp, #0
	return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 80144b8:	4b03      	ldr	r3, [pc, #12]	@ (80144c8 <LCD_GetBrightness+0x14>)
 80144ba:	681b      	ldr	r3, [r3, #0]
 80144bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 80144be:	4618      	mov	r0, r3
 80144c0:	46bd      	mov	sp, r7
 80144c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144c6:	4770      	bx	lr
 80144c8:	2000082c 	.word	0x2000082c

080144cc <LCD_Light>:

// 
// Brightness_Dis: 
// time: ,: ms
void LCD_Light(uint32_t Brightness_Dis, uint32_t time) {
 80144cc:	b580      	push	{r7, lr}
 80144ce:	b08a      	sub	sp, #40	@ 0x28
 80144d0:	af00      	add	r7, sp, #0
 80144d2:	6078      	str	r0, [r7, #4]
 80144d4:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1, temp2;
	float k, set;

	Brightness_Now = LCD_GetBrightness();
 80144d6:	f7ff ffed 	bl	80144b4 <LCD_GetBrightness>
 80144da:	6278      	str	r0, [r7, #36]	@ 0x24
	time_now = 0;
 80144dc:	2300      	movs	r3, #0
 80144de:	623b      	str	r3, [r7, #32]
	if (Brightness_Now == Brightness_Dis)
 80144e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	429a      	cmp	r2, r3
 80144e6:	d05e      	beq.n	80145a6 <LCD_Light+0xda>
		return;

	if (time == time_now)
 80144e8:	683a      	ldr	r2, [r7, #0]
 80144ea:	6a3b      	ldr	r3, [r7, #32]
 80144ec:	429a      	cmp	r2, r3
 80144ee:	d05c      	beq.n	80145aa <LCD_Light+0xde>
		return;

	temp1 = Brightness_Now;
 80144f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80144f2:	ee07 3a90 	vmov	s15, r3
 80144f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80144fa:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	ee07 3a90 	vmov	s15, r3
 8014504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014508:	ed97 7a07 	vldr	s14, [r7, #28]
 801450c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014510:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 8014514:	6a3b      	ldr	r3, [r7, #32]
 8014516:	ee07 3a90 	vmov	s15, r3
 801451a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801451e:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 8014522:	683b      	ldr	r3, [r7, #0]
 8014524:	ee07 3a90 	vmov	s15, r3
 8014528:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801452c:	ed97 7a06 	vldr	s14, [r7, #24]
 8014530:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014534:	edc7 7a06 	vstr	s15, [r7, #24]

	k = temp1 / temp2;
 8014538:	edd7 6a07 	vldr	s13, [r7, #28]
 801453c:	ed97 7a06 	vldr	s14, [r7, #24]
 8014540:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014544:	edc7 7a05 	vstr	s15, [r7, #20]

	uint32_t tick = get_tick();
 8014548:	f002 f800 	bl	801654c <HAL_GetTick>
 801454c:	6138      	str	r0, [r7, #16]
	while (1) {
		delay_ms(1);
 801454e:	2001      	movs	r0, #1
 8014550:	f002 f808 	bl	8016564 <HAL_Delay>

		time_now = get_tick() - tick;
 8014554:	f001 fffa 	bl	801654c <HAL_GetTick>
 8014558:	4602      	mov	r2, r0
 801455a:	693b      	ldr	r3, [r7, #16]
 801455c:	1ad3      	subs	r3, r2, r3
 801455e:	623b      	str	r3, [r7, #32]

		temp2 = time_now - 0;
 8014560:	6a3b      	ldr	r3, [r7, #32]
 8014562:	ee07 3a90 	vmov	s15, r3
 8014566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801456a:	edc7 7a06 	vstr	s15, [r7, #24]

		set = Brightness_Now + temp2 * k;
 801456e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014570:	ee07 3a90 	vmov	s15, r3
 8014574:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8014578:	edd7 6a06 	vldr	s13, [r7, #24]
 801457c:	edd7 7a05 	vldr	s15, [r7, #20]
 8014580:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014584:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014588:	edc7 7a03 	vstr	s15, [r7, #12]

		LCD_SetBrightness((uint32_t) set);
 801458c:	edd7 7a03 	vldr	s15, [r7, #12]
 8014590:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014594:	ee17 0a90 	vmov	r0, s15
 8014598:	f7ff ff7c 	bl	8014494 <LCD_SetBrightness>

		if (time_now >= time)
 801459c:	6a3a      	ldr	r2, [r7, #32]
 801459e:	683b      	ldr	r3, [r7, #0]
 80145a0:	429a      	cmp	r2, r3
 80145a2:	d204      	bcs.n	80145ae <LCD_Light+0xe2>
		delay_ms(1);
 80145a4:	e7d3      	b.n	801454e <LCD_Light+0x82>
		return;
 80145a6:	bf00      	nop
 80145a8:	e002      	b.n	80145b0 <LCD_Light+0xe4>
		return;
 80145aa:	bf00      	nop
 80145ac:	e000      	b.n	80145b0 <LCD_Light+0xe4>
			break;
 80145ae:	bf00      	nop

	}
}
 80145b0:	3728      	adds	r7, #40	@ 0x28
 80145b2:	46bd      	mov	sp, r7
 80145b4:	bd80      	pop	{r7, pc}
	...

080145b8 <LCD_ShowChar>:
//num::" "--->"~"
//size: 12/16
//mode:(1)(0)  

void LCD_ShowChar(uint16_t x, uint16_t y, uint8_t num, uint8_t size,
		uint8_t mode) {
 80145b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145bc:	b097      	sub	sp, #92	@ 0x5c
 80145be:	af02      	add	r7, sp, #8
 80145c0:	461e      	mov	r6, r3
 80145c2:	4603      	mov	r3, r0
 80145c4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80145c6:	460b      	mov	r3, r1
 80145c8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80145ca:	4613      	mov	r3, r2
 80145cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80145d0:	4633      	mov	r3, r6
 80145d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80145d6:	466b      	mov	r3, sp
 80145d8:	607b      	str	r3, [r7, #4]
	uint8_t temp, t1, t;
	uint16_t y0 = y;
 80145da:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80145dc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	uint16_t x0 = x;
 80145e0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80145e2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	uint16_t colortemp = POINT_COLOR;
 80145e6:	4bb0      	ldr	r3, [pc, #704]	@ (80148a8 <LCD_ShowChar+0x2f0>)
 80145e8:	881b      	ldrh	r3, [r3, #0]
 80145ea:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	uint32_t h, w;

	uint16_t write[size][size == 12 ? 6 : 8];
 80145ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80145f2:	2b0c      	cmp	r3, #12
 80145f4:	d101      	bne.n	80145fa <LCD_ShowChar+0x42>
 80145f6:	2106      	movs	r1, #6
 80145f8:	e000      	b.n	80145fc <LCD_ShowChar+0x44>
 80145fa:	2108      	movs	r1, #8
 80145fc:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 8014600:	1e4b      	subs	r3, r1, #1
 8014602:	643b      	str	r3, [r7, #64]	@ 0x40
 8014604:	460a      	mov	r2, r1
 8014606:	2300      	movs	r3, #0
 8014608:	4692      	mov	sl, r2
 801460a:	469b      	mov	fp, r3
 801460c:	f04f 0200 	mov.w	r2, #0
 8014610:	f04f 0300 	mov.w	r3, #0
 8014614:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8014618:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 801461c:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8014620:	460b      	mov	r3, r1
 8014622:	005e      	lsls	r6, r3, #1
 8014624:	4603      	mov	r3, r0
 8014626:	3b01      	subs	r3, #1
 8014628:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801462a:	460a      	mov	r2, r1
 801462c:	2300      	movs	r3, #0
 801462e:	61ba      	str	r2, [r7, #24]
 8014630:	61fb      	str	r3, [r7, #28]
 8014632:	b2c3      	uxtb	r3, r0
 8014634:	2200      	movs	r2, #0
 8014636:	623b      	str	r3, [r7, #32]
 8014638:	627a      	str	r2, [r7, #36]	@ 0x24
 801463a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 801463e:	465b      	mov	r3, fp
 8014640:	6a3a      	ldr	r2, [r7, #32]
 8014642:	fb02 fc03 	mul.w	ip, r2, r3
 8014646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014648:	4652      	mov	r2, sl
 801464a:	fb02 f303 	mul.w	r3, r2, r3
 801464e:	449c      	add	ip, r3
 8014650:	4652      	mov	r2, sl
 8014652:	6a3b      	ldr	r3, [r7, #32]
 8014654:	fba2 8903 	umull	r8, r9, r2, r3
 8014658:	eb0c 0309 	add.w	r3, ip, r9
 801465c:	4699      	mov	r9, r3
 801465e:	f04f 0200 	mov.w	r2, #0
 8014662:	f04f 0300 	mov.w	r3, #0
 8014666:	ea4f 1309 	mov.w	r3, r9, lsl #4
 801466a:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 801466e:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8014672:	460a      	mov	r2, r1
 8014674:	2300      	movs	r3, #0
 8014676:	613a      	str	r2, [r7, #16]
 8014678:	617b      	str	r3, [r7, #20]
 801467a:	b2c3      	uxtb	r3, r0
 801467c:	2200      	movs	r2, #0
 801467e:	60bb      	str	r3, [r7, #8]
 8014680:	60fa      	str	r2, [r7, #12]
 8014682:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8014686:	464b      	mov	r3, r9
 8014688:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 801468c:	4652      	mov	r2, sl
 801468e:	fb02 fc03 	mul.w	ip, r2, r3
 8014692:	465b      	mov	r3, fp
 8014694:	4642      	mov	r2, r8
 8014696:	fb02 f303 	mul.w	r3, r2, r3
 801469a:	449c      	add	ip, r3
 801469c:	4642      	mov	r2, r8
 801469e:	4653      	mov	r3, sl
 80146a0:	fba2 4503 	umull	r4, r5, r2, r3
 80146a4:	eb0c 0305 	add.w	r3, ip, r5
 80146a8:	461d      	mov	r5, r3
 80146aa:	f04f 0200 	mov.w	r2, #0
 80146ae:	f04f 0300 	mov.w	r3, #0
 80146b2:	012b      	lsls	r3, r5, #4
 80146b4:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80146b8:	0122      	lsls	r2, r4, #4
 80146ba:	460b      	mov	r3, r1
 80146bc:	4602      	mov	r2, r0
 80146be:	fb02 f303 	mul.w	r3, r2, r3
 80146c2:	005b      	lsls	r3, r3, #1
 80146c4:	3307      	adds	r3, #7
 80146c6:	08db      	lsrs	r3, r3, #3
 80146c8:	00db      	lsls	r3, r3, #3
 80146ca:	ebad 0d03 	sub.w	sp, sp, r3
 80146ce:	ab02      	add	r3, sp, #8
 80146d0:	3301      	adds	r3, #1
 80146d2:	085b      	lsrs	r3, r3, #1
 80146d4:	005b      	lsls	r3, r3, #1
 80146d6:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint16_t count;

	ST7735_GetXSize(&st7735_pObj, &w);
 80146d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80146dc:	4619      	mov	r1, r3
 80146de:	4873      	ldr	r0, [pc, #460]	@ (80148ac <LCD_ShowChar+0x2f4>)
 80146e0:	f001 fca6 	bl	8016030 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj, &h);
 80146e4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80146e8:	4619      	mov	r1, r3
 80146ea:	4870      	ldr	r0, [pc, #448]	@ (80148ac <LCD_ShowChar+0x2f4>)
 80146ec:	f001 fcb2 	bl	8016054 <ST7735_GetYSize>

	//		   
	num = num - ' ';  //
 80146f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80146f4:	3b20      	subs	r3, #32
 80146f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	count = 0;
 80146fa:	2300      	movs	r3, #0
 80146fc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	if (!mode) //
 8014700:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8014704:	2b00      	cmp	r3, #0
 8014706:	f040 80a8 	bne.w	801485a <LCD_ShowChar+0x2a2>
	{
		for (t = 0; t < size; t++) {
 801470a:	2300      	movs	r3, #0
 801470c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8014710:	e09b      	b.n	801484a <LCD_ShowChar+0x292>
			if (size == 12)
 8014712:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014716:	2b0c      	cmp	r3, #12
 8014718:	d10e      	bne.n	8014738 <LCD_ShowChar+0x180>
				temp = asc2_1206[num][t];  //1206
 801471a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 801471e:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 8014722:	4863      	ldr	r0, [pc, #396]	@ (80148b0 <LCD_ShowChar+0x2f8>)
 8014724:	4613      	mov	r3, r2
 8014726:	005b      	lsls	r3, r3, #1
 8014728:	4413      	add	r3, r2
 801472a:	009b      	lsls	r3, r3, #2
 801472c:	4403      	add	r3, r0
 801472e:	440b      	add	r3, r1
 8014730:	781b      	ldrb	r3, [r3, #0]
 8014732:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8014736:	e00a      	b.n	801474e <LCD_ShowChar+0x196>
			else
				temp = asc2_1608[num][t];		 //1608
 8014738:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 801473c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8014740:	495c      	ldr	r1, [pc, #368]	@ (80148b4 <LCD_ShowChar+0x2fc>)
 8014742:	0112      	lsls	r2, r2, #4
 8014744:	440a      	add	r2, r1
 8014746:	4413      	add	r3, r2
 8014748:	781b      	ldrb	r3, [r3, #0]
 801474a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

			for (t1 = 0; t1 < 8; t1++) {
 801474e:	2300      	movs	r3, #0
 8014750:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8014754:	e06e      	b.n	8014834 <LCD_ShowChar+0x27c>
				if (temp & 0x80)
 8014756:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 801475a:	2b00      	cmp	r3, #0
 801475c:	da0e      	bge.n	801477c <LCD_ShowChar+0x1c4>
					POINT_COLOR = (colortemp & 0xFF) << 8 | colortemp >> 8;
 801475e:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 8014762:	021b      	lsls	r3, r3, #8
 8014764:	b21a      	sxth	r2, r3
 8014766:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801476a:	0a1b      	lsrs	r3, r3, #8
 801476c:	b29b      	uxth	r3, r3
 801476e:	b21b      	sxth	r3, r3
 8014770:	4313      	orrs	r3, r2
 8014772:	b21b      	sxth	r3, r3
 8014774:	b29a      	uxth	r2, r3
 8014776:	4b4c      	ldr	r3, [pc, #304]	@ (80148a8 <LCD_ShowChar+0x2f0>)
 8014778:	801a      	strh	r2, [r3, #0]
 801477a:	e00e      	b.n	801479a <LCD_ShowChar+0x1e2>
				else
					POINT_COLOR = (BACK_COLOR & 0xFF) << 8 | BACK_COLOR >> 8;
 801477c:	4b4e      	ldr	r3, [pc, #312]	@ (80148b8 <LCD_ShowChar+0x300>)
 801477e:	881b      	ldrh	r3, [r3, #0]
 8014780:	b21b      	sxth	r3, r3
 8014782:	021b      	lsls	r3, r3, #8
 8014784:	b21a      	sxth	r2, r3
 8014786:	4b4c      	ldr	r3, [pc, #304]	@ (80148b8 <LCD_ShowChar+0x300>)
 8014788:	881b      	ldrh	r3, [r3, #0]
 801478a:	0a1b      	lsrs	r3, r3, #8
 801478c:	b29b      	uxth	r3, r3
 801478e:	b21b      	sxth	r3, r3
 8014790:	4313      	orrs	r3, r2
 8014792:	b21b      	sxth	r3, r3
 8014794:	b29a      	uxth	r2, r3
 8014796:	4b44      	ldr	r3, [pc, #272]	@ (80148a8 <LCD_ShowChar+0x2f0>)
 8014798:	801a      	strh	r2, [r3, #0]

				write[count][t / 2] = POINT_COLOR;
 801479a:	0872      	lsrs	r2, r6, #1
 801479c:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 80147a0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80147a4:	085b      	lsrs	r3, r3, #1
 80147a6:	b2db      	uxtb	r3, r3
 80147a8:	461c      	mov	r4, r3
 80147aa:	4b3f      	ldr	r3, [pc, #252]	@ (80148a8 <LCD_ShowChar+0x2f0>)
 80147ac:	8818      	ldrh	r0, [r3, #0]
 80147ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80147b0:	fb01 f202 	mul.w	r2, r1, r2
 80147b4:	4422      	add	r2, r4
 80147b6:	4601      	mov	r1, r0
 80147b8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count++;
 80147bc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80147c0:	3301      	adds	r3, #1
 80147c2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if (count >= size)
 80147c6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80147ca:	b29b      	uxth	r3, r3
 80147cc:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80147d0:	429a      	cmp	r2, r3
 80147d2:	d302      	bcc.n	80147da <LCD_ShowChar+0x222>
					count = 0;
 80147d4:	2300      	movs	r3, #0
 80147d6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

				temp <<= 1;
 80147da:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80147de:	005b      	lsls	r3, r3, #1
 80147e0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 80147e4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80147e6:	3301      	adds	r3, #1
 80147e8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if (y > h) {
 80147ea:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80147ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80147ee:	429a      	cmp	r2, r3
 80147f0:	d904      	bls.n	80147fc <LCD_ShowChar+0x244>
					POINT_COLOR = colortemp;
 80147f2:	4a2d      	ldr	r2, [pc, #180]	@ (80148a8 <LCD_ShowChar+0x2f0>)
 80147f4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80147f8:	8013      	strh	r3, [r2, #0]
					return;
 80147fa:	e0e8      	b.n	80149ce <LCD_ShowChar+0x416>
				}		 //
				if ((y - y0) == size) {
 80147fc:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80147fe:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8014802:	1ad2      	subs	r2, r2, r3
 8014804:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014808:	429a      	cmp	r2, r3
 801480a:	d10e      	bne.n	801482a <LCD_ShowChar+0x272>
					y = y0;
 801480c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8014810:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 8014812:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014814:	3301      	adds	r3, #1
 8014816:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if (x > w) {
 8014818:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801481a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801481c:	429a      	cmp	r2, r3
 801481e:	d90e      	bls.n	801483e <LCD_ShowChar+0x286>
						POINT_COLOR = colortemp;
 8014820:	4a21      	ldr	r2, [pc, #132]	@ (80148a8 <LCD_ShowChar+0x2f0>)
 8014822:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014826:	8013      	strh	r3, [r2, #0]
						return;
 8014828:	e0d1      	b.n	80149ce <LCD_ShowChar+0x416>
			for (t1 = 0; t1 < 8; t1++) {
 801482a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 801482e:	3301      	adds	r3, #1
 8014830:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8014834:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8014838:	2b07      	cmp	r3, #7
 801483a:	d98c      	bls.n	8014756 <LCD_ShowChar+0x19e>
 801483c:	e000      	b.n	8014840 <LCD_ShowChar+0x288>
					}		 //
					break;
 801483e:	bf00      	nop
		for (t = 0; t < size; t++) {
 8014840:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8014844:	3301      	adds	r3, #1
 8014846:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 801484a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 801484e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014852:	429a      	cmp	r2, r3
 8014854:	f4ff af5d 	bcc.w	8014712 <LCD_ShowChar+0x15a>
 8014858:	e09e      	b.n	8014998 <LCD_ShowChar+0x3e0>
				}
			}
		}
	} else		 //
	{
		for (t = 0; t < size; t++) {
 801485a:	2300      	movs	r3, #0
 801485c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8014860:	e093      	b.n	801498a <LCD_ShowChar+0x3d2>
			if (size == 12)
 8014862:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014866:	2b0c      	cmp	r3, #12
 8014868:	d10e      	bne.n	8014888 <LCD_ShowChar+0x2d0>
				temp = asc2_1206[num][t];  //1206
 801486a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 801486e:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 8014872:	480f      	ldr	r0, [pc, #60]	@ (80148b0 <LCD_ShowChar+0x2f8>)
 8014874:	4613      	mov	r3, r2
 8014876:	005b      	lsls	r3, r3, #1
 8014878:	4413      	add	r3, r2
 801487a:	009b      	lsls	r3, r3, #2
 801487c:	4403      	add	r3, r0
 801487e:	440b      	add	r3, r1
 8014880:	781b      	ldrb	r3, [r3, #0]
 8014882:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8014886:	e00a      	b.n	801489e <LCD_ShowChar+0x2e6>
			else
				temp = asc2_1608[num][t];		 //1608
 8014888:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 801488c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8014890:	4908      	ldr	r1, [pc, #32]	@ (80148b4 <LCD_ShowChar+0x2fc>)
 8014892:	0112      	lsls	r2, r2, #4
 8014894:	440a      	add	r2, r1
 8014896:	4413      	add	r3, r2
 8014898:	781b      	ldrb	r3, [r3, #0]
 801489a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			for (t1 = 0; t1 < 8; t1++) {
 801489e:	2300      	movs	r3, #0
 80148a0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80148a4:	e066      	b.n	8014974 <LCD_ShowChar+0x3bc>
 80148a6:	bf00      	nop
 80148a8:	2000008c 	.word	0x2000008c
 80148ac:	2000791c 	.word	0x2000791c
 80148b0:	08020dd4 	.word	0x08020dd4
 80148b4:	08021248 	.word	0x08021248
 80148b8:	20007958 	.word	0x20007958
				if (temp & 0x80)
 80148bc:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	da1b      	bge.n	80148fc <LCD_ShowChar+0x344>
					write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
							| POINT_COLOR >> 8;
 80148c4:	4b45      	ldr	r3, [pc, #276]	@ (80149dc <LCD_ShowChar+0x424>)
 80148c6:	881b      	ldrh	r3, [r3, #0]
 80148c8:	b21b      	sxth	r3, r3
 80148ca:	021b      	lsls	r3, r3, #8
 80148cc:	b21a      	sxth	r2, r3
 80148ce:	4b43      	ldr	r3, [pc, #268]	@ (80149dc <LCD_ShowChar+0x424>)
 80148d0:	881b      	ldrh	r3, [r3, #0]
 80148d2:	0a1b      	lsrs	r3, r3, #8
 80148d4:	b29b      	uxth	r3, r3
 80148d6:	b21b      	sxth	r3, r3
 80148d8:	4313      	orrs	r3, r2
 80148da:	b218      	sxth	r0, r3
					write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
 80148dc:	0872      	lsrs	r2, r6, #1
 80148de:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 80148e2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80148e6:	085b      	lsrs	r3, r3, #1
 80148e8:	b2db      	uxtb	r3, r3
 80148ea:	461c      	mov	r4, r3
							| POINT_COLOR >> 8;
 80148ec:	b280      	uxth	r0, r0
					write[count][t / 2] = (POINT_COLOR & 0xFF) << 8
 80148ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148f0:	fb01 f202 	mul.w	r2, r1, r2
 80148f4:	4422      	add	r2, r4
 80148f6:	4601      	mov	r1, r0
 80148f8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count++;
 80148fc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8014900:	3301      	adds	r3, #1
 8014902:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if (count >= size)
 8014906:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801490a:	b29b      	uxth	r3, r3
 801490c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8014910:	429a      	cmp	r2, r3
 8014912:	d302      	bcc.n	801491a <LCD_ShowChar+0x362>
					count = 0;
 8014914:	2300      	movs	r3, #0
 8014916:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

				temp <<= 1;
 801491a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801491e:	005b      	lsls	r3, r3, #1
 8014920:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 8014924:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8014926:	3301      	adds	r3, #1
 8014928:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if (y >= h) {
 801492a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 801492c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801492e:	429a      	cmp	r2, r3
 8014930:	d304      	bcc.n	801493c <LCD_ShowChar+0x384>
					POINT_COLOR = colortemp;
 8014932:	4a2a      	ldr	r2, [pc, #168]	@ (80149dc <LCD_ShowChar+0x424>)
 8014934:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014938:	8013      	strh	r3, [r2, #0]
					return;
 801493a:	e048      	b.n	80149ce <LCD_ShowChar+0x416>
				}		 //
				if ((y - y0) == size) {
 801493c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 801493e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8014942:	1ad2      	subs	r2, r2, r3
 8014944:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014948:	429a      	cmp	r2, r3
 801494a:	d10e      	bne.n	801496a <LCD_ShowChar+0x3b2>
					y = y0;
 801494c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8014950:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 8014952:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014954:	3301      	adds	r3, #1
 8014956:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if (x >= w) {
 8014958:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801495a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801495c:	429a      	cmp	r2, r3
 801495e:	d30e      	bcc.n	801497e <LCD_ShowChar+0x3c6>
						POINT_COLOR = colortemp;
 8014960:	4a1e      	ldr	r2, [pc, #120]	@ (80149dc <LCD_ShowChar+0x424>)
 8014962:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014966:	8013      	strh	r3, [r2, #0]
						return;
 8014968:	e031      	b.n	80149ce <LCD_ShowChar+0x416>
			for (t1 = 0; t1 < 8; t1++) {
 801496a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 801496e:	3301      	adds	r3, #1
 8014970:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8014974:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8014978:	2b07      	cmp	r3, #7
 801497a:	d99f      	bls.n	80148bc <LCD_ShowChar+0x304>
 801497c:	e000      	b.n	8014980 <LCD_ShowChar+0x3c8>
					}		 //
					break;
 801497e:	bf00      	nop
		for (t = 0; t < size; t++) {
 8014980:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8014984:	3301      	adds	r3, #1
 8014986:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 801498a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 801498e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014992:	429a      	cmp	r2, r3
 8014994:	f4ff af65 	bcc.w	8014862 <LCD_ShowChar+0x2aa>
				}
			}
		}
	}
	ST7735_FillRGBRect(&st7735_pObj, x0, y0, (uint8_t*) &write,
 8014998:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801499c:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 80149a0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80149a4:	2b0c      	cmp	r3, #12
 80149a6:	d101      	bne.n	80149ac <LCD_ShowChar+0x3f4>
 80149a8:	2306      	movs	r3, #6
 80149aa:	e000      	b.n	80149ae <LCD_ShowChar+0x3f6>
 80149ac:	2308      	movs	r3, #8
 80149ae:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80149b2:	9201      	str	r2, [sp, #4]
 80149b4:	9300      	str	r3, [sp, #0]
 80149b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149b8:	4602      	mov	r2, r0
 80149ba:	4809      	ldr	r0, [pc, #36]	@ (80149e0 <LCD_ShowChar+0x428>)
 80149bc:	f001 f98a 	bl	8015cd4 <ST7735_FillRGBRect>
			size == 12 ? 6 : 8, size);
	POINT_COLOR = colortemp;
 80149c0:	4a06      	ldr	r2, [pc, #24]	@ (80149dc <LCD_ShowChar+0x424>)
 80149c2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80149c6:	8013      	strh	r3, [r2, #0]
 80149c8:	f8d7 d004 	ldr.w	sp, [r7, #4]
 80149cc:	e001      	b.n	80149d2 <LCD_ShowChar+0x41a>
					return;
 80149ce:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 80149d2:	3754      	adds	r7, #84	@ 0x54
 80149d4:	46bd      	mov	sp, r7
 80149d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149da:	bf00      	nop
 80149dc:	2000008c 	.word	0x2000008c
 80149e0:	2000791c 	.word	0x2000791c

080149e4 <LCD_ShowString>:
//x,y:
//width,height:  
//size:
//*p:
void LCD_ShowString(uint16_t x, uint16_t y, uint16_t width, uint16_t height,
		uint8_t size, uint8_t *p) {
 80149e4:	b590      	push	{r4, r7, lr}
 80149e6:	b087      	sub	sp, #28
 80149e8:	af02      	add	r7, sp, #8
 80149ea:	4604      	mov	r4, r0
 80149ec:	4608      	mov	r0, r1
 80149ee:	4611      	mov	r1, r2
 80149f0:	461a      	mov	r2, r3
 80149f2:	4623      	mov	r3, r4
 80149f4:	80fb      	strh	r3, [r7, #6]
 80149f6:	4603      	mov	r3, r0
 80149f8:	80bb      	strh	r3, [r7, #4]
 80149fa:	460b      	mov	r3, r1
 80149fc:	807b      	strh	r3, [r7, #2]
 80149fe:	4613      	mov	r3, r2
 8014a00:	803b      	strh	r3, [r7, #0]
	uint8_t x0 = x;
 8014a02:	88fb      	ldrh	r3, [r7, #6]
 8014a04:	73fb      	strb	r3, [r7, #15]
	width += x;
 8014a06:	887a      	ldrh	r2, [r7, #2]
 8014a08:	88fb      	ldrh	r3, [r7, #6]
 8014a0a:	4413      	add	r3, r2
 8014a0c:	807b      	strh	r3, [r7, #2]
	height += y;
 8014a0e:	883a      	ldrh	r2, [r7, #0]
 8014a10:	88bb      	ldrh	r3, [r7, #4]
 8014a12:	4413      	add	r3, r2
 8014a14:	803b      	strh	r3, [r7, #0]
	while ((*p <= '~') && (*p >= ' '))		 //!
 8014a16:	e024      	b.n	8014a62 <LCD_ShowString+0x7e>
	{
		if (x > width) {
 8014a18:	88fa      	ldrh	r2, [r7, #6]
 8014a1a:	887b      	ldrh	r3, [r7, #2]
 8014a1c:	429a      	cmp	r2, r3
 8014a1e:	d907      	bls.n	8014a30 <LCD_ShowString+0x4c>
			x = x0;
 8014a20:	7bfb      	ldrb	r3, [r7, #15]
 8014a22:	80fb      	strh	r3, [r7, #6]
			y += size;
 8014a24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014a28:	b29a      	uxth	r2, r3
 8014a2a:	88bb      	ldrh	r3, [r7, #4]
 8014a2c:	4413      	add	r3, r2
 8014a2e:	80bb      	strh	r3, [r7, #4]
		}
		if (y > height)
 8014a30:	88ba      	ldrh	r2, [r7, #4]
 8014a32:	883b      	ldrh	r3, [r7, #0]
 8014a34:	429a      	cmp	r2, r3
 8014a36:	d81d      	bhi.n	8014a74 <LCD_ShowString+0x90>
			break;		 //
		LCD_ShowChar(x, y, *p, size, 0);
 8014a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a3a:	781a      	ldrb	r2, [r3, #0]
 8014a3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014a40:	88b9      	ldrh	r1, [r7, #4]
 8014a42:	88f8      	ldrh	r0, [r7, #6]
 8014a44:	2400      	movs	r4, #0
 8014a46:	9400      	str	r4, [sp, #0]
 8014a48:	f7ff fdb6 	bl	80145b8 <LCD_ShowChar>
		x += size / 2;
 8014a4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014a50:	085b      	lsrs	r3, r3, #1
 8014a52:	b2db      	uxtb	r3, r3
 8014a54:	461a      	mov	r2, r3
 8014a56:	88fb      	ldrh	r3, [r7, #6]
 8014a58:	4413      	add	r3, r2
 8014a5a:	80fb      	strh	r3, [r7, #6]
		p++;
 8014a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a5e:	3301      	adds	r3, #1
 8014a60:	627b      	str	r3, [r7, #36]	@ 0x24
	while ((*p <= '~') && (*p >= ' '))		 //!
 8014a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a64:	781b      	ldrb	r3, [r3, #0]
 8014a66:	2b7e      	cmp	r3, #126	@ 0x7e
 8014a68:	d805      	bhi.n	8014a76 <LCD_ShowString+0x92>
 8014a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a6c:	781b      	ldrb	r3, [r3, #0]
 8014a6e:	2b1f      	cmp	r3, #31
 8014a70:	d8d2      	bhi.n	8014a18 <LCD_ShowString+0x34>
	}
}
 8014a72:	e000      	b.n	8014a76 <LCD_ShowString+0x92>
			break;		 //
 8014a74:	bf00      	nop
}
 8014a76:	bf00      	nop
 8014a78:	3714      	adds	r7, #20
 8014a7a:	46bd      	mov	sp, r7
 8014a7c:	bd90      	pop	{r4, r7, pc}
	...

08014a80 <lcd_init>:

static int32_t lcd_init(void) {
 8014a80:	b580      	push	{r7, lr}
 8014a82:	b082      	sub	sp, #8
 8014a84:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 8014a86:	2300      	movs	r3, #0
 8014a88:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer, LCD_Brightness_channel);
 8014a8a:	2100      	movs	r1, #0
 8014a8c:	4803      	ldr	r0, [pc, #12]	@ (8014a9c <lcd_init+0x1c>)
 8014a8e:	f008 fe71 	bl	801d774 <HAL_TIMEx_PWMN_Start>
	return result;
 8014a92:	687b      	ldr	r3, [r7, #4]
}
 8014a94:	4618      	mov	r0, r3
 8014a96:	3708      	adds	r7, #8
 8014a98:	46bd      	mov	sp, r7
 8014a9a:	bd80      	pop	{r7, pc}
 8014a9c:	2000082c 	.word	0x2000082c

08014aa0 <lcd_gettick>:

static int32_t lcd_gettick(void) {
 8014aa0:	b580      	push	{r7, lr}
 8014aa2:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8014aa4:	f001 fd52 	bl	801654c <HAL_GetTick>
 8014aa8:	4603      	mov	r3, r0
}
 8014aaa:	4618      	mov	r0, r3
 8014aac:	bd80      	pop	{r7, pc}
	...

08014ab0 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg, uint8_t *pdata, uint32_t length) {
 8014ab0:	b580      	push	{r7, lr}
 8014ab2:	b086      	sub	sp, #24
 8014ab4:	af00      	add	r7, sp, #0
 8014ab6:	4603      	mov	r3, r0
 8014ab8:	60b9      	str	r1, [r7, #8]
 8014aba:	607a      	str	r2, [r7, #4]
 8014abc:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 8014abe:	2200      	movs	r2, #0
 8014ac0:	2104      	movs	r1, #4
 8014ac2:	481c      	ldr	r0, [pc, #112]	@ (8014b34 <lcd_writereg+0x84>)
 8014ac4:	f003 f87c 	bl	8017bc0 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8014ac8:	2200      	movs	r2, #0
 8014aca:	2110      	movs	r1, #16
 8014acc:	481a      	ldr	r0, [pc, #104]	@ (8014b38 <lcd_writereg+0x88>)
 8014ace:	f003 f877 	bl	8017bc0 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv, &reg, 1, 100);
 8014ad2:	f107 010f 	add.w	r1, r7, #15
 8014ad6:	2364      	movs	r3, #100	@ 0x64
 8014ad8:	2201      	movs	r2, #1
 8014ada:	4818      	ldr	r0, [pc, #96]	@ (8014b3c <lcd_writereg+0x8c>)
 8014adc:	f006 fa0c 	bl	801aef8 <HAL_SPI_Transmit>
 8014ae0:	4603      	mov	r3, r0
 8014ae2:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 8014ae4:	2201      	movs	r2, #1
 8014ae6:	2110      	movs	r1, #16
 8014ae8:	4813      	ldr	r0, [pc, #76]	@ (8014b38 <lcd_writereg+0x88>)
 8014aea:	f003 f869 	bl	8017bc0 <HAL_GPIO_WritePin>
	if (length > 0)
 8014aee:	687b      	ldr	r3, [r7, #4]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d00c      	beq.n	8014b0e <lcd_writereg+0x5e>
		result += HAL_SPI_Transmit(SPI_Drv, pdata, length, 500);
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	b29a      	uxth	r2, r3
 8014af8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8014afc:	68b9      	ldr	r1, [r7, #8]
 8014afe:	480f      	ldr	r0, [pc, #60]	@ (8014b3c <lcd_writereg+0x8c>)
 8014b00:	f006 f9fa 	bl	801aef8 <HAL_SPI_Transmit>
 8014b04:	4603      	mov	r3, r0
 8014b06:	461a      	mov	r2, r3
 8014b08:	697b      	ldr	r3, [r7, #20]
 8014b0a:	4413      	add	r3, r2
 8014b0c:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 8014b0e:	2201      	movs	r2, #1
 8014b10:	2104      	movs	r1, #4
 8014b12:	4808      	ldr	r0, [pc, #32]	@ (8014b34 <lcd_writereg+0x84>)
 8014b14:	f003 f854 	bl	8017bc0 <HAL_GPIO_WritePin>
	if (result > 0) {
 8014b18:	697b      	ldr	r3, [r7, #20]
 8014b1a:	2b00      	cmp	r3, #0
 8014b1c:	dd03      	ble.n	8014b26 <lcd_writereg+0x76>
		result = -1;
 8014b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8014b22:	617b      	str	r3, [r7, #20]
 8014b24:	e001      	b.n	8014b2a <lcd_writereg+0x7a>
	} else {
		result = 0;
 8014b26:	2300      	movs	r3, #0
 8014b28:	617b      	str	r3, [r7, #20]
	}
	return result;
 8014b2a:	697b      	ldr	r3, [r7, #20]
}
 8014b2c:	4618      	mov	r0, r3
 8014b2e:	3718      	adds	r7, #24
 8014b30:	46bd      	mov	sp, r7
 8014b32:	bd80      	pop	{r7, pc}
 8014b34:	42020c00 	.word	0x42020c00
 8014b38:	42020400 	.word	0x42020400
 8014b3c:	20000418 	.word	0x20000418

08014b40 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg, uint8_t *pdata) {
 8014b40:	b580      	push	{r7, lr}
 8014b42:	b084      	sub	sp, #16
 8014b44:	af00      	add	r7, sp, #0
 8014b46:	4603      	mov	r3, r0
 8014b48:	6039      	str	r1, [r7, #0]
 8014b4a:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 8014b4c:	2200      	movs	r2, #0
 8014b4e:	2104      	movs	r1, #4
 8014b50:	4819      	ldr	r0, [pc, #100]	@ (8014bb8 <lcd_readreg+0x78>)
 8014b52:	f003 f835 	bl	8017bc0 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8014b56:	2200      	movs	r2, #0
 8014b58:	2110      	movs	r1, #16
 8014b5a:	4818      	ldr	r0, [pc, #96]	@ (8014bbc <lcd_readreg+0x7c>)
 8014b5c:	f003 f830 	bl	8017bc0 <HAL_GPIO_WritePin>

	result = HAL_SPI_Transmit(SPI_Drv, &reg, 1, 100);
 8014b60:	1df9      	adds	r1, r7, #7
 8014b62:	2364      	movs	r3, #100	@ 0x64
 8014b64:	2201      	movs	r2, #1
 8014b66:	4816      	ldr	r0, [pc, #88]	@ (8014bc0 <lcd_readreg+0x80>)
 8014b68:	f006 f9c6 	bl	801aef8 <HAL_SPI_Transmit>
 8014b6c:	4603      	mov	r3, r0
 8014b6e:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 8014b70:	2201      	movs	r2, #1
 8014b72:	2110      	movs	r1, #16
 8014b74:	4811      	ldr	r0, [pc, #68]	@ (8014bbc <lcd_readreg+0x7c>)
 8014b76:	f003 f823 	bl	8017bc0 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv, pdata, 1, 500);
 8014b7a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8014b7e:	2201      	movs	r2, #1
 8014b80:	6839      	ldr	r1, [r7, #0]
 8014b82:	480f      	ldr	r0, [pc, #60]	@ (8014bc0 <lcd_readreg+0x80>)
 8014b84:	f006 fbd4 	bl	801b330 <HAL_SPI_Receive>
 8014b88:	4603      	mov	r3, r0
 8014b8a:	461a      	mov	r2, r3
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	4413      	add	r3, r2
 8014b90:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8014b92:	2201      	movs	r2, #1
 8014b94:	2104      	movs	r1, #4
 8014b96:	4808      	ldr	r0, [pc, #32]	@ (8014bb8 <lcd_readreg+0x78>)
 8014b98:	f003 f812 	bl	8017bc0 <HAL_GPIO_WritePin>
	if (result > 0) {
 8014b9c:	68fb      	ldr	r3, [r7, #12]
 8014b9e:	2b00      	cmp	r3, #0
 8014ba0:	dd03      	ble.n	8014baa <lcd_readreg+0x6a>
		result = -1;
 8014ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8014ba6:	60fb      	str	r3, [r7, #12]
 8014ba8:	e001      	b.n	8014bae <lcd_readreg+0x6e>
	} else {
		result = 0;
 8014baa:	2300      	movs	r3, #0
 8014bac:	60fb      	str	r3, [r7, #12]
	}
	return result;
 8014bae:	68fb      	ldr	r3, [r7, #12]
}
 8014bb0:	4618      	mov	r0, r3
 8014bb2:	3710      	adds	r7, #16
 8014bb4:	46bd      	mov	sp, r7
 8014bb6:	bd80      	pop	{r7, pc}
 8014bb8:	42020c00 	.word	0x42020c00
 8014bbc:	42020400 	.word	0x42020400
 8014bc0:	20000418 	.word	0x20000418

08014bc4 <lcd_senddata>:

static int32_t lcd_senddata(uint8_t *pdata, uint32_t length) {
 8014bc4:	b580      	push	{r7, lr}
 8014bc6:	b084      	sub	sp, #16
 8014bc8:	af00      	add	r7, sp, #0
 8014bca:	6078      	str	r0, [r7, #4]
 8014bcc:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8014bce:	2200      	movs	r2, #0
 8014bd0:	2104      	movs	r1, #4
 8014bd2:	480f      	ldr	r0, [pc, #60]	@ (8014c10 <lcd_senddata+0x4c>)
 8014bd4:	f002 fff4 	bl	8017bc0 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Transmit(SPI_Drv, pdata, length, 100);
 8014bd8:	683b      	ldr	r3, [r7, #0]
 8014bda:	b29a      	uxth	r2, r3
 8014bdc:	2364      	movs	r3, #100	@ 0x64
 8014bde:	6879      	ldr	r1, [r7, #4]
 8014be0:	480c      	ldr	r0, [pc, #48]	@ (8014c14 <lcd_senddata+0x50>)
 8014be2:	f006 f989 	bl	801aef8 <HAL_SPI_Transmit>
 8014be6:	4603      	mov	r3, r0
 8014be8:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8014bea:	2201      	movs	r2, #1
 8014bec:	2104      	movs	r1, #4
 8014bee:	4808      	ldr	r0, [pc, #32]	@ (8014c10 <lcd_senddata+0x4c>)
 8014bf0:	f002 ffe6 	bl	8017bc0 <HAL_GPIO_WritePin>
	if (result > 0) {
 8014bf4:	68fb      	ldr	r3, [r7, #12]
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	dd03      	ble.n	8014c02 <lcd_senddata+0x3e>
		result = -1;
 8014bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8014bfe:	60fb      	str	r3, [r7, #12]
 8014c00:	e001      	b.n	8014c06 <lcd_senddata+0x42>
	} else {
		result = 0;
 8014c02:	2300      	movs	r3, #0
 8014c04:	60fb      	str	r3, [r7, #12]
	}
	return result;
 8014c06:	68fb      	ldr	r3, [r7, #12]
}
 8014c08:	4618      	mov	r0, r3
 8014c0a:	3710      	adds	r7, #16
 8014c0c:	46bd      	mov	sp, r7
 8014c0e:	bd80      	pop	{r7, pc}
 8014c10:	42020c00 	.word	0x42020c00
 8014c14:	20000418 	.word	0x20000418

08014c18 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t *pdata, uint32_t length) {
 8014c18:	b580      	push	{r7, lr}
 8014c1a:	b084      	sub	sp, #16
 8014c1c:	af00      	add	r7, sp, #0
 8014c1e:	6078      	str	r0, [r7, #4]
 8014c20:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8014c22:	2200      	movs	r2, #0
 8014c24:	2104      	movs	r1, #4
 8014c26:	4810      	ldr	r0, [pc, #64]	@ (8014c68 <lcd_recvdata+0x50>)
 8014c28:	f002 ffca 	bl	8017bc0 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv, pdata, length, 500);
 8014c2c:	683b      	ldr	r3, [r7, #0]
 8014c2e:	b29a      	uxth	r2, r3
 8014c30:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8014c34:	6879      	ldr	r1, [r7, #4]
 8014c36:	480d      	ldr	r0, [pc, #52]	@ (8014c6c <lcd_recvdata+0x54>)
 8014c38:	f006 fb7a 	bl	801b330 <HAL_SPI_Receive>
 8014c3c:	4603      	mov	r3, r0
 8014c3e:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8014c40:	2201      	movs	r2, #1
 8014c42:	2104      	movs	r1, #4
 8014c44:	4808      	ldr	r0, [pc, #32]	@ (8014c68 <lcd_recvdata+0x50>)
 8014c46:	f002 ffbb 	bl	8017bc0 <HAL_GPIO_WritePin>
	if (result > 0) {
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	dd03      	ble.n	8014c58 <lcd_recvdata+0x40>
		result = -1;
 8014c50:	f04f 33ff 	mov.w	r3, #4294967295
 8014c54:	60fb      	str	r3, [r7, #12]
 8014c56:	e001      	b.n	8014c5c <lcd_recvdata+0x44>
	} else {
		result = 0;
 8014c58:	2300      	movs	r3, #0
 8014c5a:	60fb      	str	r3, [r7, #12]
	}
	return result;
 8014c5c:	68fb      	ldr	r3, [r7, #12]
}
 8014c5e:	4618      	mov	r0, r3
 8014c60:	3710      	adds	r7, #16
 8014c62:	46bd      	mov	sp, r7
 8014c64:	bd80      	pop	{r7, pc}
 8014c66:	bf00      	nop
 8014c68:	42020c00 	.word	0x42020c00
 8014c6c:	20000418 	.word	0x20000418

08014c70 <Custom_LCD_Printf>:

void Custom_LCD_Printf(int x, int y, const char *text, ...) {
 8014c70:	b40c      	push	{r2, r3}
 8014c72:	b580      	push	{r7, lr}
 8014c74:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8014c78:	af02      	add	r7, sp, #8
 8014c7a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8014c7e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8014c82:	6018      	str	r0, [r3, #0]
 8014c84:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8014c88:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8014c8c:	6019      	str	r1, [r3, #0]
	char txt[512] = { 0 };
 8014c8e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8014c92:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8014c96:	4618      	mov	r0, r3
 8014c98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8014c9c:	461a      	mov	r2, r3
 8014c9e:	2100      	movs	r1, #0
 8014ca0:	f009 ff7e 	bl	801eba0 <memset>
	va_list args;
	va_start(args, text);
 8014ca4:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 8014ca8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8014cac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8014cb0:	601a      	str	r2, [r3, #0]
	vsprintf(txt, text, args);
 8014cb2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8014cb6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8014cba:	f107 0010 	add.w	r0, r7, #16
 8014cbe:	681a      	ldr	r2, [r3, #0]
 8014cc0:	f8d7 1218 	ldr.w	r1, [r7, #536]	@ 0x218
 8014cc4:	f009 ff62 	bl	801eb8c <vsiprintf>
	va_end(args);

	LCD_ShowString(8 * x, 16 * y, ST7735Ctx.Width, 8, 16, (uint8_t*) (txt));
 8014cc8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8014ccc:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	b29b      	uxth	r3, r3
 8014cd4:	00db      	lsls	r3, r3, #3
 8014cd6:	b298      	uxth	r0, r3
 8014cd8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8014cdc:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8014ce0:	681b      	ldr	r3, [r3, #0]
 8014ce2:	b29b      	uxth	r3, r3
 8014ce4:	011b      	lsls	r3, r3, #4
 8014ce6:	b299      	uxth	r1, r3
 8014ce8:	4b09      	ldr	r3, [pc, #36]	@ (8014d10 <Custom_LCD_Printf+0xa0>)
 8014cea:	681b      	ldr	r3, [r3, #0]
 8014cec:	b29a      	uxth	r2, r3
 8014cee:	f107 0310 	add.w	r3, r7, #16
 8014cf2:	9301      	str	r3, [sp, #4]
 8014cf4:	2310      	movs	r3, #16
 8014cf6:	9300      	str	r3, [sp, #0]
 8014cf8:	2308      	movs	r3, #8
 8014cfa:	f7ff fe73 	bl	80149e4 <LCD_ShowString>
}
 8014cfe:	bf00      	nop
 8014d00:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8014d04:	46bd      	mov	sp, r7
 8014d06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014d0a:	b002      	add	sp, #8
 8014d0c:	4770      	bx	lr
 8014d0e:	bf00      	nop
 8014d10:	2000795c 	.word	0x2000795c

08014d14 <Custom_LCD_Clear>:

void Custom_LCD_Clear() {
 8014d14:	b590      	push	{r4, r7, lr}
 8014d16:	b083      	sub	sp, #12
 8014d18:	af02      	add	r7, sp, #8
	LCD_Light(0, 250);
 8014d1a:	21fa      	movs	r1, #250	@ 0xfa
 8014d1c:	2000      	movs	r0, #0
 8014d1e:	f7ff fbd5 	bl	80144cc <LCD_Light>
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,
 8014d22:	4b0b      	ldr	r3, [pc, #44]	@ (8014d50 <Custom_LCD_Clear+0x3c>)
 8014d24:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8014d26:	4b0b      	ldr	r3, [pc, #44]	@ (8014d54 <Custom_LCD_Clear+0x40>)
 8014d28:	681a      	ldr	r2, [r3, #0]
 8014d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8014d54 <Custom_LCD_Clear+0x40>)
 8014d2c:	685b      	ldr	r3, [r3, #4]
 8014d2e:	2100      	movs	r1, #0
 8014d30:	9101      	str	r1, [sp, #4]
 8014d32:	9300      	str	r3, [sp, #0]
 8014d34:	4613      	mov	r3, r2
 8014d36:	2200      	movs	r2, #0
 8014d38:	2100      	movs	r1, #0
 8014d3a:	4807      	ldr	r0, [pc, #28]	@ (8014d58 <Custom_LCD_Clear+0x44>)
 8014d3c:	47a0      	blx	r4
			ST7735Ctx.Height, BLACK);
	LCD_Light(500, 250);
 8014d3e:	21fa      	movs	r1, #250	@ 0xfa
 8014d40:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8014d44:	f7ff fbc2 	bl	80144cc <LCD_Light>
}
 8014d48:	bf00      	nop
 8014d4a:	3704      	adds	r7, #4
 8014d4c:	46bd      	mov	sp, r7
 8014d4e:	bd90      	pop	{r4, r7, pc}
 8014d50:	20000090 	.word	0x20000090
 8014d54:	2000795c 	.word	0x2000795c
 8014d58:	2000791c 	.word	0x2000791c

08014d5c <ST7735_RegisterBusIO>:
 * @brief  Register component IO bus
 * @param  pObj Component object pointer
 * @param  pIO  Component IO structure pointer
 * @retval Component status
 */
int32_t ST7735_RegisterBusIO(ST7735_Object_t *pObj, ST7735_IO_t *pIO) {
 8014d5c:	b580      	push	{r7, lr}
 8014d5e:	b084      	sub	sp, #16
 8014d60:	af00      	add	r7, sp, #0
 8014d62:	6078      	str	r0, [r7, #4]
 8014d64:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (pObj == NULL) {
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d103      	bne.n	8014d74 <ST7735_RegisterBusIO+0x18>
		ret = ST7735_ERROR;
 8014d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8014d70:	60fb      	str	r3, [r7, #12]
 8014d72:	e03a      	b.n	8014dea <ST7735_RegisterBusIO+0x8e>
	} else {
		pObj->IO.Init = pIO->Init;
 8014d74:	683b      	ldr	r3, [r7, #0]
 8014d76:	681a      	ldr	r2, [r3, #0]
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	601a      	str	r2, [r3, #0]
		pObj->IO.DeInit = pIO->DeInit;
 8014d7c:	683b      	ldr	r3, [r7, #0]
 8014d7e:	685a      	ldr	r2, [r3, #4]
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	605a      	str	r2, [r3, #4]
		pObj->IO.Address = pIO->Address;
 8014d84:	683b      	ldr	r3, [r7, #0]
 8014d86:	891a      	ldrh	r2, [r3, #8]
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	811a      	strh	r2, [r3, #8]
		pObj->IO.WriteReg = pIO->WriteReg;
 8014d8c:	683b      	ldr	r3, [r7, #0]
 8014d8e:	68da      	ldr	r2, [r3, #12]
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	60da      	str	r2, [r3, #12]
		pObj->IO.ReadReg = pIO->ReadReg;
 8014d94:	683b      	ldr	r3, [r7, #0]
 8014d96:	691a      	ldr	r2, [r3, #16]
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	611a      	str	r2, [r3, #16]
		pObj->IO.SendData = pIO->SendData;
 8014d9c:	683b      	ldr	r3, [r7, #0]
 8014d9e:	695a      	ldr	r2, [r3, #20]
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	615a      	str	r2, [r3, #20]
		pObj->IO.RecvData = pIO->RecvData;
 8014da4:	683b      	ldr	r3, [r7, #0]
 8014da6:	699a      	ldr	r2, [r3, #24]
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	619a      	str	r2, [r3, #24]
		pObj->IO.GetTick = pIO->GetTick;
 8014dac:	683b      	ldr	r3, [r7, #0]
 8014dae:	69da      	ldr	r2, [r3, #28]
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	61da      	str	r2, [r3, #28]

		pObj->Ctx.ReadReg = ST7735_ReadRegWrap;
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	4a0f      	ldr	r2, [pc, #60]	@ (8014df4 <ST7735_RegisterBusIO+0x98>)
 8014db8:	625a      	str	r2, [r3, #36]	@ 0x24
		pObj->Ctx.WriteReg = ST7735_WriteRegWrap;
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	4a0e      	ldr	r2, [pc, #56]	@ (8014df8 <ST7735_RegisterBusIO+0x9c>)
 8014dbe:	621a      	str	r2, [r3, #32]
		pObj->Ctx.SendData = ST7735_SendDataWrap;
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	4a0e      	ldr	r2, [pc, #56]	@ (8014dfc <ST7735_RegisterBusIO+0xa0>)
 8014dc4:	629a      	str	r2, [r3, #40]	@ 0x28
		pObj->Ctx.RecvData = ST7735_RecvDataWrap;
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8014e00 <ST7735_RegisterBusIO+0xa4>)
 8014dca:	62da      	str	r2, [r3, #44]	@ 0x2c
		pObj->Ctx.handle = pObj;
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	687a      	ldr	r2, [r7, #4]
 8014dd0:	631a      	str	r2, [r3, #48]	@ 0x30

		if (pObj->IO.Init != NULL) {
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d004      	beq.n	8014de4 <ST7735_RegisterBusIO+0x88>
			ret = pObj->IO.Init();
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	4798      	blx	r3
 8014de0:	60f8      	str	r0, [r7, #12]
 8014de2:	e002      	b.n	8014dea <ST7735_RegisterBusIO+0x8e>
		} else {
			ret = ST7735_ERROR;
 8014de4:	f04f 33ff 	mov.w	r3, #4294967295
 8014de8:	60fb      	str	r3, [r7, #12]
		}
	}

	return ret;
 8014dea:	68fb      	ldr	r3, [r7, #12]
}
 8014dec:	4618      	mov	r0, r3
 8014dee:	3710      	adds	r7, #16
 8014df0:	46bd      	mov	sp, r7
 8014df2:	bd80      	pop	{r7, pc}
 8014df4:	08016281 	.word	0x08016281
 8014df8:	080162a9 	.word	0x080162a9
 8014dfc:	080162d3 	.word	0x080162d3
 8014e00:	080162f7 	.word	0x080162f7

08014e04 <ST7735_Init>:
 * @param  ColorCoding RGB mode
 * @param  Orientation Display orientation
 * @retval Component status
 */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding,
		ST7735_Ctx_t *pDriver) {
 8014e04:	b580      	push	{r7, lr}
 8014e06:	b086      	sub	sp, #24
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	60f8      	str	r0, [r7, #12]
 8014e0c:	60b9      	str	r1, [r7, #8]
 8014e0e:	607a      	str	r2, [r7, #4]
	uint8_t tmp;
	int32_t ret;

	if (pObj == NULL) {
 8014e10:	68fb      	ldr	r3, [r7, #12]
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	d103      	bne.n	8014e1e <ST7735_Init+0x1a>
		ret = ST7735_ERROR;
 8014e16:	f04f 33ff 	mov.w	r3, #4294967295
 8014e1a:	617b      	str	r3, [r7, #20]
 8014e1c:	e3a6      	b.n	801556c <ST7735_Init+0x768>
	} else {
		/* Out of sleep mode, 0 args, delay 120ms */
		tmp = 0x00U;
 8014e1e:	2300      	movs	r3, #0
 8014e20:	74fb      	strb	r3, [r7, #19]
		ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8014e22:	68fb      	ldr	r3, [r7, #12]
 8014e24:	f103 0020 	add.w	r0, r3, #32
 8014e28:	f107 0213 	add.w	r2, r7, #19
 8014e2c:	2300      	movs	r3, #0
 8014e2e:	2101      	movs	r1, #1
 8014e30:	f001 faa0 	bl	8016374 <st7735_write_reg>
 8014e34:	6178      	str	r0, [r7, #20]
		(void) ST7735_IO_Delay(pObj, 120);
 8014e36:	2178      	movs	r1, #120	@ 0x78
 8014e38:	68f8      	ldr	r0, [r7, #12]
 8014e3a:	f001 fa6e 	bl	801631a <ST7735_IO_Delay>

		tmp = 0x00U;
 8014e3e:	2300      	movs	r3, #0
 8014e40:	74fb      	strb	r3, [r7, #19]
		ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8014e42:	68fb      	ldr	r3, [r7, #12]
 8014e44:	f103 0020 	add.w	r0, r3, #32
 8014e48:	f107 0213 	add.w	r2, r7, #19
 8014e4c:	2300      	movs	r3, #0
 8014e4e:	2101      	movs	r1, #1
 8014e50:	f001 fa90 	bl	8016374 <st7735_write_reg>
 8014e54:	6178      	str	r0, [r7, #20]
		(void) ST7735_IO_Delay(pObj, 120);
 8014e56:	2178      	movs	r1, #120	@ 0x78
 8014e58:	68f8      	ldr	r0, [r7, #12]
 8014e5a:	f001 fa5e 	bl	801631a <ST7735_IO_Delay>

		/* Out of sleep mode, 0 args, no delay */
		tmp = 0x00U;
 8014e5e:	2300      	movs	r3, #0
 8014e60:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 8014e62:	68fb      	ldr	r3, [r7, #12]
 8014e64:	f103 0020 	add.w	r0, r3, #32
 8014e68:	f107 0213 	add.w	r2, r7, #19
 8014e6c:	2301      	movs	r3, #1
 8014e6e:	2111      	movs	r1, #17
 8014e70:	f001 fa80 	bl	8016374 <st7735_write_reg>
 8014e74:	4602      	mov	r2, r0
 8014e76:	697b      	ldr	r3, [r7, #20]
 8014e78:	4413      	add	r3, r2
 8014e7a:	617b      	str	r3, [r7, #20]

		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8014e7c:	68fb      	ldr	r3, [r7, #12]
 8014e7e:	f103 0020 	add.w	r0, r3, #32
 8014e82:	f107 0213 	add.w	r2, r7, #19
 8014e86:	2300      	movs	r3, #0
 8014e88:	21b1      	movs	r1, #177	@ 0xb1
 8014e8a:	f001 fa73 	bl	8016374 <st7735_write_reg>
 8014e8e:	4602      	mov	r2, r0
 8014e90:	697b      	ldr	r3, [r7, #20]
 8014e92:	4413      	add	r3, r2
 8014e94:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 8014e96:	2301      	movs	r3, #1
 8014e98:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014e9a:	68fb      	ldr	r3, [r7, #12]
 8014e9c:	3320      	adds	r3, #32
 8014e9e:	f107 0113 	add.w	r1, r7, #19
 8014ea2:	2201      	movs	r2, #1
 8014ea4:	4618      	mov	r0, r3
 8014ea6:	f001 fa7a 	bl	801639e <st7735_send_data>
 8014eaa:	4602      	mov	r2, r0
 8014eac:	697b      	ldr	r3, [r7, #20]
 8014eae:	4413      	add	r3, r2
 8014eb0:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8014eb2:	232c      	movs	r3, #44	@ 0x2c
 8014eb4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	3320      	adds	r3, #32
 8014eba:	f107 0113 	add.w	r1, r7, #19
 8014ebe:	2201      	movs	r2, #1
 8014ec0:	4618      	mov	r0, r3
 8014ec2:	f001 fa6c 	bl	801639e <st7735_send_data>
 8014ec6:	4602      	mov	r2, r0
 8014ec8:	697b      	ldr	r3, [r7, #20]
 8014eca:	4413      	add	r3, r2
 8014ecc:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8014ece:	232d      	movs	r3, #45	@ 0x2d
 8014ed0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	3320      	adds	r3, #32
 8014ed6:	f107 0113 	add.w	r1, r7, #19
 8014eda:	2201      	movs	r2, #1
 8014edc:	4618      	mov	r0, r3
 8014ede:	f001 fa5e 	bl	801639e <st7735_send_data>
 8014ee2:	4602      	mov	r2, r0
 8014ee4:	697b      	ldr	r3, [r7, #20]
 8014ee6:	4413      	add	r3, r2
 8014ee8:	617b      	str	r3, [r7, #20]

		/* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
		tmp = 0x01U;
 8014eea:	2301      	movs	r3, #1
 8014eec:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8014eee:	68fb      	ldr	r3, [r7, #12]
 8014ef0:	f103 0020 	add.w	r0, r3, #32
 8014ef4:	f107 0213 	add.w	r2, r7, #19
 8014ef8:	2301      	movs	r3, #1
 8014efa:	21b2      	movs	r1, #178	@ 0xb2
 8014efc:	f001 fa3a 	bl	8016374 <st7735_write_reg>
 8014f00:	4602      	mov	r2, r0
 8014f02:	697b      	ldr	r3, [r7, #20]
 8014f04:	4413      	add	r3, r2
 8014f06:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8014f08:	232c      	movs	r3, #44	@ 0x2c
 8014f0a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014f0c:	68fb      	ldr	r3, [r7, #12]
 8014f0e:	3320      	adds	r3, #32
 8014f10:	f107 0113 	add.w	r1, r7, #19
 8014f14:	2201      	movs	r2, #1
 8014f16:	4618      	mov	r0, r3
 8014f18:	f001 fa41 	bl	801639e <st7735_send_data>
 8014f1c:	4602      	mov	r2, r0
 8014f1e:	697b      	ldr	r3, [r7, #20]
 8014f20:	4413      	add	r3, r2
 8014f22:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8014f24:	232d      	movs	r3, #45	@ 0x2d
 8014f26:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014f28:	68fb      	ldr	r3, [r7, #12]
 8014f2a:	3320      	adds	r3, #32
 8014f2c:	f107 0113 	add.w	r1, r7, #19
 8014f30:	2201      	movs	r2, #1
 8014f32:	4618      	mov	r0, r3
 8014f34:	f001 fa33 	bl	801639e <st7735_send_data>
 8014f38:	4602      	mov	r2, r0
 8014f3a:	697b      	ldr	r3, [r7, #20]
 8014f3c:	4413      	add	r3, r2
 8014f3e:	617b      	str	r3, [r7, #20]

		/* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
		tmp = 0x01U;
 8014f40:	2301      	movs	r3, #1
 8014f42:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8014f44:	68fb      	ldr	r3, [r7, #12]
 8014f46:	f103 0020 	add.w	r0, r3, #32
 8014f4a:	f107 0213 	add.w	r2, r7, #19
 8014f4e:	2301      	movs	r3, #1
 8014f50:	21b3      	movs	r1, #179	@ 0xb3
 8014f52:	f001 fa0f 	bl	8016374 <st7735_write_reg>
 8014f56:	4602      	mov	r2, r0
 8014f58:	697b      	ldr	r3, [r7, #20]
 8014f5a:	4413      	add	r3, r2
 8014f5c:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8014f5e:	232c      	movs	r3, #44	@ 0x2c
 8014f60:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014f62:	68fb      	ldr	r3, [r7, #12]
 8014f64:	3320      	adds	r3, #32
 8014f66:	f107 0113 	add.w	r1, r7, #19
 8014f6a:	2201      	movs	r2, #1
 8014f6c:	4618      	mov	r0, r3
 8014f6e:	f001 fa16 	bl	801639e <st7735_send_data>
 8014f72:	4602      	mov	r2, r0
 8014f74:	697b      	ldr	r3, [r7, #20]
 8014f76:	4413      	add	r3, r2
 8014f78:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8014f7a:	232d      	movs	r3, #45	@ 0x2d
 8014f7c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014f7e:	68fb      	ldr	r3, [r7, #12]
 8014f80:	3320      	adds	r3, #32
 8014f82:	f107 0113 	add.w	r1, r7, #19
 8014f86:	2201      	movs	r2, #1
 8014f88:	4618      	mov	r0, r3
 8014f8a:	f001 fa08 	bl	801639e <st7735_send_data>
 8014f8e:	4602      	mov	r2, r0
 8014f90:	697b      	ldr	r3, [r7, #20]
 8014f92:	4413      	add	r3, r2
 8014f94:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 8014f96:	2301      	movs	r3, #1
 8014f98:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014f9a:	68fb      	ldr	r3, [r7, #12]
 8014f9c:	3320      	adds	r3, #32
 8014f9e:	f107 0113 	add.w	r1, r7, #19
 8014fa2:	2201      	movs	r2, #1
 8014fa4:	4618      	mov	r0, r3
 8014fa6:	f001 f9fa 	bl	801639e <st7735_send_data>
 8014faa:	4602      	mov	r2, r0
 8014fac:	697b      	ldr	r3, [r7, #20]
 8014fae:	4413      	add	r3, r2
 8014fb0:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 8014fb2:	232c      	movs	r3, #44	@ 0x2c
 8014fb4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	3320      	adds	r3, #32
 8014fba:	f107 0113 	add.w	r1, r7, #19
 8014fbe:	2201      	movs	r2, #1
 8014fc0:	4618      	mov	r0, r3
 8014fc2:	f001 f9ec 	bl	801639e <st7735_send_data>
 8014fc6:	4602      	mov	r2, r0
 8014fc8:	697b      	ldr	r3, [r7, #20]
 8014fca:	4413      	add	r3, r2
 8014fcc:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8014fce:	232d      	movs	r3, #45	@ 0x2d
 8014fd0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8014fd2:	68fb      	ldr	r3, [r7, #12]
 8014fd4:	3320      	adds	r3, #32
 8014fd6:	f107 0113 	add.w	r1, r7, #19
 8014fda:	2201      	movs	r2, #1
 8014fdc:	4618      	mov	r0, r3
 8014fde:	f001 f9de 	bl	801639e <st7735_send_data>
 8014fe2:	4602      	mov	r2, r0
 8014fe4:	697b      	ldr	r3, [r7, #20]
 8014fe6:	4413      	add	r3, r2
 8014fe8:	617b      	str	r3, [r7, #20]

		/* Display inversion ctrl, 1 arg, no delay: No inversion */
		tmp = 0x07U;
 8014fea:	2307      	movs	r3, #7
 8014fec:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp,
 8014fee:	68fb      	ldr	r3, [r7, #12]
 8014ff0:	f103 0020 	add.w	r0, r3, #32
 8014ff4:	f107 0213 	add.w	r2, r7, #19
 8014ff8:	2301      	movs	r3, #1
 8014ffa:	21b4      	movs	r1, #180	@ 0xb4
 8014ffc:	f001 f9ba 	bl	8016374 <st7735_write_reg>
 8015000:	4602      	mov	r2, r0
 8015002:	697b      	ldr	r3, [r7, #20]
 8015004:	4413      	add	r3, r2
 8015006:	617b      	str	r3, [r7, #20]
				1);

		/* Power control, 3 args, no delay: -4.6V , AUTO mode */
		tmp = 0xA2U;
 8015008:	23a2      	movs	r3, #162	@ 0xa2
 801500a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 801500c:	68fb      	ldr	r3, [r7, #12]
 801500e:	f103 0020 	add.w	r0, r3, #32
 8015012:	f107 0213 	add.w	r2, r7, #19
 8015016:	2301      	movs	r3, #1
 8015018:	21c0      	movs	r1, #192	@ 0xc0
 801501a:	f001 f9ab 	bl	8016374 <st7735_write_reg>
 801501e:	4602      	mov	r2, r0
 8015020:	697b      	ldr	r3, [r7, #20]
 8015022:	4413      	add	r3, r2
 8015024:	617b      	str	r3, [r7, #20]
		tmp = 0x02U;
 8015026:	2302      	movs	r3, #2
 8015028:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801502a:	68fb      	ldr	r3, [r7, #12]
 801502c:	3320      	adds	r3, #32
 801502e:	f107 0113 	add.w	r1, r7, #19
 8015032:	2201      	movs	r2, #1
 8015034:	4618      	mov	r0, r3
 8015036:	f001 f9b2 	bl	801639e <st7735_send_data>
 801503a:	4602      	mov	r2, r0
 801503c:	697b      	ldr	r3, [r7, #20]
 801503e:	4413      	add	r3, r2
 8015040:	617b      	str	r3, [r7, #20]
		tmp = 0x84U;
 8015042:	2384      	movs	r3, #132	@ 0x84
 8015044:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015046:	68fb      	ldr	r3, [r7, #12]
 8015048:	3320      	adds	r3, #32
 801504a:	f107 0113 	add.w	r1, r7, #19
 801504e:	2201      	movs	r2, #1
 8015050:	4618      	mov	r0, r3
 8015052:	f001 f9a4 	bl	801639e <st7735_send_data>
 8015056:	4602      	mov	r2, r0
 8015058:	697b      	ldr	r3, [r7, #20]
 801505a:	4413      	add	r3, r2
 801505c:	617b      	str	r3, [r7, #20]

		/* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
		tmp = 0xC5U;
 801505e:	23c5      	movs	r3, #197	@ 0xc5
 8015060:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8015062:	68fb      	ldr	r3, [r7, #12]
 8015064:	f103 0020 	add.w	r0, r3, #32
 8015068:	f107 0213 	add.w	r2, r7, #19
 801506c:	2301      	movs	r3, #1
 801506e:	21c1      	movs	r1, #193	@ 0xc1
 8015070:	f001 f980 	bl	8016374 <st7735_write_reg>
 8015074:	4602      	mov	r2, r0
 8015076:	697b      	ldr	r3, [r7, #20]
 8015078:	4413      	add	r3, r2
 801507a:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay: Opamp current small, Boost frequency */
		tmp = 0x0AU;
 801507c:	230a      	movs	r3, #10
 801507e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	f103 0020 	add.w	r0, r3, #32
 8015086:	f107 0213 	add.w	r2, r7, #19
 801508a:	2301      	movs	r3, #1
 801508c:	21c2      	movs	r1, #194	@ 0xc2
 801508e:	f001 f971 	bl	8016374 <st7735_write_reg>
 8015092:	4602      	mov	r2, r0
 8015094:	697b      	ldr	r3, [r7, #20]
 8015096:	4413      	add	r3, r2
 8015098:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 801509a:	2300      	movs	r3, #0
 801509c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801509e:	68fb      	ldr	r3, [r7, #12]
 80150a0:	3320      	adds	r3, #32
 80150a2:	f107 0113 	add.w	r1, r7, #19
 80150a6:	2201      	movs	r2, #1
 80150a8:	4618      	mov	r0, r3
 80150aa:	f001 f978 	bl	801639e <st7735_send_data>
 80150ae:	4602      	mov	r2, r0
 80150b0:	697b      	ldr	r3, [r7, #20]
 80150b2:	4413      	add	r3, r2
 80150b4:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
		tmp = 0x8AU;
 80150b6:	238a      	movs	r3, #138	@ 0x8a
 80150b8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 80150ba:	68fb      	ldr	r3, [r7, #12]
 80150bc:	f103 0020 	add.w	r0, r3, #32
 80150c0:	f107 0213 	add.w	r2, r7, #19
 80150c4:	2301      	movs	r3, #1
 80150c6:	21c3      	movs	r1, #195	@ 0xc3
 80150c8:	f001 f954 	bl	8016374 <st7735_write_reg>
 80150cc:	4602      	mov	r2, r0
 80150ce:	697b      	ldr	r3, [r7, #20]
 80150d0:	4413      	add	r3, r2
 80150d2:	617b      	str	r3, [r7, #20]
		tmp = 0x2AU;
 80150d4:	232a      	movs	r3, #42	@ 0x2a
 80150d6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80150d8:	68fb      	ldr	r3, [r7, #12]
 80150da:	3320      	adds	r3, #32
 80150dc:	f107 0113 	add.w	r1, r7, #19
 80150e0:	2201      	movs	r2, #1
 80150e2:	4618      	mov	r0, r3
 80150e4:	f001 f95b 	bl	801639e <st7735_send_data>
 80150e8:	4602      	mov	r2, r0
 80150ea:	697b      	ldr	r3, [r7, #20]
 80150ec:	4413      	add	r3, r2
 80150ee:	617b      	str	r3, [r7, #20]

		/* Power control, 2 args, no delay */
		tmp = 0x8AU;
 80150f0:	238a      	movs	r3, #138	@ 0x8a
 80150f2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 80150f4:	68fb      	ldr	r3, [r7, #12]
 80150f6:	f103 0020 	add.w	r0, r3, #32
 80150fa:	f107 0213 	add.w	r2, r7, #19
 80150fe:	2301      	movs	r3, #1
 8015100:	21c4      	movs	r1, #196	@ 0xc4
 8015102:	f001 f937 	bl	8016374 <st7735_write_reg>
 8015106:	4602      	mov	r2, r0
 8015108:	697b      	ldr	r3, [r7, #20]
 801510a:	4413      	add	r3, r2
 801510c:	617b      	str	r3, [r7, #20]
		tmp = 0xEEU;
 801510e:	23ee      	movs	r3, #238	@ 0xee
 8015110:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015112:	68fb      	ldr	r3, [r7, #12]
 8015114:	3320      	adds	r3, #32
 8015116:	f107 0113 	add.w	r1, r7, #19
 801511a:	2201      	movs	r2, #1
 801511c:	4618      	mov	r0, r3
 801511e:	f001 f93e 	bl	801639e <st7735_send_data>
 8015122:	4602      	mov	r2, r0
 8015124:	697b      	ldr	r3, [r7, #20]
 8015126:	4413      	add	r3, r2
 8015128:	617b      	str	r3, [r7, #20]

		/* Power control, 1 arg, no delay */
		tmp = 0x0EU;
 801512a:	230e      	movs	r3, #14
 801512c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 801512e:	68fb      	ldr	r3, [r7, #12]
 8015130:	f103 0020 	add.w	r0, r3, #32
 8015134:	f107 0213 	add.w	r2, r7, #19
 8015138:	2301      	movs	r3, #1
 801513a:	21c5      	movs	r1, #197	@ 0xc5
 801513c:	f001 f91a 	bl	8016374 <st7735_write_reg>
 8015140:	4602      	mov	r2, r0
 8015142:	697b      	ldr	r3, [r7, #20]
 8015144:	4413      	add	r3, r2
 8015146:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	7b1b      	ldrb	r3, [r3, #12]
 801514c:	2b00      	cmp	r3, #0
 801514e:	d10d      	bne.n	801516c <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON,
 8015150:	68fb      	ldr	r3, [r7, #12]
 8015152:	f103 0020 	add.w	r0, r3, #32
 8015156:	f107 0213 	add.w	r2, r7, #19
 801515a:	2300      	movs	r3, #0
 801515c:	2121      	movs	r1, #33	@ 0x21
 801515e:	f001 f909 	bl	8016374 <st7735_write_reg>
 8015162:	4602      	mov	r2, r0
 8015164:	697b      	ldr	r3, [r7, #20]
 8015166:	4413      	add	r3, r2
 8015168:	617b      	str	r3, [r7, #20]
 801516a:	e00c      	b.n	8015186 <ST7735_Init+0x382>
					&tmp, 0);
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF,
 801516c:	68fb      	ldr	r3, [r7, #12]
 801516e:	f103 0020 	add.w	r0, r3, #32
 8015172:	f107 0213 	add.w	r2, r7, #19
 8015176:	2300      	movs	r3, #0
 8015178:	2120      	movs	r1, #32
 801517a:	f001 f8fb 	bl	8016374 <st7735_write_reg>
 801517e:	4602      	mov	r2, r0
 8015180:	697b      	ldr	r3, [r7, #20]
 8015182:	4413      	add	r3, r2
 8015184:	617b      	str	r3, [r7, #20]
					&tmp, 0);
		}
		/* Set color mode, 1 arg, no delay */
		ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE,
 8015186:	68fb      	ldr	r3, [r7, #12]
 8015188:	f103 0020 	add.w	r0, r3, #32
 801518c:	f107 0208 	add.w	r2, r7, #8
 8015190:	2301      	movs	r3, #1
 8015192:	213a      	movs	r1, #58	@ 0x3a
 8015194:	f001 f8ee 	bl	8016374 <st7735_write_reg>
 8015198:	4602      	mov	r2, r0
 801519a:	697b      	ldr	r3, [r7, #20]
 801519c:	4413      	add	r3, r2
 801519e:	617b      	str	r3, [r7, #20]
				(uint8_t*) &ColorCoding, 1);

		/* Magical unicorn dust, 16 args, no delay */
		tmp = 0x02U;
 80151a0:	2302      	movs	r3, #2
 80151a2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 80151a4:	68fb      	ldr	r3, [r7, #12]
 80151a6:	f103 0020 	add.w	r0, r3, #32
 80151aa:	f107 0213 	add.w	r2, r7, #19
 80151ae:	2301      	movs	r3, #1
 80151b0:	21e0      	movs	r1, #224	@ 0xe0
 80151b2:	f001 f8df 	bl	8016374 <st7735_write_reg>
 80151b6:	4602      	mov	r2, r0
 80151b8:	697b      	ldr	r3, [r7, #20]
 80151ba:	4413      	add	r3, r2
 80151bc:	617b      	str	r3, [r7, #20]
		tmp = 0x1CU;
 80151be:	231c      	movs	r3, #28
 80151c0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	3320      	adds	r3, #32
 80151c6:	f107 0113 	add.w	r1, r7, #19
 80151ca:	2201      	movs	r2, #1
 80151cc:	4618      	mov	r0, r3
 80151ce:	f001 f8e6 	bl	801639e <st7735_send_data>
 80151d2:	4602      	mov	r2, r0
 80151d4:	697b      	ldr	r3, [r7, #20]
 80151d6:	4413      	add	r3, r2
 80151d8:	617b      	str	r3, [r7, #20]
		tmp = 0x07U;
 80151da:	2307      	movs	r3, #7
 80151dc:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80151de:	68fb      	ldr	r3, [r7, #12]
 80151e0:	3320      	adds	r3, #32
 80151e2:	f107 0113 	add.w	r1, r7, #19
 80151e6:	2201      	movs	r2, #1
 80151e8:	4618      	mov	r0, r3
 80151ea:	f001 f8d8 	bl	801639e <st7735_send_data>
 80151ee:	4602      	mov	r2, r0
 80151f0:	697b      	ldr	r3, [r7, #20]
 80151f2:	4413      	add	r3, r2
 80151f4:	617b      	str	r3, [r7, #20]
		tmp = 0x12U;
 80151f6:	2312      	movs	r3, #18
 80151f8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	3320      	adds	r3, #32
 80151fe:	f107 0113 	add.w	r1, r7, #19
 8015202:	2201      	movs	r2, #1
 8015204:	4618      	mov	r0, r3
 8015206:	f001 f8ca 	bl	801639e <st7735_send_data>
 801520a:	4602      	mov	r2, r0
 801520c:	697b      	ldr	r3, [r7, #20]
 801520e:	4413      	add	r3, r2
 8015210:	617b      	str	r3, [r7, #20]
		tmp = 0x37U;
 8015212:	2337      	movs	r3, #55	@ 0x37
 8015214:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015216:	68fb      	ldr	r3, [r7, #12]
 8015218:	3320      	adds	r3, #32
 801521a:	f107 0113 	add.w	r1, r7, #19
 801521e:	2201      	movs	r2, #1
 8015220:	4618      	mov	r0, r3
 8015222:	f001 f8bc 	bl	801639e <st7735_send_data>
 8015226:	4602      	mov	r2, r0
 8015228:	697b      	ldr	r3, [r7, #20]
 801522a:	4413      	add	r3, r2
 801522c:	617b      	str	r3, [r7, #20]
		tmp = 0x32U;
 801522e:	2332      	movs	r3, #50	@ 0x32
 8015230:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015232:	68fb      	ldr	r3, [r7, #12]
 8015234:	3320      	adds	r3, #32
 8015236:	f107 0113 	add.w	r1, r7, #19
 801523a:	2201      	movs	r2, #1
 801523c:	4618      	mov	r0, r3
 801523e:	f001 f8ae 	bl	801639e <st7735_send_data>
 8015242:	4602      	mov	r2, r0
 8015244:	697b      	ldr	r3, [r7, #20]
 8015246:	4413      	add	r3, r2
 8015248:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 801524a:	2329      	movs	r3, #41	@ 0x29
 801524c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801524e:	68fb      	ldr	r3, [r7, #12]
 8015250:	3320      	adds	r3, #32
 8015252:	f107 0113 	add.w	r1, r7, #19
 8015256:	2201      	movs	r2, #1
 8015258:	4618      	mov	r0, r3
 801525a:	f001 f8a0 	bl	801639e <st7735_send_data>
 801525e:	4602      	mov	r2, r0
 8015260:	697b      	ldr	r3, [r7, #20]
 8015262:	4413      	add	r3, r2
 8015264:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8015266:	232d      	movs	r3, #45	@ 0x2d
 8015268:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801526a:	68fb      	ldr	r3, [r7, #12]
 801526c:	3320      	adds	r3, #32
 801526e:	f107 0113 	add.w	r1, r7, #19
 8015272:	2201      	movs	r2, #1
 8015274:	4618      	mov	r0, r3
 8015276:	f001 f892 	bl	801639e <st7735_send_data>
 801527a:	4602      	mov	r2, r0
 801527c:	697b      	ldr	r3, [r7, #20]
 801527e:	4413      	add	r3, r2
 8015280:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 8015282:	2329      	movs	r3, #41	@ 0x29
 8015284:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015286:	68fb      	ldr	r3, [r7, #12]
 8015288:	3320      	adds	r3, #32
 801528a:	f107 0113 	add.w	r1, r7, #19
 801528e:	2201      	movs	r2, #1
 8015290:	4618      	mov	r0, r3
 8015292:	f001 f884 	bl	801639e <st7735_send_data>
 8015296:	4602      	mov	r2, r0
 8015298:	697b      	ldr	r3, [r7, #20]
 801529a:	4413      	add	r3, r2
 801529c:	617b      	str	r3, [r7, #20]
		tmp = 0x25U;
 801529e:	2325      	movs	r3, #37	@ 0x25
 80152a0:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80152a2:	68fb      	ldr	r3, [r7, #12]
 80152a4:	3320      	adds	r3, #32
 80152a6:	f107 0113 	add.w	r1, r7, #19
 80152aa:	2201      	movs	r2, #1
 80152ac:	4618      	mov	r0, r3
 80152ae:	f001 f876 	bl	801639e <st7735_send_data>
 80152b2:	4602      	mov	r2, r0
 80152b4:	697b      	ldr	r3, [r7, #20]
 80152b6:	4413      	add	r3, r2
 80152b8:	617b      	str	r3, [r7, #20]
		tmp = 0x2BU;
 80152ba:	232b      	movs	r3, #43	@ 0x2b
 80152bc:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80152be:	68fb      	ldr	r3, [r7, #12]
 80152c0:	3320      	adds	r3, #32
 80152c2:	f107 0113 	add.w	r1, r7, #19
 80152c6:	2201      	movs	r2, #1
 80152c8:	4618      	mov	r0, r3
 80152ca:	f001 f868 	bl	801639e <st7735_send_data>
 80152ce:	4602      	mov	r2, r0
 80152d0:	697b      	ldr	r3, [r7, #20]
 80152d2:	4413      	add	r3, r2
 80152d4:	617b      	str	r3, [r7, #20]
		tmp = 0x39U;
 80152d6:	2339      	movs	r3, #57	@ 0x39
 80152d8:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80152da:	68fb      	ldr	r3, [r7, #12]
 80152dc:	3320      	adds	r3, #32
 80152de:	f107 0113 	add.w	r1, r7, #19
 80152e2:	2201      	movs	r2, #1
 80152e4:	4618      	mov	r0, r3
 80152e6:	f001 f85a 	bl	801639e <st7735_send_data>
 80152ea:	4602      	mov	r2, r0
 80152ec:	697b      	ldr	r3, [r7, #20]
 80152ee:	4413      	add	r3, r2
 80152f0:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 80152f2:	2300      	movs	r3, #0
 80152f4:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80152f6:	68fb      	ldr	r3, [r7, #12]
 80152f8:	3320      	adds	r3, #32
 80152fa:	f107 0113 	add.w	r1, r7, #19
 80152fe:	2201      	movs	r2, #1
 8015300:	4618      	mov	r0, r3
 8015302:	f001 f84c 	bl	801639e <st7735_send_data>
 8015306:	4602      	mov	r2, r0
 8015308:	697b      	ldr	r3, [r7, #20]
 801530a:	4413      	add	r3, r2
 801530c:	617b      	str	r3, [r7, #20]
		tmp = 0x01U;
 801530e:	2301      	movs	r3, #1
 8015310:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015312:	68fb      	ldr	r3, [r7, #12]
 8015314:	3320      	adds	r3, #32
 8015316:	f107 0113 	add.w	r1, r7, #19
 801531a:	2201      	movs	r2, #1
 801531c:	4618      	mov	r0, r3
 801531e:	f001 f83e 	bl	801639e <st7735_send_data>
 8015322:	4602      	mov	r2, r0
 8015324:	697b      	ldr	r3, [r7, #20]
 8015326:	4413      	add	r3, r2
 8015328:	617b      	str	r3, [r7, #20]
		tmp = 0x03U;
 801532a:	2303      	movs	r3, #3
 801532c:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801532e:	68fb      	ldr	r3, [r7, #12]
 8015330:	3320      	adds	r3, #32
 8015332:	f107 0113 	add.w	r1, r7, #19
 8015336:	2201      	movs	r2, #1
 8015338:	4618      	mov	r0, r3
 801533a:	f001 f830 	bl	801639e <st7735_send_data>
 801533e:	4602      	mov	r2, r0
 8015340:	697b      	ldr	r3, [r7, #20]
 8015342:	4413      	add	r3, r2
 8015344:	617b      	str	r3, [r7, #20]
		tmp = 0x10U;
 8015346:	2310      	movs	r3, #16
 8015348:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801534a:	68fb      	ldr	r3, [r7, #12]
 801534c:	3320      	adds	r3, #32
 801534e:	f107 0113 	add.w	r1, r7, #19
 8015352:	2201      	movs	r2, #1
 8015354:	4618      	mov	r0, r3
 8015356:	f001 f822 	bl	801639e <st7735_send_data>
 801535a:	4602      	mov	r2, r0
 801535c:	697b      	ldr	r3, [r7, #20]
 801535e:	4413      	add	r3, r2
 8015360:	617b      	str	r3, [r7, #20]

		/* Sparkles and rainbows, 16 args, no delay */
		tmp = 0x03U;
 8015362:	2303      	movs	r3, #3
 8015364:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	f103 0020 	add.w	r0, r3, #32
 801536c:	f107 0213 	add.w	r2, r7, #19
 8015370:	2301      	movs	r3, #1
 8015372:	21e1      	movs	r1, #225	@ 0xe1
 8015374:	f000 fffe 	bl	8016374 <st7735_write_reg>
 8015378:	4602      	mov	r2, r0
 801537a:	697b      	ldr	r3, [r7, #20]
 801537c:	4413      	add	r3, r2
 801537e:	617b      	str	r3, [r7, #20]
		tmp = 0x1DU;
 8015380:	231d      	movs	r3, #29
 8015382:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015384:	68fb      	ldr	r3, [r7, #12]
 8015386:	3320      	adds	r3, #32
 8015388:	f107 0113 	add.w	r1, r7, #19
 801538c:	2201      	movs	r2, #1
 801538e:	4618      	mov	r0, r3
 8015390:	f001 f805 	bl	801639e <st7735_send_data>
 8015394:	4602      	mov	r2, r0
 8015396:	697b      	ldr	r3, [r7, #20]
 8015398:	4413      	add	r3, r2
 801539a:	617b      	str	r3, [r7, #20]
		tmp = 0x07U;
 801539c:	2307      	movs	r3, #7
 801539e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80153a0:	68fb      	ldr	r3, [r7, #12]
 80153a2:	3320      	adds	r3, #32
 80153a4:	f107 0113 	add.w	r1, r7, #19
 80153a8:	2201      	movs	r2, #1
 80153aa:	4618      	mov	r0, r3
 80153ac:	f000 fff7 	bl	801639e <st7735_send_data>
 80153b0:	4602      	mov	r2, r0
 80153b2:	697b      	ldr	r3, [r7, #20]
 80153b4:	4413      	add	r3, r2
 80153b6:	617b      	str	r3, [r7, #20]
		tmp = 0x06U;
 80153b8:	2306      	movs	r3, #6
 80153ba:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80153bc:	68fb      	ldr	r3, [r7, #12]
 80153be:	3320      	adds	r3, #32
 80153c0:	f107 0113 	add.w	r1, r7, #19
 80153c4:	2201      	movs	r2, #1
 80153c6:	4618      	mov	r0, r3
 80153c8:	f000 ffe9 	bl	801639e <st7735_send_data>
 80153cc:	4602      	mov	r2, r0
 80153ce:	697b      	ldr	r3, [r7, #20]
 80153d0:	4413      	add	r3, r2
 80153d2:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 80153d4:	232e      	movs	r3, #46	@ 0x2e
 80153d6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80153d8:	68fb      	ldr	r3, [r7, #12]
 80153da:	3320      	adds	r3, #32
 80153dc:	f107 0113 	add.w	r1, r7, #19
 80153e0:	2201      	movs	r2, #1
 80153e2:	4618      	mov	r0, r3
 80153e4:	f000 ffdb 	bl	801639e <st7735_send_data>
 80153e8:	4602      	mov	r2, r0
 80153ea:	697b      	ldr	r3, [r7, #20]
 80153ec:	4413      	add	r3, r2
 80153ee:	617b      	str	r3, [r7, #20]
		tmp = 0x2CU;
 80153f0:	232c      	movs	r3, #44	@ 0x2c
 80153f2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80153f4:	68fb      	ldr	r3, [r7, #12]
 80153f6:	3320      	adds	r3, #32
 80153f8:	f107 0113 	add.w	r1, r7, #19
 80153fc:	2201      	movs	r2, #1
 80153fe:	4618      	mov	r0, r3
 8015400:	f000 ffcd 	bl	801639e <st7735_send_data>
 8015404:	4602      	mov	r2, r0
 8015406:	697b      	ldr	r3, [r7, #20]
 8015408:	4413      	add	r3, r2
 801540a:	617b      	str	r3, [r7, #20]
		tmp = 0x29U;
 801540c:	2329      	movs	r3, #41	@ 0x29
 801540e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015410:	68fb      	ldr	r3, [r7, #12]
 8015412:	3320      	adds	r3, #32
 8015414:	f107 0113 	add.w	r1, r7, #19
 8015418:	2201      	movs	r2, #1
 801541a:	4618      	mov	r0, r3
 801541c:	f000 ffbf 	bl	801639e <st7735_send_data>
 8015420:	4602      	mov	r2, r0
 8015422:	697b      	ldr	r3, [r7, #20]
 8015424:	4413      	add	r3, r2
 8015426:	617b      	str	r3, [r7, #20]
		tmp = 0x2DU;
 8015428:	232d      	movs	r3, #45	@ 0x2d
 801542a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801542c:	68fb      	ldr	r3, [r7, #12]
 801542e:	3320      	adds	r3, #32
 8015430:	f107 0113 	add.w	r1, r7, #19
 8015434:	2201      	movs	r2, #1
 8015436:	4618      	mov	r0, r3
 8015438:	f000 ffb1 	bl	801639e <st7735_send_data>
 801543c:	4602      	mov	r2, r0
 801543e:	697b      	ldr	r3, [r7, #20]
 8015440:	4413      	add	r3, r2
 8015442:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 8015444:	232e      	movs	r3, #46	@ 0x2e
 8015446:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015448:	68fb      	ldr	r3, [r7, #12]
 801544a:	3320      	adds	r3, #32
 801544c:	f107 0113 	add.w	r1, r7, #19
 8015450:	2201      	movs	r2, #1
 8015452:	4618      	mov	r0, r3
 8015454:	f000 ffa3 	bl	801639e <st7735_send_data>
 8015458:	4602      	mov	r2, r0
 801545a:	697b      	ldr	r3, [r7, #20]
 801545c:	4413      	add	r3, r2
 801545e:	617b      	str	r3, [r7, #20]
		tmp = 0x2EU;
 8015460:	232e      	movs	r3, #46	@ 0x2e
 8015462:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015464:	68fb      	ldr	r3, [r7, #12]
 8015466:	3320      	adds	r3, #32
 8015468:	f107 0113 	add.w	r1, r7, #19
 801546c:	2201      	movs	r2, #1
 801546e:	4618      	mov	r0, r3
 8015470:	f000 ff95 	bl	801639e <st7735_send_data>
 8015474:	4602      	mov	r2, r0
 8015476:	697b      	ldr	r3, [r7, #20]
 8015478:	4413      	add	r3, r2
 801547a:	617b      	str	r3, [r7, #20]
		tmp = 0x37U;
 801547c:	2337      	movs	r3, #55	@ 0x37
 801547e:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015480:	68fb      	ldr	r3, [r7, #12]
 8015482:	3320      	adds	r3, #32
 8015484:	f107 0113 	add.w	r1, r7, #19
 8015488:	2201      	movs	r2, #1
 801548a:	4618      	mov	r0, r3
 801548c:	f000 ff87 	bl	801639e <st7735_send_data>
 8015490:	4602      	mov	r2, r0
 8015492:	697b      	ldr	r3, [r7, #20]
 8015494:	4413      	add	r3, r2
 8015496:	617b      	str	r3, [r7, #20]
		tmp = 0x3FU;
 8015498:	233f      	movs	r3, #63	@ 0x3f
 801549a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	3320      	adds	r3, #32
 80154a0:	f107 0113 	add.w	r1, r7, #19
 80154a4:	2201      	movs	r2, #1
 80154a6:	4618      	mov	r0, r3
 80154a8:	f000 ff79 	bl	801639e <st7735_send_data>
 80154ac:	4602      	mov	r2, r0
 80154ae:	697b      	ldr	r3, [r7, #20]
 80154b0:	4413      	add	r3, r2
 80154b2:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 80154b4:	2300      	movs	r3, #0
 80154b6:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80154b8:	68fb      	ldr	r3, [r7, #12]
 80154ba:	3320      	adds	r3, #32
 80154bc:	f107 0113 	add.w	r1, r7, #19
 80154c0:	2201      	movs	r2, #1
 80154c2:	4618      	mov	r0, r3
 80154c4:	f000 ff6b 	bl	801639e <st7735_send_data>
 80154c8:	4602      	mov	r2, r0
 80154ca:	697b      	ldr	r3, [r7, #20]
 80154cc:	4413      	add	r3, r2
 80154ce:	617b      	str	r3, [r7, #20]
		tmp = 0x00U;
 80154d0:	2300      	movs	r3, #0
 80154d2:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80154d4:	68fb      	ldr	r3, [r7, #12]
 80154d6:	3320      	adds	r3, #32
 80154d8:	f107 0113 	add.w	r1, r7, #19
 80154dc:	2201      	movs	r2, #1
 80154de:	4618      	mov	r0, r3
 80154e0:	f000 ff5d 	bl	801639e <st7735_send_data>
 80154e4:	4602      	mov	r2, r0
 80154e6:	697b      	ldr	r3, [r7, #20]
 80154e8:	4413      	add	r3, r2
 80154ea:	617b      	str	r3, [r7, #20]
		tmp = 0x02U;
 80154ec:	2302      	movs	r3, #2
 80154ee:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80154f0:	68fb      	ldr	r3, [r7, #12]
 80154f2:	3320      	adds	r3, #32
 80154f4:	f107 0113 	add.w	r1, r7, #19
 80154f8:	2201      	movs	r2, #1
 80154fa:	4618      	mov	r0, r3
 80154fc:	f000 ff4f 	bl	801639e <st7735_send_data>
 8015500:	4602      	mov	r2, r0
 8015502:	697b      	ldr	r3, [r7, #20]
 8015504:	4413      	add	r3, r2
 8015506:	617b      	str	r3, [r7, #20]
		tmp = 0x10U;
 8015508:	2310      	movs	r3, #16
 801550a:	74fb      	strb	r3, [r7, #19]
		ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	3320      	adds	r3, #32
 8015510:	f107 0113 	add.w	r1, r7, #19
 8015514:	2201      	movs	r2, #1
 8015516:	4618      	mov	r0, r3
 8015518:	f000 ff41 	bl	801639e <st7735_send_data>
 801551c:	4602      	mov	r2, r0
 801551e:	697b      	ldr	r3, [r7, #20]
 8015520:	4413      	add	r3, r2
 8015522:	617b      	str	r3, [r7, #20]

		/* Normal display on, no args, no delay */
		tmp = 0x00U;
 8015524:	2300      	movs	r3, #0
 8015526:	74fb      	strb	r3, [r7, #19]
		ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 8015528:	68fb      	ldr	r3, [r7, #12]
 801552a:	f103 0020 	add.w	r0, r3, #32
 801552e:	f107 0213 	add.w	r2, r7, #19
 8015532:	2301      	movs	r3, #1
 8015534:	2113      	movs	r1, #19
 8015536:	f000 ff1d 	bl	8016374 <st7735_write_reg>
 801553a:	4602      	mov	r2, r0
 801553c:	697b      	ldr	r3, [r7, #20]
 801553e:	4413      	add	r3, r2
 8015540:	617b      	str	r3, [r7, #20]

		/* Main screen turn on, no delay */
		ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	f103 0020 	add.w	r0, r3, #32
 8015548:	f107 0213 	add.w	r2, r7, #19
 801554c:	2301      	movs	r3, #1
 801554e:	2129      	movs	r1, #41	@ 0x29
 8015550:	f000 ff10 	bl	8016374 <st7735_write_reg>
 8015554:	4602      	mov	r2, r0
 8015556:	697b      	ldr	r3, [r7, #20]
 8015558:	4413      	add	r3, r2
 801555a:	617b      	str	r3, [r7, #20]

		/* Set the display Orientation and the default display window */
		ret += ST7735_SetOrientation(pObj, pDriver);
 801555c:	6879      	ldr	r1, [r7, #4]
 801555e:	68f8      	ldr	r0, [r7, #12]
 8015560:	f000 f944 	bl	80157ec <ST7735_SetOrientation>
 8015564:	4602      	mov	r2, r0
 8015566:	697b      	ldr	r3, [r7, #20]
 8015568:	4413      	add	r3, r2
 801556a:	617b      	str	r3, [r7, #20]
	}

	if (ret != ST7735_OK) {
 801556c:	697b      	ldr	r3, [r7, #20]
 801556e:	2b00      	cmp	r3, #0
 8015570:	d002      	beq.n	8015578 <ST7735_Init+0x774>
		ret = ST7735_ERROR;
 8015572:	f04f 33ff 	mov.w	r3, #4294967295
 8015576:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8015578:	697b      	ldr	r3, [r7, #20]
}
 801557a:	4618      	mov	r0, r3
 801557c:	3718      	adds	r7, #24
 801557e:	46bd      	mov	sp, r7
 8015580:	bd80      	pop	{r7, pc}

08015582 <ST7735_DeInit>:
/**
 * @brief  De-Initialize the st7735 LCD Component.
 * @param  pObj Component object
 * @retval Component status
 */
int32_t ST7735_DeInit(ST7735_Object_t *pObj) {
 8015582:	b480      	push	{r7}
 8015584:	b083      	sub	sp, #12
 8015586:	af00      	add	r7, sp, #0
 8015588:	6078      	str	r0, [r7, #4]
	(void) (pObj);

	return ST7735_OK;
 801558a:	2300      	movs	r3, #0
}
 801558c:	4618      	mov	r0, r3
 801558e:	370c      	adds	r7, #12
 8015590:	46bd      	mov	sp, r7
 8015592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015596:	4770      	bx	lr

08015598 <ST7735_ReadID>:
 * @brief  Get the st7735 ID.
 * @param  pObj Component object
 * @param  Id Component ID
 * @retval The component status
 */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id) {
 8015598:	b580      	push	{r7, lr}
 801559a:	b084      	sub	sp, #16
 801559c:	af00      	add	r7, sp, #0
 801559e:	6078      	str	r0, [r7, #4]
 80155a0:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t tmp[3];

	if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK) {
 80155a2:	687b      	ldr	r3, [r7, #4]
 80155a4:	3320      	adds	r3, #32
 80155a6:	f107 0208 	add.w	r2, r7, #8
 80155aa:	21da      	movs	r1, #218	@ 0xda
 80155ac:	4618      	mov	r0, r3
 80155ae:	f000 fece 	bl	801634e <st7735_read_reg>
 80155b2:	4603      	mov	r3, r0
 80155b4:	2b00      	cmp	r3, #0
 80155b6:	d003      	beq.n	80155c0 <ST7735_ReadID+0x28>
		ret = ST7735_ERROR;
 80155b8:	f04f 33ff 	mov.w	r3, #4294967295
 80155bc:	60fb      	str	r3, [r7, #12]
 80155be:	e02d      	b.n	801561c <ST7735_ReadID+0x84>
	} else if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2,
 80155c0:	687b      	ldr	r3, [r7, #4]
 80155c2:	f103 0020 	add.w	r0, r3, #32
 80155c6:	f107 0308 	add.w	r3, r7, #8
 80155ca:	3301      	adds	r3, #1
 80155cc:	461a      	mov	r2, r3
 80155ce:	21db      	movs	r1, #219	@ 0xdb
 80155d0:	f000 febd 	bl	801634e <st7735_read_reg>
 80155d4:	4603      	mov	r3, r0
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d003      	beq.n	80155e2 <ST7735_ReadID+0x4a>
			&tmp[1]) != ST7735_OK) {
		ret = ST7735_ERROR;
 80155da:	f04f 33ff 	mov.w	r3, #4294967295
 80155de:	60fb      	str	r3, [r7, #12]
 80155e0:	e01c      	b.n	801561c <ST7735_ReadID+0x84>
	} else if (st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3,
 80155e2:	687b      	ldr	r3, [r7, #4]
 80155e4:	f103 0020 	add.w	r0, r3, #32
 80155e8:	f107 0308 	add.w	r3, r7, #8
 80155ec:	3302      	adds	r3, #2
 80155ee:	461a      	mov	r2, r3
 80155f0:	21dc      	movs	r1, #220	@ 0xdc
 80155f2:	f000 feac 	bl	801634e <st7735_read_reg>
 80155f6:	4603      	mov	r3, r0
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d003      	beq.n	8015604 <ST7735_ReadID+0x6c>
			&tmp[2]) != ST7735_OK) {
		ret = ST7735_ERROR;
 80155fc:	f04f 33ff 	mov.w	r3, #4294967295
 8015600:	60fb      	str	r3, [r7, #12]
 8015602:	e00b      	b.n	801561c <ST7735_ReadID+0x84>
	} else {

		*Id = ((uint32_t) tmp[2]) << 0 | ((uint32_t) tmp[1]) << 8
 8015604:	7abb      	ldrb	r3, [r7, #10]
 8015606:	461a      	mov	r2, r3
 8015608:	7a7b      	ldrb	r3, [r7, #9]
 801560a:	021b      	lsls	r3, r3, #8
 801560c:	431a      	orrs	r2, r3
				| ((uint32_t) tmp[0]) << 16;
 801560e:	7a3b      	ldrb	r3, [r7, #8]
 8015610:	041b      	lsls	r3, r3, #16
 8015612:	431a      	orrs	r2, r3
		*Id = ((uint32_t) tmp[2]) << 0 | ((uint32_t) tmp[1]) << 8
 8015614:	683b      	ldr	r3, [r7, #0]
 8015616:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
		ret = ST7735_OK;
 8015618:	2300      	movs	r3, #0
 801561a:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 801561c:	68fb      	ldr	r3, [r7, #12]
}
 801561e:	4618      	mov	r0, r3
 8015620:	3710      	adds	r7, #16
 8015622:	46bd      	mov	sp, r7
 8015624:	bd80      	pop	{r7, pc}
	...

08015628 <ST7735_DisplayOn>:
/**
 * @brief  Enables the Display.
 * @param  pObj Component object
 * @retval The component status
 */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj) {
 8015628:	b580      	push	{r7, lr}
 801562a:	b084      	sub	sp, #16
 801562c:	af00      	add	r7, sp, #0
 801562e:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t tmp = 0;
 8015630:	2300      	movs	r3, #0
 8015632:	72fb      	strb	r3, [r7, #11]

	ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	f103 0020 	add.w	r0, r3, #32
 801563a:	f107 020b 	add.w	r2, r7, #11
 801563e:	2300      	movs	r3, #0
 8015640:	2113      	movs	r1, #19
 8015642:	f000 fe97 	bl	8016374 <st7735_write_reg>
 8015646:	60f8      	str	r0, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 8015648:	210a      	movs	r1, #10
 801564a:	6878      	ldr	r0, [r7, #4]
 801564c:	f000 fe65 	bl	801631a <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	f103 0020 	add.w	r0, r3, #32
 8015656:	f107 020b 	add.w	r2, r7, #11
 801565a:	2300      	movs	r3, #0
 801565c:	2129      	movs	r1, #41	@ 0x29
 801565e:	f000 fe89 	bl	8016374 <st7735_write_reg>
 8015662:	4602      	mov	r2, r0
 8015664:	68fb      	ldr	r3, [r7, #12]
 8015666:	4413      	add	r3, r2
 8015668:	60fb      	str	r3, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 801566a:	210a      	movs	r1, #10
 801566c:	6878      	ldr	r0, [r7, #4]
 801566e:	f000 fe54 	bl	801631a <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	f103 0020 	add.w	r0, r3, #32
 8015678:	f107 020b 	add.w	r2, r7, #11
 801567c:	2300      	movs	r3, #0
 801567e:	2136      	movs	r1, #54	@ 0x36
 8015680:	f000 fe78 	bl	8016374 <st7735_write_reg>
 8015684:	4602      	mov	r2, r0
 8015686:	68fb      	ldr	r3, [r7, #12]
 8015688:	4413      	add	r3, r2
 801568a:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 801568c:	4b16      	ldr	r3, [pc, #88]	@ (80156e8 <ST7735_DisplayOn+0xc0>)
 801568e:	7b1b      	ldrb	r3, [r3, #12]
 8015690:	2b00      	cmp	r3, #0
 8015692:	d10a      	bne.n	80156aa <ST7735_DisplayOn+0x82>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8015694:	4b14      	ldr	r3, [pc, #80]	@ (80156e8 <ST7735_DisplayOn+0xc0>)
 8015696:	689b      	ldr	r3, [r3, #8]
 8015698:	4a14      	ldr	r2, [pc, #80]	@ (80156ec <ST7735_DisplayOn+0xc4>)
 801569a:	00db      	lsls	r3, r3, #3
 801569c:	4413      	add	r3, r2
 801569e:	685b      	ldr	r3, [r3, #4]
 80156a0:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 80156a2:	f043 0308 	orr.w	r3, r3, #8
 80156a6:	b2db      	uxtb	r3, r3
 80156a8:	e006      	b.n	80156b8 <ST7735_DisplayOn+0x90>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80156aa:	4b0f      	ldr	r3, [pc, #60]	@ (80156e8 <ST7735_DisplayOn+0xc0>)
 80156ac:	689b      	ldr	r3, [r3, #8]
 80156ae:	4a0f      	ldr	r2, [pc, #60]	@ (80156ec <ST7735_DisplayOn+0xc4>)
 80156b0:	00db      	lsls	r3, r3, #3
 80156b2:	4413      	add	r3, r2
 80156b4:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 80156b6:	b2db      	uxtb	r3, r3
 80156b8:	72fb      	strb	r3, [r7, #11]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	3320      	adds	r3, #32
 80156be:	f107 010b 	add.w	r1, r7, #11
 80156c2:	2201      	movs	r2, #1
 80156c4:	4618      	mov	r0, r3
 80156c6:	f000 fe6a 	bl	801639e <st7735_send_data>
 80156ca:	4602      	mov	r2, r0
 80156cc:	68fb      	ldr	r3, [r7, #12]
 80156ce:	4413      	add	r3, r2
 80156d0:	60fb      	str	r3, [r7, #12]
	if (ret != ST7735_OK) {
 80156d2:	68fb      	ldr	r3, [r7, #12]
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d002      	beq.n	80156de <ST7735_DisplayOn+0xb6>
		ret = ST7735_ERROR;
 80156d8:	f04f 33ff 	mov.w	r3, #4294967295
 80156dc:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 80156de:	68fb      	ldr	r3, [r7, #12]
}
 80156e0:	4618      	mov	r0, r3
 80156e2:	3710      	adds	r7, #16
 80156e4:	46bd      	mov	sp, r7
 80156e6:	bd80      	pop	{r7, pc}
 80156e8:	2000795c 	.word	0x2000795c
 80156ec:	200000dc 	.word	0x200000dc

080156f0 <ST7735_DisplayOff>:
/**
 * @brief  Disables the Display.
 * @param  pObj Component object
 * @retval The component status
 */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj) {
 80156f0:	b580      	push	{r7, lr}
 80156f2:	b084      	sub	sp, #16
 80156f4:	af00      	add	r7, sp, #0
 80156f6:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t tmp = 0;
 80156f8:	2300      	movs	r3, #0
 80156fa:	72fb      	strb	r3, [r7, #11]

	ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	f103 0020 	add.w	r0, r3, #32
 8015702:	f107 020b 	add.w	r2, r7, #11
 8015706:	2300      	movs	r3, #0
 8015708:	2113      	movs	r1, #19
 801570a:	f000 fe33 	bl	8016374 <st7735_write_reg>
 801570e:	60f8      	str	r0, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 8015710:	210a      	movs	r1, #10
 8015712:	6878      	ldr	r0, [r7, #4]
 8015714:	f000 fe01 	bl	801631a <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	f103 0020 	add.w	r0, r3, #32
 801571e:	f107 020b 	add.w	r2, r7, #11
 8015722:	2300      	movs	r3, #0
 8015724:	2128      	movs	r1, #40	@ 0x28
 8015726:	f000 fe25 	bl	8016374 <st7735_write_reg>
 801572a:	4602      	mov	r2, r0
 801572c:	68fb      	ldr	r3, [r7, #12]
 801572e:	4413      	add	r3, r2
 8015730:	60fb      	str	r3, [r7, #12]
	(void) ST7735_IO_Delay(pObj, 10);
 8015732:	210a      	movs	r1, #10
 8015734:	6878      	ldr	r0, [r7, #4]
 8015736:	f000 fdf0 	bl	801631a <ST7735_IO_Delay>
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 801573a:	687b      	ldr	r3, [r7, #4]
 801573c:	f103 0020 	add.w	r0, r3, #32
 8015740:	f107 020b 	add.w	r2, r7, #11
 8015744:	2300      	movs	r3, #0
 8015746:	2136      	movs	r1, #54	@ 0x36
 8015748:	f000 fe14 	bl	8016374 <st7735_write_reg>
 801574c:	4602      	mov	r2, r0
 801574e:	68fb      	ldr	r3, [r7, #12]
 8015750:	4413      	add	r3, r2
 8015752:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8015754:	4b16      	ldr	r3, [pc, #88]	@ (80157b0 <ST7735_DisplayOff+0xc0>)
 8015756:	7b1b      	ldrb	r3, [r3, #12]
 8015758:	2b00      	cmp	r3, #0
 801575a:	d10a      	bne.n	8015772 <ST7735_DisplayOff+0x82>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 801575c:	4b14      	ldr	r3, [pc, #80]	@ (80157b0 <ST7735_DisplayOff+0xc0>)
 801575e:	689b      	ldr	r3, [r3, #8]
 8015760:	4a14      	ldr	r2, [pc, #80]	@ (80157b4 <ST7735_DisplayOff+0xc4>)
 8015762:	00db      	lsls	r3, r3, #3
 8015764:	4413      	add	r3, r2
 8015766:	685b      	ldr	r3, [r3, #4]
 8015768:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 801576a:	f043 0308 	orr.w	r3, r3, #8
 801576e:	b2db      	uxtb	r3, r3
 8015770:	e006      	b.n	8015780 <ST7735_DisplayOff+0x90>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8015772:	4b0f      	ldr	r3, [pc, #60]	@ (80157b0 <ST7735_DisplayOff+0xc0>)
 8015774:	689b      	ldr	r3, [r3, #8]
 8015776:	4a0f      	ldr	r2, [pc, #60]	@ (80157b4 <ST7735_DisplayOff+0xc4>)
 8015778:	00db      	lsls	r3, r3, #3
 801577a:	4413      	add	r3, r2
 801577c:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 801577e:	b2db      	uxtb	r3, r3
 8015780:	72fb      	strb	r3, [r7, #11]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015782:	687b      	ldr	r3, [r7, #4]
 8015784:	3320      	adds	r3, #32
 8015786:	f107 010b 	add.w	r1, r7, #11
 801578a:	2201      	movs	r2, #1
 801578c:	4618      	mov	r0, r3
 801578e:	f000 fe06 	bl	801639e <st7735_send_data>
 8015792:	4602      	mov	r2, r0
 8015794:	68fb      	ldr	r3, [r7, #12]
 8015796:	4413      	add	r3, r2
 8015798:	60fb      	str	r3, [r7, #12]
	if (ret != ST7735_OK) {
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d002      	beq.n	80157a6 <ST7735_DisplayOff+0xb6>
		ret = ST7735_ERROR;
 80157a0:	f04f 33ff 	mov.w	r3, #4294967295
 80157a4:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 80157a6:	68fb      	ldr	r3, [r7, #12]
}
 80157a8:	4618      	mov	r0, r3
 80157aa:	3710      	adds	r7, #16
 80157ac:	46bd      	mov	sp, r7
 80157ae:	bd80      	pop	{r7, pc}
 80157b0:	2000795c 	.word	0x2000795c
 80157b4:	200000dc 	.word	0x200000dc

080157b8 <ST7735_SetBrightness>:
 * @brief  Set the display brightness.
 * @param  pObj Component object
 * @param  Brightness   display brightness to be set
 * @retval Component status
 */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness) {
 80157b8:	b480      	push	{r7}
 80157ba:	b083      	sub	sp, #12
 80157bc:	af00      	add	r7, sp, #0
 80157be:	6078      	str	r0, [r7, #4]
 80157c0:	6039      	str	r1, [r7, #0]
	(void) (pObj);
	(void) (Brightness);

	/* Feature not supported */
	return ST7735_ERROR;
 80157c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80157c6:	4618      	mov	r0, r3
 80157c8:	370c      	adds	r7, #12
 80157ca:	46bd      	mov	sp, r7
 80157cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157d0:	4770      	bx	lr

080157d2 <ST7735_GetBrightness>:
 * @brief  Get the display brightness.
 * @param  pObj Component object
 * @param  Brightness   display brightness to be returned
 * @retval Component status
 */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness) {
 80157d2:	b480      	push	{r7}
 80157d4:	b083      	sub	sp, #12
 80157d6:	af00      	add	r7, sp, #0
 80157d8:	6078      	str	r0, [r7, #4]
 80157da:	6039      	str	r1, [r7, #0]
	(void) (pObj);
	(void) (Brightness);

	/* Feature not supported */
	return ST7735_ERROR;
 80157dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80157e0:	4618      	mov	r0, r3
 80157e2:	370c      	adds	r7, #12
 80157e4:	46bd      	mov	sp, r7
 80157e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157ea:	4770      	bx	lr

080157ec <ST7735_SetOrientation>:
 * @param  pObj Component object
 * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
 *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
 * @retval The component status
 */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver) {
 80157ec:	b580      	push	{r7, lr}
 80157ee:	b086      	sub	sp, #24
 80157f0:	af02      	add	r7, sp, #8
 80157f2:	6078      	str	r0, [r7, #4]
 80157f4:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t tmp;

	if ((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT)
 80157f6:	683b      	ldr	r3, [r7, #0]
 80157f8:	689b      	ldr	r3, [r3, #8]
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	d003      	beq.n	8015806 <ST7735_SetOrientation+0x1a>
			|| (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180)) {
 80157fe:	683b      	ldr	r3, [r7, #0]
 8015800:	689b      	ldr	r3, [r3, #8]
 8015802:	2b01      	cmp	r3, #1
 8015804:	d119      	bne.n	801583a <ST7735_SetOrientation+0x4e>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8015806:	683b      	ldr	r3, [r7, #0]
 8015808:	7b5b      	ldrb	r3, [r3, #13]
 801580a:	2b01      	cmp	r3, #1
 801580c:	d106      	bne.n	801581c <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width = ST7735_0_9_WIDTH;
 801580e:	4b43      	ldr	r3, [pc, #268]	@ (801591c <ST7735_SetOrientation+0x130>)
 8015810:	2250      	movs	r2, #80	@ 0x50
 8015812:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 8015814:	4b41      	ldr	r3, [pc, #260]	@ (801591c <ST7735_SetOrientation+0x130>)
 8015816:	22a0      	movs	r2, #160	@ 0xa0
 8015818:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 801581a:	e028      	b.n	801586e <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen
 801581c:	683b      	ldr	r3, [r7, #0]
 801581e:	7b5b      	ldrb	r3, [r3, #13]
 8015820:	2b00      	cmp	r3, #0
 8015822:	d003      	beq.n	801582c <ST7735_SetOrientation+0x40>
				|| pDriver->Type == ST7735_1_8a_inch_screen) {
 8015824:	683b      	ldr	r3, [r7, #0]
 8015826:	7b5b      	ldrb	r3, [r3, #13]
 8015828:	2b02      	cmp	r3, #2
 801582a:	d120      	bne.n	801586e <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width = ST7735_1_8_WIDTH;
 801582c:	4b3b      	ldr	r3, [pc, #236]	@ (801591c <ST7735_SetOrientation+0x130>)
 801582e:	2280      	movs	r2, #128	@ 0x80
 8015830:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 8015832:	4b3a      	ldr	r3, [pc, #232]	@ (801591c <ST7735_SetOrientation+0x130>)
 8015834:	22a0      	movs	r2, #160	@ 0xa0
 8015836:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8015838:	e019      	b.n	801586e <ST7735_SetOrientation+0x82>
		}
	} else {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 801583a:	683b      	ldr	r3, [r7, #0]
 801583c:	7b5b      	ldrb	r3, [r3, #13]
 801583e:	2b01      	cmp	r3, #1
 8015840:	d106      	bne.n	8015850 <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width = ST7735_0_9_HEIGHT;
 8015842:	4b36      	ldr	r3, [pc, #216]	@ (801591c <ST7735_SetOrientation+0x130>)
 8015844:	22a0      	movs	r2, #160	@ 0xa0
 8015846:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 8015848:	4b34      	ldr	r3, [pc, #208]	@ (801591c <ST7735_SetOrientation+0x130>)
 801584a:	2250      	movs	r2, #80	@ 0x50
 801584c:	605a      	str	r2, [r3, #4]
 801584e:	e00f      	b.n	8015870 <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen
 8015850:	683b      	ldr	r3, [r7, #0]
 8015852:	7b5b      	ldrb	r3, [r3, #13]
 8015854:	2b00      	cmp	r3, #0
 8015856:	d003      	beq.n	8015860 <ST7735_SetOrientation+0x74>
				|| pDriver->Type == ST7735_1_8a_inch_screen) {
 8015858:	683b      	ldr	r3, [r7, #0]
 801585a:	7b5b      	ldrb	r3, [r3, #13]
 801585c:	2b02      	cmp	r3, #2
 801585e:	d107      	bne.n	8015870 <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width = ST7735_1_8_HEIGHT;
 8015860:	4b2e      	ldr	r3, [pc, #184]	@ (801591c <ST7735_SetOrientation+0x130>)
 8015862:	22a0      	movs	r2, #160	@ 0xa0
 8015864:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 8015866:	4b2d      	ldr	r3, [pc, #180]	@ (801591c <ST7735_SetOrientation+0x130>)
 8015868:	2280      	movs	r2, #128	@ 0x80
 801586a:	605a      	str	r2, [r3, #4]
 801586c:	e000      	b.n	8015870 <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 801586e:	bf00      	nop
		}
	}

	ST7735Ctx.Orientation = pDriver->Orientation;
 8015870:	683b      	ldr	r3, [r7, #0]
 8015872:	689b      	ldr	r3, [r3, #8]
 8015874:	4a29      	ldr	r2, [pc, #164]	@ (801591c <ST7735_SetOrientation+0x130>)
 8015876:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 8015878:	683b      	ldr	r3, [r7, #0]
 801587a:	7b1a      	ldrb	r2, [r3, #12]
 801587c:	4b27      	ldr	r3, [pc, #156]	@ (801591c <ST7735_SetOrientation+0x130>)
 801587e:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 8015880:	683b      	ldr	r3, [r7, #0]
 8015882:	7b5a      	ldrb	r2, [r3, #13]
 8015884:	4b25      	ldr	r3, [pc, #148]	@ (801591c <ST7735_SetOrientation+0x130>)
 8015886:	735a      	strb	r2, [r3, #13]

	ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width,
 8015888:	4b24      	ldr	r3, [pc, #144]	@ (801591c <ST7735_SetOrientation+0x130>)
 801588a:	681a      	ldr	r2, [r3, #0]
 801588c:	4b23      	ldr	r3, [pc, #140]	@ (801591c <ST7735_SetOrientation+0x130>)
 801588e:	685b      	ldr	r3, [r3, #4]
 8015890:	9300      	str	r3, [sp, #0]
 8015892:	4613      	mov	r3, r2
 8015894:	2200      	movs	r2, #0
 8015896:	2100      	movs	r1, #0
 8015898:	6878      	ldr	r0, [r7, #4]
 801589a:	f000 fbed 	bl	8016078 <ST7735_SetDisplayWindow>
 801589e:	60f8      	str	r0, [r7, #12]
			ST7735Ctx.Height);
	uint8_t madctl_value = 0x60; //  180    ,   
 80158a0:	2360      	movs	r3, #96	@ 0x60
 80158a2:	72bb      	strb	r3, [r7, #10]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &madctl_value, 1);
 80158a4:	687b      	ldr	r3, [r7, #4]
 80158a6:	f103 0020 	add.w	r0, r3, #32
 80158aa:	f107 020a 	add.w	r2, r7, #10
 80158ae:	2301      	movs	r3, #1
 80158b0:	2136      	movs	r1, #54	@ 0x36
 80158b2:	f000 fd5f 	bl	8016374 <st7735_write_reg>
 80158b6:	4602      	mov	r2, r0
 80158b8:	68fb      	ldr	r3, [r7, #12]
 80158ba:	4413      	add	r3, r2
 80158bc:	60fb      	str	r3, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 80158be:	4b17      	ldr	r3, [pc, #92]	@ (801591c <ST7735_SetOrientation+0x130>)
 80158c0:	7b1b      	ldrb	r3, [r3, #12]
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d10a      	bne.n	80158dc <ST7735_SetOrientation+0xf0>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80158c6:	4b15      	ldr	r3, [pc, #84]	@ (801591c <ST7735_SetOrientation+0x130>)
 80158c8:	689b      	ldr	r3, [r3, #8]
 80158ca:	4a15      	ldr	r2, [pc, #84]	@ (8015920 <ST7735_SetOrientation+0x134>)
 80158cc:	00db      	lsls	r3, r3, #3
 80158ce:	4413      	add	r3, r2
 80158d0:	685b      	ldr	r3, [r3, #4]
 80158d2:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 80158d4:	f043 0308 	orr.w	r3, r3, #8
 80158d8:	b2db      	uxtb	r3, r3
 80158da:	e006      	b.n	80158ea <ST7735_SetOrientation+0xfe>
			(uint8_t) OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80158dc:	4b0f      	ldr	r3, [pc, #60]	@ (801591c <ST7735_SetOrientation+0x130>)
 80158de:	689b      	ldr	r3, [r3, #8]
 80158e0:	4a0f      	ldr	r2, [pc, #60]	@ (8015920 <ST7735_SetOrientation+0x134>)
 80158e2:	00db      	lsls	r3, r3, #3
 80158e4:	4413      	add	r3, r2
 80158e6:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ?
 80158e8:	b2db      	uxtb	r3, r3
 80158ea:	72fb      	strb	r3, [r7, #11]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	f103 0020 	add.w	r0, r3, #32
 80158f2:	f107 020b 	add.w	r2, r7, #11
 80158f6:	2301      	movs	r3, #1
 80158f8:	2136      	movs	r1, #54	@ 0x36
 80158fa:	f000 fd3b 	bl	8016374 <st7735_write_reg>
 80158fe:	4602      	mov	r2, r0
 8015900:	68fb      	ldr	r3, [r7, #12]
 8015902:	4413      	add	r3, r2
 8015904:	60fb      	str	r3, [r7, #12]

	if (ret != ST7735_OK) {
 8015906:	68fb      	ldr	r3, [r7, #12]
 8015908:	2b00      	cmp	r3, #0
 801590a:	d002      	beq.n	8015912 <ST7735_SetOrientation+0x126>
		ret = ST7735_ERROR;
 801590c:	f04f 33ff 	mov.w	r3, #4294967295
 8015910:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 8015912:	68fb      	ldr	r3, [r7, #12]
}
 8015914:	4618      	mov	r0, r3
 8015916:	3710      	adds	r7, #16
 8015918:	46bd      	mov	sp, r7
 801591a:	bd80      	pop	{r7, pc}
 801591c:	2000795c 	.word	0x2000795c
 8015920:	200000dc 	.word	0x200000dc

08015924 <ST7735_GetOrientation>:
 * @param  pObj Component object
 * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
 *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
 * @retval The component status
 */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation) {
 8015924:	b480      	push	{r7}
 8015926:	b083      	sub	sp, #12
 8015928:	af00      	add	r7, sp, #0
 801592a:	6078      	str	r0, [r7, #4]
 801592c:	6039      	str	r1, [r7, #0]

	*Orientation = ST7735Ctx.Orientation;
 801592e:	4b05      	ldr	r3, [pc, #20]	@ (8015944 <ST7735_GetOrientation+0x20>)
 8015930:	689a      	ldr	r2, [r3, #8]
 8015932:	683b      	ldr	r3, [r7, #0]
 8015934:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 8015936:	2300      	movs	r3, #0
}
 8015938:	4618      	mov	r0, r3
 801593a:	370c      	adds	r7, #12
 801593c:	46bd      	mov	sp, r7
 801593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015942:	4770      	bx	lr
 8015944:	2000795c 	.word	0x2000795c

08015948 <ST7735_SetCursor>:
 * @param  pObj Component object
 * @param  Xpos specifies the X position.
 * @param  Ypos specifies the Y position.
 * @retval The component status
 */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos) {
 8015948:	b580      	push	{r7, lr}
 801594a:	b086      	sub	sp, #24
 801594c:	af00      	add	r7, sp, #0
 801594e:	60f8      	str	r0, [r7, #12]
 8015950:	60b9      	str	r1, [r7, #8]
 8015952:	607a      	str	r2, [r7, #4]
	int32_t ret;
	uint8_t tmp;

	/* Cursor calibration */
	if (ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8015954:	4b59      	ldr	r3, [pc, #356]	@ (8015abc <ST7735_SetCursor+0x174>)
 8015956:	689b      	ldr	r3, [r3, #8]
 8015958:	2b01      	cmp	r3, #1
 801595a:	d821      	bhi.n	80159a0 <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 801595c:	4b57      	ldr	r3, [pc, #348]	@ (8015abc <ST7735_SetCursor+0x174>)
 801595e:	7b5b      	ldrb	r3, [r3, #13]
 8015960:	2b01      	cmp	r3, #1
 8015962:	d10e      	bne.n	8015982 <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8015964:	4b55      	ldr	r3, [pc, #340]	@ (8015abc <ST7735_SetCursor+0x174>)
 8015966:	7b1b      	ldrb	r3, [r3, #12]
 8015968:	2b00      	cmp	r3, #0
 801596a:	d106      	bne.n	801597a <ST7735_SetCursor+0x32>
				Xpos += 26;
 801596c:	68bb      	ldr	r3, [r7, #8]
 801596e:	331a      	adds	r3, #26
 8015970:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	3301      	adds	r3, #1
 8015976:	607b      	str	r3, [r7, #4]
 8015978:	e033      	b.n	80159e2 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 801597a:	68bb      	ldr	r3, [r7, #8]
 801597c:	3318      	adds	r3, #24
 801597e:	60bb      	str	r3, [r7, #8]
 8015980:	e02f      	b.n	80159e2 <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 8015982:	4b4e      	ldr	r3, [pc, #312]	@ (8015abc <ST7735_SetCursor+0x174>)
 8015984:	7b5b      	ldrb	r3, [r3, #13]
 8015986:	2b02      	cmp	r3, #2
 8015988:	d12b      	bne.n	80159e2 <ST7735_SetCursor+0x9a>
			if (ST7735Ctx.Panel == BOE_Panel) {
 801598a:	4b4c      	ldr	r3, [pc, #304]	@ (8015abc <ST7735_SetCursor+0x174>)
 801598c:	7b1b      	ldrb	r3, [r3, #12]
 801598e:	2b01      	cmp	r3, #1
 8015990:	d127      	bne.n	80159e2 <ST7735_SetCursor+0x9a>
				Xpos += 2;
 8015992:	68bb      	ldr	r3, [r7, #8]
 8015994:	3302      	adds	r3, #2
 8015996:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	3301      	adds	r3, #1
 801599c:	607b      	str	r3, [r7, #4]
 801599e:	e020      	b.n	80159e2 <ST7735_SetCursor+0x9a>
			}
		}
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80159a0:	4b46      	ldr	r3, [pc, #280]	@ (8015abc <ST7735_SetCursor+0x174>)
 80159a2:	7b5b      	ldrb	r3, [r3, #13]
 80159a4:	2b01      	cmp	r3, #1
 80159a6:	d10e      	bne.n	80159c6 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80159a8:	4b44      	ldr	r3, [pc, #272]	@ (8015abc <ST7735_SetCursor+0x174>)
 80159aa:	7b1b      	ldrb	r3, [r3, #12]
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d106      	bne.n	80159be <ST7735_SetCursor+0x76>
				Xpos += 1;
 80159b0:	68bb      	ldr	r3, [r7, #8]
 80159b2:	3301      	adds	r3, #1
 80159b4:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	331a      	adds	r3, #26
 80159ba:	607b      	str	r3, [r7, #4]
 80159bc:	e011      	b.n	80159e2 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	3318      	adds	r3, #24
 80159c2:	607b      	str	r3, [r7, #4]
 80159c4:	e00d      	b.n	80159e2 <ST7735_SetCursor+0x9a>
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 80159c6:	4b3d      	ldr	r3, [pc, #244]	@ (8015abc <ST7735_SetCursor+0x174>)
 80159c8:	7b5b      	ldrb	r3, [r3, #13]
 80159ca:	2b02      	cmp	r3, #2
 80159cc:	d109      	bne.n	80159e2 <ST7735_SetCursor+0x9a>
			if (ST7735Ctx.Panel == BOE_Panel) {
 80159ce:	4b3b      	ldr	r3, [pc, #236]	@ (8015abc <ST7735_SetCursor+0x174>)
 80159d0:	7b1b      	ldrb	r3, [r3, #12]
 80159d2:	2b01      	cmp	r3, #1
 80159d4:	d105      	bne.n	80159e2 <ST7735_SetCursor+0x9a>
				Xpos += 1;
 80159d6:	68bb      	ldr	r3, [r7, #8]
 80159d8:	3301      	adds	r3, #1
 80159da:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	3302      	adds	r3, #2
 80159e0:	607b      	str	r3, [r7, #4]
			}
		}
	}

	ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 80159e2:	68fb      	ldr	r3, [r7, #12]
 80159e4:	f103 0020 	add.w	r0, r3, #32
 80159e8:	f107 0213 	add.w	r2, r7, #19
 80159ec:	2300      	movs	r3, #0
 80159ee:	212a      	movs	r1, #42	@ 0x2a
 80159f0:	f000 fcc0 	bl	8016374 <st7735_write_reg>
 80159f4:	6178      	str	r0, [r7, #20]
	tmp = (uint8_t) (Xpos >> 8U);
 80159f6:	68bb      	ldr	r3, [r7, #8]
 80159f8:	0a1b      	lsrs	r3, r3, #8
 80159fa:	b2db      	uxtb	r3, r3
 80159fc:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80159fe:	68fb      	ldr	r3, [r7, #12]
 8015a00:	3320      	adds	r3, #32
 8015a02:	f107 0113 	add.w	r1, r7, #19
 8015a06:	2201      	movs	r2, #1
 8015a08:	4618      	mov	r0, r3
 8015a0a:	f000 fcc8 	bl	801639e <st7735_send_data>
 8015a0e:	4602      	mov	r2, r0
 8015a10:	697b      	ldr	r3, [r7, #20]
 8015a12:	4413      	add	r3, r2
 8015a14:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Xpos & 0xFFU);
 8015a16:	68bb      	ldr	r3, [r7, #8]
 8015a18:	b2db      	uxtb	r3, r3
 8015a1a:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015a1c:	68fb      	ldr	r3, [r7, #12]
 8015a1e:	3320      	adds	r3, #32
 8015a20:	f107 0113 	add.w	r1, r7, #19
 8015a24:	2201      	movs	r2, #1
 8015a26:	4618      	mov	r0, r3
 8015a28:	f000 fcb9 	bl	801639e <st7735_send_data>
 8015a2c:	4602      	mov	r2, r0
 8015a2e:	697b      	ldr	r3, [r7, #20]
 8015a30:	4413      	add	r3, r2
 8015a32:	617b      	str	r3, [r7, #20]

	ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8015a34:	68fb      	ldr	r3, [r7, #12]
 8015a36:	f103 0020 	add.w	r0, r3, #32
 8015a3a:	f107 0213 	add.w	r2, r7, #19
 8015a3e:	2300      	movs	r3, #0
 8015a40:	212b      	movs	r1, #43	@ 0x2b
 8015a42:	f000 fc97 	bl	8016374 <st7735_write_reg>
 8015a46:	4602      	mov	r2, r0
 8015a48:	697b      	ldr	r3, [r7, #20]
 8015a4a:	4413      	add	r3, r2
 8015a4c:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos >> 8U);
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	0a1b      	lsrs	r3, r3, #8
 8015a52:	b2db      	uxtb	r3, r3
 8015a54:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015a56:	68fb      	ldr	r3, [r7, #12]
 8015a58:	3320      	adds	r3, #32
 8015a5a:	f107 0113 	add.w	r1, r7, #19
 8015a5e:	2201      	movs	r2, #1
 8015a60:	4618      	mov	r0, r3
 8015a62:	f000 fc9c 	bl	801639e <st7735_send_data>
 8015a66:	4602      	mov	r2, r0
 8015a68:	697b      	ldr	r3, [r7, #20]
 8015a6a:	4413      	add	r3, r2
 8015a6c:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos & 0xFFU);
 8015a6e:	687b      	ldr	r3, [r7, #4]
 8015a70:	b2db      	uxtb	r3, r3
 8015a72:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8015a74:	68fb      	ldr	r3, [r7, #12]
 8015a76:	3320      	adds	r3, #32
 8015a78:	f107 0113 	add.w	r1, r7, #19
 8015a7c:	2201      	movs	r2, #1
 8015a7e:	4618      	mov	r0, r3
 8015a80:	f000 fc8d 	bl	801639e <st7735_send_data>
 8015a84:	4602      	mov	r2, r0
 8015a86:	697b      	ldr	r3, [r7, #20]
 8015a88:	4413      	add	r3, r2
 8015a8a:	617b      	str	r3, [r7, #20]
	ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 8015a8c:	68fb      	ldr	r3, [r7, #12]
 8015a8e:	f103 0020 	add.w	r0, r3, #32
 8015a92:	f107 0213 	add.w	r2, r7, #19
 8015a96:	2300      	movs	r3, #0
 8015a98:	212c      	movs	r1, #44	@ 0x2c
 8015a9a:	f000 fc6b 	bl	8016374 <st7735_write_reg>
 8015a9e:	4602      	mov	r2, r0
 8015aa0:	697b      	ldr	r3, [r7, #20]
 8015aa2:	4413      	add	r3, r2
 8015aa4:	617b      	str	r3, [r7, #20]

	if (ret != ST7735_OK) {
 8015aa6:	697b      	ldr	r3, [r7, #20]
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d002      	beq.n	8015ab2 <ST7735_SetCursor+0x16a>
		ret = ST7735_ERROR;
 8015aac:	f04f 33ff 	mov.w	r3, #4294967295
 8015ab0:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8015ab2:	697b      	ldr	r3, [r7, #20]
}
 8015ab4:	4618      	mov	r0, r3
 8015ab6:	3718      	adds	r7, #24
 8015ab8:	46bd      	mov	sp, r7
 8015aba:	bd80      	pop	{r7, pc}
 8015abc:	2000795c 	.word	0x2000795c

08015ac0 <ST7735_DrawBitmap>:
 * @param  Ypos Bmp Y position in the LCD
 * @param  pBmp Bmp picture address.
 * @retval The component status
 */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint8_t *pBmp) {
 8015ac0:	b580      	push	{r7, lr}
 8015ac2:	b090      	sub	sp, #64	@ 0x40
 8015ac4:	af02      	add	r7, sp, #8
 8015ac6:	60f8      	str	r0, [r7, #12]
 8015ac8:	60b9      	str	r1, [r7, #8]
 8015aca:	607a      	str	r2, [r7, #4]
 8015acc:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8015ace:	2300      	movs	r3, #0
 8015ad0:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t index, size, width, height, y_pos;
	uint8_t pixel_val[2], tmp;
	uint8_t *pbmp;
	uint32_t counter = 0;
 8015ad2:	2300      	movs	r3, #0
 8015ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get bitmap data address offset */
	index = (uint32_t) pBmp[10] + ((uint32_t) pBmp[11] << 8)
 8015ad6:	683b      	ldr	r3, [r7, #0]
 8015ad8:	330a      	adds	r3, #10
 8015ada:	781b      	ldrb	r3, [r3, #0]
 8015adc:	461a      	mov	r2, r3
 8015ade:	683b      	ldr	r3, [r7, #0]
 8015ae0:	330b      	adds	r3, #11
 8015ae2:	781b      	ldrb	r3, [r3, #0]
 8015ae4:	021b      	lsls	r3, r3, #8
 8015ae6:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[12] << 16) + ((uint32_t) pBmp[13] << 24);
 8015ae8:	683b      	ldr	r3, [r7, #0]
 8015aea:	330c      	adds	r3, #12
 8015aec:	781b      	ldrb	r3, [r3, #0]
 8015aee:	041b      	lsls	r3, r3, #16
 8015af0:	441a      	add	r2, r3
 8015af2:	683b      	ldr	r3, [r7, #0]
 8015af4:	330d      	adds	r3, #13
 8015af6:	781b      	ldrb	r3, [r3, #0]
 8015af8:	061b      	lsls	r3, r3, #24
	index = (uint32_t) pBmp[10] + ((uint32_t) pBmp[11] << 8)
 8015afa:	4413      	add	r3, r2
 8015afc:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Read bitmap width */
	width = (uint32_t) pBmp[18] + ((uint32_t) pBmp[19] << 8)
 8015afe:	683b      	ldr	r3, [r7, #0]
 8015b00:	3312      	adds	r3, #18
 8015b02:	781b      	ldrb	r3, [r3, #0]
 8015b04:	461a      	mov	r2, r3
 8015b06:	683b      	ldr	r3, [r7, #0]
 8015b08:	3313      	adds	r3, #19
 8015b0a:	781b      	ldrb	r3, [r3, #0]
 8015b0c:	021b      	lsls	r3, r3, #8
 8015b0e:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[20] << 16) + ((uint32_t) pBmp[21] << 24);
 8015b10:	683b      	ldr	r3, [r7, #0]
 8015b12:	3314      	adds	r3, #20
 8015b14:	781b      	ldrb	r3, [r3, #0]
 8015b16:	041b      	lsls	r3, r3, #16
 8015b18:	441a      	add	r2, r3
 8015b1a:	683b      	ldr	r3, [r7, #0]
 8015b1c:	3315      	adds	r3, #21
 8015b1e:	781b      	ldrb	r3, [r3, #0]
 8015b20:	061b      	lsls	r3, r3, #24
	width = (uint32_t) pBmp[18] + ((uint32_t) pBmp[19] << 8)
 8015b22:	4413      	add	r3, r2
 8015b24:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Read bitmap height */
	height = (uint32_t) pBmp[22] + ((uint32_t) pBmp[23] << 8)
 8015b26:	683b      	ldr	r3, [r7, #0]
 8015b28:	3316      	adds	r3, #22
 8015b2a:	781b      	ldrb	r3, [r3, #0]
 8015b2c:	461a      	mov	r2, r3
 8015b2e:	683b      	ldr	r3, [r7, #0]
 8015b30:	3317      	adds	r3, #23
 8015b32:	781b      	ldrb	r3, [r3, #0]
 8015b34:	021b      	lsls	r3, r3, #8
 8015b36:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[24] << 16) + ((uint32_t) pBmp[25] << 24);
 8015b38:	683b      	ldr	r3, [r7, #0]
 8015b3a:	3318      	adds	r3, #24
 8015b3c:	781b      	ldrb	r3, [r3, #0]
 8015b3e:	041b      	lsls	r3, r3, #16
 8015b40:	441a      	add	r2, r3
 8015b42:	683b      	ldr	r3, [r7, #0]
 8015b44:	3319      	adds	r3, #25
 8015b46:	781b      	ldrb	r3, [r3, #0]
 8015b48:	061b      	lsls	r3, r3, #24
	height = (uint32_t) pBmp[22] + ((uint32_t) pBmp[23] << 8)
 8015b4a:	4413      	add	r3, r2
 8015b4c:	623b      	str	r3, [r7, #32]

	/* Read bitmap size */
	size = (uint32_t) pBmp[2] + ((uint32_t) pBmp[3] << 8)
 8015b4e:	683b      	ldr	r3, [r7, #0]
 8015b50:	3302      	adds	r3, #2
 8015b52:	781b      	ldrb	r3, [r3, #0]
 8015b54:	461a      	mov	r2, r3
 8015b56:	683b      	ldr	r3, [r7, #0]
 8015b58:	3303      	adds	r3, #3
 8015b5a:	781b      	ldrb	r3, [r3, #0]
 8015b5c:	021b      	lsls	r3, r3, #8
 8015b5e:	441a      	add	r2, r3
			+ ((uint32_t) pBmp[4] << 16) + ((uint32_t) pBmp[5] << 24);
 8015b60:	683b      	ldr	r3, [r7, #0]
 8015b62:	3304      	adds	r3, #4
 8015b64:	781b      	ldrb	r3, [r3, #0]
 8015b66:	041b      	lsls	r3, r3, #16
 8015b68:	441a      	add	r2, r3
 8015b6a:	683b      	ldr	r3, [r7, #0]
 8015b6c:	3305      	adds	r3, #5
 8015b6e:	781b      	ldrb	r3, [r3, #0]
 8015b70:	061b      	lsls	r3, r3, #24
	size = (uint32_t) pBmp[2] + ((uint32_t) pBmp[3] << 8)
 8015b72:	4413      	add	r3, r2
 8015b74:	61fb      	str	r3, [r7, #28]
	size = size - index;
 8015b76:	69fa      	ldr	r2, [r7, #28]
 8015b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b7a:	1ad3      	subs	r3, r2, r3
 8015b7c:	61fb      	str	r3, [r7, #28]

	pbmp = pBmp + index;
 8015b7e:	683a      	ldr	r2, [r7, #0]
 8015b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b82:	4413      	add	r3, r2
 8015b84:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Remap Ypos, st7735 works with inverted X in case of bitmap */
	/* X = 0, cursor is on Top corner */
	y_pos = ST7735Ctx.Height - Ypos - height;
 8015b86:	4b51      	ldr	r3, [pc, #324]	@ (8015ccc <ST7735_DrawBitmap+0x20c>)
 8015b88:	685a      	ldr	r2, [r3, #4]
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	1ad2      	subs	r2, r2, r3
 8015b8e:	6a3b      	ldr	r3, [r7, #32]
 8015b90:	1ad3      	subs	r3, r2, r3
 8015b92:	61bb      	str	r3, [r7, #24]

	if (ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK) {
 8015b94:	6a3b      	ldr	r3, [r7, #32]
 8015b96:	9300      	str	r3, [sp, #0]
 8015b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b9a:	69ba      	ldr	r2, [r7, #24]
 8015b9c:	68b9      	ldr	r1, [r7, #8]
 8015b9e:	68f8      	ldr	r0, [r7, #12]
 8015ba0:	f000 fa6a 	bl	8016078 <ST7735_SetDisplayWindow>
 8015ba4:	4603      	mov	r3, r0
 8015ba6:	2b00      	cmp	r3, #0
 8015ba8:	d003      	beq.n	8015bb2 <ST7735_DrawBitmap+0xf2>
		ret = ST7735_ERROR;
 8015baa:	f04f 33ff 	mov.w	r3, #4294967295
 8015bae:	637b      	str	r3, [r7, #52]	@ 0x34
 8015bb0:	e087      	b.n	8015cc2 <ST7735_DrawBitmap+0x202>
	} else {
		/* Set GRAM write direction and BGR = 0 */
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8015bb2:	4b46      	ldr	r3, [pc, #280]	@ (8015ccc <ST7735_DrawBitmap+0x20c>)
 8015bb4:	7b1b      	ldrb	r3, [r3, #12]
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	d109      	bne.n	8015bce <ST7735_DrawBitmap+0x10e>
				(uint8_t) OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8015bba:	4b44      	ldr	r3, [pc, #272]	@ (8015ccc <ST7735_DrawBitmap+0x20c>)
 8015bbc:	689b      	ldr	r3, [r3, #8]
 8015bbe:	4a44      	ldr	r2, [pc, #272]	@ (8015cd0 <ST7735_DrawBitmap+0x210>)
 8015bc0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8015bc4:	b2db      	uxtb	r3, r3
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8015bc6:	f043 0308 	orr.w	r3, r3, #8
 8015bca:	b2db      	uxtb	r3, r3
 8015bcc:	e005      	b.n	8015bda <ST7735_DrawBitmap+0x11a>
				(uint8_t) OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 8015bce:	4b3f      	ldr	r3, [pc, #252]	@ (8015ccc <ST7735_DrawBitmap+0x20c>)
 8015bd0:	689b      	ldr	r3, [r3, #8]
 8015bd2:	4a3f      	ldr	r2, [pc, #252]	@ (8015cd0 <ST7735_DrawBitmap+0x210>)
 8015bd4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
		tmp = ST7735Ctx.Panel == HannStar_Panel ?
 8015bd8:	b2db      	uxtb	r3, r3
 8015bda:	74fb      	strb	r3, [r7, #19]

		if (st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK) {
 8015bdc:	68fb      	ldr	r3, [r7, #12]
 8015bde:	f103 0020 	add.w	r0, r3, #32
 8015be2:	f107 0213 	add.w	r2, r7, #19
 8015be6:	2301      	movs	r3, #1
 8015be8:	2136      	movs	r1, #54	@ 0x36
 8015bea:	f000 fbc3 	bl	8016374 <st7735_write_reg>
 8015bee:	4603      	mov	r3, r0
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d003      	beq.n	8015bfc <ST7735_DrawBitmap+0x13c>
			ret = ST7735_ERROR;
 8015bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8015bf8:	637b      	str	r3, [r7, #52]	@ 0x34
 8015bfa:	e062      	b.n	8015cc2 <ST7735_DrawBitmap+0x202>
		}/* Set Cursor */
		else if (ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK) {
 8015bfc:	69ba      	ldr	r2, [r7, #24]
 8015bfe:	68b9      	ldr	r1, [r7, #8]
 8015c00:	68f8      	ldr	r0, [r7, #12]
 8015c02:	f7ff fea1 	bl	8015948 <ST7735_SetCursor>
 8015c06:	4603      	mov	r3, r0
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d003      	beq.n	8015c14 <ST7735_DrawBitmap+0x154>
			ret = ST7735_ERROR;
 8015c0c:	f04f 33ff 	mov.w	r3, #4294967295
 8015c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8015c12:	e056      	b.n	8015cc2 <ST7735_DrawBitmap+0x202>
		} else {
			do {
				pixel_val[0] = *(pbmp + 1);
 8015c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c16:	785b      	ldrb	r3, [r3, #1]
 8015c18:	753b      	strb	r3, [r7, #20]
				pixel_val[1] = *(pbmp);
 8015c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c1c:	781b      	ldrb	r3, [r3, #0]
 8015c1e:	757b      	strb	r3, [r7, #21]
				if (st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK) {
 8015c20:	68fb      	ldr	r3, [r7, #12]
 8015c22:	3320      	adds	r3, #32
 8015c24:	f107 0114 	add.w	r1, r7, #20
 8015c28:	2202      	movs	r2, #2
 8015c2a:	4618      	mov	r0, r3
 8015c2c:	f000 fbb7 	bl	801639e <st7735_send_data>
 8015c30:	4603      	mov	r3, r0
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	d003      	beq.n	8015c3e <ST7735_DrawBitmap+0x17e>
					ret = ST7735_ERROR;
 8015c36:	f04f 33ff 	mov.w	r3, #4294967295
 8015c3a:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8015c3c:	e009      	b.n	8015c52 <ST7735_DrawBitmap+0x192>
				}
				counter += 2U;
 8015c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c40:	3302      	adds	r3, #2
 8015c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
				pbmp += 2;
 8015c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c46:	3302      	adds	r3, #2
 8015c48:	633b      	str	r3, [r7, #48]	@ 0x30
			} while (counter < size);
 8015c4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015c4c:	69fb      	ldr	r3, [r7, #28]
 8015c4e:	429a      	cmp	r2, r3
 8015c50:	d3e0      	bcc.n	8015c14 <ST7735_DrawBitmap+0x154>

			tmp =
					ST7735Ctx.Panel == HannStar_Panel ?
 8015c52:	4b1e      	ldr	r3, [pc, #120]	@ (8015ccc <ST7735_DrawBitmap+0x20c>)
 8015c54:	7b1b      	ldrb	r3, [r3, #12]
			tmp =
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d10a      	bne.n	8015c70 <ST7735_DrawBitmap+0x1b0>
							(uint8_t) OrientationTab[ST7735Ctx.Orientation][1]
 8015c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8015ccc <ST7735_DrawBitmap+0x20c>)
 8015c5c:	689b      	ldr	r3, [r3, #8]
 8015c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8015cd0 <ST7735_DrawBitmap+0x210>)
 8015c60:	00db      	lsls	r3, r3, #3
 8015c62:	4413      	add	r3, r2
 8015c64:	685b      	ldr	r3, [r3, #4]
 8015c66:	b2db      	uxtb	r3, r3
			tmp =
 8015c68:	f043 0308 	orr.w	r3, r3, #8
 8015c6c:	b2db      	uxtb	r3, r3
 8015c6e:	e006      	b.n	8015c7e <ST7735_DrawBitmap+0x1be>
									| LCD_BGR :
							(uint8_t) OrientationTab[ST7735Ctx.Orientation][1]
 8015c70:	4b16      	ldr	r3, [pc, #88]	@ (8015ccc <ST7735_DrawBitmap+0x20c>)
 8015c72:	689b      	ldr	r3, [r3, #8]
 8015c74:	4a16      	ldr	r2, [pc, #88]	@ (8015cd0 <ST7735_DrawBitmap+0x210>)
 8015c76:	00db      	lsls	r3, r3, #3
 8015c78:	4413      	add	r3, r2
 8015c7a:	685b      	ldr	r3, [r3, #4]
			tmp =
 8015c7c:	b2db      	uxtb	r3, r3
 8015c7e:	74fb      	strb	r3, [r7, #19]
									| LCD_RGB;
			if (st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp,
 8015c80:	68fb      	ldr	r3, [r7, #12]
 8015c82:	f103 0020 	add.w	r0, r3, #32
 8015c86:	f107 0213 	add.w	r2, r7, #19
 8015c8a:	2301      	movs	r3, #1
 8015c8c:	2136      	movs	r1, #54	@ 0x36
 8015c8e:	f000 fb71 	bl	8016374 <st7735_write_reg>
 8015c92:	4603      	mov	r3, r0
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	d003      	beq.n	8015ca0 <ST7735_DrawBitmap+0x1e0>
					1) != ST7735_OK) {
				ret = ST7735_ERROR;
 8015c98:	f04f 33ff 	mov.w	r3, #4294967295
 8015c9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8015c9e:	e010      	b.n	8015cc2 <ST7735_DrawBitmap+0x202>
			} else {
				if (ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width,
 8015ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8015ccc <ST7735_DrawBitmap+0x20c>)
 8015ca2:	681a      	ldr	r2, [r3, #0]
 8015ca4:	4b09      	ldr	r3, [pc, #36]	@ (8015ccc <ST7735_DrawBitmap+0x20c>)
 8015ca6:	685b      	ldr	r3, [r3, #4]
 8015ca8:	9300      	str	r3, [sp, #0]
 8015caa:	4613      	mov	r3, r2
 8015cac:	2200      	movs	r2, #0
 8015cae:	2100      	movs	r1, #0
 8015cb0:	68f8      	ldr	r0, [r7, #12]
 8015cb2:	f000 f9e1 	bl	8016078 <ST7735_SetDisplayWindow>
 8015cb6:	4603      	mov	r3, r0
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d002      	beq.n	8015cc2 <ST7735_DrawBitmap+0x202>
						ST7735Ctx.Height) != ST7735_OK) {
					ret = ST7735_ERROR;
 8015cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8015cc0:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
	}

	return ret;
 8015cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015cc4:	4618      	mov	r0, r3
 8015cc6:	3738      	adds	r7, #56	@ 0x38
 8015cc8:	46bd      	mov	sp, r7
 8015cca:	bd80      	pop	{r7, pc}
 8015ccc:	2000795c 	.word	0x2000795c
 8015cd0:	200000dc 	.word	0x200000dc

08015cd4 <ST7735_FillRGBRect>:
 * @param  Width  specifies the rectangle width.
 * @param  Height Specifies the rectangle height
 * @retval The component status
 */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint8_t *pData, uint32_t Width, uint32_t Height) {
 8015cd4:	b580      	push	{r7, lr}
 8015cd6:	b088      	sub	sp, #32
 8015cd8:	af00      	add	r7, sp, #0
 8015cda:	60f8      	str	r0, [r7, #12]
 8015cdc:	60b9      	str	r1, [r7, #8]
 8015cde:	607a      	str	r2, [r7, #4]
 8015ce0:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8015ce2:	2300      	movs	r3, #0
 8015ce4:	61fb      	str	r3, [r7, #28]
	static uint8_t pdata[640];
	uint8_t *rgb_data = pData;
 8015ce6:	683b      	ldr	r3, [r7, #0]
 8015ce8:	61bb      	str	r3, [r7, #24]
	uint32_t i, j;

	if (((Xpos + Width) > ST7735Ctx.Width)
 8015cea:	68ba      	ldr	r2, [r7, #8]
 8015cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015cee:	441a      	add	r2, r3
 8015cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8015da0 <ST7735_FillRGBRect+0xcc>)
 8015cf2:	681b      	ldr	r3, [r3, #0]
 8015cf4:	429a      	cmp	r2, r3
 8015cf6:	d806      	bhi.n	8015d06 <ST7735_FillRGBRect+0x32>
			|| ((Ypos + Height) > ST7735Ctx.Height)) {
 8015cf8:	687a      	ldr	r2, [r7, #4]
 8015cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cfc:	441a      	add	r2, r3
 8015cfe:	4b28      	ldr	r3, [pc, #160]	@ (8015da0 <ST7735_FillRGBRect+0xcc>)
 8015d00:	685b      	ldr	r3, [r3, #4]
 8015d02:	429a      	cmp	r2, r3
 8015d04:	d903      	bls.n	8015d0e <ST7735_FillRGBRect+0x3a>
		ret = ST7735_ERROR;
 8015d06:	f04f 33ff 	mov.w	r3, #4294967295
 8015d0a:	61fb      	str	r3, [r7, #28]
 8015d0c:	e042      	b.n	8015d94 <ST7735_FillRGBRect+0xc0>
	}/* Set Cursor */
	else {
		for (j = 0; j < Height; j++) {
 8015d0e:	2300      	movs	r3, #0
 8015d10:	613b      	str	r3, [r7, #16]
 8015d12:	e03b      	b.n	8015d8c <ST7735_FillRGBRect+0xb8>
			if (ST7735_SetCursor(pObj, Xpos, Ypos + j) != ST7735_OK) {
 8015d14:	687a      	ldr	r2, [r7, #4]
 8015d16:	693b      	ldr	r3, [r7, #16]
 8015d18:	4413      	add	r3, r2
 8015d1a:	461a      	mov	r2, r3
 8015d1c:	68b9      	ldr	r1, [r7, #8]
 8015d1e:	68f8      	ldr	r0, [r7, #12]
 8015d20:	f7ff fe12 	bl	8015948 <ST7735_SetCursor>
 8015d24:	4603      	mov	r3, r0
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d003      	beq.n	8015d32 <ST7735_FillRGBRect+0x5e>
				ret = ST7735_ERROR;
 8015d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8015d2e:	61fb      	str	r3, [r7, #28]
 8015d30:	e029      	b.n	8015d86 <ST7735_FillRGBRect+0xb2>
			} else {
				for (i = 0; i < Width; i++) {
 8015d32:	2300      	movs	r3, #0
 8015d34:	617b      	str	r3, [r7, #20]
 8015d36:	e013      	b.n	8015d60 <ST7735_FillRGBRect+0x8c>
					pdata[2U * i] = (uint8_t) (*(rgb_data));
 8015d38:	697b      	ldr	r3, [r7, #20]
 8015d3a:	005b      	lsls	r3, r3, #1
 8015d3c:	69ba      	ldr	r2, [r7, #24]
 8015d3e:	7811      	ldrb	r1, [r2, #0]
 8015d40:	4a18      	ldr	r2, [pc, #96]	@ (8015da4 <ST7735_FillRGBRect+0xd0>)
 8015d42:	54d1      	strb	r1, [r2, r3]
					pdata[(2U * i) + 1U] = (uint8_t) (*(rgb_data + 1));
 8015d44:	69bb      	ldr	r3, [r7, #24]
 8015d46:	1c5a      	adds	r2, r3, #1
 8015d48:	697b      	ldr	r3, [r7, #20]
 8015d4a:	005b      	lsls	r3, r3, #1
 8015d4c:	3301      	adds	r3, #1
 8015d4e:	7811      	ldrb	r1, [r2, #0]
 8015d50:	4a14      	ldr	r2, [pc, #80]	@ (8015da4 <ST7735_FillRGBRect+0xd0>)
 8015d52:	54d1      	strb	r1, [r2, r3]
					rgb_data += 2;
 8015d54:	69bb      	ldr	r3, [r7, #24]
 8015d56:	3302      	adds	r3, #2
 8015d58:	61bb      	str	r3, [r7, #24]
				for (i = 0; i < Width; i++) {
 8015d5a:	697b      	ldr	r3, [r7, #20]
 8015d5c:	3301      	adds	r3, #1
 8015d5e:	617b      	str	r3, [r7, #20]
 8015d60:	697a      	ldr	r2, [r7, #20]
 8015d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d64:	429a      	cmp	r2, r3
 8015d66:	d3e7      	bcc.n	8015d38 <ST7735_FillRGBRect+0x64>
				}
				if (st7735_send_data(&pObj->Ctx, (uint8_t*) &pdata[0],
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	f103 0020 	add.w	r0, r3, #32
 8015d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d70:	005b      	lsls	r3, r3, #1
 8015d72:	461a      	mov	r2, r3
 8015d74:	490b      	ldr	r1, [pc, #44]	@ (8015da4 <ST7735_FillRGBRect+0xd0>)
 8015d76:	f000 fb12 	bl	801639e <st7735_send_data>
 8015d7a:	4603      	mov	r3, r0
 8015d7c:	2b00      	cmp	r3, #0
 8015d7e:	d002      	beq.n	8015d86 <ST7735_FillRGBRect+0xb2>
						2U * Width) != ST7735_OK) {
					ret = ST7735_ERROR;
 8015d80:	f04f 33ff 	mov.w	r3, #4294967295
 8015d84:	61fb      	str	r3, [r7, #28]
		for (j = 0; j < Height; j++) {
 8015d86:	693b      	ldr	r3, [r7, #16]
 8015d88:	3301      	adds	r3, #1
 8015d8a:	613b      	str	r3, [r7, #16]
 8015d8c:	693a      	ldr	r2, [r7, #16]
 8015d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d90:	429a      	cmp	r2, r3
 8015d92:	d3bf      	bcc.n	8015d14 <ST7735_FillRGBRect+0x40>
				}
			}
		}
	}

	return ret;
 8015d94:	69fb      	ldr	r3, [r7, #28]
}
 8015d96:	4618      	mov	r0, r3
 8015d98:	3720      	adds	r7, #32
 8015d9a:	46bd      	mov	sp, r7
 8015d9c:	bd80      	pop	{r7, pc}
 8015d9e:	bf00      	nop
 8015da0:	2000795c 	.word	0x2000795c
 8015da4:	2000796c 	.word	0x2000796c

08015da8 <ST7735_DrawHLine>:
 * @param  Length specifies the Line length.
 * @param  Color  Specifies the RGB color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Length, uint32_t Color) {
 8015da8:	b580      	push	{r7, lr}
 8015daa:	b086      	sub	sp, #24
 8015dac:	af00      	add	r7, sp, #0
 8015dae:	60f8      	str	r0, [r7, #12]
 8015db0:	60b9      	str	r1, [r7, #8]
 8015db2:	607a      	str	r2, [r7, #4]
 8015db4:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8015db6:	2300      	movs	r3, #0
 8015db8:	617b      	str	r3, [r7, #20]
	uint32_t i;
	static uint8_t pdata[640];

	if ((Xpos + Length) > ST7735Ctx.Width) {
 8015dba:	68ba      	ldr	r2, [r7, #8]
 8015dbc:	683b      	ldr	r3, [r7, #0]
 8015dbe:	441a      	add	r2, r3
 8015dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8015e40 <ST7735_DrawHLine+0x98>)
 8015dc2:	681b      	ldr	r3, [r3, #0]
 8015dc4:	429a      	cmp	r2, r3
 8015dc6:	d903      	bls.n	8015dd0 <ST7735_DrawHLine+0x28>
		ret = ST7735_ERROR;
 8015dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8015dcc:	617b      	str	r3, [r7, #20]
 8015dce:	e032      	b.n	8015e36 <ST7735_DrawHLine+0x8e>
	}/* Set Cursor */
	else if (ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK) {
 8015dd0:	687a      	ldr	r2, [r7, #4]
 8015dd2:	68b9      	ldr	r1, [r7, #8]
 8015dd4:	68f8      	ldr	r0, [r7, #12]
 8015dd6:	f7ff fdb7 	bl	8015948 <ST7735_SetCursor>
 8015dda:	4603      	mov	r3, r0
 8015ddc:	2b00      	cmp	r3, #0
 8015dde:	d003      	beq.n	8015de8 <ST7735_DrawHLine+0x40>
		ret = ST7735_ERROR;
 8015de0:	f04f 33ff 	mov.w	r3, #4294967295
 8015de4:	617b      	str	r3, [r7, #20]
 8015de6:	e026      	b.n	8015e36 <ST7735_DrawHLine+0x8e>
	} else {
		for (i = 0; i < Length; i++) {
 8015de8:	2300      	movs	r3, #0
 8015dea:	613b      	str	r3, [r7, #16]
 8015dec:	e010      	b.n	8015e10 <ST7735_DrawHLine+0x68>
			/* Exchange LSB and MSB to fit LCD specification */
			pdata[2U * i] = (uint8_t) (Color >> 8);
 8015dee:	6a3b      	ldr	r3, [r7, #32]
 8015df0:	0a1a      	lsrs	r2, r3, #8
 8015df2:	693b      	ldr	r3, [r7, #16]
 8015df4:	005b      	lsls	r3, r3, #1
 8015df6:	b2d1      	uxtb	r1, r2
 8015df8:	4a12      	ldr	r2, [pc, #72]	@ (8015e44 <ST7735_DrawHLine+0x9c>)
 8015dfa:	54d1      	strb	r1, [r2, r3]
			pdata[(2U * i) + 1U] = (uint8_t) (Color);
 8015dfc:	693b      	ldr	r3, [r7, #16]
 8015dfe:	005b      	lsls	r3, r3, #1
 8015e00:	3301      	adds	r3, #1
 8015e02:	6a3a      	ldr	r2, [r7, #32]
 8015e04:	b2d1      	uxtb	r1, r2
 8015e06:	4a0f      	ldr	r2, [pc, #60]	@ (8015e44 <ST7735_DrawHLine+0x9c>)
 8015e08:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < Length; i++) {
 8015e0a:	693b      	ldr	r3, [r7, #16]
 8015e0c:	3301      	adds	r3, #1
 8015e0e:	613b      	str	r3, [r7, #16]
 8015e10:	693a      	ldr	r2, [r7, #16]
 8015e12:	683b      	ldr	r3, [r7, #0]
 8015e14:	429a      	cmp	r2, r3
 8015e16:	d3ea      	bcc.n	8015dee <ST7735_DrawHLine+0x46>

//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
		}
		if (st7735_send_data(&pObj->Ctx, (uint8_t*) &pdata[0],
 8015e18:	68fb      	ldr	r3, [r7, #12]
 8015e1a:	f103 0020 	add.w	r0, r3, #32
 8015e1e:	683b      	ldr	r3, [r7, #0]
 8015e20:	005b      	lsls	r3, r3, #1
 8015e22:	461a      	mov	r2, r3
 8015e24:	4907      	ldr	r1, [pc, #28]	@ (8015e44 <ST7735_DrawHLine+0x9c>)
 8015e26:	f000 faba 	bl	801639e <st7735_send_data>
 8015e2a:	4603      	mov	r3, r0
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	d002      	beq.n	8015e36 <ST7735_DrawHLine+0x8e>
				2U * Length) != ST7735_OK) {
			ret = ST7735_ERROR;
 8015e30:	f04f 33ff 	mov.w	r3, #4294967295
 8015e34:	617b      	str	r3, [r7, #20]
		}
	}

	return ret;
 8015e36:	697b      	ldr	r3, [r7, #20]
}
 8015e38:	4618      	mov	r0, r3
 8015e3a:	3718      	adds	r7, #24
 8015e3c:	46bd      	mov	sp, r7
 8015e3e:	bd80      	pop	{r7, pc}
 8015e40:	2000795c 	.word	0x2000795c
 8015e44:	20007bec 	.word	0x20007bec

08015e48 <ST7735_DrawVLine>:
 * @param  Ypos     specifies the Y position.
 * @param  Length   specifies the Line length.
 * @retval The component status
 */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Length, uint32_t Color) {
 8015e48:	b580      	push	{r7, lr}
 8015e4a:	b086      	sub	sp, #24
 8015e4c:	af00      	add	r7, sp, #0
 8015e4e:	60f8      	str	r0, [r7, #12]
 8015e50:	60b9      	str	r1, [r7, #8]
 8015e52:	607a      	str	r2, [r7, #4]
 8015e54:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8015e56:	2300      	movs	r3, #0
 8015e58:	617b      	str	r3, [r7, #20]
	uint32_t counter;

	if ((Ypos + Length) > ST7735Ctx.Height) {
 8015e5a:	687a      	ldr	r2, [r7, #4]
 8015e5c:	683b      	ldr	r3, [r7, #0]
 8015e5e:	441a      	add	r2, r3
 8015e60:	4b12      	ldr	r3, [pc, #72]	@ (8015eac <ST7735_DrawVLine+0x64>)
 8015e62:	685b      	ldr	r3, [r3, #4]
 8015e64:	429a      	cmp	r2, r3
 8015e66:	d903      	bls.n	8015e70 <ST7735_DrawVLine+0x28>
		ret = ST7735_ERROR;
 8015e68:	f04f 33ff 	mov.w	r3, #4294967295
 8015e6c:	617b      	str	r3, [r7, #20]
 8015e6e:	e018      	b.n	8015ea2 <ST7735_DrawVLine+0x5a>
	} else {
		for (counter = 0; counter < Length; counter++) {
 8015e70:	2300      	movs	r3, #0
 8015e72:	613b      	str	r3, [r7, #16]
 8015e74:	e011      	b.n	8015e9a <ST7735_DrawVLine+0x52>
			if (ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK) {
 8015e76:	687a      	ldr	r2, [r7, #4]
 8015e78:	693b      	ldr	r3, [r7, #16]
 8015e7a:	441a      	add	r2, r3
 8015e7c:	6a3b      	ldr	r3, [r7, #32]
 8015e7e:	68b9      	ldr	r1, [r7, #8]
 8015e80:	68f8      	ldr	r0, [r7, #12]
 8015e82:	f000 f841 	bl	8015f08 <ST7735_SetPixel>
 8015e86:	4603      	mov	r3, r0
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d003      	beq.n	8015e94 <ST7735_DrawVLine+0x4c>
				ret = ST7735_ERROR;
 8015e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8015e90:	617b      	str	r3, [r7, #20]
				break;
 8015e92:	e006      	b.n	8015ea2 <ST7735_DrawVLine+0x5a>
		for (counter = 0; counter < Length; counter++) {
 8015e94:	693b      	ldr	r3, [r7, #16]
 8015e96:	3301      	adds	r3, #1
 8015e98:	613b      	str	r3, [r7, #16]
 8015e9a:	693a      	ldr	r2, [r7, #16]
 8015e9c:	683b      	ldr	r3, [r7, #0]
 8015e9e:	429a      	cmp	r2, r3
 8015ea0:	d3e9      	bcc.n	8015e76 <ST7735_DrawVLine+0x2e>
			}
		}
	}

	return ret;
 8015ea2:	697b      	ldr	r3, [r7, #20]
}
 8015ea4:	4618      	mov	r0, r3
 8015ea6:	3718      	adds	r7, #24
 8015ea8:	46bd      	mov	sp, r7
 8015eaa:	bd80      	pop	{r7, pc}
 8015eac:	2000795c 	.word	0x2000795c

08015eb0 <ST7735_FillRect>:
 * @param  Height Rectangle height
 * @param  Color Draw color
 * @retval Component status
 */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Width, uint32_t Height, uint32_t Color) {
 8015eb0:	b580      	push	{r7, lr}
 8015eb2:	b08a      	sub	sp, #40	@ 0x28
 8015eb4:	af02      	add	r7, sp, #8
 8015eb6:	60f8      	str	r0, [r7, #12]
 8015eb8:	60b9      	str	r1, [r7, #8]
 8015eba:	607a      	str	r2, [r7, #4]
 8015ebc:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	61fb      	str	r3, [r7, #28]
	uint32_t i, y_pos = Ypos;
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	617b      	str	r3, [r7, #20]

	for (i = 0; i < Height; i++) {
 8015ec6:	2300      	movs	r3, #0
 8015ec8:	61bb      	str	r3, [r7, #24]
 8015eca:	e014      	b.n	8015ef6 <ST7735_FillRect+0x46>
		if (ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK) {
 8015ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ece:	9300      	str	r3, [sp, #0]
 8015ed0:	683b      	ldr	r3, [r7, #0]
 8015ed2:	697a      	ldr	r2, [r7, #20]
 8015ed4:	68b9      	ldr	r1, [r7, #8]
 8015ed6:	68f8      	ldr	r0, [r7, #12]
 8015ed8:	f7ff ff66 	bl	8015da8 <ST7735_DrawHLine>
 8015edc:	4603      	mov	r3, r0
 8015ede:	2b00      	cmp	r3, #0
 8015ee0:	d003      	beq.n	8015eea <ST7735_FillRect+0x3a>
			ret = ST7735_ERROR;
 8015ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8015ee6:	61fb      	str	r3, [r7, #28]
			break;
 8015ee8:	e009      	b.n	8015efe <ST7735_FillRect+0x4e>
		}
		y_pos++;
 8015eea:	697b      	ldr	r3, [r7, #20]
 8015eec:	3301      	adds	r3, #1
 8015eee:	617b      	str	r3, [r7, #20]
	for (i = 0; i < Height; i++) {
 8015ef0:	69bb      	ldr	r3, [r7, #24]
 8015ef2:	3301      	adds	r3, #1
 8015ef4:	61bb      	str	r3, [r7, #24]
 8015ef6:	69ba      	ldr	r2, [r7, #24]
 8015ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015efa:	429a      	cmp	r2, r3
 8015efc:	d3e6      	bcc.n	8015ecc <ST7735_FillRect+0x1c>
	}

	return ret;
 8015efe:	69fb      	ldr	r3, [r7, #28]
}
 8015f00:	4618      	mov	r0, r3
 8015f02:	3720      	adds	r7, #32
 8015f04:	46bd      	mov	sp, r7
 8015f06:	bd80      	pop	{r7, pc}

08015f08 <ST7735_SetPixel>:
 * @param  Ypos specifies the Y position.
 * @param  Color the RGB pixel color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t Color) {
 8015f08:	b580      	push	{r7, lr}
 8015f0a:	b086      	sub	sp, #24
 8015f0c:	af00      	add	r7, sp, #0
 8015f0e:	60f8      	str	r0, [r7, #12]
 8015f10:	60b9      	str	r1, [r7, #8]
 8015f12:	607a      	str	r2, [r7, #4]
 8015f14:	603b      	str	r3, [r7, #0]
	int32_t ret = ST7735_OK;
 8015f16:	2300      	movs	r3, #0
 8015f18:	617b      	str	r3, [r7, #20]
	uint16_t color;

	/* Exchange LSB and MSB to fit LCD specification */
	color = (uint16_t) ((uint16_t) Color << 8);
 8015f1a:	683b      	ldr	r3, [r7, #0]
 8015f1c:	b29b      	uxth	r3, r3
 8015f1e:	021b      	lsls	r3, r3, #8
 8015f20:	b29b      	uxth	r3, r3
 8015f22:	827b      	strh	r3, [r7, #18]
	color |= (uint16_t) ((uint16_t) (Color >> 8));
 8015f24:	683b      	ldr	r3, [r7, #0]
 8015f26:	0a1b      	lsrs	r3, r3, #8
 8015f28:	b29a      	uxth	r2, r3
 8015f2a:	8a7b      	ldrh	r3, [r7, #18]
 8015f2c:	4313      	orrs	r3, r2
 8015f2e:	b29b      	uxth	r3, r3
 8015f30:	827b      	strh	r3, [r7, #18]

	if ((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height)) {
 8015f32:	4b16      	ldr	r3, [pc, #88]	@ (8015f8c <ST7735_SetPixel+0x84>)
 8015f34:	681b      	ldr	r3, [r3, #0]
 8015f36:	68ba      	ldr	r2, [r7, #8]
 8015f38:	429a      	cmp	r2, r3
 8015f3a:	d204      	bcs.n	8015f46 <ST7735_SetPixel+0x3e>
 8015f3c:	4b13      	ldr	r3, [pc, #76]	@ (8015f8c <ST7735_SetPixel+0x84>)
 8015f3e:	685b      	ldr	r3, [r3, #4]
 8015f40:	687a      	ldr	r2, [r7, #4]
 8015f42:	429a      	cmp	r2, r3
 8015f44:	d303      	bcc.n	8015f4e <ST7735_SetPixel+0x46>
		ret = ST7735_ERROR;
 8015f46:	f04f 33ff 	mov.w	r3, #4294967295
 8015f4a:	617b      	str	r3, [r7, #20]
 8015f4c:	e019      	b.n	8015f82 <ST7735_SetPixel+0x7a>
	}/* Set Cursor */
	else if (ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK) {
 8015f4e:	687a      	ldr	r2, [r7, #4]
 8015f50:	68b9      	ldr	r1, [r7, #8]
 8015f52:	68f8      	ldr	r0, [r7, #12]
 8015f54:	f7ff fcf8 	bl	8015948 <ST7735_SetCursor>
 8015f58:	4603      	mov	r3, r0
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	d003      	beq.n	8015f66 <ST7735_SetPixel+0x5e>
		ret = ST7735_ERROR;
 8015f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8015f62:	617b      	str	r3, [r7, #20]
 8015f64:	e00d      	b.n	8015f82 <ST7735_SetPixel+0x7a>
	} else {
		/* Write RAM data */
		if (st7735_send_data(&pObj->Ctx, (uint8_t*) &color, 2) != ST7735_OK) {
 8015f66:	68fb      	ldr	r3, [r7, #12]
 8015f68:	3320      	adds	r3, #32
 8015f6a:	f107 0112 	add.w	r1, r7, #18
 8015f6e:	2202      	movs	r2, #2
 8015f70:	4618      	mov	r0, r3
 8015f72:	f000 fa14 	bl	801639e <st7735_send_data>
 8015f76:	4603      	mov	r3, r0
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	d002      	beq.n	8015f82 <ST7735_SetPixel+0x7a>
			ret = ST7735_ERROR;
 8015f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8015f80:	617b      	str	r3, [r7, #20]
		}
	}

	return ret;
 8015f82:	697b      	ldr	r3, [r7, #20]
}
 8015f84:	4618      	mov	r0, r3
 8015f86:	3718      	adds	r7, #24
 8015f88:	46bd      	mov	sp, r7
 8015f8a:	bd80      	pop	{r7, pc}
 8015f8c:	2000795c 	.word	0x2000795c

08015f90 <ST7735_GetPixel>:
 * @param  Ypos specifies the Y position.
 * @param  Color the RGB pixel color in RGB565 format
 * @retval The component status
 */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos,
		uint32_t *Color) {
 8015f90:	b580      	push	{r7, lr}
 8015f92:	b086      	sub	sp, #24
 8015f94:	af00      	add	r7, sp, #0
 8015f96:	60f8      	str	r0, [r7, #12]
 8015f98:	60b9      	str	r1, [r7, #8]
 8015f9a:	607a      	str	r2, [r7, #4]
 8015f9c:	603b      	str	r3, [r7, #0]
	int32_t ret;
	uint8_t pixel_lsb, pixel_msb;
	uint8_t tmp;

	/* Set Cursor */
	ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8015f9e:	687a      	ldr	r2, [r7, #4]
 8015fa0:	68b9      	ldr	r1, [r7, #8]
 8015fa2:	68f8      	ldr	r0, [r7, #12]
 8015fa4:	f7ff fcd0 	bl	8015948 <ST7735_SetCursor>
 8015fa8:	6178      	str	r0, [r7, #20]

	/* Prepare to read LCD RAM */
	ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp); /* RAM read data command */
 8015faa:	68fb      	ldr	r3, [r7, #12]
 8015fac:	3320      	adds	r3, #32
 8015fae:	f107 0211 	add.w	r2, r7, #17
 8015fb2:	212e      	movs	r1, #46	@ 0x2e
 8015fb4:	4618      	mov	r0, r3
 8015fb6:	f000 f9ca 	bl	801634e <st7735_read_reg>
 8015fba:	4602      	mov	r2, r0
 8015fbc:	697b      	ldr	r3, [r7, #20]
 8015fbe:	4413      	add	r3, r2
 8015fc0:	617b      	str	r3, [r7, #20]

	/* Dummy read */
	ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8015fc2:	68fb      	ldr	r3, [r7, #12]
 8015fc4:	3320      	adds	r3, #32
 8015fc6:	f107 0111 	add.w	r1, r7, #17
 8015fca:	2201      	movs	r2, #1
 8015fcc:	4618      	mov	r0, r3
 8015fce:	f000 f9f8 	bl	80163c2 <st7735_recv_data>
 8015fd2:	4602      	mov	r2, r0
 8015fd4:	697b      	ldr	r3, [r7, #20]
 8015fd6:	4413      	add	r3, r2
 8015fd8:	617b      	str	r3, [r7, #20]

	/* Read first part of the RGB888 data */
	ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8015fda:	68fb      	ldr	r3, [r7, #12]
 8015fdc:	3320      	adds	r3, #32
 8015fde:	f107 0113 	add.w	r1, r7, #19
 8015fe2:	2201      	movs	r2, #1
 8015fe4:	4618      	mov	r0, r3
 8015fe6:	f000 f9ec 	bl	80163c2 <st7735_recv_data>
 8015fea:	4602      	mov	r2, r0
 8015fec:	697b      	ldr	r3, [r7, #20]
 8015fee:	4413      	add	r3, r2
 8015ff0:	617b      	str	r3, [r7, #20]
	/* Read first part of the RGB888 data */
	ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8015ff2:	68fb      	ldr	r3, [r7, #12]
 8015ff4:	3320      	adds	r3, #32
 8015ff6:	f107 0112 	add.w	r1, r7, #18
 8015ffa:	2201      	movs	r2, #1
 8015ffc:	4618      	mov	r0, r3
 8015ffe:	f000 f9e0 	bl	80163c2 <st7735_recv_data>
 8016002:	4602      	mov	r2, r0
 8016004:	697b      	ldr	r3, [r7, #20]
 8016006:	4413      	add	r3, r2
 8016008:	617b      	str	r3, [r7, #20]

	*Color = ((uint32_t) (pixel_lsb)) + ((uint32_t) (pixel_msb) << 8);
 801600a:	7cfb      	ldrb	r3, [r7, #19]
 801600c:	461a      	mov	r2, r3
 801600e:	7cbb      	ldrb	r3, [r7, #18]
 8016010:	021b      	lsls	r3, r3, #8
 8016012:	441a      	add	r2, r3
 8016014:	683b      	ldr	r3, [r7, #0]
 8016016:	601a      	str	r2, [r3, #0]

	if (ret != ST7735_OK) {
 8016018:	697b      	ldr	r3, [r7, #20]
 801601a:	2b00      	cmp	r3, #0
 801601c:	d002      	beq.n	8016024 <ST7735_GetPixel+0x94>
		ret = ST7735_ERROR;
 801601e:	f04f 33ff 	mov.w	r3, #4294967295
 8016022:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8016024:	697b      	ldr	r3, [r7, #20]
}
 8016026:	4618      	mov	r0, r3
 8016028:	3718      	adds	r7, #24
 801602a:	46bd      	mov	sp, r7
 801602c:	bd80      	pop	{r7, pc}
	...

08016030 <ST7735_GetXSize>:
/**
 * @brief  Get the LCD pixel Width.
 * @param  pObj Component object
 * @retval The Lcd Pixel Width
 */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize) {
 8016030:	b480      	push	{r7}
 8016032:	b083      	sub	sp, #12
 8016034:	af00      	add	r7, sp, #0
 8016036:	6078      	str	r0, [r7, #4]
 8016038:	6039      	str	r1, [r7, #0]
	(void) pObj;

	*XSize = ST7735Ctx.Width;
 801603a:	4b05      	ldr	r3, [pc, #20]	@ (8016050 <ST7735_GetXSize+0x20>)
 801603c:	681a      	ldr	r2, [r3, #0]
 801603e:	683b      	ldr	r3, [r7, #0]
 8016040:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 8016042:	2300      	movs	r3, #0
}
 8016044:	4618      	mov	r0, r3
 8016046:	370c      	adds	r7, #12
 8016048:	46bd      	mov	sp, r7
 801604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801604e:	4770      	bx	lr
 8016050:	2000795c 	.word	0x2000795c

08016054 <ST7735_GetYSize>:
/**
 * @brief  Get the LCD pixel Height.
 * @param  pObj Component object
 * @retval The Lcd Pixel Height
 */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize) {
 8016054:	b480      	push	{r7}
 8016056:	b083      	sub	sp, #12
 8016058:	af00      	add	r7, sp, #0
 801605a:	6078      	str	r0, [r7, #4]
 801605c:	6039      	str	r1, [r7, #0]
	(void) pObj;

	*YSize = ST7735Ctx.Height;
 801605e:	4b05      	ldr	r3, [pc, #20]	@ (8016074 <ST7735_GetYSize+0x20>)
 8016060:	685a      	ldr	r2, [r3, #4]
 8016062:	683b      	ldr	r3, [r7, #0]
 8016064:	601a      	str	r2, [r3, #0]

	return ST7735_OK;
 8016066:	2300      	movs	r3, #0
}
 8016068:	4618      	mov	r0, r3
 801606a:	370c      	adds	r7, #12
 801606c:	46bd      	mov	sp, r7
 801606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016072:	4770      	bx	lr
 8016074:	2000795c 	.word	0x2000795c

08016078 <ST7735_SetDisplayWindow>:
 * @param  Height display window height.
 * @param  Width  display window width.
 * @retval Component status
 */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos,
		uint32_t Ypos, uint32_t Width, uint32_t Height) {
 8016078:	b580      	push	{r7, lr}
 801607a:	b086      	sub	sp, #24
 801607c:	af00      	add	r7, sp, #0
 801607e:	60f8      	str	r0, [r7, #12]
 8016080:	60b9      	str	r1, [r7, #8]
 8016082:	607a      	str	r2, [r7, #4]
 8016084:	603b      	str	r3, [r7, #0]
	int32_t ret;
	uint8_t tmp;

	/* Cursor calibration */
	if (ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8016086:	4b7d      	ldr	r3, [pc, #500]	@ (801627c <ST7735_SetDisplayWindow+0x204>)
 8016088:	689b      	ldr	r3, [r3, #8]
 801608a:	2b01      	cmp	r3, #1
 801608c:	d821      	bhi.n	80160d2 <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 801608e:	4b7b      	ldr	r3, [pc, #492]	@ (801627c <ST7735_SetDisplayWindow+0x204>)
 8016090:	7b5b      	ldrb	r3, [r3, #13]
 8016092:	2b01      	cmp	r3, #1
 8016094:	d10e      	bne.n	80160b4 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8016096:	4b79      	ldr	r3, [pc, #484]	@ (801627c <ST7735_SetDisplayWindow+0x204>)
 8016098:	7b1b      	ldrb	r3, [r3, #12]
 801609a:	2b00      	cmp	r3, #0
 801609c:	d106      	bne.n	80160ac <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 801609e:	68bb      	ldr	r3, [r7, #8]
 80160a0:	331a      	adds	r3, #26
 80160a2:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	3301      	adds	r3, #1
 80160a8:	607b      	str	r3, [r7, #4]
 80160aa:	e036      	b.n	801611a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 80160ac:	68bb      	ldr	r3, [r7, #8]
 80160ae:	3318      	adds	r3, #24
 80160b0:	60bb      	str	r3, [r7, #8]
 80160b2:	e032      	b.n	801611a <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 80160b4:	4b71      	ldr	r3, [pc, #452]	@ (801627c <ST7735_SetDisplayWindow+0x204>)
 80160b6:	7b5b      	ldrb	r3, [r3, #13]
 80160b8:	2b02      	cmp	r3, #2
 80160ba:	d12e      	bne.n	801611a <ST7735_SetDisplayWindow+0xa2>
			if (ST7735Ctx.Panel == BOE_Panel) {
 80160bc:	4b6f      	ldr	r3, [pc, #444]	@ (801627c <ST7735_SetDisplayWindow+0x204>)
 80160be:	7b1b      	ldrb	r3, [r3, #12]
 80160c0:	2b01      	cmp	r3, #1
 80160c2:	d12a      	bne.n	801611a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 80160c4:	68bb      	ldr	r3, [r7, #8]
 80160c6:	3302      	adds	r3, #2
 80160c8:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80160ca:	687b      	ldr	r3, [r7, #4]
 80160cc:	3301      	adds	r3, #1
 80160ce:	607b      	str	r3, [r7, #4]
 80160d0:	e023      	b.n	801611a <ST7735_SetDisplayWindow+0xa2>
			}
		}
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80160d2:	4b6a      	ldr	r3, [pc, #424]	@ (801627c <ST7735_SetDisplayWindow+0x204>)
 80160d4:	7b5b      	ldrb	r3, [r3, #13]
 80160d6:	2b01      	cmp	r3, #1
 80160d8:	d111      	bne.n	80160fe <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80160da:	4b68      	ldr	r3, [pc, #416]	@ (801627c <ST7735_SetDisplayWindow+0x204>)
 80160dc:	7b1b      	ldrb	r3, [r3, #12]
 80160de:	2b00      	cmp	r3, #0
 80160e0:	d106      	bne.n	80160f0 <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 80160e2:	68bb      	ldr	r3, [r7, #8]
 80160e4:	3301      	adds	r3, #1
 80160e6:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	331a      	adds	r3, #26
 80160ec:	607b      	str	r3, [r7, #4]
 80160ee:	e014      	b.n	801611a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 80160f0:	68bb      	ldr	r3, [r7, #8]
 80160f2:	3301      	adds	r3, #1
 80160f4:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	3318      	adds	r3, #24
 80160fa:	607b      	str	r3, [r7, #4]
 80160fc:	e00d      	b.n	801611a <ST7735_SetDisplayWindow+0xa2>
			}
		} else if (ST7735Ctx.Type == ST7735_1_8a_inch_screen) {
 80160fe:	4b5f      	ldr	r3, [pc, #380]	@ (801627c <ST7735_SetDisplayWindow+0x204>)
 8016100:	7b5b      	ldrb	r3, [r3, #13]
 8016102:	2b02      	cmp	r3, #2
 8016104:	d109      	bne.n	801611a <ST7735_SetDisplayWindow+0xa2>
			if (ST7735Ctx.Panel == BOE_Panel) {
 8016106:	4b5d      	ldr	r3, [pc, #372]	@ (801627c <ST7735_SetDisplayWindow+0x204>)
 8016108:	7b1b      	ldrb	r3, [r3, #12]
 801610a:	2b01      	cmp	r3, #1
 801610c:	d105      	bne.n	801611a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 801610e:	68bb      	ldr	r3, [r7, #8]
 8016110:	3301      	adds	r3, #1
 8016112:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	3302      	adds	r3, #2
 8016118:	607b      	str	r3, [r7, #4]
			}
		}
	}

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 801611a:	68fb      	ldr	r3, [r7, #12]
 801611c:	f103 0020 	add.w	r0, r3, #32
 8016120:	f107 0213 	add.w	r2, r7, #19
 8016124:	2300      	movs	r3, #0
 8016126:	212a      	movs	r1, #42	@ 0x2a
 8016128:	f000 f924 	bl	8016374 <st7735_write_reg>
 801612c:	6178      	str	r0, [r7, #20]
	tmp = (uint8_t) (Xpos >> 8U);
 801612e:	68bb      	ldr	r3, [r7, #8]
 8016130:	0a1b      	lsrs	r3, r3, #8
 8016132:	b2db      	uxtb	r3, r3
 8016134:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	3320      	adds	r3, #32
 801613a:	f107 0113 	add.w	r1, r7, #19
 801613e:	2201      	movs	r2, #1
 8016140:	4618      	mov	r0, r3
 8016142:	f000 f92c 	bl	801639e <st7735_send_data>
 8016146:	4602      	mov	r2, r0
 8016148:	697b      	ldr	r3, [r7, #20]
 801614a:	4413      	add	r3, r2
 801614c:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Xpos & 0xFFU);
 801614e:	68bb      	ldr	r3, [r7, #8]
 8016150:	b2db      	uxtb	r3, r3
 8016152:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8016154:	68fb      	ldr	r3, [r7, #12]
 8016156:	3320      	adds	r3, #32
 8016158:	f107 0113 	add.w	r1, r7, #19
 801615c:	2201      	movs	r2, #1
 801615e:	4618      	mov	r0, r3
 8016160:	f000 f91d 	bl	801639e <st7735_send_data>
 8016164:	4602      	mov	r2, r0
 8016166:	697b      	ldr	r3, [r7, #20]
 8016168:	4413      	add	r3, r2
 801616a:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Xpos + Width - 1U) >> 8U);
 801616c:	68ba      	ldr	r2, [r7, #8]
 801616e:	683b      	ldr	r3, [r7, #0]
 8016170:	4413      	add	r3, r2
 8016172:	3b01      	subs	r3, #1
 8016174:	0a1b      	lsrs	r3, r3, #8
 8016176:	b2db      	uxtb	r3, r3
 8016178:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801617a:	68fb      	ldr	r3, [r7, #12]
 801617c:	3320      	adds	r3, #32
 801617e:	f107 0113 	add.w	r1, r7, #19
 8016182:	2201      	movs	r2, #1
 8016184:	4618      	mov	r0, r3
 8016186:	f000 f90a 	bl	801639e <st7735_send_data>
 801618a:	4602      	mov	r2, r0
 801618c:	697b      	ldr	r3, [r7, #20]
 801618e:	4413      	add	r3, r2
 8016190:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Xpos + Width - 1U) & 0xFFU);
 8016192:	68bb      	ldr	r3, [r7, #8]
 8016194:	b2da      	uxtb	r2, r3
 8016196:	683b      	ldr	r3, [r7, #0]
 8016198:	b2db      	uxtb	r3, r3
 801619a:	4413      	add	r3, r2
 801619c:	b2db      	uxtb	r3, r3
 801619e:	3b01      	subs	r3, #1
 80161a0:	b2db      	uxtb	r3, r3
 80161a2:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80161a4:	68fb      	ldr	r3, [r7, #12]
 80161a6:	3320      	adds	r3, #32
 80161a8:	f107 0113 	add.w	r1, r7, #19
 80161ac:	2201      	movs	r2, #1
 80161ae:	4618      	mov	r0, r3
 80161b0:	f000 f8f5 	bl	801639e <st7735_send_data>
 80161b4:	4602      	mov	r2, r0
 80161b6:	697b      	ldr	r3, [r7, #20]
 80161b8:	4413      	add	r3, r2
 80161ba:	617b      	str	r3, [r7, #20]

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 80161bc:	68fb      	ldr	r3, [r7, #12]
 80161be:	f103 0020 	add.w	r0, r3, #32
 80161c2:	f107 0213 	add.w	r2, r7, #19
 80161c6:	2300      	movs	r3, #0
 80161c8:	212b      	movs	r1, #43	@ 0x2b
 80161ca:	f000 f8d3 	bl	8016374 <st7735_write_reg>
 80161ce:	4602      	mov	r2, r0
 80161d0:	697b      	ldr	r3, [r7, #20]
 80161d2:	4413      	add	r3, r2
 80161d4:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos >> 8U);
 80161d6:	687b      	ldr	r3, [r7, #4]
 80161d8:	0a1b      	lsrs	r3, r3, #8
 80161da:	b2db      	uxtb	r3, r3
 80161dc:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80161de:	68fb      	ldr	r3, [r7, #12]
 80161e0:	3320      	adds	r3, #32
 80161e2:	f107 0113 	add.w	r1, r7, #19
 80161e6:	2201      	movs	r2, #1
 80161e8:	4618      	mov	r0, r3
 80161ea:	f000 f8d8 	bl	801639e <st7735_send_data>
 80161ee:	4602      	mov	r2, r0
 80161f0:	697b      	ldr	r3, [r7, #20]
 80161f2:	4413      	add	r3, r2
 80161f4:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) (Ypos & 0xFFU);
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	b2db      	uxtb	r3, r3
 80161fa:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	3320      	adds	r3, #32
 8016200:	f107 0113 	add.w	r1, r7, #19
 8016204:	2201      	movs	r2, #1
 8016206:	4618      	mov	r0, r3
 8016208:	f000 f8c9 	bl	801639e <st7735_send_data>
 801620c:	4602      	mov	r2, r0
 801620e:	697b      	ldr	r3, [r7, #20]
 8016210:	4413      	add	r3, r2
 8016212:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Ypos + Height - 1U) >> 8U);
 8016214:	687a      	ldr	r2, [r7, #4]
 8016216:	6a3b      	ldr	r3, [r7, #32]
 8016218:	4413      	add	r3, r2
 801621a:	3b01      	subs	r3, #1
 801621c:	0a1b      	lsrs	r3, r3, #8
 801621e:	b2db      	uxtb	r3, r3
 8016220:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8016222:	68fb      	ldr	r3, [r7, #12]
 8016224:	3320      	adds	r3, #32
 8016226:	f107 0113 	add.w	r1, r7, #19
 801622a:	2201      	movs	r2, #1
 801622c:	4618      	mov	r0, r3
 801622e:	f000 f8b6 	bl	801639e <st7735_send_data>
 8016232:	4602      	mov	r2, r0
 8016234:	697b      	ldr	r3, [r7, #20]
 8016236:	4413      	add	r3, r2
 8016238:	617b      	str	r3, [r7, #20]
	tmp = (uint8_t) ((Ypos + Height - 1U) & 0xFFU);
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	b2da      	uxtb	r2, r3
 801623e:	6a3b      	ldr	r3, [r7, #32]
 8016240:	b2db      	uxtb	r3, r3
 8016242:	4413      	add	r3, r2
 8016244:	b2db      	uxtb	r3, r3
 8016246:	3b01      	subs	r3, #1
 8016248:	b2db      	uxtb	r3, r3
 801624a:	74fb      	strb	r3, [r7, #19]
	ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 801624c:	68fb      	ldr	r3, [r7, #12]
 801624e:	3320      	adds	r3, #32
 8016250:	f107 0113 	add.w	r1, r7, #19
 8016254:	2201      	movs	r2, #1
 8016256:	4618      	mov	r0, r3
 8016258:	f000 f8a1 	bl	801639e <st7735_send_data>
 801625c:	4602      	mov	r2, r0
 801625e:	697b      	ldr	r3, [r7, #20]
 8016260:	4413      	add	r3, r2
 8016262:	617b      	str	r3, [r7, #20]

	if (ret != ST7735_OK) {
 8016264:	697b      	ldr	r3, [r7, #20]
 8016266:	2b00      	cmp	r3, #0
 8016268:	d002      	beq.n	8016270 <ST7735_SetDisplayWindow+0x1f8>
		ret = ST7735_ERROR;
 801626a:	f04f 33ff 	mov.w	r3, #4294967295
 801626e:	617b      	str	r3, [r7, #20]
	}

	return ret;
 8016270:	697b      	ldr	r3, [r7, #20]
}
 8016272:	4618      	mov	r0, r3
 8016274:	3718      	adds	r7, #24
 8016276:	46bd      	mov	sp, r7
 8016278:	bd80      	pop	{r7, pc}
 801627a:	bf00      	nop
 801627c:	2000795c 	.word	0x2000795c

08016280 <ST7735_ReadRegWrap>:
 * @param  Handle  Component object handle
 * @param  Reg  The target register address to write
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData) {
 8016280:	b580      	push	{r7, lr}
 8016282:	b086      	sub	sp, #24
 8016284:	af00      	add	r7, sp, #0
 8016286:	60f8      	str	r0, [r7, #12]
 8016288:	460b      	mov	r3, r1
 801628a:	607a      	str	r2, [r7, #4]
 801628c:	72fb      	strb	r3, [r7, #11]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 801628e:	68fb      	ldr	r3, [r7, #12]
 8016290:	617b      	str	r3, [r7, #20]

	return pObj->IO.ReadReg(Reg, pData);
 8016292:	697b      	ldr	r3, [r7, #20]
 8016294:	691b      	ldr	r3, [r3, #16]
 8016296:	7afa      	ldrb	r2, [r7, #11]
 8016298:	6879      	ldr	r1, [r7, #4]
 801629a:	4610      	mov	r0, r2
 801629c:	4798      	blx	r3
 801629e:	4603      	mov	r3, r0
}
 80162a0:	4618      	mov	r0, r3
 80162a2:	3718      	adds	r7, #24
 80162a4:	46bd      	mov	sp, r7
 80162a6:	bd80      	pop	{r7, pc}

080162a8 <ST7735_WriteRegWrap>:
 * @param  pData  The target register value to be written
 * @param  Length  buffer size to be written
 * @retval Component error status
 */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData,
		uint32_t Length) {
 80162a8:	b580      	push	{r7, lr}
 80162aa:	b086      	sub	sp, #24
 80162ac:	af00      	add	r7, sp, #0
 80162ae:	60f8      	str	r0, [r7, #12]
 80162b0:	607a      	str	r2, [r7, #4]
 80162b2:	603b      	str	r3, [r7, #0]
 80162b4:	460b      	mov	r3, r1
 80162b6:	72fb      	strb	r3, [r7, #11]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 80162b8:	68fb      	ldr	r3, [r7, #12]
 80162ba:	617b      	str	r3, [r7, #20]

	return pObj->IO.WriteReg(Reg, pData, Length);
 80162bc:	697b      	ldr	r3, [r7, #20]
 80162be:	68db      	ldr	r3, [r3, #12]
 80162c0:	7af8      	ldrb	r0, [r7, #11]
 80162c2:	683a      	ldr	r2, [r7, #0]
 80162c4:	6879      	ldr	r1, [r7, #4]
 80162c6:	4798      	blx	r3
 80162c8:	4603      	mov	r3, r0
}
 80162ca:	4618      	mov	r0, r3
 80162cc:	3718      	adds	r7, #24
 80162ce:	46bd      	mov	sp, r7
 80162d0:	bd80      	pop	{r7, pc}

080162d2 <ST7735_SendDataWrap>:
 * @param  handle  Component object handle
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData,
		uint32_t Length) {
 80162d2:	b580      	push	{r7, lr}
 80162d4:	b086      	sub	sp, #24
 80162d6:	af00      	add	r7, sp, #0
 80162d8:	60f8      	str	r0, [r7, #12]
 80162da:	60b9      	str	r1, [r7, #8]
 80162dc:	607a      	str	r2, [r7, #4]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 80162de:	68fb      	ldr	r3, [r7, #12]
 80162e0:	617b      	str	r3, [r7, #20]

	return pObj->IO.SendData(pData, Length);
 80162e2:	697b      	ldr	r3, [r7, #20]
 80162e4:	695b      	ldr	r3, [r3, #20]
 80162e6:	6879      	ldr	r1, [r7, #4]
 80162e8:	68b8      	ldr	r0, [r7, #8]
 80162ea:	4798      	blx	r3
 80162ec:	4603      	mov	r3, r0
}
 80162ee:	4618      	mov	r0, r3
 80162f0:	3718      	adds	r7, #24
 80162f2:	46bd      	mov	sp, r7
 80162f4:	bd80      	pop	{r7, pc}

080162f6 <ST7735_RecvDataWrap>:
 * @param  handle  Component object handle
 * @param  pData  The target register value to be written
 * @retval Component error status
 */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData,
		uint32_t Length) {
 80162f6:	b580      	push	{r7, lr}
 80162f8:	b086      	sub	sp, #24
 80162fa:	af00      	add	r7, sp, #0
 80162fc:	60f8      	str	r0, [r7, #12]
 80162fe:	60b9      	str	r1, [r7, #8]
 8016300:	607a      	str	r2, [r7, #4]
	ST7735_Object_t *pObj = (ST7735_Object_t*) Handle;
 8016302:	68fb      	ldr	r3, [r7, #12]
 8016304:	617b      	str	r3, [r7, #20]

	return pObj->IO.RecvData(pData, Length);
 8016306:	697b      	ldr	r3, [r7, #20]
 8016308:	699b      	ldr	r3, [r3, #24]
 801630a:	6879      	ldr	r1, [r7, #4]
 801630c:	68b8      	ldr	r0, [r7, #8]
 801630e:	4798      	blx	r3
 8016310:	4603      	mov	r3, r0
}
 8016312:	4618      	mov	r0, r3
 8016314:	3718      	adds	r7, #24
 8016316:	46bd      	mov	sp, r7
 8016318:	bd80      	pop	{r7, pc}

0801631a <ST7735_IO_Delay>:
/**
 * @brief  ST7735 delay
 * @param  Delay  Delay in ms
 * @retval Component error status
 */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay) {
 801631a:	b580      	push	{r7, lr}
 801631c:	b084      	sub	sp, #16
 801631e:	af00      	add	r7, sp, #0
 8016320:	6078      	str	r0, [r7, #4]
 8016322:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;
	tickstart = pObj->IO.GetTick();
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	69db      	ldr	r3, [r3, #28]
 8016328:	4798      	blx	r3
 801632a:	4603      	mov	r3, r0
 801632c:	60fb      	str	r3, [r7, #12]
	while ((pObj->IO.GetTick() - tickstart) < Delay) {
 801632e:	bf00      	nop
 8016330:	687b      	ldr	r3, [r7, #4]
 8016332:	69db      	ldr	r3, [r3, #28]
 8016334:	4798      	blx	r3
 8016336:	4603      	mov	r3, r0
 8016338:	461a      	mov	r2, r3
 801633a:	68fb      	ldr	r3, [r7, #12]
 801633c:	1ad3      	subs	r3, r2, r3
 801633e:	683a      	ldr	r2, [r7, #0]
 8016340:	429a      	cmp	r2, r3
 8016342:	d8f5      	bhi.n	8016330 <ST7735_IO_Delay+0x16>
	}
	return ST7735_OK;
 8016344:	2300      	movs	r3, #0
}
 8016346:	4618      	mov	r0, r3
 8016348:	3710      	adds	r7, #16
 801634a:	46bd      	mov	sp, r7
 801634c:	bd80      	pop	{r7, pc}

0801634e <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 801634e:	b580      	push	{r7, lr}
 8016350:	b084      	sub	sp, #16
 8016352:	af00      	add	r7, sp, #0
 8016354:	60f8      	str	r0, [r7, #12]
 8016356:	460b      	mov	r3, r1
 8016358:	607a      	str	r2, [r7, #4]
 801635a:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 801635c:	68fb      	ldr	r3, [r7, #12]
 801635e:	685b      	ldr	r3, [r3, #4]
 8016360:	68fa      	ldr	r2, [r7, #12]
 8016362:	6910      	ldr	r0, [r2, #16]
 8016364:	7af9      	ldrb	r1, [r7, #11]
 8016366:	687a      	ldr	r2, [r7, #4]
 8016368:	4798      	blx	r3
 801636a:	4603      	mov	r3, r0
}
 801636c:	4618      	mov	r0, r3
 801636e:	3710      	adds	r7, #16
 8016370:	46bd      	mov	sp, r7
 8016372:	bd80      	pop	{r7, pc}

08016374 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8016374:	b590      	push	{r4, r7, lr}
 8016376:	b085      	sub	sp, #20
 8016378:	af00      	add	r7, sp, #0
 801637a:	60f8      	str	r0, [r7, #12]
 801637c:	607a      	str	r2, [r7, #4]
 801637e:	603b      	str	r3, [r7, #0]
 8016380:	460b      	mov	r3, r1
 8016382:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8016384:	68fb      	ldr	r3, [r7, #12]
 8016386:	681c      	ldr	r4, [r3, #0]
 8016388:	68fb      	ldr	r3, [r7, #12]
 801638a:	6918      	ldr	r0, [r3, #16]
 801638c:	7af9      	ldrb	r1, [r7, #11]
 801638e:	683b      	ldr	r3, [r7, #0]
 8016390:	687a      	ldr	r2, [r7, #4]
 8016392:	47a0      	blx	r4
 8016394:	4603      	mov	r3, r0
}
 8016396:	4618      	mov	r0, r3
 8016398:	3714      	adds	r7, #20
 801639a:	46bd      	mov	sp, r7
 801639c:	bd90      	pop	{r4, r7, pc}

0801639e <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 801639e:	b580      	push	{r7, lr}
 80163a0:	b084      	sub	sp, #16
 80163a2:	af00      	add	r7, sp, #0
 80163a4:	60f8      	str	r0, [r7, #12]
 80163a6:	60b9      	str	r1, [r7, #8]
 80163a8:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 80163aa:	68fb      	ldr	r3, [r7, #12]
 80163ac:	689b      	ldr	r3, [r3, #8]
 80163ae:	68fa      	ldr	r2, [r7, #12]
 80163b0:	6910      	ldr	r0, [r2, #16]
 80163b2:	687a      	ldr	r2, [r7, #4]
 80163b4:	68b9      	ldr	r1, [r7, #8]
 80163b6:	4798      	blx	r3
 80163b8:	4603      	mov	r3, r0
}
 80163ba:	4618      	mov	r0, r3
 80163bc:	3710      	adds	r7, #16
 80163be:	46bd      	mov	sp, r7
 80163c0:	bd80      	pop	{r7, pc}

080163c2 <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 80163c2:	b580      	push	{r7, lr}
 80163c4:	b084      	sub	sp, #16
 80163c6:	af00      	add	r7, sp, #0
 80163c8:	60f8      	str	r0, [r7, #12]
 80163ca:	60b9      	str	r1, [r7, #8]
 80163cc:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	68db      	ldr	r3, [r3, #12]
 80163d2:	68fa      	ldr	r2, [r7, #12]
 80163d4:	6910      	ldr	r0, [r2, #16]
 80163d6:	687a      	ldr	r2, [r7, #4]
 80163d8:	68b9      	ldr	r1, [r7, #8]
 80163da:	4798      	blx	r3
 80163dc:	4603      	mov	r3, r0
}
 80163de:	4618      	mov	r0, r3
 80163e0:	3710      	adds	r7, #16
 80163e2:	46bd      	mov	sp, r7
 80163e4:	bd80      	pop	{r7, pc}
	...

080163e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80163e8:	b580      	push	{r7, lr}
 80163ea:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80163ec:	2003      	movs	r0, #3
 80163ee:	f001 f8ea 	bl	80175c6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80163f2:	f003 f81d 	bl	8019430 <HAL_RCC_GetSysClockFreq>
 80163f6:	4602      	mov	r2, r0
 80163f8:	4b0c      	ldr	r3, [pc, #48]	@ (801642c <HAL_Init+0x44>)
 80163fa:	6a1b      	ldr	r3, [r3, #32]
 80163fc:	f003 030f 	and.w	r3, r3, #15
 8016400:	490b      	ldr	r1, [pc, #44]	@ (8016430 <HAL_Init+0x48>)
 8016402:	5ccb      	ldrb	r3, [r1, r3]
 8016404:	fa22 f303 	lsr.w	r3, r2, r3
 8016408:	4a0a      	ldr	r2, [pc, #40]	@ (8016434 <HAL_Init+0x4c>)
 801640a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 801640c:	2004      	movs	r0, #4
 801640e:	f001 f92f 	bl	8017670 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8016412:	200f      	movs	r0, #15
 8016414:	f000 f810 	bl	8016438 <HAL_InitTick>
 8016418:	4603      	mov	r3, r0
 801641a:	2b00      	cmp	r3, #0
 801641c:	d001      	beq.n	8016422 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 801641e:	2301      	movs	r3, #1
 8016420:	e002      	b.n	8016428 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8016422:	f7eb fdaf 	bl	8001f84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8016426:	2300      	movs	r3, #0
}
 8016428:	4618      	mov	r0, r3
 801642a:	bd80      	pop	{r7, pc}
 801642c:	44020c00 	.word	0x44020c00
 8016430:	08020dc4 	.word	0x08020dc4
 8016434:	20000000 	.word	0x20000000

08016438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8016438:	b580      	push	{r7, lr}
 801643a:	b084      	sub	sp, #16
 801643c:	af00      	add	r7, sp, #0
 801643e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8016440:	2300      	movs	r3, #0
 8016442:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8016444:	4b33      	ldr	r3, [pc, #204]	@ (8016514 <HAL_InitTick+0xdc>)
 8016446:	781b      	ldrb	r3, [r3, #0]
 8016448:	2b00      	cmp	r3, #0
 801644a:	d101      	bne.n	8016450 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 801644c:	2301      	movs	r3, #1
 801644e:	e05c      	b.n	801650a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8016450:	4b31      	ldr	r3, [pc, #196]	@ (8016518 <HAL_InitTick+0xe0>)
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	f003 0304 	and.w	r3, r3, #4
 8016458:	2b04      	cmp	r3, #4
 801645a:	d10c      	bne.n	8016476 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 801645c:	4b2f      	ldr	r3, [pc, #188]	@ (801651c <HAL_InitTick+0xe4>)
 801645e:	681a      	ldr	r2, [r3, #0]
 8016460:	4b2c      	ldr	r3, [pc, #176]	@ (8016514 <HAL_InitTick+0xdc>)
 8016462:	781b      	ldrb	r3, [r3, #0]
 8016464:	4619      	mov	r1, r3
 8016466:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801646a:	fbb3 f3f1 	udiv	r3, r3, r1
 801646e:	fbb2 f3f3 	udiv	r3, r2, r3
 8016472:	60fb      	str	r3, [r7, #12]
 8016474:	e037      	b.n	80164e6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8016476:	f001 f953 	bl	8017720 <HAL_SYSTICK_GetCLKSourceConfig>
 801647a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 801647c:	68bb      	ldr	r3, [r7, #8]
 801647e:	2b02      	cmp	r3, #2
 8016480:	d023      	beq.n	80164ca <HAL_InitTick+0x92>
 8016482:	68bb      	ldr	r3, [r7, #8]
 8016484:	2b02      	cmp	r3, #2
 8016486:	d82d      	bhi.n	80164e4 <HAL_InitTick+0xac>
 8016488:	68bb      	ldr	r3, [r7, #8]
 801648a:	2b00      	cmp	r3, #0
 801648c:	d003      	beq.n	8016496 <HAL_InitTick+0x5e>
 801648e:	68bb      	ldr	r3, [r7, #8]
 8016490:	2b01      	cmp	r3, #1
 8016492:	d00d      	beq.n	80164b0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8016494:	e026      	b.n	80164e4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8016496:	4b21      	ldr	r3, [pc, #132]	@ (801651c <HAL_InitTick+0xe4>)
 8016498:	681a      	ldr	r2, [r3, #0]
 801649a:	4b1e      	ldr	r3, [pc, #120]	@ (8016514 <HAL_InitTick+0xdc>)
 801649c:	781b      	ldrb	r3, [r3, #0]
 801649e:	4619      	mov	r1, r3
 80164a0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80164a4:	fbb3 f3f1 	udiv	r3, r3, r1
 80164a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80164ac:	60fb      	str	r3, [r7, #12]
        break;
 80164ae:	e01a      	b.n	80164e6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80164b0:	4b18      	ldr	r3, [pc, #96]	@ (8016514 <HAL_InitTick+0xdc>)
 80164b2:	781b      	ldrb	r3, [r3, #0]
 80164b4:	461a      	mov	r2, r3
 80164b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80164ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80164be:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80164c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80164c6:	60fb      	str	r3, [r7, #12]
        break;
 80164c8:	e00d      	b.n	80164e6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80164ca:	4b12      	ldr	r3, [pc, #72]	@ (8016514 <HAL_InitTick+0xdc>)
 80164cc:	781b      	ldrb	r3, [r3, #0]
 80164ce:	461a      	mov	r2, r3
 80164d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80164d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80164d8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80164dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80164e0:	60fb      	str	r3, [r7, #12]
        break;
 80164e2:	e000      	b.n	80164e6 <HAL_InitTick+0xae>
        break;
 80164e4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80164e6:	68f8      	ldr	r0, [r7, #12]
 80164e8:	f001 f8a0 	bl	801762c <HAL_SYSTICK_Config>
 80164ec:	4603      	mov	r3, r0
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	d001      	beq.n	80164f6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80164f2:	2301      	movs	r3, #1
 80164f4:	e009      	b.n	801650a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80164f6:	2200      	movs	r2, #0
 80164f8:	6879      	ldr	r1, [r7, #4]
 80164fa:	f04f 30ff 	mov.w	r0, #4294967295
 80164fe:	f001 f86d 	bl	80175dc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8016502:	4a07      	ldr	r2, [pc, #28]	@ (8016520 <HAL_InitTick+0xe8>)
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8016508:	2300      	movs	r3, #0
}
 801650a:	4618      	mov	r0, r3
 801650c:	3710      	adds	r7, #16
 801650e:	46bd      	mov	sp, r7
 8016510:	bd80      	pop	{r7, pc}
 8016512:	bf00      	nop
 8016514:	20000100 	.word	0x20000100
 8016518:	e000e010 	.word	0xe000e010
 801651c:	20000000 	.word	0x20000000
 8016520:	200000fc 	.word	0x200000fc

08016524 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8016524:	b480      	push	{r7}
 8016526:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8016528:	4b06      	ldr	r3, [pc, #24]	@ (8016544 <HAL_IncTick+0x20>)
 801652a:	781b      	ldrb	r3, [r3, #0]
 801652c:	461a      	mov	r2, r3
 801652e:	4b06      	ldr	r3, [pc, #24]	@ (8016548 <HAL_IncTick+0x24>)
 8016530:	681b      	ldr	r3, [r3, #0]
 8016532:	4413      	add	r3, r2
 8016534:	4a04      	ldr	r2, [pc, #16]	@ (8016548 <HAL_IncTick+0x24>)
 8016536:	6013      	str	r3, [r2, #0]
}
 8016538:	bf00      	nop
 801653a:	46bd      	mov	sp, r7
 801653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016540:	4770      	bx	lr
 8016542:	bf00      	nop
 8016544:	20000100 	.word	0x20000100
 8016548:	20007e6c 	.word	0x20007e6c

0801654c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 801654c:	b480      	push	{r7}
 801654e:	af00      	add	r7, sp, #0
  return uwTick;
 8016550:	4b03      	ldr	r3, [pc, #12]	@ (8016560 <HAL_GetTick+0x14>)
 8016552:	681b      	ldr	r3, [r3, #0]
}
 8016554:	4618      	mov	r0, r3
 8016556:	46bd      	mov	sp, r7
 8016558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801655c:	4770      	bx	lr
 801655e:	bf00      	nop
 8016560:	20007e6c 	.word	0x20007e6c

08016564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8016564:	b580      	push	{r7, lr}
 8016566:	b084      	sub	sp, #16
 8016568:	af00      	add	r7, sp, #0
 801656a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 801656c:	f7ff ffee 	bl	801654c <HAL_GetTick>
 8016570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8016576:	68fb      	ldr	r3, [r7, #12]
 8016578:	f1b3 3fff 	cmp.w	r3, #4294967295
 801657c:	d005      	beq.n	801658a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 801657e:	4b0a      	ldr	r3, [pc, #40]	@ (80165a8 <HAL_Delay+0x44>)
 8016580:	781b      	ldrb	r3, [r3, #0]
 8016582:	461a      	mov	r2, r3
 8016584:	68fb      	ldr	r3, [r7, #12]
 8016586:	4413      	add	r3, r2
 8016588:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 801658a:	bf00      	nop
 801658c:	f7ff ffde 	bl	801654c <HAL_GetTick>
 8016590:	4602      	mov	r2, r0
 8016592:	68bb      	ldr	r3, [r7, #8]
 8016594:	1ad3      	subs	r3, r2, r3
 8016596:	68fa      	ldr	r2, [r7, #12]
 8016598:	429a      	cmp	r2, r3
 801659a:	d8f7      	bhi.n	801658c <HAL_Delay+0x28>
  {
  }
}
 801659c:	bf00      	nop
 801659e:	bf00      	nop
 80165a0:	3710      	adds	r7, #16
 80165a2:	46bd      	mov	sp, r7
 80165a4:	bd80      	pop	{r7, pc}
 80165a6:	bf00      	nop
 80165a8:	20000100 	.word	0x20000100

080165ac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80165ac:	b480      	push	{r7}
 80165ae:	b083      	sub	sp, #12
 80165b0:	af00      	add	r7, sp, #0
 80165b2:	6078      	str	r0, [r7, #4]
 80165b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	689b      	ldr	r3, [r3, #8]
 80165ba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80165be:	683b      	ldr	r3, [r7, #0]
 80165c0:	431a      	orrs	r2, r3
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	609a      	str	r2, [r3, #8]
}
 80165c6:	bf00      	nop
 80165c8:	370c      	adds	r7, #12
 80165ca:	46bd      	mov	sp, r7
 80165cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165d0:	4770      	bx	lr

080165d2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80165d2:	b480      	push	{r7}
 80165d4:	b083      	sub	sp, #12
 80165d6:	af00      	add	r7, sp, #0
 80165d8:	6078      	str	r0, [r7, #4]
 80165da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	689b      	ldr	r3, [r3, #8]
 80165e0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80165e4:	683b      	ldr	r3, [r7, #0]
 80165e6:	431a      	orrs	r2, r3
 80165e8:	687b      	ldr	r3, [r7, #4]
 80165ea:	609a      	str	r2, [r3, #8]
}
 80165ec:	bf00      	nop
 80165ee:	370c      	adds	r7, #12
 80165f0:	46bd      	mov	sp, r7
 80165f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165f6:	4770      	bx	lr

080165f8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80165f8:	b480      	push	{r7}
 80165fa:	b083      	sub	sp, #12
 80165fc:	af00      	add	r7, sp, #0
 80165fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	689b      	ldr	r3, [r3, #8]
 8016604:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8016608:	4618      	mov	r0, r3
 801660a:	370c      	adds	r7, #12
 801660c:	46bd      	mov	sp, r7
 801660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016612:	4770      	bx	lr

08016614 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8016614:	b480      	push	{r7}
 8016616:	b083      	sub	sp, #12
 8016618:	af00      	add	r7, sp, #0
 801661a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8016622:	f043 0201 	orr.w	r2, r3, #1
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 801662c:	bf00      	nop
 801662e:	370c      	adds	r7, #12
 8016630:	46bd      	mov	sp, r7
 8016632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016636:	4770      	bx	lr

08016638 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8016638:	b480      	push	{r7}
 801663a:	b083      	sub	sp, #12
 801663c:	af00      	add	r7, sp, #0
 801663e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8016640:	4b06      	ldr	r3, [pc, #24]	@ (801665c <LL_ADC_EnableChannel0_GPIO+0x24>)
 8016642:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8016646:	4a05      	ldr	r2, [pc, #20]	@ (801665c <LL_ADC_EnableChannel0_GPIO+0x24>)
 8016648:	f043 0301 	orr.w	r3, r3, #1
 801664c:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8016650:	bf00      	nop
 8016652:	370c      	adds	r7, #12
 8016654:	46bd      	mov	sp, r7
 8016656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801665a:	4770      	bx	lr
 801665c:	42028000 	.word	0x42028000

08016660 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8016660:	b480      	push	{r7}
 8016662:	b087      	sub	sp, #28
 8016664:	af00      	add	r7, sp, #0
 8016666:	60f8      	str	r0, [r7, #12]
 8016668:	60b9      	str	r1, [r7, #8]
 801666a:	607a      	str	r2, [r7, #4]
 801666c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 801666e:	68fb      	ldr	r3, [r7, #12]
 8016670:	3360      	adds	r3, #96	@ 0x60
 8016672:	461a      	mov	r2, r3
 8016674:	68bb      	ldr	r3, [r7, #8]
 8016676:	009b      	lsls	r3, r3, #2
 8016678:	4413      	add	r3, r2
 801667a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 801667c:	697b      	ldr	r3, [r7, #20]
 801667e:	681a      	ldr	r2, [r3, #0]
 8016680:	4b08      	ldr	r3, [pc, #32]	@ (80166a4 <LL_ADC_SetOffset+0x44>)
 8016682:	4013      	ands	r3, r2
 8016684:	687a      	ldr	r2, [r7, #4]
 8016686:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 801668a:	683a      	ldr	r2, [r7, #0]
 801668c:	430a      	orrs	r2, r1
 801668e:	4313      	orrs	r3, r2
 8016690:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8016694:	697b      	ldr	r3, [r7, #20]
 8016696:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8016698:	bf00      	nop
 801669a:	371c      	adds	r7, #28
 801669c:	46bd      	mov	sp, r7
 801669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166a2:	4770      	bx	lr
 80166a4:	03fff000 	.word	0x03fff000

080166a8 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80166a8:	b480      	push	{r7}
 80166aa:	b085      	sub	sp, #20
 80166ac:	af00      	add	r7, sp, #0
 80166ae:	6078      	str	r0, [r7, #4]
 80166b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80166b2:	687b      	ldr	r3, [r7, #4]
 80166b4:	3360      	adds	r3, #96	@ 0x60
 80166b6:	461a      	mov	r2, r3
 80166b8:	683b      	ldr	r3, [r7, #0]
 80166ba:	009b      	lsls	r3, r3, #2
 80166bc:	4413      	add	r3, r2
 80166be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80166c0:	68fb      	ldr	r3, [r7, #12]
 80166c2:	681b      	ldr	r3, [r3, #0]
 80166c4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80166c8:	4618      	mov	r0, r3
 80166ca:	3714      	adds	r7, #20
 80166cc:	46bd      	mov	sp, r7
 80166ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166d2:	4770      	bx	lr

080166d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80166d4:	b480      	push	{r7}
 80166d6:	b087      	sub	sp, #28
 80166d8:	af00      	add	r7, sp, #0
 80166da:	60f8      	str	r0, [r7, #12]
 80166dc:	60b9      	str	r1, [r7, #8]
 80166de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80166e0:	68fb      	ldr	r3, [r7, #12]
 80166e2:	3360      	adds	r3, #96	@ 0x60
 80166e4:	461a      	mov	r2, r3
 80166e6:	68bb      	ldr	r3, [r7, #8]
 80166e8:	009b      	lsls	r3, r3, #2
 80166ea:	4413      	add	r3, r2
 80166ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80166ee:	697b      	ldr	r3, [r7, #20]
 80166f0:	681b      	ldr	r3, [r3, #0]
 80166f2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80166f6:	687b      	ldr	r3, [r7, #4]
 80166f8:	431a      	orrs	r2, r3
 80166fa:	697b      	ldr	r3, [r7, #20]
 80166fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80166fe:	bf00      	nop
 8016700:	371c      	adds	r7, #28
 8016702:	46bd      	mov	sp, r7
 8016704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016708:	4770      	bx	lr

0801670a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 801670a:	b480      	push	{r7}
 801670c:	b087      	sub	sp, #28
 801670e:	af00      	add	r7, sp, #0
 8016710:	60f8      	str	r0, [r7, #12]
 8016712:	60b9      	str	r1, [r7, #8]
 8016714:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8016716:	68fb      	ldr	r3, [r7, #12]
 8016718:	3360      	adds	r3, #96	@ 0x60
 801671a:	461a      	mov	r2, r3
 801671c:	68bb      	ldr	r3, [r7, #8]
 801671e:	009b      	lsls	r3, r3, #2
 8016720:	4413      	add	r3, r2
 8016722:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8016724:	697b      	ldr	r3, [r7, #20]
 8016726:	681b      	ldr	r3, [r3, #0]
 8016728:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	431a      	orrs	r2, r3
 8016730:	697b      	ldr	r3, [r7, #20]
 8016732:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8016734:	bf00      	nop
 8016736:	371c      	adds	r7, #28
 8016738:	46bd      	mov	sp, r7
 801673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801673e:	4770      	bx	lr

08016740 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8016740:	b480      	push	{r7}
 8016742:	b087      	sub	sp, #28
 8016744:	af00      	add	r7, sp, #0
 8016746:	60f8      	str	r0, [r7, #12]
 8016748:	60b9      	str	r1, [r7, #8]
 801674a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 801674c:	68fb      	ldr	r3, [r7, #12]
 801674e:	3360      	adds	r3, #96	@ 0x60
 8016750:	461a      	mov	r2, r3
 8016752:	68bb      	ldr	r3, [r7, #8]
 8016754:	009b      	lsls	r3, r3, #2
 8016756:	4413      	add	r3, r2
 8016758:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 801675a:	697b      	ldr	r3, [r7, #20]
 801675c:	681b      	ldr	r3, [r3, #0]
 801675e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	431a      	orrs	r2, r3
 8016766:	697b      	ldr	r3, [r7, #20]
 8016768:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 801676a:	bf00      	nop
 801676c:	371c      	adds	r7, #28
 801676e:	46bd      	mov	sp, r7
 8016770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016774:	4770      	bx	lr

08016776 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8016776:	b480      	push	{r7}
 8016778:	b083      	sub	sp, #12
 801677a:	af00      	add	r7, sp, #0
 801677c:	6078      	str	r0, [r7, #4]
 801677e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	695b      	ldr	r3, [r3, #20]
 8016784:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8016788:	683b      	ldr	r3, [r7, #0]
 801678a:	431a      	orrs	r2, r3
 801678c:	687b      	ldr	r3, [r7, #4]
 801678e:	615a      	str	r2, [r3, #20]
}
 8016790:	bf00      	nop
 8016792:	370c      	adds	r7, #12
 8016794:	46bd      	mov	sp, r7
 8016796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801679a:	4770      	bx	lr

0801679c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 801679c:	b480      	push	{r7}
 801679e:	b087      	sub	sp, #28
 80167a0:	af00      	add	r7, sp, #0
 80167a2:	60f8      	str	r0, [r7, #12]
 80167a4:	60b9      	str	r1, [r7, #8]
 80167a6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80167a8:	68fb      	ldr	r3, [r7, #12]
 80167aa:	3330      	adds	r3, #48	@ 0x30
 80167ac:	461a      	mov	r2, r3
 80167ae:	68bb      	ldr	r3, [r7, #8]
 80167b0:	0a1b      	lsrs	r3, r3, #8
 80167b2:	009b      	lsls	r3, r3, #2
 80167b4:	f003 030c 	and.w	r3, r3, #12
 80167b8:	4413      	add	r3, r2
 80167ba:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80167bc:	697b      	ldr	r3, [r7, #20]
 80167be:	681a      	ldr	r2, [r3, #0]
 80167c0:	68bb      	ldr	r3, [r7, #8]
 80167c2:	f003 031f 	and.w	r3, r3, #31
 80167c6:	211f      	movs	r1, #31
 80167c8:	fa01 f303 	lsl.w	r3, r1, r3
 80167cc:	43db      	mvns	r3, r3
 80167ce:	401a      	ands	r2, r3
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	0e9b      	lsrs	r3, r3, #26
 80167d4:	f003 011f 	and.w	r1, r3, #31
 80167d8:	68bb      	ldr	r3, [r7, #8]
 80167da:	f003 031f 	and.w	r3, r3, #31
 80167de:	fa01 f303 	lsl.w	r3, r1, r3
 80167e2:	431a      	orrs	r2, r3
 80167e4:	697b      	ldr	r3, [r7, #20]
 80167e6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80167e8:	bf00      	nop
 80167ea:	371c      	adds	r7, #28
 80167ec:	46bd      	mov	sp, r7
 80167ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167f2:	4770      	bx	lr

080167f4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80167f4:	b480      	push	{r7}
 80167f6:	b087      	sub	sp, #28
 80167f8:	af00      	add	r7, sp, #0
 80167fa:	60f8      	str	r0, [r7, #12]
 80167fc:	60b9      	str	r1, [r7, #8]
 80167fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8016800:	68fb      	ldr	r3, [r7, #12]
 8016802:	3314      	adds	r3, #20
 8016804:	461a      	mov	r2, r3
 8016806:	68bb      	ldr	r3, [r7, #8]
 8016808:	0e5b      	lsrs	r3, r3, #25
 801680a:	009b      	lsls	r3, r3, #2
 801680c:	f003 0304 	and.w	r3, r3, #4
 8016810:	4413      	add	r3, r2
 8016812:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8016814:	697b      	ldr	r3, [r7, #20]
 8016816:	681a      	ldr	r2, [r3, #0]
 8016818:	68bb      	ldr	r3, [r7, #8]
 801681a:	0d1b      	lsrs	r3, r3, #20
 801681c:	f003 031f 	and.w	r3, r3, #31
 8016820:	2107      	movs	r1, #7
 8016822:	fa01 f303 	lsl.w	r3, r1, r3
 8016826:	43db      	mvns	r3, r3
 8016828:	401a      	ands	r2, r3
 801682a:	68bb      	ldr	r3, [r7, #8]
 801682c:	0d1b      	lsrs	r3, r3, #20
 801682e:	f003 031f 	and.w	r3, r3, #31
 8016832:	6879      	ldr	r1, [r7, #4]
 8016834:	fa01 f303 	lsl.w	r3, r1, r3
 8016838:	431a      	orrs	r2, r3
 801683a:	697b      	ldr	r3, [r7, #20]
 801683c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 801683e:	bf00      	nop
 8016840:	371c      	adds	r7, #28
 8016842:	46bd      	mov	sp, r7
 8016844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016848:	4770      	bx	lr
	...

0801684c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 801684c:	b480      	push	{r7}
 801684e:	b085      	sub	sp, #20
 8016850:	af00      	add	r7, sp, #0
 8016852:	60f8      	str	r0, [r7, #12]
 8016854:	60b9      	str	r1, [r7, #8]
 8016856:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8016858:	68fb      	ldr	r3, [r7, #12]
 801685a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 801685e:	68bb      	ldr	r3, [r7, #8]
 8016860:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016864:	43db      	mvns	r3, r3
 8016866:	401a      	ands	r2, r3
 8016868:	687b      	ldr	r3, [r7, #4]
 801686a:	f003 0318 	and.w	r3, r3, #24
 801686e:	4908      	ldr	r1, [pc, #32]	@ (8016890 <LL_ADC_SetChannelSingleDiff+0x44>)
 8016870:	40d9      	lsrs	r1, r3
 8016872:	68bb      	ldr	r3, [r7, #8]
 8016874:	400b      	ands	r3, r1
 8016876:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801687a:	431a      	orrs	r2, r3
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8016882:	bf00      	nop
 8016884:	3714      	adds	r7, #20
 8016886:	46bd      	mov	sp, r7
 8016888:	f85d 7b04 	ldr.w	r7, [sp], #4
 801688c:	4770      	bx	lr
 801688e:	bf00      	nop
 8016890:	000fffff 	.word	0x000fffff

08016894 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8016894:	b480      	push	{r7}
 8016896:	b083      	sub	sp, #12
 8016898:	af00      	add	r7, sp, #0
 801689a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	689b      	ldr	r3, [r3, #8]
 80168a0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80168a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80168a8:	687a      	ldr	r2, [r7, #4]
 80168aa:	6093      	str	r3, [r2, #8]
}
 80168ac:	bf00      	nop
 80168ae:	370c      	adds	r7, #12
 80168b0:	46bd      	mov	sp, r7
 80168b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168b6:	4770      	bx	lr

080168b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80168b8:	b480      	push	{r7}
 80168ba:	b083      	sub	sp, #12
 80168bc:	af00      	add	r7, sp, #0
 80168be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	689b      	ldr	r3, [r3, #8]
 80168c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80168c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80168cc:	d101      	bne.n	80168d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80168ce:	2301      	movs	r3, #1
 80168d0:	e000      	b.n	80168d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80168d2:	2300      	movs	r3, #0
}
 80168d4:	4618      	mov	r0, r3
 80168d6:	370c      	adds	r7, #12
 80168d8:	46bd      	mov	sp, r7
 80168da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168de:	4770      	bx	lr

080168e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80168e0:	b480      	push	{r7}
 80168e2:	b083      	sub	sp, #12
 80168e4:	af00      	add	r7, sp, #0
 80168e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80168e8:	687b      	ldr	r3, [r7, #4]
 80168ea:	689b      	ldr	r3, [r3, #8]
 80168ec:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80168f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80168f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80168fc:	bf00      	nop
 80168fe:	370c      	adds	r7, #12
 8016900:	46bd      	mov	sp, r7
 8016902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016906:	4770      	bx	lr

08016908 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8016908:	b480      	push	{r7}
 801690a:	b083      	sub	sp, #12
 801690c:	af00      	add	r7, sp, #0
 801690e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8016910:	687b      	ldr	r3, [r7, #4]
 8016912:	689b      	ldr	r3, [r3, #8]
 8016914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8016918:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801691c:	d101      	bne.n	8016922 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 801691e:	2301      	movs	r3, #1
 8016920:	e000      	b.n	8016924 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8016922:	2300      	movs	r3, #0
}
 8016924:	4618      	mov	r0, r3
 8016926:	370c      	adds	r7, #12
 8016928:	46bd      	mov	sp, r7
 801692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801692e:	4770      	bx	lr

08016930 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8016930:	b480      	push	{r7}
 8016932:	b083      	sub	sp, #12
 8016934:	af00      	add	r7, sp, #0
 8016936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8016938:	687b      	ldr	r3, [r7, #4]
 801693a:	689b      	ldr	r3, [r3, #8]
 801693c:	f003 0301 	and.w	r3, r3, #1
 8016940:	2b01      	cmp	r3, #1
 8016942:	d101      	bne.n	8016948 <LL_ADC_IsEnabled+0x18>
 8016944:	2301      	movs	r3, #1
 8016946:	e000      	b.n	801694a <LL_ADC_IsEnabled+0x1a>
 8016948:	2300      	movs	r3, #0
}
 801694a:	4618      	mov	r0, r3
 801694c:	370c      	adds	r7, #12
 801694e:	46bd      	mov	sp, r7
 8016950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016954:	4770      	bx	lr

08016956 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8016956:	b480      	push	{r7}
 8016958:	b083      	sub	sp, #12
 801695a:	af00      	add	r7, sp, #0
 801695c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 801695e:	687b      	ldr	r3, [r7, #4]
 8016960:	689b      	ldr	r3, [r3, #8]
 8016962:	f003 0304 	and.w	r3, r3, #4
 8016966:	2b04      	cmp	r3, #4
 8016968:	d101      	bne.n	801696e <LL_ADC_REG_IsConversionOngoing+0x18>
 801696a:	2301      	movs	r3, #1
 801696c:	e000      	b.n	8016970 <LL_ADC_REG_IsConversionOngoing+0x1a>
 801696e:	2300      	movs	r3, #0
}
 8016970:	4618      	mov	r0, r3
 8016972:	370c      	adds	r7, #12
 8016974:	46bd      	mov	sp, r7
 8016976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801697a:	4770      	bx	lr

0801697c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 801697c:	b480      	push	{r7}
 801697e:	b083      	sub	sp, #12
 8016980:	af00      	add	r7, sp, #0
 8016982:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	689b      	ldr	r3, [r3, #8]
 8016988:	f003 0308 	and.w	r3, r3, #8
 801698c:	2b08      	cmp	r3, #8
 801698e:	d101      	bne.n	8016994 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8016990:	2301      	movs	r3, #1
 8016992:	e000      	b.n	8016996 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8016994:	2300      	movs	r3, #0
}
 8016996:	4618      	mov	r0, r3
 8016998:	370c      	adds	r7, #12
 801699a:	46bd      	mov	sp, r7
 801699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169a0:	4770      	bx	lr
	...

080169a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80169a4:	b590      	push	{r4, r7, lr}
 80169a6:	b089      	sub	sp, #36	@ 0x24
 80169a8:	af00      	add	r7, sp, #0
 80169aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80169ac:	2300      	movs	r3, #0
 80169ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80169b0:	2300      	movs	r3, #0
 80169b2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	2b00      	cmp	r3, #0
 80169b8:	d101      	bne.n	80169be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80169ba:	2301      	movs	r3, #1
 80169bc:	e136      	b.n	8016c2c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	691b      	ldr	r3, [r3, #16]
 80169c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80169c4:	687b      	ldr	r3, [r7, #4]
 80169c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80169c8:	2b00      	cmp	r3, #0
 80169ca:	d109      	bne.n	80169e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80169cc:	6878      	ldr	r0, [r7, #4]
 80169ce:	f7ea fc27 	bl	8001220 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	2200      	movs	r2, #0
 80169d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	2200      	movs	r2, #0
 80169dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	681b      	ldr	r3, [r3, #0]
 80169e4:	4618      	mov	r0, r3
 80169e6:	f7ff ff67 	bl	80168b8 <LL_ADC_IsDeepPowerDownEnabled>
 80169ea:	4603      	mov	r3, r0
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	d004      	beq.n	80169fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80169f0:	687b      	ldr	r3, [r7, #4]
 80169f2:	681b      	ldr	r3, [r3, #0]
 80169f4:	4618      	mov	r0, r3
 80169f6:	f7ff ff4d 	bl	8016894 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80169fa:	687b      	ldr	r3, [r7, #4]
 80169fc:	681b      	ldr	r3, [r3, #0]
 80169fe:	4618      	mov	r0, r3
 8016a00:	f7ff ff82 	bl	8016908 <LL_ADC_IsInternalRegulatorEnabled>
 8016a04:	4603      	mov	r3, r0
 8016a06:	2b00      	cmp	r3, #0
 8016a08:	d115      	bne.n	8016a36 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	681b      	ldr	r3, [r3, #0]
 8016a0e:	4618      	mov	r0, r3
 8016a10:	f7ff ff66 	bl	80168e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8016a14:	4b87      	ldr	r3, [pc, #540]	@ (8016c34 <HAL_ADC_Init+0x290>)
 8016a16:	681b      	ldr	r3, [r3, #0]
 8016a18:	099b      	lsrs	r3, r3, #6
 8016a1a:	4a87      	ldr	r2, [pc, #540]	@ (8016c38 <HAL_ADC_Init+0x294>)
 8016a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8016a20:	099b      	lsrs	r3, r3, #6
 8016a22:	3301      	adds	r3, #1
 8016a24:	005b      	lsls	r3, r3, #1
 8016a26:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8016a28:	e002      	b.n	8016a30 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8016a2a:	68fb      	ldr	r3, [r7, #12]
 8016a2c:	3b01      	subs	r3, #1
 8016a2e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	2b00      	cmp	r3, #0
 8016a34:	d1f9      	bne.n	8016a2a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8016a36:	687b      	ldr	r3, [r7, #4]
 8016a38:	681b      	ldr	r3, [r3, #0]
 8016a3a:	4618      	mov	r0, r3
 8016a3c:	f7ff ff64 	bl	8016908 <LL_ADC_IsInternalRegulatorEnabled>
 8016a40:	4603      	mov	r3, r0
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d10d      	bne.n	8016a62 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8016a46:	687b      	ldr	r3, [r7, #4]
 8016a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016a4a:	f043 0210 	orr.w	r2, r3, #16
 8016a4e:	687b      	ldr	r3, [r7, #4]
 8016a50:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016a56:	f043 0201 	orr.w	r2, r3, #1
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8016a5e:	2301      	movs	r3, #1
 8016a60:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	681b      	ldr	r3, [r3, #0]
 8016a66:	4618      	mov	r0, r3
 8016a68:	f7ff ff75 	bl	8016956 <LL_ADC_REG_IsConversionOngoing>
 8016a6c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8016a6e:	687b      	ldr	r3, [r7, #4]
 8016a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016a72:	f003 0310 	and.w	r3, r3, #16
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	f040 80cf 	bne.w	8016c1a <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8016a7c:	697b      	ldr	r3, [r7, #20]
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	f040 80cb 	bne.w	8016c1a <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016a88:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8016a8c:	f043 0202 	orr.w	r2, r3, #2
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8016a94:	687b      	ldr	r3, [r7, #4]
 8016a96:	681b      	ldr	r3, [r3, #0]
 8016a98:	4618      	mov	r0, r3
 8016a9a:	f7ff ff49 	bl	8016930 <LL_ADC_IsEnabled>
 8016a9e:	4603      	mov	r3, r0
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d110      	bne.n	8016ac6 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8016aa4:	4865      	ldr	r0, [pc, #404]	@ (8016c3c <HAL_ADC_Init+0x298>)
 8016aa6:	f7ff ff43 	bl	8016930 <LL_ADC_IsEnabled>
 8016aaa:	4604      	mov	r4, r0
 8016aac:	4864      	ldr	r0, [pc, #400]	@ (8016c40 <HAL_ADC_Init+0x29c>)
 8016aae:	f7ff ff3f 	bl	8016930 <LL_ADC_IsEnabled>
 8016ab2:	4603      	mov	r3, r0
 8016ab4:	4323      	orrs	r3, r4
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d105      	bne.n	8016ac6 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	685b      	ldr	r3, [r3, #4]
 8016abe:	4619      	mov	r1, r3
 8016ac0:	4860      	ldr	r0, [pc, #384]	@ (8016c44 <HAL_ADC_Init+0x2a0>)
 8016ac2:	f7ff fd73 	bl	80165ac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	7e5b      	ldrb	r3, [r3, #25]
 8016aca:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8016ad0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8016ad6:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8016adc:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8016ade:	687b      	ldr	r3, [r7, #4]
 8016ae0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016ae4:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8016ae6:	4313      	orrs	r3, r2
 8016ae8:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8016aea:	687b      	ldr	r3, [r7, #4]
 8016aec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016af0:	2b01      	cmp	r3, #1
 8016af2:	d106      	bne.n	8016b02 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016af8:	3b01      	subs	r3, #1
 8016afa:	045b      	lsls	r3, r3, #17
 8016afc:	69ba      	ldr	r2, [r7, #24]
 8016afe:	4313      	orrs	r3, r2
 8016b00:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8016b02:	687b      	ldr	r3, [r7, #4]
 8016b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d009      	beq.n	8016b1e <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8016b0a:	687b      	ldr	r3, [r7, #4]
 8016b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b0e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b16:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8016b18:	69ba      	ldr	r2, [r7, #24]
 8016b1a:	4313      	orrs	r3, r2
 8016b1c:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	681b      	ldr	r3, [r3, #0]
 8016b22:	68da      	ldr	r2, [r3, #12]
 8016b24:	4b48      	ldr	r3, [pc, #288]	@ (8016c48 <HAL_ADC_Init+0x2a4>)
 8016b26:	4013      	ands	r3, r2
 8016b28:	687a      	ldr	r2, [r7, #4]
 8016b2a:	6812      	ldr	r2, [r2, #0]
 8016b2c:	69b9      	ldr	r1, [r7, #24]
 8016b2e:	430b      	orrs	r3, r1
 8016b30:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	681b      	ldr	r3, [r3, #0]
 8016b36:	691b      	ldr	r3, [r3, #16]
 8016b38:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8016b3c:	687b      	ldr	r3, [r7, #4]
 8016b3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	681b      	ldr	r3, [r3, #0]
 8016b44:	430a      	orrs	r2, r1
 8016b46:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	681b      	ldr	r3, [r3, #0]
 8016b4c:	4618      	mov	r0, r3
 8016b4e:	f7ff ff15 	bl	801697c <LL_ADC_INJ_IsConversionOngoing>
 8016b52:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8016b54:	697b      	ldr	r3, [r7, #20]
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d13d      	bne.n	8016bd6 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8016b5a:	693b      	ldr	r3, [r7, #16]
 8016b5c:	2b00      	cmp	r3, #0
 8016b5e:	d13a      	bne.n	8016bd6 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	7e1b      	ldrb	r3, [r3, #24]
 8016b64:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8016b6c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8016b6e:	4313      	orrs	r3, r2
 8016b70:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	681b      	ldr	r3, [r3, #0]
 8016b76:	68db      	ldr	r3, [r3, #12]
 8016b78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8016b7c:	f023 0302 	bic.w	r3, r3, #2
 8016b80:	687a      	ldr	r2, [r7, #4]
 8016b82:	6812      	ldr	r2, [r2, #0]
 8016b84:	69b9      	ldr	r1, [r7, #24]
 8016b86:	430b      	orrs	r3, r1
 8016b88:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8016b90:	2b01      	cmp	r3, #1
 8016b92:	d118      	bne.n	8016bc6 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	681b      	ldr	r3, [r3, #0]
 8016b98:	691b      	ldr	r3, [r3, #16]
 8016b9a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8016b9e:	f023 0304 	bic.w	r3, r3, #4
 8016ba2:	687a      	ldr	r2, [r7, #4]
 8016ba4:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8016ba6:	687a      	ldr	r2, [r7, #4]
 8016ba8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8016baa:	4311      	orrs	r1, r2
 8016bac:	687a      	ldr	r2, [r7, #4]
 8016bae:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8016bb0:	4311      	orrs	r1, r2
 8016bb2:	687a      	ldr	r2, [r7, #4]
 8016bb4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8016bb6:	430a      	orrs	r2, r1
 8016bb8:	431a      	orrs	r2, r3
 8016bba:	687b      	ldr	r3, [r7, #4]
 8016bbc:	681b      	ldr	r3, [r3, #0]
 8016bbe:	f042 0201 	orr.w	r2, r2, #1
 8016bc2:	611a      	str	r2, [r3, #16]
 8016bc4:	e007      	b.n	8016bd6 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8016bc6:	687b      	ldr	r3, [r7, #4]
 8016bc8:	681b      	ldr	r3, [r3, #0]
 8016bca:	691a      	ldr	r2, [r3, #16]
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	681b      	ldr	r3, [r3, #0]
 8016bd0:	f022 0201 	bic.w	r2, r2, #1
 8016bd4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	691b      	ldr	r3, [r3, #16]
 8016bda:	2b01      	cmp	r3, #1
 8016bdc:	d10c      	bne.n	8016bf8 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016be4:	f023 010f 	bic.w	r1, r3, #15
 8016be8:	687b      	ldr	r3, [r7, #4]
 8016bea:	69db      	ldr	r3, [r3, #28]
 8016bec:	1e5a      	subs	r2, r3, #1
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	681b      	ldr	r3, [r3, #0]
 8016bf2:	430a      	orrs	r2, r1
 8016bf4:	631a      	str	r2, [r3, #48]	@ 0x30
 8016bf6:	e007      	b.n	8016c08 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	681b      	ldr	r3, [r3, #0]
 8016bfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	681b      	ldr	r3, [r3, #0]
 8016c02:	f022 020f 	bic.w	r2, r2, #15
 8016c06:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8016c08:	687b      	ldr	r3, [r7, #4]
 8016c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016c0c:	f023 0303 	bic.w	r3, r3, #3
 8016c10:	f043 0201 	orr.w	r2, r3, #1
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	659a      	str	r2, [r3, #88]	@ 0x58
 8016c18:	e007      	b.n	8016c2a <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016c1e:	f043 0210 	orr.w	r2, r3, #16
 8016c22:	687b      	ldr	r3, [r7, #4]
 8016c24:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8016c26:	2301      	movs	r3, #1
 8016c28:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8016c2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8016c2c:	4618      	mov	r0, r3
 8016c2e:	3724      	adds	r7, #36	@ 0x24
 8016c30:	46bd      	mov	sp, r7
 8016c32:	bd90      	pop	{r4, r7, pc}
 8016c34:	20000000 	.word	0x20000000
 8016c38:	053e2d63 	.word	0x053e2d63
 8016c3c:	42028000 	.word	0x42028000
 8016c40:	42028100 	.word	0x42028100
 8016c44:	42028300 	.word	0x42028300
 8016c48:	fff04007 	.word	0xfff04007

08016c4c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8016c4c:	b580      	push	{r7, lr}
 8016c4e:	b0b6      	sub	sp, #216	@ 0xd8
 8016c50:	af00      	add	r7, sp, #0
 8016c52:	6078      	str	r0, [r7, #4]
 8016c54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8016c56:	2300      	movs	r3, #0
 8016c58:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8016c5c:	2300      	movs	r3, #0
 8016c5e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8016c66:	2b01      	cmp	r3, #1
 8016c68:	d101      	bne.n	8016c6e <HAL_ADC_ConfigChannel+0x22>
 8016c6a:	2302      	movs	r3, #2
 8016c6c:	e3e6      	b.n	801743c <HAL_ADC_ConfigChannel+0x7f0>
 8016c6e:	687b      	ldr	r3, [r7, #4]
 8016c70:	2201      	movs	r2, #1
 8016c72:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	681b      	ldr	r3, [r3, #0]
 8016c7a:	4618      	mov	r0, r3
 8016c7c:	f7ff fe6b 	bl	8016956 <LL_ADC_REG_IsConversionOngoing>
 8016c80:	4603      	mov	r3, r0
 8016c82:	2b00      	cmp	r3, #0
 8016c84:	f040 83cb 	bne.w	801741e <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8016c88:	683b      	ldr	r3, [r7, #0]
 8016c8a:	681b      	ldr	r3, [r3, #0]
 8016c8c:	2b01      	cmp	r3, #1
 8016c8e:	d009      	beq.n	8016ca4 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8016c90:	683b      	ldr	r3, [r7, #0]
 8016c92:	681b      	ldr	r3, [r3, #0]
 8016c94:	4ab0      	ldr	r2, [pc, #704]	@ (8016f58 <HAL_ADC_ConfigChannel+0x30c>)
 8016c96:	4293      	cmp	r3, r2
 8016c98:	d109      	bne.n	8016cae <HAL_ADC_ConfigChannel+0x62>
 8016c9a:	683b      	ldr	r3, [r7, #0]
 8016c9c:	68db      	ldr	r3, [r3, #12]
 8016c9e:	4aaf      	ldr	r2, [pc, #700]	@ (8016f5c <HAL_ADC_ConfigChannel+0x310>)
 8016ca0:	4293      	cmp	r3, r2
 8016ca2:	d104      	bne.n	8016cae <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	681b      	ldr	r3, [r3, #0]
 8016ca8:	4618      	mov	r0, r3
 8016caa:	f7ff fcc5 	bl	8016638 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	6818      	ldr	r0, [r3, #0]
 8016cb2:	683b      	ldr	r3, [r7, #0]
 8016cb4:	6859      	ldr	r1, [r3, #4]
 8016cb6:	683b      	ldr	r3, [r7, #0]
 8016cb8:	681b      	ldr	r3, [r3, #0]
 8016cba:	461a      	mov	r2, r3
 8016cbc:	f7ff fd6e 	bl	801679c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8016cc0:	687b      	ldr	r3, [r7, #4]
 8016cc2:	681b      	ldr	r3, [r3, #0]
 8016cc4:	4618      	mov	r0, r3
 8016cc6:	f7ff fe46 	bl	8016956 <LL_ADC_REG_IsConversionOngoing>
 8016cca:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8016cce:	687b      	ldr	r3, [r7, #4]
 8016cd0:	681b      	ldr	r3, [r3, #0]
 8016cd2:	4618      	mov	r0, r3
 8016cd4:	f7ff fe52 	bl	801697c <LL_ADC_INJ_IsConversionOngoing>
 8016cd8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8016cdc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	f040 81dd 	bne.w	80170a0 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8016ce6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	f040 81d8 	bne.w	80170a0 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8016cf0:	683b      	ldr	r3, [r7, #0]
 8016cf2:	689b      	ldr	r3, [r3, #8]
 8016cf4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8016cf8:	d10f      	bne.n	8016d1a <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	6818      	ldr	r0, [r3, #0]
 8016cfe:	683b      	ldr	r3, [r7, #0]
 8016d00:	681b      	ldr	r3, [r3, #0]
 8016d02:	2200      	movs	r2, #0
 8016d04:	4619      	mov	r1, r3
 8016d06:	f7ff fd75 	bl	80167f4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	681b      	ldr	r3, [r3, #0]
 8016d0e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8016d12:	4618      	mov	r0, r3
 8016d14:	f7ff fd2f 	bl	8016776 <LL_ADC_SetSamplingTimeCommonConfig>
 8016d18:	e00e      	b.n	8016d38 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	6818      	ldr	r0, [r3, #0]
 8016d1e:	683b      	ldr	r3, [r7, #0]
 8016d20:	6819      	ldr	r1, [r3, #0]
 8016d22:	683b      	ldr	r3, [r7, #0]
 8016d24:	689b      	ldr	r3, [r3, #8]
 8016d26:	461a      	mov	r2, r3
 8016d28:	f7ff fd64 	bl	80167f4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	681b      	ldr	r3, [r3, #0]
 8016d30:	2100      	movs	r1, #0
 8016d32:	4618      	mov	r0, r3
 8016d34:	f7ff fd1f 	bl	8016776 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8016d38:	683b      	ldr	r3, [r7, #0]
 8016d3a:	695a      	ldr	r2, [r3, #20]
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	68db      	ldr	r3, [r3, #12]
 8016d42:	08db      	lsrs	r3, r3, #3
 8016d44:	f003 0303 	and.w	r3, r3, #3
 8016d48:	005b      	lsls	r3, r3, #1
 8016d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8016d4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8016d52:	683b      	ldr	r3, [r7, #0]
 8016d54:	691b      	ldr	r3, [r3, #16]
 8016d56:	2b04      	cmp	r3, #4
 8016d58:	d022      	beq.n	8016da0 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	6818      	ldr	r0, [r3, #0]
 8016d5e:	683b      	ldr	r3, [r7, #0]
 8016d60:	6919      	ldr	r1, [r3, #16]
 8016d62:	683b      	ldr	r3, [r7, #0]
 8016d64:	681a      	ldr	r2, [r3, #0]
 8016d66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8016d6a:	f7ff fc79 	bl	8016660 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8016d6e:	687b      	ldr	r3, [r7, #4]
 8016d70:	6818      	ldr	r0, [r3, #0]
 8016d72:	683b      	ldr	r3, [r7, #0]
 8016d74:	6919      	ldr	r1, [r3, #16]
 8016d76:	683b      	ldr	r3, [r7, #0]
 8016d78:	699b      	ldr	r3, [r3, #24]
 8016d7a:	461a      	mov	r2, r3
 8016d7c:	f7ff fcc5 	bl	801670a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	6818      	ldr	r0, [r3, #0]
 8016d84:	683b      	ldr	r3, [r7, #0]
 8016d86:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8016d88:	683b      	ldr	r3, [r7, #0]
 8016d8a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8016d8c:	2b01      	cmp	r3, #1
 8016d8e:	d102      	bne.n	8016d96 <HAL_ADC_ConfigChannel+0x14a>
 8016d90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8016d94:	e000      	b.n	8016d98 <HAL_ADC_ConfigChannel+0x14c>
 8016d96:	2300      	movs	r3, #0
 8016d98:	461a      	mov	r2, r3
 8016d9a:	f7ff fcd1 	bl	8016740 <LL_ADC_SetOffsetSaturation>
 8016d9e:	e17f      	b.n	80170a0 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8016da0:	687b      	ldr	r3, [r7, #4]
 8016da2:	681b      	ldr	r3, [r3, #0]
 8016da4:	2100      	movs	r1, #0
 8016da6:	4618      	mov	r0, r3
 8016da8:	f7ff fc7e 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8016dac:	4603      	mov	r3, r0
 8016dae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016db2:	2b00      	cmp	r3, #0
 8016db4:	d10a      	bne.n	8016dcc <HAL_ADC_ConfigChannel+0x180>
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	681b      	ldr	r3, [r3, #0]
 8016dba:	2100      	movs	r1, #0
 8016dbc:	4618      	mov	r0, r3
 8016dbe:	f7ff fc73 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8016dc2:	4603      	mov	r3, r0
 8016dc4:	0e9b      	lsrs	r3, r3, #26
 8016dc6:	f003 021f 	and.w	r2, r3, #31
 8016dca:	e01e      	b.n	8016e0a <HAL_ADC_ConfigChannel+0x1be>
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	2100      	movs	r1, #0
 8016dd2:	4618      	mov	r0, r3
 8016dd4:	f7ff fc68 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8016dd8:	4603      	mov	r3, r0
 8016dda:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8016dde:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016de2:	fa93 f3a3 	rbit	r3, r3
 8016de6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8016dea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8016dee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8016df2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	d101      	bne.n	8016dfe <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8016dfa:	2320      	movs	r3, #32
 8016dfc:	e004      	b.n	8016e08 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8016dfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8016e02:	fab3 f383 	clz	r3, r3
 8016e06:	b2db      	uxtb	r3, r3
 8016e08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8016e0a:	683b      	ldr	r3, [r7, #0]
 8016e0c:	681b      	ldr	r3, [r3, #0]
 8016e0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	d105      	bne.n	8016e22 <HAL_ADC_ConfigChannel+0x1d6>
 8016e16:	683b      	ldr	r3, [r7, #0]
 8016e18:	681b      	ldr	r3, [r3, #0]
 8016e1a:	0e9b      	lsrs	r3, r3, #26
 8016e1c:	f003 031f 	and.w	r3, r3, #31
 8016e20:	e018      	b.n	8016e54 <HAL_ADC_ConfigChannel+0x208>
 8016e22:	683b      	ldr	r3, [r7, #0]
 8016e24:	681b      	ldr	r3, [r3, #0]
 8016e26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8016e2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8016e2e:	fa93 f3a3 	rbit	r3, r3
 8016e32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8016e36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8016e3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8016e3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8016e42:	2b00      	cmp	r3, #0
 8016e44:	d101      	bne.n	8016e4a <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8016e46:	2320      	movs	r3, #32
 8016e48:	e004      	b.n	8016e54 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8016e4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8016e4e:	fab3 f383 	clz	r3, r3
 8016e52:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8016e54:	429a      	cmp	r2, r3
 8016e56:	d106      	bne.n	8016e66 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	681b      	ldr	r3, [r3, #0]
 8016e5c:	2200      	movs	r2, #0
 8016e5e:	2100      	movs	r1, #0
 8016e60:	4618      	mov	r0, r3
 8016e62:	f7ff fc37 	bl	80166d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	681b      	ldr	r3, [r3, #0]
 8016e6a:	2101      	movs	r1, #1
 8016e6c:	4618      	mov	r0, r3
 8016e6e:	f7ff fc1b 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8016e72:	4603      	mov	r3, r0
 8016e74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016e78:	2b00      	cmp	r3, #0
 8016e7a:	d10a      	bne.n	8016e92 <HAL_ADC_ConfigChannel+0x246>
 8016e7c:	687b      	ldr	r3, [r7, #4]
 8016e7e:	681b      	ldr	r3, [r3, #0]
 8016e80:	2101      	movs	r1, #1
 8016e82:	4618      	mov	r0, r3
 8016e84:	f7ff fc10 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8016e88:	4603      	mov	r3, r0
 8016e8a:	0e9b      	lsrs	r3, r3, #26
 8016e8c:	f003 021f 	and.w	r2, r3, #31
 8016e90:	e01e      	b.n	8016ed0 <HAL_ADC_ConfigChannel+0x284>
 8016e92:	687b      	ldr	r3, [r7, #4]
 8016e94:	681b      	ldr	r3, [r3, #0]
 8016e96:	2101      	movs	r1, #1
 8016e98:	4618      	mov	r0, r3
 8016e9a:	f7ff fc05 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8016e9e:	4603      	mov	r3, r0
 8016ea0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8016ea4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8016ea8:	fa93 f3a3 	rbit	r3, r3
 8016eac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8016eb0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8016eb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8016eb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8016ebc:	2b00      	cmp	r3, #0
 8016ebe:	d101      	bne.n	8016ec4 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8016ec0:	2320      	movs	r3, #32
 8016ec2:	e004      	b.n	8016ece <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8016ec4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8016ec8:	fab3 f383 	clz	r3, r3
 8016ecc:	b2db      	uxtb	r3, r3
 8016ece:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8016ed0:	683b      	ldr	r3, [r7, #0]
 8016ed2:	681b      	ldr	r3, [r3, #0]
 8016ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016ed8:	2b00      	cmp	r3, #0
 8016eda:	d105      	bne.n	8016ee8 <HAL_ADC_ConfigChannel+0x29c>
 8016edc:	683b      	ldr	r3, [r7, #0]
 8016ede:	681b      	ldr	r3, [r3, #0]
 8016ee0:	0e9b      	lsrs	r3, r3, #26
 8016ee2:	f003 031f 	and.w	r3, r3, #31
 8016ee6:	e018      	b.n	8016f1a <HAL_ADC_ConfigChannel+0x2ce>
 8016ee8:	683b      	ldr	r3, [r7, #0]
 8016eea:	681b      	ldr	r3, [r3, #0]
 8016eec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8016ef0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8016ef4:	fa93 f3a3 	rbit	r3, r3
 8016ef8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8016efc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016f00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8016f04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	d101      	bne.n	8016f10 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8016f0c:	2320      	movs	r3, #32
 8016f0e:	e004      	b.n	8016f1a <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8016f10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8016f14:	fab3 f383 	clz	r3, r3
 8016f18:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8016f1a:	429a      	cmp	r2, r3
 8016f1c:	d106      	bne.n	8016f2c <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	681b      	ldr	r3, [r3, #0]
 8016f22:	2200      	movs	r2, #0
 8016f24:	2101      	movs	r1, #1
 8016f26:	4618      	mov	r0, r3
 8016f28:	f7ff fbd4 	bl	80166d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8016f2c:	687b      	ldr	r3, [r7, #4]
 8016f2e:	681b      	ldr	r3, [r3, #0]
 8016f30:	2102      	movs	r1, #2
 8016f32:	4618      	mov	r0, r3
 8016f34:	f7ff fbb8 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8016f38:	4603      	mov	r3, r0
 8016f3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016f3e:	2b00      	cmp	r3, #0
 8016f40:	d10e      	bne.n	8016f60 <HAL_ADC_ConfigChannel+0x314>
 8016f42:	687b      	ldr	r3, [r7, #4]
 8016f44:	681b      	ldr	r3, [r3, #0]
 8016f46:	2102      	movs	r1, #2
 8016f48:	4618      	mov	r0, r3
 8016f4a:	f7ff fbad 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8016f4e:	4603      	mov	r3, r0
 8016f50:	0e9b      	lsrs	r3, r3, #26
 8016f52:	f003 021f 	and.w	r2, r3, #31
 8016f56:	e022      	b.n	8016f9e <HAL_ADC_ConfigChannel+0x352>
 8016f58:	04300002 	.word	0x04300002
 8016f5c:	407f0000 	.word	0x407f0000
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	681b      	ldr	r3, [r3, #0]
 8016f64:	2102      	movs	r1, #2
 8016f66:	4618      	mov	r0, r3
 8016f68:	f7ff fb9e 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8016f6c:	4603      	mov	r3, r0
 8016f6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8016f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8016f76:	fa93 f3a3 	rbit	r3, r3
 8016f7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8016f7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8016f82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8016f86:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016f8a:	2b00      	cmp	r3, #0
 8016f8c:	d101      	bne.n	8016f92 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8016f8e:	2320      	movs	r3, #32
 8016f90:	e004      	b.n	8016f9c <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8016f92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016f96:	fab3 f383 	clz	r3, r3
 8016f9a:	b2db      	uxtb	r3, r3
 8016f9c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8016f9e:	683b      	ldr	r3, [r7, #0]
 8016fa0:	681b      	ldr	r3, [r3, #0]
 8016fa2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	d105      	bne.n	8016fb6 <HAL_ADC_ConfigChannel+0x36a>
 8016faa:	683b      	ldr	r3, [r7, #0]
 8016fac:	681b      	ldr	r3, [r3, #0]
 8016fae:	0e9b      	lsrs	r3, r3, #26
 8016fb0:	f003 031f 	and.w	r3, r3, #31
 8016fb4:	e016      	b.n	8016fe4 <HAL_ADC_ConfigChannel+0x398>
 8016fb6:	683b      	ldr	r3, [r7, #0]
 8016fb8:	681b      	ldr	r3, [r3, #0]
 8016fba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8016fbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8016fc2:	fa93 f3a3 	rbit	r3, r3
 8016fc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8016fc8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016fca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8016fce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016fd2:	2b00      	cmp	r3, #0
 8016fd4:	d101      	bne.n	8016fda <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8016fd6:	2320      	movs	r3, #32
 8016fd8:	e004      	b.n	8016fe4 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8016fda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016fde:	fab3 f383 	clz	r3, r3
 8016fe2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8016fe4:	429a      	cmp	r2, r3
 8016fe6:	d106      	bne.n	8016ff6 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8016fe8:	687b      	ldr	r3, [r7, #4]
 8016fea:	681b      	ldr	r3, [r3, #0]
 8016fec:	2200      	movs	r2, #0
 8016fee:	2102      	movs	r1, #2
 8016ff0:	4618      	mov	r0, r3
 8016ff2:	f7ff fb6f 	bl	80166d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8016ff6:	687b      	ldr	r3, [r7, #4]
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	2103      	movs	r1, #3
 8016ffc:	4618      	mov	r0, r3
 8016ffe:	f7ff fb53 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8017002:	4603      	mov	r3, r0
 8017004:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017008:	2b00      	cmp	r3, #0
 801700a:	d10a      	bne.n	8017022 <HAL_ADC_ConfigChannel+0x3d6>
 801700c:	687b      	ldr	r3, [r7, #4]
 801700e:	681b      	ldr	r3, [r3, #0]
 8017010:	2103      	movs	r1, #3
 8017012:	4618      	mov	r0, r3
 8017014:	f7ff fb48 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 8017018:	4603      	mov	r3, r0
 801701a:	0e9b      	lsrs	r3, r3, #26
 801701c:	f003 021f 	and.w	r2, r3, #31
 8017020:	e017      	b.n	8017052 <HAL_ADC_ConfigChannel+0x406>
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	681b      	ldr	r3, [r3, #0]
 8017026:	2103      	movs	r1, #3
 8017028:	4618      	mov	r0, r3
 801702a:	f7ff fb3d 	bl	80166a8 <LL_ADC_GetOffsetChannel>
 801702e:	4603      	mov	r3, r0
 8017030:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8017032:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8017034:	fa93 f3a3 	rbit	r3, r3
 8017038:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 801703a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801703c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 801703e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8017040:	2b00      	cmp	r3, #0
 8017042:	d101      	bne.n	8017048 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8017044:	2320      	movs	r3, #32
 8017046:	e003      	b.n	8017050 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8017048:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801704a:	fab3 f383 	clz	r3, r3
 801704e:	b2db      	uxtb	r3, r3
 8017050:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8017052:	683b      	ldr	r3, [r7, #0]
 8017054:	681b      	ldr	r3, [r3, #0]
 8017056:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801705a:	2b00      	cmp	r3, #0
 801705c:	d105      	bne.n	801706a <HAL_ADC_ConfigChannel+0x41e>
 801705e:	683b      	ldr	r3, [r7, #0]
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	0e9b      	lsrs	r3, r3, #26
 8017064:	f003 031f 	and.w	r3, r3, #31
 8017068:	e011      	b.n	801708e <HAL_ADC_ConfigChannel+0x442>
 801706a:	683b      	ldr	r3, [r7, #0]
 801706c:	681b      	ldr	r3, [r3, #0]
 801706e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8017070:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017072:	fa93 f3a3 	rbit	r3, r3
 8017076:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8017078:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801707a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 801707c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801707e:	2b00      	cmp	r3, #0
 8017080:	d101      	bne.n	8017086 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8017082:	2320      	movs	r3, #32
 8017084:	e003      	b.n	801708e <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8017086:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017088:	fab3 f383 	clz	r3, r3
 801708c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 801708e:	429a      	cmp	r2, r3
 8017090:	d106      	bne.n	80170a0 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8017092:	687b      	ldr	r3, [r7, #4]
 8017094:	681b      	ldr	r3, [r3, #0]
 8017096:	2200      	movs	r2, #0
 8017098:	2103      	movs	r1, #3
 801709a:	4618      	mov	r0, r3
 801709c:	f7ff fb1a 	bl	80166d4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80170a0:	687b      	ldr	r3, [r7, #4]
 80170a2:	681b      	ldr	r3, [r3, #0]
 80170a4:	4618      	mov	r0, r3
 80170a6:	f7ff fc43 	bl	8016930 <LL_ADC_IsEnabled>
 80170aa:	4603      	mov	r3, r0
 80170ac:	2b00      	cmp	r3, #0
 80170ae:	f040 813f 	bne.w	8017330 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	6818      	ldr	r0, [r3, #0]
 80170b6:	683b      	ldr	r3, [r7, #0]
 80170b8:	6819      	ldr	r1, [r3, #0]
 80170ba:	683b      	ldr	r3, [r7, #0]
 80170bc:	68db      	ldr	r3, [r3, #12]
 80170be:	461a      	mov	r2, r3
 80170c0:	f7ff fbc4 	bl	801684c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80170c4:	683b      	ldr	r3, [r7, #0]
 80170c6:	68db      	ldr	r3, [r3, #12]
 80170c8:	4a8e      	ldr	r2, [pc, #568]	@ (8017304 <HAL_ADC_ConfigChannel+0x6b8>)
 80170ca:	4293      	cmp	r3, r2
 80170cc:	f040 8130 	bne.w	8017330 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80170d0:	687b      	ldr	r3, [r7, #4]
 80170d2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80170d4:	683b      	ldr	r3, [r7, #0]
 80170d6:	681b      	ldr	r3, [r3, #0]
 80170d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80170dc:	2b00      	cmp	r3, #0
 80170de:	d10b      	bne.n	80170f8 <HAL_ADC_ConfigChannel+0x4ac>
 80170e0:	683b      	ldr	r3, [r7, #0]
 80170e2:	681b      	ldr	r3, [r3, #0]
 80170e4:	0e9b      	lsrs	r3, r3, #26
 80170e6:	3301      	adds	r3, #1
 80170e8:	f003 031f 	and.w	r3, r3, #31
 80170ec:	2b09      	cmp	r3, #9
 80170ee:	bf94      	ite	ls
 80170f0:	2301      	movls	r3, #1
 80170f2:	2300      	movhi	r3, #0
 80170f4:	b2db      	uxtb	r3, r3
 80170f6:	e019      	b.n	801712c <HAL_ADC_ConfigChannel+0x4e0>
 80170f8:	683b      	ldr	r3, [r7, #0]
 80170fa:	681b      	ldr	r3, [r3, #0]
 80170fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80170fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017100:	fa93 f3a3 	rbit	r3, r3
 8017104:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8017106:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017108:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 801710a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801710c:	2b00      	cmp	r3, #0
 801710e:	d101      	bne.n	8017114 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8017110:	2320      	movs	r3, #32
 8017112:	e003      	b.n	801711c <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8017114:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8017116:	fab3 f383 	clz	r3, r3
 801711a:	b2db      	uxtb	r3, r3
 801711c:	3301      	adds	r3, #1
 801711e:	f003 031f 	and.w	r3, r3, #31
 8017122:	2b09      	cmp	r3, #9
 8017124:	bf94      	ite	ls
 8017126:	2301      	movls	r3, #1
 8017128:	2300      	movhi	r3, #0
 801712a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 801712c:	2b00      	cmp	r3, #0
 801712e:	d079      	beq.n	8017224 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8017130:	683b      	ldr	r3, [r7, #0]
 8017132:	681b      	ldr	r3, [r3, #0]
 8017134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017138:	2b00      	cmp	r3, #0
 801713a:	d107      	bne.n	801714c <HAL_ADC_ConfigChannel+0x500>
 801713c:	683b      	ldr	r3, [r7, #0]
 801713e:	681b      	ldr	r3, [r3, #0]
 8017140:	0e9b      	lsrs	r3, r3, #26
 8017142:	3301      	adds	r3, #1
 8017144:	069b      	lsls	r3, r3, #26
 8017146:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 801714a:	e015      	b.n	8017178 <HAL_ADC_ConfigChannel+0x52c>
 801714c:	683b      	ldr	r3, [r7, #0]
 801714e:	681b      	ldr	r3, [r3, #0]
 8017150:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8017152:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017154:	fa93 f3a3 	rbit	r3, r3
 8017158:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 801715a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801715c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 801715e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017160:	2b00      	cmp	r3, #0
 8017162:	d101      	bne.n	8017168 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8017164:	2320      	movs	r3, #32
 8017166:	e003      	b.n	8017170 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8017168:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801716a:	fab3 f383 	clz	r3, r3
 801716e:	b2db      	uxtb	r3, r3
 8017170:	3301      	adds	r3, #1
 8017172:	069b      	lsls	r3, r3, #26
 8017174:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8017178:	683b      	ldr	r3, [r7, #0]
 801717a:	681b      	ldr	r3, [r3, #0]
 801717c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017180:	2b00      	cmp	r3, #0
 8017182:	d109      	bne.n	8017198 <HAL_ADC_ConfigChannel+0x54c>
 8017184:	683b      	ldr	r3, [r7, #0]
 8017186:	681b      	ldr	r3, [r3, #0]
 8017188:	0e9b      	lsrs	r3, r3, #26
 801718a:	3301      	adds	r3, #1
 801718c:	f003 031f 	and.w	r3, r3, #31
 8017190:	2101      	movs	r1, #1
 8017192:	fa01 f303 	lsl.w	r3, r1, r3
 8017196:	e017      	b.n	80171c8 <HAL_ADC_ConfigChannel+0x57c>
 8017198:	683b      	ldr	r3, [r7, #0]
 801719a:	681b      	ldr	r3, [r3, #0]
 801719c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801719e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80171a0:	fa93 f3a3 	rbit	r3, r3
 80171a4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80171a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80171a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80171aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80171ac:	2b00      	cmp	r3, #0
 80171ae:	d101      	bne.n	80171b4 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 80171b0:	2320      	movs	r3, #32
 80171b2:	e003      	b.n	80171bc <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 80171b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80171b6:	fab3 f383 	clz	r3, r3
 80171ba:	b2db      	uxtb	r3, r3
 80171bc:	3301      	adds	r3, #1
 80171be:	f003 031f 	and.w	r3, r3, #31
 80171c2:	2101      	movs	r1, #1
 80171c4:	fa01 f303 	lsl.w	r3, r1, r3
 80171c8:	ea42 0103 	orr.w	r1, r2, r3
 80171cc:	683b      	ldr	r3, [r7, #0]
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80171d4:	2b00      	cmp	r3, #0
 80171d6:	d10a      	bne.n	80171ee <HAL_ADC_ConfigChannel+0x5a2>
 80171d8:	683b      	ldr	r3, [r7, #0]
 80171da:	681b      	ldr	r3, [r3, #0]
 80171dc:	0e9b      	lsrs	r3, r3, #26
 80171de:	3301      	adds	r3, #1
 80171e0:	f003 021f 	and.w	r2, r3, #31
 80171e4:	4613      	mov	r3, r2
 80171e6:	005b      	lsls	r3, r3, #1
 80171e8:	4413      	add	r3, r2
 80171ea:	051b      	lsls	r3, r3, #20
 80171ec:	e018      	b.n	8017220 <HAL_ADC_ConfigChannel+0x5d4>
 80171ee:	683b      	ldr	r3, [r7, #0]
 80171f0:	681b      	ldr	r3, [r3, #0]
 80171f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80171f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80171f6:	fa93 f3a3 	rbit	r3, r3
 80171fa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80171fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80171fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8017200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017202:	2b00      	cmp	r3, #0
 8017204:	d101      	bne.n	801720a <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8017206:	2320      	movs	r3, #32
 8017208:	e003      	b.n	8017212 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 801720a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801720c:	fab3 f383 	clz	r3, r3
 8017210:	b2db      	uxtb	r3, r3
 8017212:	3301      	adds	r3, #1
 8017214:	f003 021f 	and.w	r2, r3, #31
 8017218:	4613      	mov	r3, r2
 801721a:	005b      	lsls	r3, r3, #1
 801721c:	4413      	add	r3, r2
 801721e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8017220:	430b      	orrs	r3, r1
 8017222:	e080      	b.n	8017326 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8017224:	683b      	ldr	r3, [r7, #0]
 8017226:	681b      	ldr	r3, [r3, #0]
 8017228:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801722c:	2b00      	cmp	r3, #0
 801722e:	d107      	bne.n	8017240 <HAL_ADC_ConfigChannel+0x5f4>
 8017230:	683b      	ldr	r3, [r7, #0]
 8017232:	681b      	ldr	r3, [r3, #0]
 8017234:	0e9b      	lsrs	r3, r3, #26
 8017236:	3301      	adds	r3, #1
 8017238:	069b      	lsls	r3, r3, #26
 801723a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 801723e:	e015      	b.n	801726c <HAL_ADC_ConfigChannel+0x620>
 8017240:	683b      	ldr	r3, [r7, #0]
 8017242:	681b      	ldr	r3, [r3, #0]
 8017244:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8017246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017248:	fa93 f3a3 	rbit	r3, r3
 801724c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 801724e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017250:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8017252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017254:	2b00      	cmp	r3, #0
 8017256:	d101      	bne.n	801725c <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8017258:	2320      	movs	r3, #32
 801725a:	e003      	b.n	8017264 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 801725c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801725e:	fab3 f383 	clz	r3, r3
 8017262:	b2db      	uxtb	r3, r3
 8017264:	3301      	adds	r3, #1
 8017266:	069b      	lsls	r3, r3, #26
 8017268:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 801726c:	683b      	ldr	r3, [r7, #0]
 801726e:	681b      	ldr	r3, [r3, #0]
 8017270:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017274:	2b00      	cmp	r3, #0
 8017276:	d109      	bne.n	801728c <HAL_ADC_ConfigChannel+0x640>
 8017278:	683b      	ldr	r3, [r7, #0]
 801727a:	681b      	ldr	r3, [r3, #0]
 801727c:	0e9b      	lsrs	r3, r3, #26
 801727e:	3301      	adds	r3, #1
 8017280:	f003 031f 	and.w	r3, r3, #31
 8017284:	2101      	movs	r1, #1
 8017286:	fa01 f303 	lsl.w	r3, r1, r3
 801728a:	e017      	b.n	80172bc <HAL_ADC_ConfigChannel+0x670>
 801728c:	683b      	ldr	r3, [r7, #0]
 801728e:	681b      	ldr	r3, [r3, #0]
 8017290:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8017292:	6a3b      	ldr	r3, [r7, #32]
 8017294:	fa93 f3a3 	rbit	r3, r3
 8017298:	61fb      	str	r3, [r7, #28]
  return result;
 801729a:	69fb      	ldr	r3, [r7, #28]
 801729c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 801729e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	d101      	bne.n	80172a8 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 80172a4:	2320      	movs	r3, #32
 80172a6:	e003      	b.n	80172b0 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 80172a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172aa:	fab3 f383 	clz	r3, r3
 80172ae:	b2db      	uxtb	r3, r3
 80172b0:	3301      	adds	r3, #1
 80172b2:	f003 031f 	and.w	r3, r3, #31
 80172b6:	2101      	movs	r1, #1
 80172b8:	fa01 f303 	lsl.w	r3, r1, r3
 80172bc:	ea42 0103 	orr.w	r1, r2, r3
 80172c0:	683b      	ldr	r3, [r7, #0]
 80172c2:	681b      	ldr	r3, [r3, #0]
 80172c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80172c8:	2b00      	cmp	r3, #0
 80172ca:	d10d      	bne.n	80172e8 <HAL_ADC_ConfigChannel+0x69c>
 80172cc:	683b      	ldr	r3, [r7, #0]
 80172ce:	681b      	ldr	r3, [r3, #0]
 80172d0:	0e9b      	lsrs	r3, r3, #26
 80172d2:	3301      	adds	r3, #1
 80172d4:	f003 021f 	and.w	r2, r3, #31
 80172d8:	4613      	mov	r3, r2
 80172da:	005b      	lsls	r3, r3, #1
 80172dc:	4413      	add	r3, r2
 80172de:	3b1e      	subs	r3, #30
 80172e0:	051b      	lsls	r3, r3, #20
 80172e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80172e6:	e01d      	b.n	8017324 <HAL_ADC_ConfigChannel+0x6d8>
 80172e8:	683b      	ldr	r3, [r7, #0]
 80172ea:	681b      	ldr	r3, [r3, #0]
 80172ec:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80172ee:	697b      	ldr	r3, [r7, #20]
 80172f0:	fa93 f3a3 	rbit	r3, r3
 80172f4:	613b      	str	r3, [r7, #16]
  return result;
 80172f6:	693b      	ldr	r3, [r7, #16]
 80172f8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80172fa:	69bb      	ldr	r3, [r7, #24]
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d103      	bne.n	8017308 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8017300:	2320      	movs	r3, #32
 8017302:	e005      	b.n	8017310 <HAL_ADC_ConfigChannel+0x6c4>
 8017304:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8017308:	69bb      	ldr	r3, [r7, #24]
 801730a:	fab3 f383 	clz	r3, r3
 801730e:	b2db      	uxtb	r3, r3
 8017310:	3301      	adds	r3, #1
 8017312:	f003 021f 	and.w	r2, r3, #31
 8017316:	4613      	mov	r3, r2
 8017318:	005b      	lsls	r3, r3, #1
 801731a:	4413      	add	r3, r2
 801731c:	3b1e      	subs	r3, #30
 801731e:	051b      	lsls	r3, r3, #20
 8017320:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8017324:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8017326:	683a      	ldr	r2, [r7, #0]
 8017328:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 801732a:	4619      	mov	r1, r3
 801732c:	f7ff fa62 	bl	80167f4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8017330:	683b      	ldr	r3, [r7, #0]
 8017332:	681a      	ldr	r2, [r3, #0]
 8017334:	4b43      	ldr	r3, [pc, #268]	@ (8017444 <HAL_ADC_ConfigChannel+0x7f8>)
 8017336:	4013      	ands	r3, r2
 8017338:	2b00      	cmp	r3, #0
 801733a:	d079      	beq.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 801733c:	4842      	ldr	r0, [pc, #264]	@ (8017448 <HAL_ADC_ConfigChannel+0x7fc>)
 801733e:	f7ff f95b 	bl	80165f8 <LL_ADC_GetCommonPathInternalCh>
 8017342:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8017346:	683b      	ldr	r3, [r7, #0]
 8017348:	681b      	ldr	r3, [r3, #0]
 801734a:	4a40      	ldr	r2, [pc, #256]	@ (801744c <HAL_ADC_ConfigChannel+0x800>)
 801734c:	4293      	cmp	r3, r2
 801734e:	d124      	bne.n	801739a <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8017350:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8017354:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8017358:	2b00      	cmp	r3, #0
 801735a:	d11e      	bne.n	801739a <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	681b      	ldr	r3, [r3, #0]
 8017360:	4a3b      	ldr	r2, [pc, #236]	@ (8017450 <HAL_ADC_ConfigChannel+0x804>)
 8017362:	4293      	cmp	r3, r2
 8017364:	d164      	bne.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8017366:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801736a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801736e:	4619      	mov	r1, r3
 8017370:	4835      	ldr	r0, [pc, #212]	@ (8017448 <HAL_ADC_ConfigChannel+0x7fc>)
 8017372:	f7ff f92e 	bl	80165d2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8017376:	4b37      	ldr	r3, [pc, #220]	@ (8017454 <HAL_ADC_ConfigChannel+0x808>)
 8017378:	681b      	ldr	r3, [r3, #0]
 801737a:	099b      	lsrs	r3, r3, #6
 801737c:	4a36      	ldr	r2, [pc, #216]	@ (8017458 <HAL_ADC_ConfigChannel+0x80c>)
 801737e:	fba2 2303 	umull	r2, r3, r2, r3
 8017382:	099b      	lsrs	r3, r3, #6
 8017384:	3301      	adds	r3, #1
 8017386:	005b      	lsls	r3, r3, #1
 8017388:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 801738a:	e002      	b.n	8017392 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 801738c:	68fb      	ldr	r3, [r7, #12]
 801738e:	3b01      	subs	r3, #1
 8017390:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8017392:	68fb      	ldr	r3, [r7, #12]
 8017394:	2b00      	cmp	r3, #0
 8017396:	d1f9      	bne.n	801738c <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8017398:	e04a      	b.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 801739a:	683b      	ldr	r3, [r7, #0]
 801739c:	681b      	ldr	r3, [r3, #0]
 801739e:	4a2f      	ldr	r2, [pc, #188]	@ (801745c <HAL_ADC_ConfigChannel+0x810>)
 80173a0:	4293      	cmp	r3, r2
 80173a2:	d113      	bne.n	80173cc <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80173a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80173a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80173ac:	2b00      	cmp	r3, #0
 80173ae:	d10d      	bne.n	80173cc <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	681b      	ldr	r3, [r3, #0]
 80173b4:	4a2a      	ldr	r2, [pc, #168]	@ (8017460 <HAL_ADC_ConfigChannel+0x814>)
 80173b6:	4293      	cmp	r3, r2
 80173b8:	d13a      	bne.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80173ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80173be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80173c2:	4619      	mov	r1, r3
 80173c4:	4820      	ldr	r0, [pc, #128]	@ (8017448 <HAL_ADC_ConfigChannel+0x7fc>)
 80173c6:	f7ff f904 	bl	80165d2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80173ca:	e031      	b.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80173cc:	683b      	ldr	r3, [r7, #0]
 80173ce:	681b      	ldr	r3, [r3, #0]
 80173d0:	4a24      	ldr	r2, [pc, #144]	@ (8017464 <HAL_ADC_ConfigChannel+0x818>)
 80173d2:	4293      	cmp	r3, r2
 80173d4:	d113      	bne.n	80173fe <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80173d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80173da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80173de:	2b00      	cmp	r3, #0
 80173e0:	d10d      	bne.n	80173fe <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80173e2:	687b      	ldr	r3, [r7, #4]
 80173e4:	681b      	ldr	r3, [r3, #0]
 80173e6:	4a1a      	ldr	r2, [pc, #104]	@ (8017450 <HAL_ADC_ConfigChannel+0x804>)
 80173e8:	4293      	cmp	r3, r2
 80173ea:	d121      	bne.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80173ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80173f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80173f4:	4619      	mov	r1, r3
 80173f6:	4814      	ldr	r0, [pc, #80]	@ (8017448 <HAL_ADC_ConfigChannel+0x7fc>)
 80173f8:	f7ff f8eb 	bl	80165d2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 80173fc:	e018      	b.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 80173fe:	683b      	ldr	r3, [r7, #0]
 8017400:	681b      	ldr	r3, [r3, #0]
 8017402:	4a19      	ldr	r2, [pc, #100]	@ (8017468 <HAL_ADC_ConfigChannel+0x81c>)
 8017404:	4293      	cmp	r3, r2
 8017406:	d113      	bne.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	681b      	ldr	r3, [r3, #0]
 801740c:	4a10      	ldr	r2, [pc, #64]	@ (8017450 <HAL_ADC_ConfigChannel+0x804>)
 801740e:	4293      	cmp	r3, r2
 8017410:	d00e      	beq.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8017412:	687b      	ldr	r3, [r7, #4]
 8017414:	681b      	ldr	r3, [r3, #0]
 8017416:	4618      	mov	r0, r3
 8017418:	f7ff f8fc 	bl	8016614 <LL_ADC_EnableChannelVDDcore>
 801741c:	e008      	b.n	8017430 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017422:	f043 0220 	orr.w	r2, r3, #32
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 801742a:	2301      	movs	r3, #1
 801742c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	2200      	movs	r2, #0
 8017434:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8017438:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 801743c:	4618      	mov	r0, r3
 801743e:	37d8      	adds	r7, #216	@ 0xd8
 8017440:	46bd      	mov	sp, r7
 8017442:	bd80      	pop	{r7, pc}
 8017444:	80080000 	.word	0x80080000
 8017448:	42028300 	.word	0x42028300
 801744c:	c3210000 	.word	0xc3210000
 8017450:	42028000 	.word	0x42028000
 8017454:	20000000 	.word	0x20000000
 8017458:	053e2d63 	.word	0x053e2d63
 801745c:	43290000 	.word	0x43290000
 8017460:	42028100 	.word	0x42028100
 8017464:	c7520000 	.word	0xc7520000
 8017468:	475a0000 	.word	0x475a0000

0801746c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801746c:	b480      	push	{r7}
 801746e:	b085      	sub	sp, #20
 8017470:	af00      	add	r7, sp, #0
 8017472:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	f003 0307 	and.w	r3, r3, #7
 801747a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801747c:	4b0c      	ldr	r3, [pc, #48]	@ (80174b0 <__NVIC_SetPriorityGrouping+0x44>)
 801747e:	68db      	ldr	r3, [r3, #12]
 8017480:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8017482:	68ba      	ldr	r2, [r7, #8]
 8017484:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8017488:	4013      	ands	r3, r2
 801748a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 801748c:	68fb      	ldr	r3, [r7, #12]
 801748e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8017490:	68bb      	ldr	r3, [r7, #8]
 8017492:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8017494:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8017498:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801749c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801749e:	4a04      	ldr	r2, [pc, #16]	@ (80174b0 <__NVIC_SetPriorityGrouping+0x44>)
 80174a0:	68bb      	ldr	r3, [r7, #8]
 80174a2:	60d3      	str	r3, [r2, #12]
}
 80174a4:	bf00      	nop
 80174a6:	3714      	adds	r7, #20
 80174a8:	46bd      	mov	sp, r7
 80174aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174ae:	4770      	bx	lr
 80174b0:	e000ed00 	.word	0xe000ed00

080174b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80174b4:	b480      	push	{r7}
 80174b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80174b8:	4b04      	ldr	r3, [pc, #16]	@ (80174cc <__NVIC_GetPriorityGrouping+0x18>)
 80174ba:	68db      	ldr	r3, [r3, #12]
 80174bc:	0a1b      	lsrs	r3, r3, #8
 80174be:	f003 0307 	and.w	r3, r3, #7
}
 80174c2:	4618      	mov	r0, r3
 80174c4:	46bd      	mov	sp, r7
 80174c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174ca:	4770      	bx	lr
 80174cc:	e000ed00 	.word	0xe000ed00

080174d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80174d0:	b480      	push	{r7}
 80174d2:	b083      	sub	sp, #12
 80174d4:	af00      	add	r7, sp, #0
 80174d6:	4603      	mov	r3, r0
 80174d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80174da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80174de:	2b00      	cmp	r3, #0
 80174e0:	db0b      	blt.n	80174fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80174e2:	88fb      	ldrh	r3, [r7, #6]
 80174e4:	f003 021f 	and.w	r2, r3, #31
 80174e8:	4907      	ldr	r1, [pc, #28]	@ (8017508 <__NVIC_EnableIRQ+0x38>)
 80174ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80174ee:	095b      	lsrs	r3, r3, #5
 80174f0:	2001      	movs	r0, #1
 80174f2:	fa00 f202 	lsl.w	r2, r0, r2
 80174f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80174fa:	bf00      	nop
 80174fc:	370c      	adds	r7, #12
 80174fe:	46bd      	mov	sp, r7
 8017500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017504:	4770      	bx	lr
 8017506:	bf00      	nop
 8017508:	e000e100 	.word	0xe000e100

0801750c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801750c:	b480      	push	{r7}
 801750e:	b083      	sub	sp, #12
 8017510:	af00      	add	r7, sp, #0
 8017512:	4603      	mov	r3, r0
 8017514:	6039      	str	r1, [r7, #0]
 8017516:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8017518:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801751c:	2b00      	cmp	r3, #0
 801751e:	db0a      	blt.n	8017536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8017520:	683b      	ldr	r3, [r7, #0]
 8017522:	b2da      	uxtb	r2, r3
 8017524:	490c      	ldr	r1, [pc, #48]	@ (8017558 <__NVIC_SetPriority+0x4c>)
 8017526:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801752a:	0112      	lsls	r2, r2, #4
 801752c:	b2d2      	uxtb	r2, r2
 801752e:	440b      	add	r3, r1
 8017530:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8017534:	e00a      	b.n	801754c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8017536:	683b      	ldr	r3, [r7, #0]
 8017538:	b2da      	uxtb	r2, r3
 801753a:	4908      	ldr	r1, [pc, #32]	@ (801755c <__NVIC_SetPriority+0x50>)
 801753c:	88fb      	ldrh	r3, [r7, #6]
 801753e:	f003 030f 	and.w	r3, r3, #15
 8017542:	3b04      	subs	r3, #4
 8017544:	0112      	lsls	r2, r2, #4
 8017546:	b2d2      	uxtb	r2, r2
 8017548:	440b      	add	r3, r1
 801754a:	761a      	strb	r2, [r3, #24]
}
 801754c:	bf00      	nop
 801754e:	370c      	adds	r7, #12
 8017550:	46bd      	mov	sp, r7
 8017552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017556:	4770      	bx	lr
 8017558:	e000e100 	.word	0xe000e100
 801755c:	e000ed00 	.word	0xe000ed00

08017560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8017560:	b480      	push	{r7}
 8017562:	b089      	sub	sp, #36	@ 0x24
 8017564:	af00      	add	r7, sp, #0
 8017566:	60f8      	str	r0, [r7, #12]
 8017568:	60b9      	str	r1, [r7, #8]
 801756a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 801756c:	68fb      	ldr	r3, [r7, #12]
 801756e:	f003 0307 	and.w	r3, r3, #7
 8017572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8017574:	69fb      	ldr	r3, [r7, #28]
 8017576:	f1c3 0307 	rsb	r3, r3, #7
 801757a:	2b04      	cmp	r3, #4
 801757c:	bf28      	it	cs
 801757e:	2304      	movcs	r3, #4
 8017580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8017582:	69fb      	ldr	r3, [r7, #28]
 8017584:	3304      	adds	r3, #4
 8017586:	2b06      	cmp	r3, #6
 8017588:	d902      	bls.n	8017590 <NVIC_EncodePriority+0x30>
 801758a:	69fb      	ldr	r3, [r7, #28]
 801758c:	3b03      	subs	r3, #3
 801758e:	e000      	b.n	8017592 <NVIC_EncodePriority+0x32>
 8017590:	2300      	movs	r3, #0
 8017592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8017594:	f04f 32ff 	mov.w	r2, #4294967295
 8017598:	69bb      	ldr	r3, [r7, #24]
 801759a:	fa02 f303 	lsl.w	r3, r2, r3
 801759e:	43da      	mvns	r2, r3
 80175a0:	68bb      	ldr	r3, [r7, #8]
 80175a2:	401a      	ands	r2, r3
 80175a4:	697b      	ldr	r3, [r7, #20]
 80175a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80175a8:	f04f 31ff 	mov.w	r1, #4294967295
 80175ac:	697b      	ldr	r3, [r7, #20]
 80175ae:	fa01 f303 	lsl.w	r3, r1, r3
 80175b2:	43d9      	mvns	r1, r3
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80175b8:	4313      	orrs	r3, r2
         );
}
 80175ba:	4618      	mov	r0, r3
 80175bc:	3724      	adds	r7, #36	@ 0x24
 80175be:	46bd      	mov	sp, r7
 80175c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175c4:	4770      	bx	lr

080175c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80175c6:	b580      	push	{r7, lr}
 80175c8:	b082      	sub	sp, #8
 80175ca:	af00      	add	r7, sp, #0
 80175cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80175ce:	6878      	ldr	r0, [r7, #4]
 80175d0:	f7ff ff4c 	bl	801746c <__NVIC_SetPriorityGrouping>
}
 80175d4:	bf00      	nop
 80175d6:	3708      	adds	r7, #8
 80175d8:	46bd      	mov	sp, r7
 80175da:	bd80      	pop	{r7, pc}

080175dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80175dc:	b580      	push	{r7, lr}
 80175de:	b086      	sub	sp, #24
 80175e0:	af00      	add	r7, sp, #0
 80175e2:	4603      	mov	r3, r0
 80175e4:	60b9      	str	r1, [r7, #8]
 80175e6:	607a      	str	r2, [r7, #4]
 80175e8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80175ea:	f7ff ff63 	bl	80174b4 <__NVIC_GetPriorityGrouping>
 80175ee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80175f0:	687a      	ldr	r2, [r7, #4]
 80175f2:	68b9      	ldr	r1, [r7, #8]
 80175f4:	6978      	ldr	r0, [r7, #20]
 80175f6:	f7ff ffb3 	bl	8017560 <NVIC_EncodePriority>
 80175fa:	4602      	mov	r2, r0
 80175fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8017600:	4611      	mov	r1, r2
 8017602:	4618      	mov	r0, r3
 8017604:	f7ff ff82 	bl	801750c <__NVIC_SetPriority>
}
 8017608:	bf00      	nop
 801760a:	3718      	adds	r7, #24
 801760c:	46bd      	mov	sp, r7
 801760e:	bd80      	pop	{r7, pc}

08017610 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8017610:	b580      	push	{r7, lr}
 8017612:	b082      	sub	sp, #8
 8017614:	af00      	add	r7, sp, #0
 8017616:	4603      	mov	r3, r0
 8017618:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 801761a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801761e:	4618      	mov	r0, r3
 8017620:	f7ff ff56 	bl	80174d0 <__NVIC_EnableIRQ>
}
 8017624:	bf00      	nop
 8017626:	3708      	adds	r7, #8
 8017628:	46bd      	mov	sp, r7
 801762a:	bd80      	pop	{r7, pc}

0801762c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 801762c:	b480      	push	{r7}
 801762e:	b083      	sub	sp, #12
 8017630:	af00      	add	r7, sp, #0
 8017632:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	3b01      	subs	r3, #1
 8017638:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801763c:	d301      	bcc.n	8017642 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 801763e:	2301      	movs	r3, #1
 8017640:	e00d      	b.n	801765e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8017642:	4a0a      	ldr	r2, [pc, #40]	@ (801766c <HAL_SYSTICK_Config+0x40>)
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	3b01      	subs	r3, #1
 8017648:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 801764a:	4b08      	ldr	r3, [pc, #32]	@ (801766c <HAL_SYSTICK_Config+0x40>)
 801764c:	2200      	movs	r2, #0
 801764e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8017650:	4b06      	ldr	r3, [pc, #24]	@ (801766c <HAL_SYSTICK_Config+0x40>)
 8017652:	681b      	ldr	r3, [r3, #0]
 8017654:	4a05      	ldr	r2, [pc, #20]	@ (801766c <HAL_SYSTICK_Config+0x40>)
 8017656:	f043 0303 	orr.w	r3, r3, #3
 801765a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 801765c:	2300      	movs	r3, #0
}
 801765e:	4618      	mov	r0, r3
 8017660:	370c      	adds	r7, #12
 8017662:	46bd      	mov	sp, r7
 8017664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017668:	4770      	bx	lr
 801766a:	bf00      	nop
 801766c:	e000e010 	.word	0xe000e010

08017670 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8017670:	b480      	push	{r7}
 8017672:	b083      	sub	sp, #12
 8017674:	af00      	add	r7, sp, #0
 8017676:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8017678:	687b      	ldr	r3, [r7, #4]
 801767a:	2b04      	cmp	r3, #4
 801767c:	d844      	bhi.n	8017708 <HAL_SYSTICK_CLKSourceConfig+0x98>
 801767e:	a201      	add	r2, pc, #4	@ (adr r2, 8017684 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8017680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017684:	080176a7 	.word	0x080176a7
 8017688:	080176c5 	.word	0x080176c5
 801768c:	080176e7 	.word	0x080176e7
 8017690:	08017709 	.word	0x08017709
 8017694:	08017699 	.word	0x08017699
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8017698:	4b1f      	ldr	r3, [pc, #124]	@ (8017718 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 801769a:	681b      	ldr	r3, [r3, #0]
 801769c:	4a1e      	ldr	r2, [pc, #120]	@ (8017718 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 801769e:	f043 0304 	orr.w	r3, r3, #4
 80176a2:	6013      	str	r3, [r2, #0]
      break;
 80176a4:	e031      	b.n	801770a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80176a6:	4b1c      	ldr	r3, [pc, #112]	@ (8017718 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80176a8:	681b      	ldr	r3, [r3, #0]
 80176aa:	4a1b      	ldr	r2, [pc, #108]	@ (8017718 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80176ac:	f023 0304 	bic.w	r3, r3, #4
 80176b0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80176b2:	4b1a      	ldr	r3, [pc, #104]	@ (801771c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80176b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80176b8:	4a18      	ldr	r2, [pc, #96]	@ (801771c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80176ba:	f023 030c 	bic.w	r3, r3, #12
 80176be:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80176c2:	e022      	b.n	801770a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80176c4:	4b14      	ldr	r3, [pc, #80]	@ (8017718 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80176c6:	681b      	ldr	r3, [r3, #0]
 80176c8:	4a13      	ldr	r2, [pc, #76]	@ (8017718 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80176ca:	f023 0304 	bic.w	r3, r3, #4
 80176ce:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80176d0:	4b12      	ldr	r3, [pc, #72]	@ (801771c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80176d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80176d6:	f023 030c 	bic.w	r3, r3, #12
 80176da:	4a10      	ldr	r2, [pc, #64]	@ (801771c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80176dc:	f043 0304 	orr.w	r3, r3, #4
 80176e0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80176e4:	e011      	b.n	801770a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80176e6:	4b0c      	ldr	r3, [pc, #48]	@ (8017718 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80176e8:	681b      	ldr	r3, [r3, #0]
 80176ea:	4a0b      	ldr	r2, [pc, #44]	@ (8017718 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80176ec:	f023 0304 	bic.w	r3, r3, #4
 80176f0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80176f2:	4b0a      	ldr	r3, [pc, #40]	@ (801771c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80176f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80176f8:	f023 030c 	bic.w	r3, r3, #12
 80176fc:	4a07      	ldr	r2, [pc, #28]	@ (801771c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80176fe:	f043 0308 	orr.w	r3, r3, #8
 8017702:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8017706:	e000      	b.n	801770a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8017708:	bf00      	nop
  }
}
 801770a:	bf00      	nop
 801770c:	370c      	adds	r7, #12
 801770e:	46bd      	mov	sp, r7
 8017710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017714:	4770      	bx	lr
 8017716:	bf00      	nop
 8017718:	e000e010 	.word	0xe000e010
 801771c:	44020c00 	.word	0x44020c00

08017720 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8017720:	b480      	push	{r7}
 8017722:	b083      	sub	sp, #12
 8017724:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8017726:	4b17      	ldr	r3, [pc, #92]	@ (8017784 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	f003 0304 	and.w	r3, r3, #4
 801772e:	2b00      	cmp	r3, #0
 8017730:	d002      	beq.n	8017738 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8017732:	2304      	movs	r3, #4
 8017734:	607b      	str	r3, [r7, #4]
 8017736:	e01e      	b.n	8017776 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8017738:	4b13      	ldr	r3, [pc, #76]	@ (8017788 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 801773a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801773e:	f003 030c 	and.w	r3, r3, #12
 8017742:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8017744:	683b      	ldr	r3, [r7, #0]
 8017746:	2b08      	cmp	r3, #8
 8017748:	d00f      	beq.n	801776a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 801774a:	683b      	ldr	r3, [r7, #0]
 801774c:	2b08      	cmp	r3, #8
 801774e:	d80f      	bhi.n	8017770 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8017750:	683b      	ldr	r3, [r7, #0]
 8017752:	2b00      	cmp	r3, #0
 8017754:	d003      	beq.n	801775e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8017756:	683b      	ldr	r3, [r7, #0]
 8017758:	2b04      	cmp	r3, #4
 801775a:	d003      	beq.n	8017764 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 801775c:	e008      	b.n	8017770 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 801775e:	2300      	movs	r3, #0
 8017760:	607b      	str	r3, [r7, #4]
        break;
 8017762:	e008      	b.n	8017776 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8017764:	2301      	movs	r3, #1
 8017766:	607b      	str	r3, [r7, #4]
        break;
 8017768:	e005      	b.n	8017776 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 801776a:	2302      	movs	r3, #2
 801776c:	607b      	str	r3, [r7, #4]
        break;
 801776e:	e002      	b.n	8017776 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8017770:	2300      	movs	r3, #0
 8017772:	607b      	str	r3, [r7, #4]
        break;
 8017774:	bf00      	nop
    }
  }
  return systick_source;
 8017776:	687b      	ldr	r3, [r7, #4]
}
 8017778:	4618      	mov	r0, r3
 801777a:	370c      	adds	r7, #12
 801777c:	46bd      	mov	sp, r7
 801777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017782:	4770      	bx	lr
 8017784:	e000e010 	.word	0xe000e010
 8017788:	44020c00 	.word	0x44020c00

0801778c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 801778c:	b480      	push	{r7}
 801778e:	b087      	sub	sp, #28
 8017790:	af00      	add	r7, sp, #0
 8017792:	6078      	str	r0, [r7, #4]
 8017794:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8017796:	2300      	movs	r3, #0
 8017798:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 801779a:	e142      	b.n	8017a22 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 801779c:	683b      	ldr	r3, [r7, #0]
 801779e:	681a      	ldr	r2, [r3, #0]
 80177a0:	2101      	movs	r1, #1
 80177a2:	693b      	ldr	r3, [r7, #16]
 80177a4:	fa01 f303 	lsl.w	r3, r1, r3
 80177a8:	4013      	ands	r3, r2
 80177aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80177ac:	68fb      	ldr	r3, [r7, #12]
 80177ae:	2b00      	cmp	r3, #0
 80177b0:	f000 8134 	beq.w	8017a1c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80177b4:	683b      	ldr	r3, [r7, #0]
 80177b6:	685b      	ldr	r3, [r3, #4]
 80177b8:	2b02      	cmp	r3, #2
 80177ba:	d003      	beq.n	80177c4 <HAL_GPIO_Init+0x38>
 80177bc:	683b      	ldr	r3, [r7, #0]
 80177be:	685b      	ldr	r3, [r3, #4]
 80177c0:	2b12      	cmp	r3, #18
 80177c2:	d125      	bne.n	8017810 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80177c4:	693b      	ldr	r3, [r7, #16]
 80177c6:	08da      	lsrs	r2, r3, #3
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	3208      	adds	r2, #8
 80177cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80177d0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80177d2:	693b      	ldr	r3, [r7, #16]
 80177d4:	f003 0307 	and.w	r3, r3, #7
 80177d8:	009b      	lsls	r3, r3, #2
 80177da:	220f      	movs	r2, #15
 80177dc:	fa02 f303 	lsl.w	r3, r2, r3
 80177e0:	43db      	mvns	r3, r3
 80177e2:	697a      	ldr	r2, [r7, #20]
 80177e4:	4013      	ands	r3, r2
 80177e6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80177e8:	683b      	ldr	r3, [r7, #0]
 80177ea:	691b      	ldr	r3, [r3, #16]
 80177ec:	f003 020f 	and.w	r2, r3, #15
 80177f0:	693b      	ldr	r3, [r7, #16]
 80177f2:	f003 0307 	and.w	r3, r3, #7
 80177f6:	009b      	lsls	r3, r3, #2
 80177f8:	fa02 f303 	lsl.w	r3, r2, r3
 80177fc:	697a      	ldr	r2, [r7, #20]
 80177fe:	4313      	orrs	r3, r2
 8017800:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8017802:	693b      	ldr	r3, [r7, #16]
 8017804:	08da      	lsrs	r2, r3, #3
 8017806:	687b      	ldr	r3, [r7, #4]
 8017808:	3208      	adds	r2, #8
 801780a:	6979      	ldr	r1, [r7, #20]
 801780c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8017810:	687b      	ldr	r3, [r7, #4]
 8017812:	681b      	ldr	r3, [r3, #0]
 8017814:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8017816:	693b      	ldr	r3, [r7, #16]
 8017818:	005b      	lsls	r3, r3, #1
 801781a:	2203      	movs	r2, #3
 801781c:	fa02 f303 	lsl.w	r3, r2, r3
 8017820:	43db      	mvns	r3, r3
 8017822:	697a      	ldr	r2, [r7, #20]
 8017824:	4013      	ands	r3, r2
 8017826:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8017828:	683b      	ldr	r3, [r7, #0]
 801782a:	685b      	ldr	r3, [r3, #4]
 801782c:	f003 0203 	and.w	r2, r3, #3
 8017830:	693b      	ldr	r3, [r7, #16]
 8017832:	005b      	lsls	r3, r3, #1
 8017834:	fa02 f303 	lsl.w	r3, r2, r3
 8017838:	697a      	ldr	r2, [r7, #20]
 801783a:	4313      	orrs	r3, r2
 801783c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 801783e:	687b      	ldr	r3, [r7, #4]
 8017840:	697a      	ldr	r2, [r7, #20]
 8017842:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8017844:	683b      	ldr	r3, [r7, #0]
 8017846:	685b      	ldr	r3, [r3, #4]
 8017848:	2b01      	cmp	r3, #1
 801784a:	d00b      	beq.n	8017864 <HAL_GPIO_Init+0xd8>
 801784c:	683b      	ldr	r3, [r7, #0]
 801784e:	685b      	ldr	r3, [r3, #4]
 8017850:	2b02      	cmp	r3, #2
 8017852:	d007      	beq.n	8017864 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8017854:	683b      	ldr	r3, [r7, #0]
 8017856:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8017858:	2b11      	cmp	r3, #17
 801785a:	d003      	beq.n	8017864 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 801785c:	683b      	ldr	r3, [r7, #0]
 801785e:	685b      	ldr	r3, [r3, #4]
 8017860:	2b12      	cmp	r3, #18
 8017862:	d130      	bne.n	80178c6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8017864:	687b      	ldr	r3, [r7, #4]
 8017866:	689b      	ldr	r3, [r3, #8]
 8017868:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 801786a:	693b      	ldr	r3, [r7, #16]
 801786c:	005b      	lsls	r3, r3, #1
 801786e:	2203      	movs	r2, #3
 8017870:	fa02 f303 	lsl.w	r3, r2, r3
 8017874:	43db      	mvns	r3, r3
 8017876:	697a      	ldr	r2, [r7, #20]
 8017878:	4013      	ands	r3, r2
 801787a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 801787c:	683b      	ldr	r3, [r7, #0]
 801787e:	68da      	ldr	r2, [r3, #12]
 8017880:	693b      	ldr	r3, [r7, #16]
 8017882:	005b      	lsls	r3, r3, #1
 8017884:	fa02 f303 	lsl.w	r3, r2, r3
 8017888:	697a      	ldr	r2, [r7, #20]
 801788a:	4313      	orrs	r3, r2
 801788c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 801788e:	687b      	ldr	r3, [r7, #4]
 8017890:	697a      	ldr	r2, [r7, #20]
 8017892:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8017894:	687b      	ldr	r3, [r7, #4]
 8017896:	685b      	ldr	r3, [r3, #4]
 8017898:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 801789a:	2201      	movs	r2, #1
 801789c:	693b      	ldr	r3, [r7, #16]
 801789e:	fa02 f303 	lsl.w	r3, r2, r3
 80178a2:	43db      	mvns	r3, r3
 80178a4:	697a      	ldr	r2, [r7, #20]
 80178a6:	4013      	ands	r3, r2
 80178a8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80178aa:	683b      	ldr	r3, [r7, #0]
 80178ac:	685b      	ldr	r3, [r3, #4]
 80178ae:	091b      	lsrs	r3, r3, #4
 80178b0:	f003 0201 	and.w	r2, r3, #1
 80178b4:	693b      	ldr	r3, [r7, #16]
 80178b6:	fa02 f303 	lsl.w	r3, r2, r3
 80178ba:	697a      	ldr	r2, [r7, #20]
 80178bc:	4313      	orrs	r3, r2
 80178be:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	697a      	ldr	r2, [r7, #20]
 80178c4:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80178c6:	683b      	ldr	r3, [r7, #0]
 80178c8:	685b      	ldr	r3, [r3, #4]
 80178ca:	f003 0303 	and.w	r3, r3, #3
 80178ce:	2b03      	cmp	r3, #3
 80178d0:	d109      	bne.n	80178e6 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80178d2:	683b      	ldr	r3, [r7, #0]
 80178d4:	685b      	ldr	r3, [r3, #4]
 80178d6:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80178da:	2b03      	cmp	r3, #3
 80178dc:	d11b      	bne.n	8017916 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80178de:	683b      	ldr	r3, [r7, #0]
 80178e0:	689b      	ldr	r3, [r3, #8]
 80178e2:	2b01      	cmp	r3, #1
 80178e4:	d017      	beq.n	8017916 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	68db      	ldr	r3, [r3, #12]
 80178ea:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80178ec:	693b      	ldr	r3, [r7, #16]
 80178ee:	005b      	lsls	r3, r3, #1
 80178f0:	2203      	movs	r2, #3
 80178f2:	fa02 f303 	lsl.w	r3, r2, r3
 80178f6:	43db      	mvns	r3, r3
 80178f8:	697a      	ldr	r2, [r7, #20]
 80178fa:	4013      	ands	r3, r2
 80178fc:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80178fe:	683b      	ldr	r3, [r7, #0]
 8017900:	689a      	ldr	r2, [r3, #8]
 8017902:	693b      	ldr	r3, [r7, #16]
 8017904:	005b      	lsls	r3, r3, #1
 8017906:	fa02 f303 	lsl.w	r3, r2, r3
 801790a:	697a      	ldr	r2, [r7, #20]
 801790c:	4313      	orrs	r3, r2
 801790e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8017910:	687b      	ldr	r3, [r7, #4]
 8017912:	697a      	ldr	r2, [r7, #20]
 8017914:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8017916:	683b      	ldr	r3, [r7, #0]
 8017918:	685b      	ldr	r3, [r3, #4]
 801791a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801791e:	2b00      	cmp	r3, #0
 8017920:	d07c      	beq.n	8017a1c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8017922:	4a47      	ldr	r2, [pc, #284]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 8017924:	693b      	ldr	r3, [r7, #16]
 8017926:	089b      	lsrs	r3, r3, #2
 8017928:	3318      	adds	r3, #24
 801792a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801792e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8017930:	693b      	ldr	r3, [r7, #16]
 8017932:	f003 0303 	and.w	r3, r3, #3
 8017936:	00db      	lsls	r3, r3, #3
 8017938:	220f      	movs	r2, #15
 801793a:	fa02 f303 	lsl.w	r3, r2, r3
 801793e:	43db      	mvns	r3, r3
 8017940:	697a      	ldr	r2, [r7, #20]
 8017942:	4013      	ands	r3, r2
 8017944:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8017946:	687b      	ldr	r3, [r7, #4]
 8017948:	0a9a      	lsrs	r2, r3, #10
 801794a:	4b3e      	ldr	r3, [pc, #248]	@ (8017a44 <HAL_GPIO_Init+0x2b8>)
 801794c:	4013      	ands	r3, r2
 801794e:	693a      	ldr	r2, [r7, #16]
 8017950:	f002 0203 	and.w	r2, r2, #3
 8017954:	00d2      	lsls	r2, r2, #3
 8017956:	4093      	lsls	r3, r2
 8017958:	697a      	ldr	r2, [r7, #20]
 801795a:	4313      	orrs	r3, r2
 801795c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 801795e:	4938      	ldr	r1, [pc, #224]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 8017960:	693b      	ldr	r3, [r7, #16]
 8017962:	089b      	lsrs	r3, r3, #2
 8017964:	3318      	adds	r3, #24
 8017966:	697a      	ldr	r2, [r7, #20]
 8017968:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 801796c:	4b34      	ldr	r3, [pc, #208]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 801796e:	681b      	ldr	r3, [r3, #0]
 8017970:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8017972:	68fb      	ldr	r3, [r7, #12]
 8017974:	43db      	mvns	r3, r3
 8017976:	697a      	ldr	r2, [r7, #20]
 8017978:	4013      	ands	r3, r2
 801797a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 801797c:	683b      	ldr	r3, [r7, #0]
 801797e:	685b      	ldr	r3, [r3, #4]
 8017980:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8017984:	2b00      	cmp	r3, #0
 8017986:	d003      	beq.n	8017990 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8017988:	697a      	ldr	r2, [r7, #20]
 801798a:	68fb      	ldr	r3, [r7, #12]
 801798c:	4313      	orrs	r3, r2
 801798e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8017990:	4a2b      	ldr	r2, [pc, #172]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 8017992:	697b      	ldr	r3, [r7, #20]
 8017994:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8017996:	4b2a      	ldr	r3, [pc, #168]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 8017998:	685b      	ldr	r3, [r3, #4]
 801799a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 801799c:	68fb      	ldr	r3, [r7, #12]
 801799e:	43db      	mvns	r3, r3
 80179a0:	697a      	ldr	r2, [r7, #20]
 80179a2:	4013      	ands	r3, r2
 80179a4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80179a6:	683b      	ldr	r3, [r7, #0]
 80179a8:	685b      	ldr	r3, [r3, #4]
 80179aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d003      	beq.n	80179ba <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80179b2:	697a      	ldr	r2, [r7, #20]
 80179b4:	68fb      	ldr	r3, [r7, #12]
 80179b6:	4313      	orrs	r3, r2
 80179b8:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80179ba:	4a21      	ldr	r2, [pc, #132]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 80179bc:	697b      	ldr	r3, [r7, #20]
 80179be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80179c0:	4b1f      	ldr	r3, [pc, #124]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 80179c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80179c6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80179c8:	68fb      	ldr	r3, [r7, #12]
 80179ca:	43db      	mvns	r3, r3
 80179cc:	697a      	ldr	r2, [r7, #20]
 80179ce:	4013      	ands	r3, r2
 80179d0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80179d2:	683b      	ldr	r3, [r7, #0]
 80179d4:	685b      	ldr	r3, [r3, #4]
 80179d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80179da:	2b00      	cmp	r3, #0
 80179dc:	d003      	beq.n	80179e6 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80179de:	697a      	ldr	r2, [r7, #20]
 80179e0:	68fb      	ldr	r3, [r7, #12]
 80179e2:	4313      	orrs	r3, r2
 80179e4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80179e6:	4a16      	ldr	r2, [pc, #88]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 80179e8:	697b      	ldr	r3, [r7, #20]
 80179ea:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80179ee:	4b14      	ldr	r3, [pc, #80]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 80179f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80179f4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80179f6:	68fb      	ldr	r3, [r7, #12]
 80179f8:	43db      	mvns	r3, r3
 80179fa:	697a      	ldr	r2, [r7, #20]
 80179fc:	4013      	ands	r3, r2
 80179fe:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8017a00:	683b      	ldr	r3, [r7, #0]
 8017a02:	685b      	ldr	r3, [r3, #4]
 8017a04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8017a08:	2b00      	cmp	r3, #0
 8017a0a:	d003      	beq.n	8017a14 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8017a0c:	697a      	ldr	r2, [r7, #20]
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	4313      	orrs	r3, r2
 8017a12:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8017a14:	4a0a      	ldr	r2, [pc, #40]	@ (8017a40 <HAL_GPIO_Init+0x2b4>)
 8017a16:	697b      	ldr	r3, [r7, #20]
 8017a18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8017a1c:	693b      	ldr	r3, [r7, #16]
 8017a1e:	3301      	adds	r3, #1
 8017a20:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8017a22:	683b      	ldr	r3, [r7, #0]
 8017a24:	681a      	ldr	r2, [r3, #0]
 8017a26:	693b      	ldr	r3, [r7, #16]
 8017a28:	fa22 f303 	lsr.w	r3, r2, r3
 8017a2c:	2b00      	cmp	r3, #0
 8017a2e:	f47f aeb5 	bne.w	801779c <HAL_GPIO_Init+0x10>
  }
}
 8017a32:	bf00      	nop
 8017a34:	bf00      	nop
 8017a36:	371c      	adds	r7, #28
 8017a38:	46bd      	mov	sp, r7
 8017a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a3e:	4770      	bx	lr
 8017a40:	44022000 	.word	0x44022000
 8017a44:	002f7f7f 	.word	0x002f7f7f

08017a48 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8017a48:	b480      	push	{r7}
 8017a4a:	b087      	sub	sp, #28
 8017a4c:	af00      	add	r7, sp, #0
 8017a4e:	6078      	str	r0, [r7, #4]
 8017a50:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8017a52:	2300      	movs	r3, #0
 8017a54:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8017a56:	e0a0      	b.n	8017b9a <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8017a58:	2201      	movs	r2, #1
 8017a5a:	697b      	ldr	r3, [r7, #20]
 8017a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8017a60:	683a      	ldr	r2, [r7, #0]
 8017a62:	4013      	ands	r3, r2
 8017a64:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8017a66:	693b      	ldr	r3, [r7, #16]
 8017a68:	2b00      	cmp	r3, #0
 8017a6a:	f000 8093 	beq.w	8017b94 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 8017a6e:	4a52      	ldr	r2, [pc, #328]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017a70:	697b      	ldr	r3, [r7, #20]
 8017a72:	089b      	lsrs	r3, r3, #2
 8017a74:	3318      	adds	r3, #24
 8017a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017a7a:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8017a7c:	697b      	ldr	r3, [r7, #20]
 8017a7e:	f003 0303 	and.w	r3, r3, #3
 8017a82:	00db      	lsls	r3, r3, #3
 8017a84:	220f      	movs	r2, #15
 8017a86:	fa02 f303 	lsl.w	r3, r2, r3
 8017a8a:	68fa      	ldr	r2, [r7, #12]
 8017a8c:	4013      	ands	r3, r2
 8017a8e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	0a9a      	lsrs	r2, r3, #10
 8017a94:	4b49      	ldr	r3, [pc, #292]	@ (8017bbc <HAL_GPIO_DeInit+0x174>)
 8017a96:	4013      	ands	r3, r2
 8017a98:	697a      	ldr	r2, [r7, #20]
 8017a9a:	f002 0203 	and.w	r2, r2, #3
 8017a9e:	00d2      	lsls	r2, r2, #3
 8017aa0:	4093      	lsls	r3, r2
 8017aa2:	68fa      	ldr	r2, [r7, #12]
 8017aa4:	429a      	cmp	r2, r3
 8017aa6:	d136      	bne.n	8017b16 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8017aa8:	4b43      	ldr	r3, [pc, #268]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017aaa:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8017aae:	693b      	ldr	r3, [r7, #16]
 8017ab0:	43db      	mvns	r3, r3
 8017ab2:	4941      	ldr	r1, [pc, #260]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017ab4:	4013      	ands	r3, r2
 8017ab6:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8017aba:	4b3f      	ldr	r3, [pc, #252]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017abc:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8017ac0:	693b      	ldr	r3, [r7, #16]
 8017ac2:	43db      	mvns	r3, r3
 8017ac4:	493c      	ldr	r1, [pc, #240]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017ac6:	4013      	ands	r3, r2
 8017ac8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8017acc:	4b3a      	ldr	r3, [pc, #232]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017ace:	681a      	ldr	r2, [r3, #0]
 8017ad0:	693b      	ldr	r3, [r7, #16]
 8017ad2:	43db      	mvns	r3, r3
 8017ad4:	4938      	ldr	r1, [pc, #224]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017ad6:	4013      	ands	r3, r2
 8017ad8:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8017ada:	4b37      	ldr	r3, [pc, #220]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017adc:	685a      	ldr	r2, [r3, #4]
 8017ade:	693b      	ldr	r3, [r7, #16]
 8017ae0:	43db      	mvns	r3, r3
 8017ae2:	4935      	ldr	r1, [pc, #212]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017ae4:	4013      	ands	r3, r2
 8017ae6:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8017ae8:	697b      	ldr	r3, [r7, #20]
 8017aea:	f003 0303 	and.w	r3, r3, #3
 8017aee:	00db      	lsls	r3, r3, #3
 8017af0:	220f      	movs	r2, #15
 8017af2:	fa02 f303 	lsl.w	r3, r2, r3
 8017af6:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8017af8:	4a2f      	ldr	r2, [pc, #188]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017afa:	697b      	ldr	r3, [r7, #20]
 8017afc:	089b      	lsrs	r3, r3, #2
 8017afe:	3318      	adds	r3, #24
 8017b00:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8017b04:	68fb      	ldr	r3, [r7, #12]
 8017b06:	43da      	mvns	r2, r3
 8017b08:	482b      	ldr	r0, [pc, #172]	@ (8017bb8 <HAL_GPIO_DeInit+0x170>)
 8017b0a:	697b      	ldr	r3, [r7, #20]
 8017b0c:	089b      	lsrs	r3, r3, #2
 8017b0e:	400a      	ands	r2, r1
 8017b10:	3318      	adds	r3, #24
 8017b12:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8017b16:	687b      	ldr	r3, [r7, #4]
 8017b18:	681a      	ldr	r2, [r3, #0]
 8017b1a:	697b      	ldr	r3, [r7, #20]
 8017b1c:	005b      	lsls	r3, r3, #1
 8017b1e:	2103      	movs	r1, #3
 8017b20:	fa01 f303 	lsl.w	r3, r1, r3
 8017b24:	431a      	orrs	r2, r3
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8017b2a:	697b      	ldr	r3, [r7, #20]
 8017b2c:	08da      	lsrs	r2, r3, #3
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	3208      	adds	r2, #8
 8017b32:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017b36:	697b      	ldr	r3, [r7, #20]
 8017b38:	f003 0307 	and.w	r3, r3, #7
 8017b3c:	009b      	lsls	r3, r3, #2
 8017b3e:	220f      	movs	r2, #15
 8017b40:	fa02 f303 	lsl.w	r3, r2, r3
 8017b44:	43db      	mvns	r3, r3
 8017b46:	697a      	ldr	r2, [r7, #20]
 8017b48:	08d2      	lsrs	r2, r2, #3
 8017b4a:	4019      	ands	r1, r3
 8017b4c:	687b      	ldr	r3, [r7, #4]
 8017b4e:	3208      	adds	r2, #8
 8017b50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8017b54:	687b      	ldr	r3, [r7, #4]
 8017b56:	689a      	ldr	r2, [r3, #8]
 8017b58:	697b      	ldr	r3, [r7, #20]
 8017b5a:	005b      	lsls	r3, r3, #1
 8017b5c:	2103      	movs	r1, #3
 8017b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8017b62:	43db      	mvns	r3, r3
 8017b64:	401a      	ands	r2, r3
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	685a      	ldr	r2, [r3, #4]
 8017b6e:	2101      	movs	r1, #1
 8017b70:	697b      	ldr	r3, [r7, #20]
 8017b72:	fa01 f303 	lsl.w	r3, r1, r3
 8017b76:	43db      	mvns	r3, r3
 8017b78:	401a      	ands	r2, r3
 8017b7a:	687b      	ldr	r3, [r7, #4]
 8017b7c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8017b7e:	687b      	ldr	r3, [r7, #4]
 8017b80:	68da      	ldr	r2, [r3, #12]
 8017b82:	697b      	ldr	r3, [r7, #20]
 8017b84:	005b      	lsls	r3, r3, #1
 8017b86:	2103      	movs	r1, #3
 8017b88:	fa01 f303 	lsl.w	r3, r1, r3
 8017b8c:	43db      	mvns	r3, r3
 8017b8e:	401a      	ands	r2, r3
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	60da      	str	r2, [r3, #12]
    }

    position++;
 8017b94:	697b      	ldr	r3, [r7, #20]
 8017b96:	3301      	adds	r3, #1
 8017b98:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8017b9a:	683a      	ldr	r2, [r7, #0]
 8017b9c:	697b      	ldr	r3, [r7, #20]
 8017b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8017ba2:	2b00      	cmp	r3, #0
 8017ba4:	f47f af58 	bne.w	8017a58 <HAL_GPIO_DeInit+0x10>
  }
}
 8017ba8:	bf00      	nop
 8017baa:	bf00      	nop
 8017bac:	371c      	adds	r7, #28
 8017bae:	46bd      	mov	sp, r7
 8017bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bb4:	4770      	bx	lr
 8017bb6:	bf00      	nop
 8017bb8:	44022000 	.word	0x44022000
 8017bbc:	002f7f7f 	.word	0x002f7f7f

08017bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8017bc0:	b480      	push	{r7}
 8017bc2:	b083      	sub	sp, #12
 8017bc4:	af00      	add	r7, sp, #0
 8017bc6:	6078      	str	r0, [r7, #4]
 8017bc8:	460b      	mov	r3, r1
 8017bca:	807b      	strh	r3, [r7, #2]
 8017bcc:	4613      	mov	r3, r2
 8017bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8017bd0:	787b      	ldrb	r3, [r7, #1]
 8017bd2:	2b00      	cmp	r3, #0
 8017bd4:	d003      	beq.n	8017bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8017bd6:	887a      	ldrh	r2, [r7, #2]
 8017bd8:	687b      	ldr	r3, [r7, #4]
 8017bda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8017bdc:	e002      	b.n	8017be4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8017bde:	887a      	ldrh	r2, [r7, #2]
 8017be0:	687b      	ldr	r3, [r7, #4]
 8017be2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8017be4:	bf00      	nop
 8017be6:	370c      	adds	r7, #12
 8017be8:	46bd      	mov	sp, r7
 8017bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bee:	4770      	bx	lr

08017bf0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8017bf0:	b580      	push	{r7, lr}
 8017bf2:	b082      	sub	sp, #8
 8017bf4:	af00      	add	r7, sp, #0
 8017bf6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8017bf8:	687b      	ldr	r3, [r7, #4]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	d101      	bne.n	8017c02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8017bfe:	2301      	movs	r3, #1
 8017c00:	e08d      	b.n	8017d1e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8017c08:	b2db      	uxtb	r3, r3
 8017c0a:	2b00      	cmp	r3, #0
 8017c0c:	d106      	bne.n	8017c1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8017c0e:	687b      	ldr	r3, [r7, #4]
 8017c10:	2200      	movs	r2, #0
 8017c12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8017c16:	6878      	ldr	r0, [r7, #4]
 8017c18:	f000 f8b4 	bl	8017d84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8017c1c:	687b      	ldr	r3, [r7, #4]
 8017c1e:	2224      	movs	r2, #36	@ 0x24
 8017c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	681b      	ldr	r3, [r3, #0]
 8017c28:	681a      	ldr	r2, [r3, #0]
 8017c2a:	687b      	ldr	r3, [r7, #4]
 8017c2c:	681b      	ldr	r3, [r3, #0]
 8017c2e:	f022 0201 	bic.w	r2, r2, #1
 8017c32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8017c34:	687b      	ldr	r3, [r7, #4]
 8017c36:	685a      	ldr	r2, [r3, #4]
 8017c38:	687b      	ldr	r3, [r7, #4]
 8017c3a:	681b      	ldr	r3, [r3, #0]
 8017c3c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8017c40:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8017c42:	687b      	ldr	r3, [r7, #4]
 8017c44:	681b      	ldr	r3, [r3, #0]
 8017c46:	689a      	ldr	r2, [r3, #8]
 8017c48:	687b      	ldr	r3, [r7, #4]
 8017c4a:	681b      	ldr	r3, [r3, #0]
 8017c4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8017c50:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8017c52:	687b      	ldr	r3, [r7, #4]
 8017c54:	68db      	ldr	r3, [r3, #12]
 8017c56:	2b01      	cmp	r3, #1
 8017c58:	d107      	bne.n	8017c6a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	689a      	ldr	r2, [r3, #8]
 8017c5e:	687b      	ldr	r3, [r7, #4]
 8017c60:	681b      	ldr	r3, [r3, #0]
 8017c62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8017c66:	609a      	str	r2, [r3, #8]
 8017c68:	e006      	b.n	8017c78 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8017c6a:	687b      	ldr	r3, [r7, #4]
 8017c6c:	689a      	ldr	r2, [r3, #8]
 8017c6e:	687b      	ldr	r3, [r7, #4]
 8017c70:	681b      	ldr	r3, [r3, #0]
 8017c72:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8017c76:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8017c78:	687b      	ldr	r3, [r7, #4]
 8017c7a:	68db      	ldr	r3, [r3, #12]
 8017c7c:	2b02      	cmp	r3, #2
 8017c7e:	d108      	bne.n	8017c92 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8017c80:	687b      	ldr	r3, [r7, #4]
 8017c82:	681b      	ldr	r3, [r3, #0]
 8017c84:	685a      	ldr	r2, [r3, #4]
 8017c86:	687b      	ldr	r3, [r7, #4]
 8017c88:	681b      	ldr	r3, [r3, #0]
 8017c8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8017c8e:	605a      	str	r2, [r3, #4]
 8017c90:	e007      	b.n	8017ca2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	681b      	ldr	r3, [r3, #0]
 8017c96:	685a      	ldr	r2, [r3, #4]
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	681b      	ldr	r3, [r3, #0]
 8017c9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8017ca0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8017ca2:	687b      	ldr	r3, [r7, #4]
 8017ca4:	681b      	ldr	r3, [r3, #0]
 8017ca6:	685b      	ldr	r3, [r3, #4]
 8017ca8:	687a      	ldr	r2, [r7, #4]
 8017caa:	6812      	ldr	r2, [r2, #0]
 8017cac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8017cb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8017cb4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	681b      	ldr	r3, [r3, #0]
 8017cba:	68da      	ldr	r2, [r3, #12]
 8017cbc:	687b      	ldr	r3, [r7, #4]
 8017cbe:	681b      	ldr	r3, [r3, #0]
 8017cc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8017cc4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	691a      	ldr	r2, [r3, #16]
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	695b      	ldr	r3, [r3, #20]
 8017cce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8017cd2:	687b      	ldr	r3, [r7, #4]
 8017cd4:	699b      	ldr	r3, [r3, #24]
 8017cd6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8017cd8:	687b      	ldr	r3, [r7, #4]
 8017cda:	681b      	ldr	r3, [r3, #0]
 8017cdc:	430a      	orrs	r2, r1
 8017cde:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8017ce0:	687b      	ldr	r3, [r7, #4]
 8017ce2:	69d9      	ldr	r1, [r3, #28]
 8017ce4:	687b      	ldr	r3, [r7, #4]
 8017ce6:	6a1a      	ldr	r2, [r3, #32]
 8017ce8:	687b      	ldr	r3, [r7, #4]
 8017cea:	681b      	ldr	r3, [r3, #0]
 8017cec:	430a      	orrs	r2, r1
 8017cee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	681b      	ldr	r3, [r3, #0]
 8017cf4:	681a      	ldr	r2, [r3, #0]
 8017cf6:	687b      	ldr	r3, [r7, #4]
 8017cf8:	681b      	ldr	r3, [r3, #0]
 8017cfa:	f042 0201 	orr.w	r2, r2, #1
 8017cfe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	2200      	movs	r2, #0
 8017d04:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8017d06:	687b      	ldr	r3, [r7, #4]
 8017d08:	2220      	movs	r2, #32
 8017d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8017d0e:	687b      	ldr	r3, [r7, #4]
 8017d10:	2200      	movs	r2, #0
 8017d12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	2200      	movs	r2, #0
 8017d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8017d1c:	2300      	movs	r3, #0
}
 8017d1e:	4618      	mov	r0, r3
 8017d20:	3708      	adds	r7, #8
 8017d22:	46bd      	mov	sp, r7
 8017d24:	bd80      	pop	{r7, pc}

08017d26 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8017d26:	b580      	push	{r7, lr}
 8017d28:	b082      	sub	sp, #8
 8017d2a:	af00      	add	r7, sp, #0
 8017d2c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	2b00      	cmp	r3, #0
 8017d32:	d101      	bne.n	8017d38 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8017d34:	2301      	movs	r3, #1
 8017d36:	e021      	b.n	8017d7c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	2224      	movs	r2, #36	@ 0x24
 8017d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	681b      	ldr	r3, [r3, #0]
 8017d44:	681a      	ldr	r2, [r3, #0]
 8017d46:	687b      	ldr	r3, [r7, #4]
 8017d48:	681b      	ldr	r3, [r3, #0]
 8017d4a:	f022 0201 	bic.w	r2, r2, #1
 8017d4e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8017d50:	6878      	ldr	r0, [r7, #4]
 8017d52:	f000 f821 	bl	8017d98 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017d56:	687b      	ldr	r3, [r7, #4]
 8017d58:	2200      	movs	r2, #0
 8017d5a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	2200      	movs	r2, #0
 8017d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8017d64:	687b      	ldr	r3, [r7, #4]
 8017d66:	2200      	movs	r2, #0
 8017d68:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8017d6a:	687b      	ldr	r3, [r7, #4]
 8017d6c:	2200      	movs	r2, #0
 8017d6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8017d72:	687b      	ldr	r3, [r7, #4]
 8017d74:	2200      	movs	r2, #0
 8017d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8017d7a:	2300      	movs	r3, #0
}
 8017d7c:	4618      	mov	r0, r3
 8017d7e:	3708      	adds	r7, #8
 8017d80:	46bd      	mov	sp, r7
 8017d82:	bd80      	pop	{r7, pc}

08017d84 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8017d84:	b480      	push	{r7}
 8017d86:	b083      	sub	sp, #12
 8017d88:	af00      	add	r7, sp, #0
 8017d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8017d8c:	bf00      	nop
 8017d8e:	370c      	adds	r7, #12
 8017d90:	46bd      	mov	sp, r7
 8017d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d96:	4770      	bx	lr

08017d98 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8017d98:	b480      	push	{r7}
 8017d9a:	b083      	sub	sp, #12
 8017d9c:	af00      	add	r7, sp, #0
 8017d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8017da0:	bf00      	nop
 8017da2:	370c      	adds	r7, #12
 8017da4:	46bd      	mov	sp, r7
 8017da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017daa:	4770      	bx	lr

08017dac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8017dac:	b580      	push	{r7, lr}
 8017dae:	b088      	sub	sp, #32
 8017db0:	af02      	add	r7, sp, #8
 8017db2:	60f8      	str	r0, [r7, #12]
 8017db4:	607a      	str	r2, [r7, #4]
 8017db6:	461a      	mov	r2, r3
 8017db8:	460b      	mov	r3, r1
 8017dba:	817b      	strh	r3, [r7, #10]
 8017dbc:	4613      	mov	r3, r2
 8017dbe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8017dc0:	68fb      	ldr	r3, [r7, #12]
 8017dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8017dc6:	b2db      	uxtb	r3, r3
 8017dc8:	2b20      	cmp	r3, #32
 8017dca:	f040 80da 	bne.w	8017f82 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8017dce:	68fb      	ldr	r3, [r7, #12]
 8017dd0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8017dd4:	2b01      	cmp	r3, #1
 8017dd6:	d101      	bne.n	8017ddc <HAL_I2C_Master_Transmit+0x30>
 8017dd8:	2302      	movs	r3, #2
 8017dda:	e0d3      	b.n	8017f84 <HAL_I2C_Master_Transmit+0x1d8>
 8017ddc:	68fb      	ldr	r3, [r7, #12]
 8017dde:	2201      	movs	r2, #1
 8017de0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8017de4:	f7fe fbb2 	bl	801654c <HAL_GetTick>
 8017de8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8017dea:	697b      	ldr	r3, [r7, #20]
 8017dec:	9300      	str	r3, [sp, #0]
 8017dee:	2319      	movs	r3, #25
 8017df0:	2201      	movs	r2, #1
 8017df2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8017df6:	68f8      	ldr	r0, [r7, #12]
 8017df8:	f000 fa00 	bl	80181fc <I2C_WaitOnFlagUntilTimeout>
 8017dfc:	4603      	mov	r3, r0
 8017dfe:	2b00      	cmp	r3, #0
 8017e00:	d001      	beq.n	8017e06 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8017e02:	2301      	movs	r3, #1
 8017e04:	e0be      	b.n	8017f84 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8017e06:	68fb      	ldr	r3, [r7, #12]
 8017e08:	2221      	movs	r2, #33	@ 0x21
 8017e0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8017e0e:	68fb      	ldr	r3, [r7, #12]
 8017e10:	2210      	movs	r2, #16
 8017e12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017e16:	68fb      	ldr	r3, [r7, #12]
 8017e18:	2200      	movs	r2, #0
 8017e1a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8017e1c:	68fb      	ldr	r3, [r7, #12]
 8017e1e:	687a      	ldr	r2, [r7, #4]
 8017e20:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8017e22:	68fb      	ldr	r3, [r7, #12]
 8017e24:	893a      	ldrh	r2, [r7, #8]
 8017e26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8017e28:	68fb      	ldr	r3, [r7, #12]
 8017e2a:	2200      	movs	r2, #0
 8017e2c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8017e2e:	68fb      	ldr	r3, [r7, #12]
 8017e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017e32:	b29b      	uxth	r3, r3
 8017e34:	2bff      	cmp	r3, #255	@ 0xff
 8017e36:	d90e      	bls.n	8017e56 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8017e38:	68fb      	ldr	r3, [r7, #12]
 8017e3a:	22ff      	movs	r2, #255	@ 0xff
 8017e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8017e3e:	68fb      	ldr	r3, [r7, #12]
 8017e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017e42:	b2da      	uxtb	r2, r3
 8017e44:	8979      	ldrh	r1, [r7, #10]
 8017e46:	4b51      	ldr	r3, [pc, #324]	@ (8017f8c <HAL_I2C_Master_Transmit+0x1e0>)
 8017e48:	9300      	str	r3, [sp, #0]
 8017e4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8017e4e:	68f8      	ldr	r0, [r7, #12]
 8017e50:	f000 fc24 	bl	801869c <I2C_TransferConfig>
 8017e54:	e06c      	b.n	8017f30 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8017e56:	68fb      	ldr	r3, [r7, #12]
 8017e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017e5a:	b29a      	uxth	r2, r3
 8017e5c:	68fb      	ldr	r3, [r7, #12]
 8017e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8017e60:	68fb      	ldr	r3, [r7, #12]
 8017e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017e64:	b2da      	uxtb	r2, r3
 8017e66:	8979      	ldrh	r1, [r7, #10]
 8017e68:	4b48      	ldr	r3, [pc, #288]	@ (8017f8c <HAL_I2C_Master_Transmit+0x1e0>)
 8017e6a:	9300      	str	r3, [sp, #0]
 8017e6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8017e70:	68f8      	ldr	r0, [r7, #12]
 8017e72:	f000 fc13 	bl	801869c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8017e76:	e05b      	b.n	8017f30 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8017e78:	697a      	ldr	r2, [r7, #20]
 8017e7a:	6a39      	ldr	r1, [r7, #32]
 8017e7c:	68f8      	ldr	r0, [r7, #12]
 8017e7e:	f000 fa16 	bl	80182ae <I2C_WaitOnTXISFlagUntilTimeout>
 8017e82:	4603      	mov	r3, r0
 8017e84:	2b00      	cmp	r3, #0
 8017e86:	d001      	beq.n	8017e8c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8017e88:	2301      	movs	r3, #1
 8017e8a:	e07b      	b.n	8017f84 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8017e8c:	68fb      	ldr	r3, [r7, #12]
 8017e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017e90:	781a      	ldrb	r2, [r3, #0]
 8017e92:	68fb      	ldr	r3, [r7, #12]
 8017e94:	681b      	ldr	r3, [r3, #0]
 8017e96:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8017e98:	68fb      	ldr	r3, [r7, #12]
 8017e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017e9c:	1c5a      	adds	r2, r3, #1
 8017e9e:	68fb      	ldr	r3, [r7, #12]
 8017ea0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8017ea2:	68fb      	ldr	r3, [r7, #12]
 8017ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017ea6:	b29b      	uxth	r3, r3
 8017ea8:	3b01      	subs	r3, #1
 8017eaa:	b29a      	uxth	r2, r3
 8017eac:	68fb      	ldr	r3, [r7, #12]
 8017eae:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8017eb0:	68fb      	ldr	r3, [r7, #12]
 8017eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017eb4:	3b01      	subs	r3, #1
 8017eb6:	b29a      	uxth	r2, r3
 8017eb8:	68fb      	ldr	r3, [r7, #12]
 8017eba:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8017ebc:	68fb      	ldr	r3, [r7, #12]
 8017ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017ec0:	b29b      	uxth	r3, r3
 8017ec2:	2b00      	cmp	r3, #0
 8017ec4:	d034      	beq.n	8017f30 <HAL_I2C_Master_Transmit+0x184>
 8017ec6:	68fb      	ldr	r3, [r7, #12]
 8017ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017eca:	2b00      	cmp	r3, #0
 8017ecc:	d130      	bne.n	8017f30 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8017ece:	697b      	ldr	r3, [r7, #20]
 8017ed0:	9300      	str	r3, [sp, #0]
 8017ed2:	6a3b      	ldr	r3, [r7, #32]
 8017ed4:	2200      	movs	r2, #0
 8017ed6:	2180      	movs	r1, #128	@ 0x80
 8017ed8:	68f8      	ldr	r0, [r7, #12]
 8017eda:	f000 f98f 	bl	80181fc <I2C_WaitOnFlagUntilTimeout>
 8017ede:	4603      	mov	r3, r0
 8017ee0:	2b00      	cmp	r3, #0
 8017ee2:	d001      	beq.n	8017ee8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8017ee4:	2301      	movs	r3, #1
 8017ee6:	e04d      	b.n	8017f84 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8017ee8:	68fb      	ldr	r3, [r7, #12]
 8017eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017eec:	b29b      	uxth	r3, r3
 8017eee:	2bff      	cmp	r3, #255	@ 0xff
 8017ef0:	d90e      	bls.n	8017f10 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8017ef2:	68fb      	ldr	r3, [r7, #12]
 8017ef4:	22ff      	movs	r2, #255	@ 0xff
 8017ef6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8017ef8:	68fb      	ldr	r3, [r7, #12]
 8017efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017efc:	b2da      	uxtb	r2, r3
 8017efe:	8979      	ldrh	r1, [r7, #10]
 8017f00:	2300      	movs	r3, #0
 8017f02:	9300      	str	r3, [sp, #0]
 8017f04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8017f08:	68f8      	ldr	r0, [r7, #12]
 8017f0a:	f000 fbc7 	bl	801869c <I2C_TransferConfig>
 8017f0e:	e00f      	b.n	8017f30 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8017f10:	68fb      	ldr	r3, [r7, #12]
 8017f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017f14:	b29a      	uxth	r2, r3
 8017f16:	68fb      	ldr	r3, [r7, #12]
 8017f18:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8017f1a:	68fb      	ldr	r3, [r7, #12]
 8017f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017f1e:	b2da      	uxtb	r2, r3
 8017f20:	8979      	ldrh	r1, [r7, #10]
 8017f22:	2300      	movs	r3, #0
 8017f24:	9300      	str	r3, [sp, #0]
 8017f26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8017f2a:	68f8      	ldr	r0, [r7, #12]
 8017f2c:	f000 fbb6 	bl	801869c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8017f30:	68fb      	ldr	r3, [r7, #12]
 8017f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017f34:	b29b      	uxth	r3, r3
 8017f36:	2b00      	cmp	r3, #0
 8017f38:	d19e      	bne.n	8017e78 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8017f3a:	697a      	ldr	r2, [r7, #20]
 8017f3c:	6a39      	ldr	r1, [r7, #32]
 8017f3e:	68f8      	ldr	r0, [r7, #12]
 8017f40:	f000 f9fc 	bl	801833c <I2C_WaitOnSTOPFlagUntilTimeout>
 8017f44:	4603      	mov	r3, r0
 8017f46:	2b00      	cmp	r3, #0
 8017f48:	d001      	beq.n	8017f4e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8017f4a:	2301      	movs	r3, #1
 8017f4c:	e01a      	b.n	8017f84 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8017f4e:	68fb      	ldr	r3, [r7, #12]
 8017f50:	681b      	ldr	r3, [r3, #0]
 8017f52:	2220      	movs	r2, #32
 8017f54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8017f56:	68fb      	ldr	r3, [r7, #12]
 8017f58:	681b      	ldr	r3, [r3, #0]
 8017f5a:	6859      	ldr	r1, [r3, #4]
 8017f5c:	68fb      	ldr	r3, [r7, #12]
 8017f5e:	681a      	ldr	r2, [r3, #0]
 8017f60:	4b0b      	ldr	r3, [pc, #44]	@ (8017f90 <HAL_I2C_Master_Transmit+0x1e4>)
 8017f62:	400b      	ands	r3, r1
 8017f64:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8017f66:	68fb      	ldr	r3, [r7, #12]
 8017f68:	2220      	movs	r2, #32
 8017f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8017f6e:	68fb      	ldr	r3, [r7, #12]
 8017f70:	2200      	movs	r2, #0
 8017f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8017f76:	68fb      	ldr	r3, [r7, #12]
 8017f78:	2200      	movs	r2, #0
 8017f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8017f7e:	2300      	movs	r3, #0
 8017f80:	e000      	b.n	8017f84 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8017f82:	2302      	movs	r3, #2
  }
}
 8017f84:	4618      	mov	r0, r3
 8017f86:	3718      	adds	r7, #24
 8017f88:	46bd      	mov	sp, r7
 8017f8a:	bd80      	pop	{r7, pc}
 8017f8c:	80002000 	.word	0x80002000
 8017f90:	fe00e800 	.word	0xfe00e800

08017f94 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8017f94:	b580      	push	{r7, lr}
 8017f96:	b088      	sub	sp, #32
 8017f98:	af02      	add	r7, sp, #8
 8017f9a:	60f8      	str	r0, [r7, #12]
 8017f9c:	607a      	str	r2, [r7, #4]
 8017f9e:	461a      	mov	r2, r3
 8017fa0:	460b      	mov	r3, r1
 8017fa2:	817b      	strh	r3, [r7, #10]
 8017fa4:	4613      	mov	r3, r2
 8017fa6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8017fa8:	68fb      	ldr	r3, [r7, #12]
 8017faa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8017fae:	b2db      	uxtb	r3, r3
 8017fb0:	2b20      	cmp	r3, #32
 8017fb2:	f040 80db 	bne.w	801816c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8017fb6:	68fb      	ldr	r3, [r7, #12]
 8017fb8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8017fbc:	2b01      	cmp	r3, #1
 8017fbe:	d101      	bne.n	8017fc4 <HAL_I2C_Master_Receive+0x30>
 8017fc0:	2302      	movs	r3, #2
 8017fc2:	e0d4      	b.n	801816e <HAL_I2C_Master_Receive+0x1da>
 8017fc4:	68fb      	ldr	r3, [r7, #12]
 8017fc6:	2201      	movs	r2, #1
 8017fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8017fcc:	f7fe fabe 	bl	801654c <HAL_GetTick>
 8017fd0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8017fd2:	697b      	ldr	r3, [r7, #20]
 8017fd4:	9300      	str	r3, [sp, #0]
 8017fd6:	2319      	movs	r3, #25
 8017fd8:	2201      	movs	r2, #1
 8017fda:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8017fde:	68f8      	ldr	r0, [r7, #12]
 8017fe0:	f000 f90c 	bl	80181fc <I2C_WaitOnFlagUntilTimeout>
 8017fe4:	4603      	mov	r3, r0
 8017fe6:	2b00      	cmp	r3, #0
 8017fe8:	d001      	beq.n	8017fee <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8017fea:	2301      	movs	r3, #1
 8017fec:	e0bf      	b.n	801816e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8017fee:	68fb      	ldr	r3, [r7, #12]
 8017ff0:	2222      	movs	r2, #34	@ 0x22
 8017ff2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8017ff6:	68fb      	ldr	r3, [r7, #12]
 8017ff8:	2210      	movs	r2, #16
 8017ffa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017ffe:	68fb      	ldr	r3, [r7, #12]
 8018000:	2200      	movs	r2, #0
 8018002:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8018004:	68fb      	ldr	r3, [r7, #12]
 8018006:	687a      	ldr	r2, [r7, #4]
 8018008:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 801800a:	68fb      	ldr	r3, [r7, #12]
 801800c:	893a      	ldrh	r2, [r7, #8]
 801800e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8018010:	68fb      	ldr	r3, [r7, #12]
 8018012:	2200      	movs	r2, #0
 8018014:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8018016:	68fb      	ldr	r3, [r7, #12]
 8018018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801801a:	b29b      	uxth	r3, r3
 801801c:	2bff      	cmp	r3, #255	@ 0xff
 801801e:	d90e      	bls.n	801803e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8018020:	68fb      	ldr	r3, [r7, #12]
 8018022:	22ff      	movs	r2, #255	@ 0xff
 8018024:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8018026:	68fb      	ldr	r3, [r7, #12]
 8018028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801802a:	b2da      	uxtb	r2, r3
 801802c:	8979      	ldrh	r1, [r7, #10]
 801802e:	4b52      	ldr	r3, [pc, #328]	@ (8018178 <HAL_I2C_Master_Receive+0x1e4>)
 8018030:	9300      	str	r3, [sp, #0]
 8018032:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8018036:	68f8      	ldr	r0, [r7, #12]
 8018038:	f000 fb30 	bl	801869c <I2C_TransferConfig>
 801803c:	e06d      	b.n	801811a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 801803e:	68fb      	ldr	r3, [r7, #12]
 8018040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018042:	b29a      	uxth	r2, r3
 8018044:	68fb      	ldr	r3, [r7, #12]
 8018046:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8018048:	68fb      	ldr	r3, [r7, #12]
 801804a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801804c:	b2da      	uxtb	r2, r3
 801804e:	8979      	ldrh	r1, [r7, #10]
 8018050:	4b49      	ldr	r3, [pc, #292]	@ (8018178 <HAL_I2C_Master_Receive+0x1e4>)
 8018052:	9300      	str	r3, [sp, #0]
 8018054:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8018058:	68f8      	ldr	r0, [r7, #12]
 801805a:	f000 fb1f 	bl	801869c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 801805e:	e05c      	b.n	801811a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8018060:	697a      	ldr	r2, [r7, #20]
 8018062:	6a39      	ldr	r1, [r7, #32]
 8018064:	68f8      	ldr	r0, [r7, #12]
 8018066:	f000 f9ad 	bl	80183c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 801806a:	4603      	mov	r3, r0
 801806c:	2b00      	cmp	r3, #0
 801806e:	d001      	beq.n	8018074 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8018070:	2301      	movs	r3, #1
 8018072:	e07c      	b.n	801816e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8018074:	68fb      	ldr	r3, [r7, #12]
 8018076:	681b      	ldr	r3, [r3, #0]
 8018078:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801807a:	68fb      	ldr	r3, [r7, #12]
 801807c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801807e:	b2d2      	uxtb	r2, r2
 8018080:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8018082:	68fb      	ldr	r3, [r7, #12]
 8018084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018086:	1c5a      	adds	r2, r3, #1
 8018088:	68fb      	ldr	r3, [r7, #12]
 801808a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 801808c:	68fb      	ldr	r3, [r7, #12]
 801808e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018090:	3b01      	subs	r3, #1
 8018092:	b29a      	uxth	r2, r3
 8018094:	68fb      	ldr	r3, [r7, #12]
 8018096:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8018098:	68fb      	ldr	r3, [r7, #12]
 801809a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801809c:	b29b      	uxth	r3, r3
 801809e:	3b01      	subs	r3, #1
 80180a0:	b29a      	uxth	r2, r3
 80180a2:	68fb      	ldr	r3, [r7, #12]
 80180a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80180a6:	68fb      	ldr	r3, [r7, #12]
 80180a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80180aa:	b29b      	uxth	r3, r3
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d034      	beq.n	801811a <HAL_I2C_Master_Receive+0x186>
 80180b0:	68fb      	ldr	r3, [r7, #12]
 80180b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80180b4:	2b00      	cmp	r3, #0
 80180b6:	d130      	bne.n	801811a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80180b8:	697b      	ldr	r3, [r7, #20]
 80180ba:	9300      	str	r3, [sp, #0]
 80180bc:	6a3b      	ldr	r3, [r7, #32]
 80180be:	2200      	movs	r2, #0
 80180c0:	2180      	movs	r1, #128	@ 0x80
 80180c2:	68f8      	ldr	r0, [r7, #12]
 80180c4:	f000 f89a 	bl	80181fc <I2C_WaitOnFlagUntilTimeout>
 80180c8:	4603      	mov	r3, r0
 80180ca:	2b00      	cmp	r3, #0
 80180cc:	d001      	beq.n	80180d2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80180ce:	2301      	movs	r3, #1
 80180d0:	e04d      	b.n	801816e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80180d2:	68fb      	ldr	r3, [r7, #12]
 80180d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80180d6:	b29b      	uxth	r3, r3
 80180d8:	2bff      	cmp	r3, #255	@ 0xff
 80180da:	d90e      	bls.n	80180fa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80180dc:	68fb      	ldr	r3, [r7, #12]
 80180de:	22ff      	movs	r2, #255	@ 0xff
 80180e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80180e2:	68fb      	ldr	r3, [r7, #12]
 80180e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80180e6:	b2da      	uxtb	r2, r3
 80180e8:	8979      	ldrh	r1, [r7, #10]
 80180ea:	2300      	movs	r3, #0
 80180ec:	9300      	str	r3, [sp, #0]
 80180ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80180f2:	68f8      	ldr	r0, [r7, #12]
 80180f4:	f000 fad2 	bl	801869c <I2C_TransferConfig>
 80180f8:	e00f      	b.n	801811a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80180fa:	68fb      	ldr	r3, [r7, #12]
 80180fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80180fe:	b29a      	uxth	r2, r3
 8018100:	68fb      	ldr	r3, [r7, #12]
 8018102:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8018104:	68fb      	ldr	r3, [r7, #12]
 8018106:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018108:	b2da      	uxtb	r2, r3
 801810a:	8979      	ldrh	r1, [r7, #10]
 801810c:	2300      	movs	r3, #0
 801810e:	9300      	str	r3, [sp, #0]
 8018110:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8018114:	68f8      	ldr	r0, [r7, #12]
 8018116:	f000 fac1 	bl	801869c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 801811a:	68fb      	ldr	r3, [r7, #12]
 801811c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801811e:	b29b      	uxth	r3, r3
 8018120:	2b00      	cmp	r3, #0
 8018122:	d19d      	bne.n	8018060 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8018124:	697a      	ldr	r2, [r7, #20]
 8018126:	6a39      	ldr	r1, [r7, #32]
 8018128:	68f8      	ldr	r0, [r7, #12]
 801812a:	f000 f907 	bl	801833c <I2C_WaitOnSTOPFlagUntilTimeout>
 801812e:	4603      	mov	r3, r0
 8018130:	2b00      	cmp	r3, #0
 8018132:	d001      	beq.n	8018138 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8018134:	2301      	movs	r3, #1
 8018136:	e01a      	b.n	801816e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8018138:	68fb      	ldr	r3, [r7, #12]
 801813a:	681b      	ldr	r3, [r3, #0]
 801813c:	2220      	movs	r2, #32
 801813e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8018140:	68fb      	ldr	r3, [r7, #12]
 8018142:	681b      	ldr	r3, [r3, #0]
 8018144:	6859      	ldr	r1, [r3, #4]
 8018146:	68fb      	ldr	r3, [r7, #12]
 8018148:	681a      	ldr	r2, [r3, #0]
 801814a:	4b0c      	ldr	r3, [pc, #48]	@ (801817c <HAL_I2C_Master_Receive+0x1e8>)
 801814c:	400b      	ands	r3, r1
 801814e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8018150:	68fb      	ldr	r3, [r7, #12]
 8018152:	2220      	movs	r2, #32
 8018154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8018158:	68fb      	ldr	r3, [r7, #12]
 801815a:	2200      	movs	r2, #0
 801815c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8018160:	68fb      	ldr	r3, [r7, #12]
 8018162:	2200      	movs	r2, #0
 8018164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8018168:	2300      	movs	r3, #0
 801816a:	e000      	b.n	801816e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 801816c:	2302      	movs	r3, #2
  }
}
 801816e:	4618      	mov	r0, r3
 8018170:	3718      	adds	r7, #24
 8018172:	46bd      	mov	sp, r7
 8018174:	bd80      	pop	{r7, pc}
 8018176:	bf00      	nop
 8018178:	80002400 	.word	0x80002400
 801817c:	fe00e800 	.word	0xfe00e800

08018180 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8018180:	b480      	push	{r7}
 8018182:	b083      	sub	sp, #12
 8018184:	af00      	add	r7, sp, #0
 8018186:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8018188:	687b      	ldr	r3, [r7, #4]
 801818a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801818e:	b2db      	uxtb	r3, r3
}
 8018190:	4618      	mov	r0, r3
 8018192:	370c      	adds	r7, #12
 8018194:	46bd      	mov	sp, r7
 8018196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801819a:	4770      	bx	lr

0801819c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 801819c:	b480      	push	{r7}
 801819e:	b083      	sub	sp, #12
 80181a0:	af00      	add	r7, sp, #0
 80181a2:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80181a4:	687b      	ldr	r3, [r7, #4]
 80181a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80181a8:	4618      	mov	r0, r3
 80181aa:	370c      	adds	r7, #12
 80181ac:	46bd      	mov	sp, r7
 80181ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181b2:	4770      	bx	lr

080181b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80181b4:	b480      	push	{r7}
 80181b6:	b083      	sub	sp, #12
 80181b8:	af00      	add	r7, sp, #0
 80181ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	681b      	ldr	r3, [r3, #0]
 80181c0:	699b      	ldr	r3, [r3, #24]
 80181c2:	f003 0302 	and.w	r3, r3, #2
 80181c6:	2b02      	cmp	r3, #2
 80181c8:	d103      	bne.n	80181d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	681b      	ldr	r3, [r3, #0]
 80181ce:	2200      	movs	r2, #0
 80181d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80181d2:	687b      	ldr	r3, [r7, #4]
 80181d4:	681b      	ldr	r3, [r3, #0]
 80181d6:	699b      	ldr	r3, [r3, #24]
 80181d8:	f003 0301 	and.w	r3, r3, #1
 80181dc:	2b01      	cmp	r3, #1
 80181de:	d007      	beq.n	80181f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80181e0:	687b      	ldr	r3, [r7, #4]
 80181e2:	681b      	ldr	r3, [r3, #0]
 80181e4:	699a      	ldr	r2, [r3, #24]
 80181e6:	687b      	ldr	r3, [r7, #4]
 80181e8:	681b      	ldr	r3, [r3, #0]
 80181ea:	f042 0201 	orr.w	r2, r2, #1
 80181ee:	619a      	str	r2, [r3, #24]
  }
}
 80181f0:	bf00      	nop
 80181f2:	370c      	adds	r7, #12
 80181f4:	46bd      	mov	sp, r7
 80181f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181fa:	4770      	bx	lr

080181fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80181fc:	b580      	push	{r7, lr}
 80181fe:	b084      	sub	sp, #16
 8018200:	af00      	add	r7, sp, #0
 8018202:	60f8      	str	r0, [r7, #12]
 8018204:	60b9      	str	r1, [r7, #8]
 8018206:	603b      	str	r3, [r7, #0]
 8018208:	4613      	mov	r3, r2
 801820a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801820c:	e03b      	b.n	8018286 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801820e:	69ba      	ldr	r2, [r7, #24]
 8018210:	6839      	ldr	r1, [r7, #0]
 8018212:	68f8      	ldr	r0, [r7, #12]
 8018214:	f000 f962 	bl	80184dc <I2C_IsErrorOccurred>
 8018218:	4603      	mov	r3, r0
 801821a:	2b00      	cmp	r3, #0
 801821c:	d001      	beq.n	8018222 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 801821e:	2301      	movs	r3, #1
 8018220:	e041      	b.n	80182a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8018222:	683b      	ldr	r3, [r7, #0]
 8018224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018228:	d02d      	beq.n	8018286 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801822a:	f7fe f98f 	bl	801654c <HAL_GetTick>
 801822e:	4602      	mov	r2, r0
 8018230:	69bb      	ldr	r3, [r7, #24]
 8018232:	1ad3      	subs	r3, r2, r3
 8018234:	683a      	ldr	r2, [r7, #0]
 8018236:	429a      	cmp	r2, r3
 8018238:	d302      	bcc.n	8018240 <I2C_WaitOnFlagUntilTimeout+0x44>
 801823a:	683b      	ldr	r3, [r7, #0]
 801823c:	2b00      	cmp	r3, #0
 801823e:	d122      	bne.n	8018286 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8018240:	68fb      	ldr	r3, [r7, #12]
 8018242:	681b      	ldr	r3, [r3, #0]
 8018244:	699a      	ldr	r2, [r3, #24]
 8018246:	68bb      	ldr	r3, [r7, #8]
 8018248:	4013      	ands	r3, r2
 801824a:	68ba      	ldr	r2, [r7, #8]
 801824c:	429a      	cmp	r2, r3
 801824e:	bf0c      	ite	eq
 8018250:	2301      	moveq	r3, #1
 8018252:	2300      	movne	r3, #0
 8018254:	b2db      	uxtb	r3, r3
 8018256:	461a      	mov	r2, r3
 8018258:	79fb      	ldrb	r3, [r7, #7]
 801825a:	429a      	cmp	r2, r3
 801825c:	d113      	bne.n	8018286 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801825e:	68fb      	ldr	r3, [r7, #12]
 8018260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018262:	f043 0220 	orr.w	r2, r3, #32
 8018266:	68fb      	ldr	r3, [r7, #12]
 8018268:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 801826a:	68fb      	ldr	r3, [r7, #12]
 801826c:	2220      	movs	r2, #32
 801826e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8018272:	68fb      	ldr	r3, [r7, #12]
 8018274:	2200      	movs	r2, #0
 8018276:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 801827a:	68fb      	ldr	r3, [r7, #12]
 801827c:	2200      	movs	r2, #0
 801827e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8018282:	2301      	movs	r3, #1
 8018284:	e00f      	b.n	80182a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8018286:	68fb      	ldr	r3, [r7, #12]
 8018288:	681b      	ldr	r3, [r3, #0]
 801828a:	699a      	ldr	r2, [r3, #24]
 801828c:	68bb      	ldr	r3, [r7, #8]
 801828e:	4013      	ands	r3, r2
 8018290:	68ba      	ldr	r2, [r7, #8]
 8018292:	429a      	cmp	r2, r3
 8018294:	bf0c      	ite	eq
 8018296:	2301      	moveq	r3, #1
 8018298:	2300      	movne	r3, #0
 801829a:	b2db      	uxtb	r3, r3
 801829c:	461a      	mov	r2, r3
 801829e:	79fb      	ldrb	r3, [r7, #7]
 80182a0:	429a      	cmp	r2, r3
 80182a2:	d0b4      	beq.n	801820e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80182a4:	2300      	movs	r3, #0
}
 80182a6:	4618      	mov	r0, r3
 80182a8:	3710      	adds	r7, #16
 80182aa:	46bd      	mov	sp, r7
 80182ac:	bd80      	pop	{r7, pc}

080182ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80182ae:	b580      	push	{r7, lr}
 80182b0:	b084      	sub	sp, #16
 80182b2:	af00      	add	r7, sp, #0
 80182b4:	60f8      	str	r0, [r7, #12]
 80182b6:	60b9      	str	r1, [r7, #8]
 80182b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80182ba:	e033      	b.n	8018324 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80182bc:	687a      	ldr	r2, [r7, #4]
 80182be:	68b9      	ldr	r1, [r7, #8]
 80182c0:	68f8      	ldr	r0, [r7, #12]
 80182c2:	f000 f90b 	bl	80184dc <I2C_IsErrorOccurred>
 80182c6:	4603      	mov	r3, r0
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d001      	beq.n	80182d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80182cc:	2301      	movs	r3, #1
 80182ce:	e031      	b.n	8018334 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80182d0:	68bb      	ldr	r3, [r7, #8]
 80182d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80182d6:	d025      	beq.n	8018324 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80182d8:	f7fe f938 	bl	801654c <HAL_GetTick>
 80182dc:	4602      	mov	r2, r0
 80182de:	687b      	ldr	r3, [r7, #4]
 80182e0:	1ad3      	subs	r3, r2, r3
 80182e2:	68ba      	ldr	r2, [r7, #8]
 80182e4:	429a      	cmp	r2, r3
 80182e6:	d302      	bcc.n	80182ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80182e8:	68bb      	ldr	r3, [r7, #8]
 80182ea:	2b00      	cmp	r3, #0
 80182ec:	d11a      	bne.n	8018324 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80182ee:	68fb      	ldr	r3, [r7, #12]
 80182f0:	681b      	ldr	r3, [r3, #0]
 80182f2:	699b      	ldr	r3, [r3, #24]
 80182f4:	f003 0302 	and.w	r3, r3, #2
 80182f8:	2b02      	cmp	r3, #2
 80182fa:	d013      	beq.n	8018324 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80182fc:	68fb      	ldr	r3, [r7, #12]
 80182fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018300:	f043 0220 	orr.w	r2, r3, #32
 8018304:	68fb      	ldr	r3, [r7, #12]
 8018306:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8018308:	68fb      	ldr	r3, [r7, #12]
 801830a:	2220      	movs	r2, #32
 801830c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8018310:	68fb      	ldr	r3, [r7, #12]
 8018312:	2200      	movs	r2, #0
 8018314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8018318:	68fb      	ldr	r3, [r7, #12]
 801831a:	2200      	movs	r2, #0
 801831c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8018320:	2301      	movs	r3, #1
 8018322:	e007      	b.n	8018334 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8018324:	68fb      	ldr	r3, [r7, #12]
 8018326:	681b      	ldr	r3, [r3, #0]
 8018328:	699b      	ldr	r3, [r3, #24]
 801832a:	f003 0302 	and.w	r3, r3, #2
 801832e:	2b02      	cmp	r3, #2
 8018330:	d1c4      	bne.n	80182bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8018332:	2300      	movs	r3, #0
}
 8018334:	4618      	mov	r0, r3
 8018336:	3710      	adds	r7, #16
 8018338:	46bd      	mov	sp, r7
 801833a:	bd80      	pop	{r7, pc}

0801833c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 801833c:	b580      	push	{r7, lr}
 801833e:	b084      	sub	sp, #16
 8018340:	af00      	add	r7, sp, #0
 8018342:	60f8      	str	r0, [r7, #12]
 8018344:	60b9      	str	r1, [r7, #8]
 8018346:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8018348:	e02f      	b.n	80183aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801834a:	687a      	ldr	r2, [r7, #4]
 801834c:	68b9      	ldr	r1, [r7, #8]
 801834e:	68f8      	ldr	r0, [r7, #12]
 8018350:	f000 f8c4 	bl	80184dc <I2C_IsErrorOccurred>
 8018354:	4603      	mov	r3, r0
 8018356:	2b00      	cmp	r3, #0
 8018358:	d001      	beq.n	801835e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801835a:	2301      	movs	r3, #1
 801835c:	e02d      	b.n	80183ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801835e:	f7fe f8f5 	bl	801654c <HAL_GetTick>
 8018362:	4602      	mov	r2, r0
 8018364:	687b      	ldr	r3, [r7, #4]
 8018366:	1ad3      	subs	r3, r2, r3
 8018368:	68ba      	ldr	r2, [r7, #8]
 801836a:	429a      	cmp	r2, r3
 801836c:	d302      	bcc.n	8018374 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 801836e:	68bb      	ldr	r3, [r7, #8]
 8018370:	2b00      	cmp	r3, #0
 8018372:	d11a      	bne.n	80183aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8018374:	68fb      	ldr	r3, [r7, #12]
 8018376:	681b      	ldr	r3, [r3, #0]
 8018378:	699b      	ldr	r3, [r3, #24]
 801837a:	f003 0320 	and.w	r3, r3, #32
 801837e:	2b20      	cmp	r3, #32
 8018380:	d013      	beq.n	80183aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8018382:	68fb      	ldr	r3, [r7, #12]
 8018384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018386:	f043 0220 	orr.w	r2, r3, #32
 801838a:	68fb      	ldr	r3, [r7, #12]
 801838c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 801838e:	68fb      	ldr	r3, [r7, #12]
 8018390:	2220      	movs	r2, #32
 8018392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8018396:	68fb      	ldr	r3, [r7, #12]
 8018398:	2200      	movs	r2, #0
 801839a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801839e:	68fb      	ldr	r3, [r7, #12]
 80183a0:	2200      	movs	r2, #0
 80183a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80183a6:	2301      	movs	r3, #1
 80183a8:	e007      	b.n	80183ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80183aa:	68fb      	ldr	r3, [r7, #12]
 80183ac:	681b      	ldr	r3, [r3, #0]
 80183ae:	699b      	ldr	r3, [r3, #24]
 80183b0:	f003 0320 	and.w	r3, r3, #32
 80183b4:	2b20      	cmp	r3, #32
 80183b6:	d1c8      	bne.n	801834a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80183b8:	2300      	movs	r3, #0
}
 80183ba:	4618      	mov	r0, r3
 80183bc:	3710      	adds	r7, #16
 80183be:	46bd      	mov	sp, r7
 80183c0:	bd80      	pop	{r7, pc}
	...

080183c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80183c4:	b580      	push	{r7, lr}
 80183c6:	b086      	sub	sp, #24
 80183c8:	af00      	add	r7, sp, #0
 80183ca:	60f8      	str	r0, [r7, #12]
 80183cc:	60b9      	str	r1, [r7, #8]
 80183ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80183d0:	2300      	movs	r3, #0
 80183d2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80183d4:	e071      	b.n	80184ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80183d6:	687a      	ldr	r2, [r7, #4]
 80183d8:	68b9      	ldr	r1, [r7, #8]
 80183da:	68f8      	ldr	r0, [r7, #12]
 80183dc:	f000 f87e 	bl	80184dc <I2C_IsErrorOccurred>
 80183e0:	4603      	mov	r3, r0
 80183e2:	2b00      	cmp	r3, #0
 80183e4:	d001      	beq.n	80183ea <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80183e6:	2301      	movs	r3, #1
 80183e8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80183ea:	68fb      	ldr	r3, [r7, #12]
 80183ec:	681b      	ldr	r3, [r3, #0]
 80183ee:	699b      	ldr	r3, [r3, #24]
 80183f0:	f003 0320 	and.w	r3, r3, #32
 80183f4:	2b20      	cmp	r3, #32
 80183f6:	d13b      	bne.n	8018470 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80183f8:	7dfb      	ldrb	r3, [r7, #23]
 80183fa:	2b00      	cmp	r3, #0
 80183fc:	d138      	bne.n	8018470 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80183fe:	68fb      	ldr	r3, [r7, #12]
 8018400:	681b      	ldr	r3, [r3, #0]
 8018402:	699b      	ldr	r3, [r3, #24]
 8018404:	f003 0304 	and.w	r3, r3, #4
 8018408:	2b04      	cmp	r3, #4
 801840a:	d105      	bne.n	8018418 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 801840c:	68fb      	ldr	r3, [r7, #12]
 801840e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018410:	2b00      	cmp	r3, #0
 8018412:	d001      	beq.n	8018418 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8018414:	2300      	movs	r3, #0
 8018416:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8018418:	68fb      	ldr	r3, [r7, #12]
 801841a:	681b      	ldr	r3, [r3, #0]
 801841c:	699b      	ldr	r3, [r3, #24]
 801841e:	f003 0310 	and.w	r3, r3, #16
 8018422:	2b10      	cmp	r3, #16
 8018424:	d121      	bne.n	801846a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8018426:	68fb      	ldr	r3, [r7, #12]
 8018428:	681b      	ldr	r3, [r3, #0]
 801842a:	2210      	movs	r2, #16
 801842c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 801842e:	68fb      	ldr	r3, [r7, #12]
 8018430:	2204      	movs	r2, #4
 8018432:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8018434:	68fb      	ldr	r3, [r7, #12]
 8018436:	681b      	ldr	r3, [r3, #0]
 8018438:	2220      	movs	r2, #32
 801843a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 801843c:	68fb      	ldr	r3, [r7, #12]
 801843e:	681b      	ldr	r3, [r3, #0]
 8018440:	6859      	ldr	r1, [r3, #4]
 8018442:	68fb      	ldr	r3, [r7, #12]
 8018444:	681a      	ldr	r2, [r3, #0]
 8018446:	4b24      	ldr	r3, [pc, #144]	@ (80184d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8018448:	400b      	ands	r3, r1
 801844a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 801844c:	68fb      	ldr	r3, [r7, #12]
 801844e:	2220      	movs	r2, #32
 8018450:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8018454:	68fb      	ldr	r3, [r7, #12]
 8018456:	2200      	movs	r2, #0
 8018458:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801845c:	68fb      	ldr	r3, [r7, #12]
 801845e:	2200      	movs	r2, #0
 8018460:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8018464:	2301      	movs	r3, #1
 8018466:	75fb      	strb	r3, [r7, #23]
 8018468:	e002      	b.n	8018470 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801846a:	68fb      	ldr	r3, [r7, #12]
 801846c:	2200      	movs	r2, #0
 801846e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8018470:	f7fe f86c 	bl	801654c <HAL_GetTick>
 8018474:	4602      	mov	r2, r0
 8018476:	687b      	ldr	r3, [r7, #4]
 8018478:	1ad3      	subs	r3, r2, r3
 801847a:	68ba      	ldr	r2, [r7, #8]
 801847c:	429a      	cmp	r2, r3
 801847e:	d302      	bcc.n	8018486 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8018480:	68bb      	ldr	r3, [r7, #8]
 8018482:	2b00      	cmp	r3, #0
 8018484:	d119      	bne.n	80184ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8018486:	7dfb      	ldrb	r3, [r7, #23]
 8018488:	2b00      	cmp	r3, #0
 801848a:	d116      	bne.n	80184ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 801848c:	68fb      	ldr	r3, [r7, #12]
 801848e:	681b      	ldr	r3, [r3, #0]
 8018490:	699b      	ldr	r3, [r3, #24]
 8018492:	f003 0304 	and.w	r3, r3, #4
 8018496:	2b04      	cmp	r3, #4
 8018498:	d00f      	beq.n	80184ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801849a:	68fb      	ldr	r3, [r7, #12]
 801849c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801849e:	f043 0220 	orr.w	r2, r3, #32
 80184a2:	68fb      	ldr	r3, [r7, #12]
 80184a4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80184a6:	68fb      	ldr	r3, [r7, #12]
 80184a8:	2220      	movs	r2, #32
 80184aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80184ae:	68fb      	ldr	r3, [r7, #12]
 80184b0:	2200      	movs	r2, #0
 80184b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80184b6:	2301      	movs	r3, #1
 80184b8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80184ba:	68fb      	ldr	r3, [r7, #12]
 80184bc:	681b      	ldr	r3, [r3, #0]
 80184be:	699b      	ldr	r3, [r3, #24]
 80184c0:	f003 0304 	and.w	r3, r3, #4
 80184c4:	2b04      	cmp	r3, #4
 80184c6:	d002      	beq.n	80184ce <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80184c8:	7dfb      	ldrb	r3, [r7, #23]
 80184ca:	2b00      	cmp	r3, #0
 80184cc:	d083      	beq.n	80183d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80184ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80184d0:	4618      	mov	r0, r3
 80184d2:	3718      	adds	r7, #24
 80184d4:	46bd      	mov	sp, r7
 80184d6:	bd80      	pop	{r7, pc}
 80184d8:	fe00e800 	.word	0xfe00e800

080184dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80184dc:	b580      	push	{r7, lr}
 80184de:	b08a      	sub	sp, #40	@ 0x28
 80184e0:	af00      	add	r7, sp, #0
 80184e2:	60f8      	str	r0, [r7, #12]
 80184e4:	60b9      	str	r1, [r7, #8]
 80184e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80184e8:	2300      	movs	r3, #0
 80184ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80184ee:	68fb      	ldr	r3, [r7, #12]
 80184f0:	681b      	ldr	r3, [r3, #0]
 80184f2:	699b      	ldr	r3, [r3, #24]
 80184f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80184f6:	2300      	movs	r3, #0
 80184f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80184fa:	687b      	ldr	r3, [r7, #4]
 80184fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80184fe:	69bb      	ldr	r3, [r7, #24]
 8018500:	f003 0310 	and.w	r3, r3, #16
 8018504:	2b00      	cmp	r3, #0
 8018506:	d068      	beq.n	80185da <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8018508:	68fb      	ldr	r3, [r7, #12]
 801850a:	681b      	ldr	r3, [r3, #0]
 801850c:	2210      	movs	r2, #16
 801850e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8018510:	e049      	b.n	80185a6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8018512:	68bb      	ldr	r3, [r7, #8]
 8018514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018518:	d045      	beq.n	80185a6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 801851a:	f7fe f817 	bl	801654c <HAL_GetTick>
 801851e:	4602      	mov	r2, r0
 8018520:	69fb      	ldr	r3, [r7, #28]
 8018522:	1ad3      	subs	r3, r2, r3
 8018524:	68ba      	ldr	r2, [r7, #8]
 8018526:	429a      	cmp	r2, r3
 8018528:	d302      	bcc.n	8018530 <I2C_IsErrorOccurred+0x54>
 801852a:	68bb      	ldr	r3, [r7, #8]
 801852c:	2b00      	cmp	r3, #0
 801852e:	d13a      	bne.n	80185a6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8018530:	68fb      	ldr	r3, [r7, #12]
 8018532:	681b      	ldr	r3, [r3, #0]
 8018534:	685b      	ldr	r3, [r3, #4]
 8018536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801853a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 801853c:	68fb      	ldr	r3, [r7, #12]
 801853e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018542:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8018544:	68fb      	ldr	r3, [r7, #12]
 8018546:	681b      	ldr	r3, [r3, #0]
 8018548:	699b      	ldr	r3, [r3, #24]
 801854a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801854e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018552:	d121      	bne.n	8018598 <I2C_IsErrorOccurred+0xbc>
 8018554:	697b      	ldr	r3, [r7, #20]
 8018556:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801855a:	d01d      	beq.n	8018598 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 801855c:	7cfb      	ldrb	r3, [r7, #19]
 801855e:	2b20      	cmp	r3, #32
 8018560:	d01a      	beq.n	8018598 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8018562:	68fb      	ldr	r3, [r7, #12]
 8018564:	681b      	ldr	r3, [r3, #0]
 8018566:	685a      	ldr	r2, [r3, #4]
 8018568:	68fb      	ldr	r3, [r7, #12]
 801856a:	681b      	ldr	r3, [r3, #0]
 801856c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8018570:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8018572:	f7fd ffeb 	bl	801654c <HAL_GetTick>
 8018576:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8018578:	e00e      	b.n	8018598 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 801857a:	f7fd ffe7 	bl	801654c <HAL_GetTick>
 801857e:	4602      	mov	r2, r0
 8018580:	69fb      	ldr	r3, [r7, #28]
 8018582:	1ad3      	subs	r3, r2, r3
 8018584:	2b19      	cmp	r3, #25
 8018586:	d907      	bls.n	8018598 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8018588:	6a3b      	ldr	r3, [r7, #32]
 801858a:	f043 0320 	orr.w	r3, r3, #32
 801858e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8018590:	2301      	movs	r3, #1
 8018592:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8018596:	e006      	b.n	80185a6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8018598:	68fb      	ldr	r3, [r7, #12]
 801859a:	681b      	ldr	r3, [r3, #0]
 801859c:	699b      	ldr	r3, [r3, #24]
 801859e:	f003 0320 	and.w	r3, r3, #32
 80185a2:	2b20      	cmp	r3, #32
 80185a4:	d1e9      	bne.n	801857a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80185a6:	68fb      	ldr	r3, [r7, #12]
 80185a8:	681b      	ldr	r3, [r3, #0]
 80185aa:	699b      	ldr	r3, [r3, #24]
 80185ac:	f003 0320 	and.w	r3, r3, #32
 80185b0:	2b20      	cmp	r3, #32
 80185b2:	d003      	beq.n	80185bc <I2C_IsErrorOccurred+0xe0>
 80185b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80185b8:	2b00      	cmp	r3, #0
 80185ba:	d0aa      	beq.n	8018512 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80185bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80185c0:	2b00      	cmp	r3, #0
 80185c2:	d103      	bne.n	80185cc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80185c4:	68fb      	ldr	r3, [r7, #12]
 80185c6:	681b      	ldr	r3, [r3, #0]
 80185c8:	2220      	movs	r2, #32
 80185ca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80185cc:	6a3b      	ldr	r3, [r7, #32]
 80185ce:	f043 0304 	orr.w	r3, r3, #4
 80185d2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80185d4:	2301      	movs	r3, #1
 80185d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80185da:	68fb      	ldr	r3, [r7, #12]
 80185dc:	681b      	ldr	r3, [r3, #0]
 80185de:	699b      	ldr	r3, [r3, #24]
 80185e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80185e2:	69bb      	ldr	r3, [r7, #24]
 80185e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80185e8:	2b00      	cmp	r3, #0
 80185ea:	d00b      	beq.n	8018604 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80185ec:	6a3b      	ldr	r3, [r7, #32]
 80185ee:	f043 0301 	orr.w	r3, r3, #1
 80185f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80185f4:	68fb      	ldr	r3, [r7, #12]
 80185f6:	681b      	ldr	r3, [r3, #0]
 80185f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80185fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80185fe:	2301      	movs	r3, #1
 8018600:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8018604:	69bb      	ldr	r3, [r7, #24]
 8018606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801860a:	2b00      	cmp	r3, #0
 801860c:	d00b      	beq.n	8018626 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 801860e:	6a3b      	ldr	r3, [r7, #32]
 8018610:	f043 0308 	orr.w	r3, r3, #8
 8018614:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8018616:	68fb      	ldr	r3, [r7, #12]
 8018618:	681b      	ldr	r3, [r3, #0]
 801861a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801861e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8018620:	2301      	movs	r3, #1
 8018622:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8018626:	69bb      	ldr	r3, [r7, #24]
 8018628:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801862c:	2b00      	cmp	r3, #0
 801862e:	d00b      	beq.n	8018648 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8018630:	6a3b      	ldr	r3, [r7, #32]
 8018632:	f043 0302 	orr.w	r3, r3, #2
 8018636:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8018638:	68fb      	ldr	r3, [r7, #12]
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018640:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8018642:	2301      	movs	r3, #1
 8018644:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8018648:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801864c:	2b00      	cmp	r3, #0
 801864e:	d01c      	beq.n	801868a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8018650:	68f8      	ldr	r0, [r7, #12]
 8018652:	f7ff fdaf 	bl	80181b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8018656:	68fb      	ldr	r3, [r7, #12]
 8018658:	681b      	ldr	r3, [r3, #0]
 801865a:	6859      	ldr	r1, [r3, #4]
 801865c:	68fb      	ldr	r3, [r7, #12]
 801865e:	681a      	ldr	r2, [r3, #0]
 8018660:	4b0d      	ldr	r3, [pc, #52]	@ (8018698 <I2C_IsErrorOccurred+0x1bc>)
 8018662:	400b      	ands	r3, r1
 8018664:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8018666:	68fb      	ldr	r3, [r7, #12]
 8018668:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801866a:	6a3b      	ldr	r3, [r7, #32]
 801866c:	431a      	orrs	r2, r3
 801866e:	68fb      	ldr	r3, [r7, #12]
 8018670:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8018672:	68fb      	ldr	r3, [r7, #12]
 8018674:	2220      	movs	r2, #32
 8018676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 801867a:	68fb      	ldr	r3, [r7, #12]
 801867c:	2200      	movs	r2, #0
 801867e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8018682:	68fb      	ldr	r3, [r7, #12]
 8018684:	2200      	movs	r2, #0
 8018686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 801868a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801868e:	4618      	mov	r0, r3
 8018690:	3728      	adds	r7, #40	@ 0x28
 8018692:	46bd      	mov	sp, r7
 8018694:	bd80      	pop	{r7, pc}
 8018696:	bf00      	nop
 8018698:	fe00e800 	.word	0xfe00e800

0801869c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 801869c:	b480      	push	{r7}
 801869e:	b087      	sub	sp, #28
 80186a0:	af00      	add	r7, sp, #0
 80186a2:	60f8      	str	r0, [r7, #12]
 80186a4:	607b      	str	r3, [r7, #4]
 80186a6:	460b      	mov	r3, r1
 80186a8:	817b      	strh	r3, [r7, #10]
 80186aa:	4613      	mov	r3, r2
 80186ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80186ae:	897b      	ldrh	r3, [r7, #10]
 80186b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80186b4:	7a7b      	ldrb	r3, [r7, #9]
 80186b6:	041b      	lsls	r3, r3, #16
 80186b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80186bc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80186be:	687b      	ldr	r3, [r7, #4]
 80186c0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80186c2:	6a3b      	ldr	r3, [r7, #32]
 80186c4:	4313      	orrs	r3, r2
 80186c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80186ca:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80186cc:	68fb      	ldr	r3, [r7, #12]
 80186ce:	681b      	ldr	r3, [r3, #0]
 80186d0:	685a      	ldr	r2, [r3, #4]
 80186d2:	6a3b      	ldr	r3, [r7, #32]
 80186d4:	0d5b      	lsrs	r3, r3, #21
 80186d6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80186da:	4b08      	ldr	r3, [pc, #32]	@ (80186fc <I2C_TransferConfig+0x60>)
 80186dc:	430b      	orrs	r3, r1
 80186de:	43db      	mvns	r3, r3
 80186e0:	ea02 0103 	and.w	r1, r2, r3
 80186e4:	68fb      	ldr	r3, [r7, #12]
 80186e6:	681b      	ldr	r3, [r3, #0]
 80186e8:	697a      	ldr	r2, [r7, #20]
 80186ea:	430a      	orrs	r2, r1
 80186ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80186ee:	bf00      	nop
 80186f0:	371c      	adds	r7, #28
 80186f2:	46bd      	mov	sp, r7
 80186f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186f8:	4770      	bx	lr
 80186fa:	bf00      	nop
 80186fc:	03ff63ff 	.word	0x03ff63ff

08018700 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8018700:	b480      	push	{r7}
 8018702:	b083      	sub	sp, #12
 8018704:	af00      	add	r7, sp, #0
 8018706:	6078      	str	r0, [r7, #4]
 8018708:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018710:	b2db      	uxtb	r3, r3
 8018712:	2b20      	cmp	r3, #32
 8018714:	d138      	bne.n	8018788 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8018716:	687b      	ldr	r3, [r7, #4]
 8018718:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801871c:	2b01      	cmp	r3, #1
 801871e:	d101      	bne.n	8018724 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8018720:	2302      	movs	r3, #2
 8018722:	e032      	b.n	801878a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	2201      	movs	r2, #1
 8018728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 801872c:	687b      	ldr	r3, [r7, #4]
 801872e:	2224      	movs	r2, #36	@ 0x24
 8018730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8018734:	687b      	ldr	r3, [r7, #4]
 8018736:	681b      	ldr	r3, [r3, #0]
 8018738:	681a      	ldr	r2, [r3, #0]
 801873a:	687b      	ldr	r3, [r7, #4]
 801873c:	681b      	ldr	r3, [r3, #0]
 801873e:	f022 0201 	bic.w	r2, r2, #1
 8018742:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8018744:	687b      	ldr	r3, [r7, #4]
 8018746:	681b      	ldr	r3, [r3, #0]
 8018748:	681a      	ldr	r2, [r3, #0]
 801874a:	687b      	ldr	r3, [r7, #4]
 801874c:	681b      	ldr	r3, [r3, #0]
 801874e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8018752:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8018754:	687b      	ldr	r3, [r7, #4]
 8018756:	681b      	ldr	r3, [r3, #0]
 8018758:	6819      	ldr	r1, [r3, #0]
 801875a:	687b      	ldr	r3, [r7, #4]
 801875c:	681b      	ldr	r3, [r3, #0]
 801875e:	683a      	ldr	r2, [r7, #0]
 8018760:	430a      	orrs	r2, r1
 8018762:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8018764:	687b      	ldr	r3, [r7, #4]
 8018766:	681b      	ldr	r3, [r3, #0]
 8018768:	681a      	ldr	r2, [r3, #0]
 801876a:	687b      	ldr	r3, [r7, #4]
 801876c:	681b      	ldr	r3, [r3, #0]
 801876e:	f042 0201 	orr.w	r2, r2, #1
 8018772:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8018774:	687b      	ldr	r3, [r7, #4]
 8018776:	2220      	movs	r2, #32
 8018778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801877c:	687b      	ldr	r3, [r7, #4]
 801877e:	2200      	movs	r2, #0
 8018780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8018784:	2300      	movs	r3, #0
 8018786:	e000      	b.n	801878a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8018788:	2302      	movs	r3, #2
  }
}
 801878a:	4618      	mov	r0, r3
 801878c:	370c      	adds	r7, #12
 801878e:	46bd      	mov	sp, r7
 8018790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018794:	4770      	bx	lr

08018796 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8018796:	b480      	push	{r7}
 8018798:	b085      	sub	sp, #20
 801879a:	af00      	add	r7, sp, #0
 801879c:	6078      	str	r0, [r7, #4]
 801879e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80187a0:	687b      	ldr	r3, [r7, #4]
 80187a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80187a6:	b2db      	uxtb	r3, r3
 80187a8:	2b20      	cmp	r3, #32
 80187aa:	d139      	bne.n	8018820 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80187ac:	687b      	ldr	r3, [r7, #4]
 80187ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80187b2:	2b01      	cmp	r3, #1
 80187b4:	d101      	bne.n	80187ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80187b6:	2302      	movs	r3, #2
 80187b8:	e033      	b.n	8018822 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80187ba:	687b      	ldr	r3, [r7, #4]
 80187bc:	2201      	movs	r2, #1
 80187be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80187c2:	687b      	ldr	r3, [r7, #4]
 80187c4:	2224      	movs	r2, #36	@ 0x24
 80187c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80187ca:	687b      	ldr	r3, [r7, #4]
 80187cc:	681b      	ldr	r3, [r3, #0]
 80187ce:	681a      	ldr	r2, [r3, #0]
 80187d0:	687b      	ldr	r3, [r7, #4]
 80187d2:	681b      	ldr	r3, [r3, #0]
 80187d4:	f022 0201 	bic.w	r2, r2, #1
 80187d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80187da:	687b      	ldr	r3, [r7, #4]
 80187dc:	681b      	ldr	r3, [r3, #0]
 80187de:	681b      	ldr	r3, [r3, #0]
 80187e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80187e2:	68fb      	ldr	r3, [r7, #12]
 80187e4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80187e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80187ea:	683b      	ldr	r3, [r7, #0]
 80187ec:	021b      	lsls	r3, r3, #8
 80187ee:	68fa      	ldr	r2, [r7, #12]
 80187f0:	4313      	orrs	r3, r2
 80187f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80187f4:	687b      	ldr	r3, [r7, #4]
 80187f6:	681b      	ldr	r3, [r3, #0]
 80187f8:	68fa      	ldr	r2, [r7, #12]
 80187fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	681b      	ldr	r3, [r3, #0]
 8018800:	681a      	ldr	r2, [r3, #0]
 8018802:	687b      	ldr	r3, [r7, #4]
 8018804:	681b      	ldr	r3, [r3, #0]
 8018806:	f042 0201 	orr.w	r2, r2, #1
 801880a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 801880c:	687b      	ldr	r3, [r7, #4]
 801880e:	2220      	movs	r2, #32
 8018810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8018814:	687b      	ldr	r3, [r7, #4]
 8018816:	2200      	movs	r2, #0
 8018818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 801881c:	2300      	movs	r3, #0
 801881e:	e000      	b.n	8018822 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8018820:	2302      	movs	r3, #2
  }
}
 8018822:	4618      	mov	r0, r3
 8018824:	3714      	adds	r7, #20
 8018826:	46bd      	mov	sp, r7
 8018828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801882c:	4770      	bx	lr
	...

08018830 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8018830:	b480      	push	{r7}
 8018832:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8018834:	4b05      	ldr	r3, [pc, #20]	@ (801884c <HAL_ICACHE_Enable+0x1c>)
 8018836:	681b      	ldr	r3, [r3, #0]
 8018838:	4a04      	ldr	r2, [pc, #16]	@ (801884c <HAL_ICACHE_Enable+0x1c>)
 801883a:	f043 0301 	orr.w	r3, r3, #1
 801883e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8018840:	2300      	movs	r3, #0
}
 8018842:	4618      	mov	r0, r3
 8018844:	46bd      	mov	sp, r7
 8018846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801884a:	4770      	bx	lr
 801884c:	40030400 	.word	0x40030400

08018850 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8018850:	b580      	push	{r7, lr}
 8018852:	b088      	sub	sp, #32
 8018854:	af00      	add	r7, sp, #0
 8018856:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8018858:	687b      	ldr	r3, [r7, #4]
 801885a:	2b00      	cmp	r3, #0
 801885c:	d102      	bne.n	8018864 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 801885e:	2301      	movs	r3, #1
 8018860:	f000 bc28 	b.w	80190b4 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8018864:	4b94      	ldr	r3, [pc, #592]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018866:	69db      	ldr	r3, [r3, #28]
 8018868:	f003 0318 	and.w	r3, r3, #24
 801886c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 801886e:	4b92      	ldr	r3, [pc, #584]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018872:	f003 0303 	and.w	r3, r3, #3
 8018876:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	681b      	ldr	r3, [r3, #0]
 801887c:	f003 0310 	and.w	r3, r3, #16
 8018880:	2b00      	cmp	r3, #0
 8018882:	d05b      	beq.n	801893c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8018884:	69fb      	ldr	r3, [r7, #28]
 8018886:	2b08      	cmp	r3, #8
 8018888:	d005      	beq.n	8018896 <HAL_RCC_OscConfig+0x46>
 801888a:	69fb      	ldr	r3, [r7, #28]
 801888c:	2b18      	cmp	r3, #24
 801888e:	d114      	bne.n	80188ba <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8018890:	69bb      	ldr	r3, [r7, #24]
 8018892:	2b02      	cmp	r3, #2
 8018894:	d111      	bne.n	80188ba <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8018896:	687b      	ldr	r3, [r7, #4]
 8018898:	69db      	ldr	r3, [r3, #28]
 801889a:	2b00      	cmp	r3, #0
 801889c:	d102      	bne.n	80188a4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 801889e:	2301      	movs	r3, #1
 80188a0:	f000 bc08 	b.w	80190b4 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80188a4:	4b84      	ldr	r3, [pc, #528]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80188a6:	699b      	ldr	r3, [r3, #24]
 80188a8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	6a1b      	ldr	r3, [r3, #32]
 80188b0:	041b      	lsls	r3, r3, #16
 80188b2:	4981      	ldr	r1, [pc, #516]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80188b4:	4313      	orrs	r3, r2
 80188b6:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80188b8:	e040      	b.n	801893c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80188ba:	687b      	ldr	r3, [r7, #4]
 80188bc:	69db      	ldr	r3, [r3, #28]
 80188be:	2b00      	cmp	r3, #0
 80188c0:	d023      	beq.n	801890a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80188c2:	4b7d      	ldr	r3, [pc, #500]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80188c4:	681b      	ldr	r3, [r3, #0]
 80188c6:	4a7c      	ldr	r2, [pc, #496]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80188c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80188cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80188ce:	f7fd fe3d 	bl	801654c <HAL_GetTick>
 80188d2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80188d4:	e008      	b.n	80188e8 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80188d6:	f7fd fe39 	bl	801654c <HAL_GetTick>
 80188da:	4602      	mov	r2, r0
 80188dc:	697b      	ldr	r3, [r7, #20]
 80188de:	1ad3      	subs	r3, r2, r3
 80188e0:	2b02      	cmp	r3, #2
 80188e2:	d901      	bls.n	80188e8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80188e4:	2303      	movs	r3, #3
 80188e6:	e3e5      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80188e8:	4b73      	ldr	r3, [pc, #460]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80188ea:	681b      	ldr	r3, [r3, #0]
 80188ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80188f0:	2b00      	cmp	r3, #0
 80188f2:	d0f0      	beq.n	80188d6 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80188f4:	4b70      	ldr	r3, [pc, #448]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80188f6:	699b      	ldr	r3, [r3, #24]
 80188f8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80188fc:	687b      	ldr	r3, [r7, #4]
 80188fe:	6a1b      	ldr	r3, [r3, #32]
 8018900:	041b      	lsls	r3, r3, #16
 8018902:	496d      	ldr	r1, [pc, #436]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018904:	4313      	orrs	r3, r2
 8018906:	618b      	str	r3, [r1, #24]
 8018908:	e018      	b.n	801893c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 801890a:	4b6b      	ldr	r3, [pc, #428]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 801890c:	681b      	ldr	r3, [r3, #0]
 801890e:	4a6a      	ldr	r2, [pc, #424]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018910:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8018914:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018916:	f7fd fe19 	bl	801654c <HAL_GetTick>
 801891a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 801891c:	e008      	b.n	8018930 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 801891e:	f7fd fe15 	bl	801654c <HAL_GetTick>
 8018922:	4602      	mov	r2, r0
 8018924:	697b      	ldr	r3, [r7, #20]
 8018926:	1ad3      	subs	r3, r2, r3
 8018928:	2b02      	cmp	r3, #2
 801892a:	d901      	bls.n	8018930 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 801892c:	2303      	movs	r3, #3
 801892e:	e3c1      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8018930:	4b61      	ldr	r3, [pc, #388]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018932:	681b      	ldr	r3, [r3, #0]
 8018934:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8018938:	2b00      	cmp	r3, #0
 801893a:	d1f0      	bne.n	801891e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	681b      	ldr	r3, [r3, #0]
 8018940:	f003 0301 	and.w	r3, r3, #1
 8018944:	2b00      	cmp	r3, #0
 8018946:	f000 80a0 	beq.w	8018a8a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 801894a:	69fb      	ldr	r3, [r7, #28]
 801894c:	2b10      	cmp	r3, #16
 801894e:	d005      	beq.n	801895c <HAL_RCC_OscConfig+0x10c>
 8018950:	69fb      	ldr	r3, [r7, #28]
 8018952:	2b18      	cmp	r3, #24
 8018954:	d109      	bne.n	801896a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8018956:	69bb      	ldr	r3, [r7, #24]
 8018958:	2b03      	cmp	r3, #3
 801895a:	d106      	bne.n	801896a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 801895c:	687b      	ldr	r3, [r7, #4]
 801895e:	685b      	ldr	r3, [r3, #4]
 8018960:	2b00      	cmp	r3, #0
 8018962:	f040 8092 	bne.w	8018a8a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8018966:	2301      	movs	r3, #1
 8018968:	e3a4      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 801896a:	687b      	ldr	r3, [r7, #4]
 801896c:	685b      	ldr	r3, [r3, #4]
 801896e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018972:	d106      	bne.n	8018982 <HAL_RCC_OscConfig+0x132>
 8018974:	4b50      	ldr	r3, [pc, #320]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018976:	681b      	ldr	r3, [r3, #0]
 8018978:	4a4f      	ldr	r2, [pc, #316]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 801897a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801897e:	6013      	str	r3, [r2, #0]
 8018980:	e058      	b.n	8018a34 <HAL_RCC_OscConfig+0x1e4>
 8018982:	687b      	ldr	r3, [r7, #4]
 8018984:	685b      	ldr	r3, [r3, #4]
 8018986:	2b00      	cmp	r3, #0
 8018988:	d112      	bne.n	80189b0 <HAL_RCC_OscConfig+0x160>
 801898a:	4b4b      	ldr	r3, [pc, #300]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 801898c:	681b      	ldr	r3, [r3, #0]
 801898e:	4a4a      	ldr	r2, [pc, #296]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018990:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8018994:	6013      	str	r3, [r2, #0]
 8018996:	4b48      	ldr	r3, [pc, #288]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018998:	681b      	ldr	r3, [r3, #0]
 801899a:	4a47      	ldr	r2, [pc, #284]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 801899c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80189a0:	6013      	str	r3, [r2, #0]
 80189a2:	4b45      	ldr	r3, [pc, #276]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189a4:	681b      	ldr	r3, [r3, #0]
 80189a6:	4a44      	ldr	r2, [pc, #272]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80189ac:	6013      	str	r3, [r2, #0]
 80189ae:	e041      	b.n	8018a34 <HAL_RCC_OscConfig+0x1e4>
 80189b0:	687b      	ldr	r3, [r7, #4]
 80189b2:	685b      	ldr	r3, [r3, #4]
 80189b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80189b8:	d112      	bne.n	80189e0 <HAL_RCC_OscConfig+0x190>
 80189ba:	4b3f      	ldr	r3, [pc, #252]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189bc:	681b      	ldr	r3, [r3, #0]
 80189be:	4a3e      	ldr	r2, [pc, #248]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80189c4:	6013      	str	r3, [r2, #0]
 80189c6:	4b3c      	ldr	r3, [pc, #240]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189c8:	681b      	ldr	r3, [r3, #0]
 80189ca:	4a3b      	ldr	r2, [pc, #236]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80189d0:	6013      	str	r3, [r2, #0]
 80189d2:	4b39      	ldr	r3, [pc, #228]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189d4:	681b      	ldr	r3, [r3, #0]
 80189d6:	4a38      	ldr	r2, [pc, #224]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80189dc:	6013      	str	r3, [r2, #0]
 80189de:	e029      	b.n	8018a34 <HAL_RCC_OscConfig+0x1e4>
 80189e0:	687b      	ldr	r3, [r7, #4]
 80189e2:	685b      	ldr	r3, [r3, #4]
 80189e4:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80189e8:	d112      	bne.n	8018a10 <HAL_RCC_OscConfig+0x1c0>
 80189ea:	4b33      	ldr	r3, [pc, #204]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189ec:	681b      	ldr	r3, [r3, #0]
 80189ee:	4a32      	ldr	r2, [pc, #200]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80189f4:	6013      	str	r3, [r2, #0]
 80189f6:	4b30      	ldr	r3, [pc, #192]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189f8:	681b      	ldr	r3, [r3, #0]
 80189fa:	4a2f      	ldr	r2, [pc, #188]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 80189fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8018a00:	6013      	str	r3, [r2, #0]
 8018a02:	4b2d      	ldr	r3, [pc, #180]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a04:	681b      	ldr	r3, [r3, #0]
 8018a06:	4a2c      	ldr	r2, [pc, #176]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8018a0c:	6013      	str	r3, [r2, #0]
 8018a0e:	e011      	b.n	8018a34 <HAL_RCC_OscConfig+0x1e4>
 8018a10:	4b29      	ldr	r3, [pc, #164]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a12:	681b      	ldr	r3, [r3, #0]
 8018a14:	4a28      	ldr	r2, [pc, #160]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8018a1a:	6013      	str	r3, [r2, #0]
 8018a1c:	4b26      	ldr	r3, [pc, #152]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a1e:	681b      	ldr	r3, [r3, #0]
 8018a20:	4a25      	ldr	r2, [pc, #148]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8018a26:	6013      	str	r3, [r2, #0]
 8018a28:	4b23      	ldr	r3, [pc, #140]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a2a:	681b      	ldr	r3, [r3, #0]
 8018a2c:	4a22      	ldr	r2, [pc, #136]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a2e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8018a32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8018a34:	687b      	ldr	r3, [r7, #4]
 8018a36:	685b      	ldr	r3, [r3, #4]
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	d013      	beq.n	8018a64 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018a3c:	f7fd fd86 	bl	801654c <HAL_GetTick>
 8018a40:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8018a42:	e008      	b.n	8018a56 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8018a44:	f7fd fd82 	bl	801654c <HAL_GetTick>
 8018a48:	4602      	mov	r2, r0
 8018a4a:	697b      	ldr	r3, [r7, #20]
 8018a4c:	1ad3      	subs	r3, r2, r3
 8018a4e:	2b64      	cmp	r3, #100	@ 0x64
 8018a50:	d901      	bls.n	8018a56 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8018a52:	2303      	movs	r3, #3
 8018a54:	e32e      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8018a56:	4b18      	ldr	r3, [pc, #96]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a58:	681b      	ldr	r3, [r3, #0]
 8018a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018a5e:	2b00      	cmp	r3, #0
 8018a60:	d0f0      	beq.n	8018a44 <HAL_RCC_OscConfig+0x1f4>
 8018a62:	e012      	b.n	8018a8a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018a64:	f7fd fd72 	bl	801654c <HAL_GetTick>
 8018a68:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8018a6a:	e008      	b.n	8018a7e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8018a6c:	f7fd fd6e 	bl	801654c <HAL_GetTick>
 8018a70:	4602      	mov	r2, r0
 8018a72:	697b      	ldr	r3, [r7, #20]
 8018a74:	1ad3      	subs	r3, r2, r3
 8018a76:	2b64      	cmp	r3, #100	@ 0x64
 8018a78:	d901      	bls.n	8018a7e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8018a7a:	2303      	movs	r3, #3
 8018a7c:	e31a      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8018a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8018ab8 <HAL_RCC_OscConfig+0x268>)
 8018a80:	681b      	ldr	r3, [r3, #0]
 8018a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018a86:	2b00      	cmp	r3, #0
 8018a88:	d1f0      	bne.n	8018a6c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8018a8a:	687b      	ldr	r3, [r7, #4]
 8018a8c:	681b      	ldr	r3, [r3, #0]
 8018a8e:	f003 0302 	and.w	r3, r3, #2
 8018a92:	2b00      	cmp	r3, #0
 8018a94:	f000 809a 	beq.w	8018bcc <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8018a98:	69fb      	ldr	r3, [r7, #28]
 8018a9a:	2b00      	cmp	r3, #0
 8018a9c:	d005      	beq.n	8018aaa <HAL_RCC_OscConfig+0x25a>
 8018a9e:	69fb      	ldr	r3, [r7, #28]
 8018aa0:	2b18      	cmp	r3, #24
 8018aa2:	d149      	bne.n	8018b38 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8018aa4:	69bb      	ldr	r3, [r7, #24]
 8018aa6:	2b01      	cmp	r3, #1
 8018aa8:	d146      	bne.n	8018b38 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	68db      	ldr	r3, [r3, #12]
 8018aae:	2b00      	cmp	r3, #0
 8018ab0:	d104      	bne.n	8018abc <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8018ab2:	2301      	movs	r3, #1
 8018ab4:	e2fe      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
 8018ab6:	bf00      	nop
 8018ab8:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8018abc:	69fb      	ldr	r3, [r7, #28]
 8018abe:	2b00      	cmp	r3, #0
 8018ac0:	d11c      	bne.n	8018afc <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8018ac2:	4b9a      	ldr	r3, [pc, #616]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018ac4:	681b      	ldr	r3, [r3, #0]
 8018ac6:	f003 0218 	and.w	r2, r3, #24
 8018aca:	687b      	ldr	r3, [r7, #4]
 8018acc:	691b      	ldr	r3, [r3, #16]
 8018ace:	429a      	cmp	r2, r3
 8018ad0:	d014      	beq.n	8018afc <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8018ad2:	4b96      	ldr	r3, [pc, #600]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018ad4:	681b      	ldr	r3, [r3, #0]
 8018ad6:	f023 0218 	bic.w	r2, r3, #24
 8018ada:	687b      	ldr	r3, [r7, #4]
 8018adc:	691b      	ldr	r3, [r3, #16]
 8018ade:	4993      	ldr	r1, [pc, #588]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018ae0:	4313      	orrs	r3, r2
 8018ae2:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8018ae4:	f000 fdd0 	bl	8019688 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8018ae8:	4b91      	ldr	r3, [pc, #580]	@ (8018d30 <HAL_RCC_OscConfig+0x4e0>)
 8018aea:	681b      	ldr	r3, [r3, #0]
 8018aec:	4618      	mov	r0, r3
 8018aee:	f7fd fca3 	bl	8016438 <HAL_InitTick>
 8018af2:	4603      	mov	r3, r0
 8018af4:	2b00      	cmp	r3, #0
 8018af6:	d001      	beq.n	8018afc <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8018af8:	2301      	movs	r3, #1
 8018afa:	e2db      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018afc:	f7fd fd26 	bl	801654c <HAL_GetTick>
 8018b00:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8018b02:	e008      	b.n	8018b16 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8018b04:	f7fd fd22 	bl	801654c <HAL_GetTick>
 8018b08:	4602      	mov	r2, r0
 8018b0a:	697b      	ldr	r3, [r7, #20]
 8018b0c:	1ad3      	subs	r3, r2, r3
 8018b0e:	2b02      	cmp	r3, #2
 8018b10:	d901      	bls.n	8018b16 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8018b12:	2303      	movs	r3, #3
 8018b14:	e2ce      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8018b16:	4b85      	ldr	r3, [pc, #532]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b18:	681b      	ldr	r3, [r3, #0]
 8018b1a:	f003 0302 	and.w	r3, r3, #2
 8018b1e:	2b00      	cmp	r3, #0
 8018b20:	d0f0      	beq.n	8018b04 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8018b22:	4b82      	ldr	r3, [pc, #520]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b24:	691b      	ldr	r3, [r3, #16]
 8018b26:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8018b2a:	687b      	ldr	r3, [r7, #4]
 8018b2c:	695b      	ldr	r3, [r3, #20]
 8018b2e:	041b      	lsls	r3, r3, #16
 8018b30:	497e      	ldr	r1, [pc, #504]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b32:	4313      	orrs	r3, r2
 8018b34:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8018b36:	e049      	b.n	8018bcc <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8018b38:	687b      	ldr	r3, [r7, #4]
 8018b3a:	68db      	ldr	r3, [r3, #12]
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	d02c      	beq.n	8018b9a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8018b40:	4b7a      	ldr	r3, [pc, #488]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b42:	681b      	ldr	r3, [r3, #0]
 8018b44:	f023 0218 	bic.w	r2, r3, #24
 8018b48:	687b      	ldr	r3, [r7, #4]
 8018b4a:	691b      	ldr	r3, [r3, #16]
 8018b4c:	4977      	ldr	r1, [pc, #476]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b4e:	4313      	orrs	r3, r2
 8018b50:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8018b52:	4b76      	ldr	r3, [pc, #472]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b54:	681b      	ldr	r3, [r3, #0]
 8018b56:	4a75      	ldr	r2, [pc, #468]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b58:	f043 0301 	orr.w	r3, r3, #1
 8018b5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018b5e:	f7fd fcf5 	bl	801654c <HAL_GetTick>
 8018b62:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8018b64:	e008      	b.n	8018b78 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8018b66:	f7fd fcf1 	bl	801654c <HAL_GetTick>
 8018b6a:	4602      	mov	r2, r0
 8018b6c:	697b      	ldr	r3, [r7, #20]
 8018b6e:	1ad3      	subs	r3, r2, r3
 8018b70:	2b02      	cmp	r3, #2
 8018b72:	d901      	bls.n	8018b78 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8018b74:	2303      	movs	r3, #3
 8018b76:	e29d      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8018b78:	4b6c      	ldr	r3, [pc, #432]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b7a:	681b      	ldr	r3, [r3, #0]
 8018b7c:	f003 0302 	and.w	r3, r3, #2
 8018b80:	2b00      	cmp	r3, #0
 8018b82:	d0f0      	beq.n	8018b66 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8018b84:	4b69      	ldr	r3, [pc, #420]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b86:	691b      	ldr	r3, [r3, #16]
 8018b88:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8018b8c:	687b      	ldr	r3, [r7, #4]
 8018b8e:	695b      	ldr	r3, [r3, #20]
 8018b90:	041b      	lsls	r3, r3, #16
 8018b92:	4966      	ldr	r1, [pc, #408]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b94:	4313      	orrs	r3, r2
 8018b96:	610b      	str	r3, [r1, #16]
 8018b98:	e018      	b.n	8018bcc <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8018b9a:	4b64      	ldr	r3, [pc, #400]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018b9c:	681b      	ldr	r3, [r3, #0]
 8018b9e:	4a63      	ldr	r2, [pc, #396]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018ba0:	f023 0301 	bic.w	r3, r3, #1
 8018ba4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018ba6:	f7fd fcd1 	bl	801654c <HAL_GetTick>
 8018baa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8018bac:	e008      	b.n	8018bc0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8018bae:	f7fd fccd 	bl	801654c <HAL_GetTick>
 8018bb2:	4602      	mov	r2, r0
 8018bb4:	697b      	ldr	r3, [r7, #20]
 8018bb6:	1ad3      	subs	r3, r2, r3
 8018bb8:	2b02      	cmp	r3, #2
 8018bba:	d901      	bls.n	8018bc0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8018bbc:	2303      	movs	r3, #3
 8018bbe:	e279      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8018bc0:	4b5a      	ldr	r3, [pc, #360]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018bc2:	681b      	ldr	r3, [r3, #0]
 8018bc4:	f003 0302 	and.w	r3, r3, #2
 8018bc8:	2b00      	cmp	r3, #0
 8018bca:	d1f0      	bne.n	8018bae <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8018bcc:	687b      	ldr	r3, [r7, #4]
 8018bce:	681b      	ldr	r3, [r3, #0]
 8018bd0:	f003 0308 	and.w	r3, r3, #8
 8018bd4:	2b00      	cmp	r3, #0
 8018bd6:	d03c      	beq.n	8018c52 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8018bd8:	687b      	ldr	r3, [r7, #4]
 8018bda:	699b      	ldr	r3, [r3, #24]
 8018bdc:	2b00      	cmp	r3, #0
 8018bde:	d01c      	beq.n	8018c1a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8018be0:	4b52      	ldr	r3, [pc, #328]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018be2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018be6:	4a51      	ldr	r2, [pc, #324]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018be8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8018bec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018bf0:	f7fd fcac 	bl	801654c <HAL_GetTick>
 8018bf4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8018bf6:	e008      	b.n	8018c0a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8018bf8:	f7fd fca8 	bl	801654c <HAL_GetTick>
 8018bfc:	4602      	mov	r2, r0
 8018bfe:	697b      	ldr	r3, [r7, #20]
 8018c00:	1ad3      	subs	r3, r2, r3
 8018c02:	2b02      	cmp	r3, #2
 8018c04:	d901      	bls.n	8018c0a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8018c06:	2303      	movs	r3, #3
 8018c08:	e254      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8018c0a:	4b48      	ldr	r3, [pc, #288]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018c0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018c10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018c14:	2b00      	cmp	r3, #0
 8018c16:	d0ef      	beq.n	8018bf8 <HAL_RCC_OscConfig+0x3a8>
 8018c18:	e01b      	b.n	8018c52 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8018c1a:	4b44      	ldr	r3, [pc, #272]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018c1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018c20:	4a42      	ldr	r2, [pc, #264]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018c22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8018c26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018c2a:	f7fd fc8f 	bl	801654c <HAL_GetTick>
 8018c2e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8018c30:	e008      	b.n	8018c44 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8018c32:	f7fd fc8b 	bl	801654c <HAL_GetTick>
 8018c36:	4602      	mov	r2, r0
 8018c38:	697b      	ldr	r3, [r7, #20]
 8018c3a:	1ad3      	subs	r3, r2, r3
 8018c3c:	2b02      	cmp	r3, #2
 8018c3e:	d901      	bls.n	8018c44 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8018c40:	2303      	movs	r3, #3
 8018c42:	e237      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8018c44:	4b39      	ldr	r3, [pc, #228]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018c46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018c4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018c4e:	2b00      	cmp	r3, #0
 8018c50:	d1ef      	bne.n	8018c32 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8018c52:	687b      	ldr	r3, [r7, #4]
 8018c54:	681b      	ldr	r3, [r3, #0]
 8018c56:	f003 0304 	and.w	r3, r3, #4
 8018c5a:	2b00      	cmp	r3, #0
 8018c5c:	f000 80d2 	beq.w	8018e04 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8018c60:	4b34      	ldr	r3, [pc, #208]	@ (8018d34 <HAL_RCC_OscConfig+0x4e4>)
 8018c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c64:	f003 0301 	and.w	r3, r3, #1
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	d118      	bne.n	8018c9e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8018c6c:	4b31      	ldr	r3, [pc, #196]	@ (8018d34 <HAL_RCC_OscConfig+0x4e4>)
 8018c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c70:	4a30      	ldr	r2, [pc, #192]	@ (8018d34 <HAL_RCC_OscConfig+0x4e4>)
 8018c72:	f043 0301 	orr.w	r3, r3, #1
 8018c76:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8018c78:	f7fd fc68 	bl	801654c <HAL_GetTick>
 8018c7c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8018c7e:	e008      	b.n	8018c92 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8018c80:	f7fd fc64 	bl	801654c <HAL_GetTick>
 8018c84:	4602      	mov	r2, r0
 8018c86:	697b      	ldr	r3, [r7, #20]
 8018c88:	1ad3      	subs	r3, r2, r3
 8018c8a:	2b02      	cmp	r3, #2
 8018c8c:	d901      	bls.n	8018c92 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8018c8e:	2303      	movs	r3, #3
 8018c90:	e210      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8018c92:	4b28      	ldr	r3, [pc, #160]	@ (8018d34 <HAL_RCC_OscConfig+0x4e4>)
 8018c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c96:	f003 0301 	and.w	r3, r3, #1
 8018c9a:	2b00      	cmp	r3, #0
 8018c9c:	d0f0      	beq.n	8018c80 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8018c9e:	687b      	ldr	r3, [r7, #4]
 8018ca0:	689b      	ldr	r3, [r3, #8]
 8018ca2:	2b01      	cmp	r3, #1
 8018ca4:	d108      	bne.n	8018cb8 <HAL_RCC_OscConfig+0x468>
 8018ca6:	4b21      	ldr	r3, [pc, #132]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018ca8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018cac:	4a1f      	ldr	r2, [pc, #124]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018cae:	f043 0301 	orr.w	r3, r3, #1
 8018cb2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018cb6:	e074      	b.n	8018da2 <HAL_RCC_OscConfig+0x552>
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	689b      	ldr	r3, [r3, #8]
 8018cbc:	2b00      	cmp	r3, #0
 8018cbe:	d118      	bne.n	8018cf2 <HAL_RCC_OscConfig+0x4a2>
 8018cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018cc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018cc6:	4a19      	ldr	r2, [pc, #100]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018cc8:	f023 0301 	bic.w	r3, r3, #1
 8018ccc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018cd0:	4b16      	ldr	r3, [pc, #88]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018cd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018cd6:	4a15      	ldr	r2, [pc, #84]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018cd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8018cdc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018ce0:	4b12      	ldr	r3, [pc, #72]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018ce2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018ce6:	4a11      	ldr	r2, [pc, #68]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018ce8:	f023 0304 	bic.w	r3, r3, #4
 8018cec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018cf0:	e057      	b.n	8018da2 <HAL_RCC_OscConfig+0x552>
 8018cf2:	687b      	ldr	r3, [r7, #4]
 8018cf4:	689b      	ldr	r3, [r3, #8]
 8018cf6:	2b05      	cmp	r3, #5
 8018cf8:	d11e      	bne.n	8018d38 <HAL_RCC_OscConfig+0x4e8>
 8018cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018cfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018d00:	4a0a      	ldr	r2, [pc, #40]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018d02:	f043 0304 	orr.w	r3, r3, #4
 8018d06:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018d0a:	4b08      	ldr	r3, [pc, #32]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018d0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018d10:	4a06      	ldr	r2, [pc, #24]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018d12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8018d16:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018d1a:	4b04      	ldr	r3, [pc, #16]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018d1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018d20:	4a02      	ldr	r2, [pc, #8]	@ (8018d2c <HAL_RCC_OscConfig+0x4dc>)
 8018d22:	f043 0301 	orr.w	r3, r3, #1
 8018d26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018d2a:	e03a      	b.n	8018da2 <HAL_RCC_OscConfig+0x552>
 8018d2c:	44020c00 	.word	0x44020c00
 8018d30:	200000fc 	.word	0x200000fc
 8018d34:	44020800 	.word	0x44020800
 8018d38:	687b      	ldr	r3, [r7, #4]
 8018d3a:	689b      	ldr	r3, [r3, #8]
 8018d3c:	2b85      	cmp	r3, #133	@ 0x85
 8018d3e:	d118      	bne.n	8018d72 <HAL_RCC_OscConfig+0x522>
 8018d40:	4ba2      	ldr	r3, [pc, #648]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018d46:	4aa1      	ldr	r2, [pc, #644]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d48:	f043 0304 	orr.w	r3, r3, #4
 8018d4c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018d50:	4b9e      	ldr	r3, [pc, #632]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018d56:	4a9d      	ldr	r2, [pc, #628]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018d5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018d60:	4b9a      	ldr	r3, [pc, #616]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018d66:	4a99      	ldr	r2, [pc, #612]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d68:	f043 0301 	orr.w	r3, r3, #1
 8018d6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018d70:	e017      	b.n	8018da2 <HAL_RCC_OscConfig+0x552>
 8018d72:	4b96      	ldr	r3, [pc, #600]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018d78:	4a94      	ldr	r2, [pc, #592]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d7a:	f023 0301 	bic.w	r3, r3, #1
 8018d7e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018d82:	4b92      	ldr	r3, [pc, #584]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018d88:	4a90      	ldr	r2, [pc, #576]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d8a:	f023 0304 	bic.w	r3, r3, #4
 8018d8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018d92:	4b8e      	ldr	r3, [pc, #568]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018d98:	4a8c      	ldr	r2, [pc, #560]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018d9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8018d9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8018da2:	687b      	ldr	r3, [r7, #4]
 8018da4:	689b      	ldr	r3, [r3, #8]
 8018da6:	2b00      	cmp	r3, #0
 8018da8:	d016      	beq.n	8018dd8 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018daa:	f7fd fbcf 	bl	801654c <HAL_GetTick>
 8018dae:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8018db0:	e00a      	b.n	8018dc8 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8018db2:	f7fd fbcb 	bl	801654c <HAL_GetTick>
 8018db6:	4602      	mov	r2, r0
 8018db8:	697b      	ldr	r3, [r7, #20]
 8018dba:	1ad3      	subs	r3, r2, r3
 8018dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8018dc0:	4293      	cmp	r3, r2
 8018dc2:	d901      	bls.n	8018dc8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8018dc4:	2303      	movs	r3, #3
 8018dc6:	e175      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8018dc8:	4b80      	ldr	r3, [pc, #512]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018dca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018dce:	f003 0302 	and.w	r3, r3, #2
 8018dd2:	2b00      	cmp	r3, #0
 8018dd4:	d0ed      	beq.n	8018db2 <HAL_RCC_OscConfig+0x562>
 8018dd6:	e015      	b.n	8018e04 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018dd8:	f7fd fbb8 	bl	801654c <HAL_GetTick>
 8018ddc:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8018dde:	e00a      	b.n	8018df6 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8018de0:	f7fd fbb4 	bl	801654c <HAL_GetTick>
 8018de4:	4602      	mov	r2, r0
 8018de6:	697b      	ldr	r3, [r7, #20]
 8018de8:	1ad3      	subs	r3, r2, r3
 8018dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8018dee:	4293      	cmp	r3, r2
 8018df0:	d901      	bls.n	8018df6 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8018df2:	2303      	movs	r3, #3
 8018df4:	e15e      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8018df6:	4b75      	ldr	r3, [pc, #468]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018df8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018dfc:	f003 0302 	and.w	r3, r3, #2
 8018e00:	2b00      	cmp	r3, #0
 8018e02:	d1ed      	bne.n	8018de0 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8018e04:	687b      	ldr	r3, [r7, #4]
 8018e06:	681b      	ldr	r3, [r3, #0]
 8018e08:	f003 0320 	and.w	r3, r3, #32
 8018e0c:	2b00      	cmp	r3, #0
 8018e0e:	d036      	beq.n	8018e7e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8018e10:	687b      	ldr	r3, [r7, #4]
 8018e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018e14:	2b00      	cmp	r3, #0
 8018e16:	d019      	beq.n	8018e4c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8018e18:	4b6c      	ldr	r3, [pc, #432]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018e1a:	681b      	ldr	r3, [r3, #0]
 8018e1c:	4a6b      	ldr	r2, [pc, #428]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018e1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8018e22:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018e24:	f7fd fb92 	bl	801654c <HAL_GetTick>
 8018e28:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8018e2a:	e008      	b.n	8018e3e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8018e2c:	f7fd fb8e 	bl	801654c <HAL_GetTick>
 8018e30:	4602      	mov	r2, r0
 8018e32:	697b      	ldr	r3, [r7, #20]
 8018e34:	1ad3      	subs	r3, r2, r3
 8018e36:	2b02      	cmp	r3, #2
 8018e38:	d901      	bls.n	8018e3e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8018e3a:	2303      	movs	r3, #3
 8018e3c:	e13a      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8018e3e:	4b63      	ldr	r3, [pc, #396]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018e40:	681b      	ldr	r3, [r3, #0]
 8018e42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8018e46:	2b00      	cmp	r3, #0
 8018e48:	d0f0      	beq.n	8018e2c <HAL_RCC_OscConfig+0x5dc>
 8018e4a:	e018      	b.n	8018e7e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8018e4c:	4b5f      	ldr	r3, [pc, #380]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018e4e:	681b      	ldr	r3, [r3, #0]
 8018e50:	4a5e      	ldr	r2, [pc, #376]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018e52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018e56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018e58:	f7fd fb78 	bl	801654c <HAL_GetTick>
 8018e5c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8018e5e:	e008      	b.n	8018e72 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8018e60:	f7fd fb74 	bl	801654c <HAL_GetTick>
 8018e64:	4602      	mov	r2, r0
 8018e66:	697b      	ldr	r3, [r7, #20]
 8018e68:	1ad3      	subs	r3, r2, r3
 8018e6a:	2b02      	cmp	r3, #2
 8018e6c:	d901      	bls.n	8018e72 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8018e6e:	2303      	movs	r3, #3
 8018e70:	e120      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8018e72:	4b56      	ldr	r3, [pc, #344]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018e74:	681b      	ldr	r3, [r3, #0]
 8018e76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8018e7a:	2b00      	cmp	r3, #0
 8018e7c:	d1f0      	bne.n	8018e60 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8018e7e:	687b      	ldr	r3, [r7, #4]
 8018e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018e82:	2b00      	cmp	r3, #0
 8018e84:	f000 8115 	beq.w	80190b2 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8018e88:	69fb      	ldr	r3, [r7, #28]
 8018e8a:	2b18      	cmp	r3, #24
 8018e8c:	f000 80af 	beq.w	8018fee <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8018e90:	687b      	ldr	r3, [r7, #4]
 8018e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018e94:	2b02      	cmp	r3, #2
 8018e96:	f040 8086 	bne.w	8018fa6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8018e9a:	4b4c      	ldr	r3, [pc, #304]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018e9c:	681b      	ldr	r3, [r3, #0]
 8018e9e:	4a4b      	ldr	r2, [pc, #300]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018ea0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8018ea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018ea6:	f7fd fb51 	bl	801654c <HAL_GetTick>
 8018eaa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8018eac:	e008      	b.n	8018ec0 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8018eae:	f7fd fb4d 	bl	801654c <HAL_GetTick>
 8018eb2:	4602      	mov	r2, r0
 8018eb4:	697b      	ldr	r3, [r7, #20]
 8018eb6:	1ad3      	subs	r3, r2, r3
 8018eb8:	2b02      	cmp	r3, #2
 8018eba:	d901      	bls.n	8018ec0 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8018ebc:	2303      	movs	r3, #3
 8018ebe:	e0f9      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8018ec0:	4b42      	ldr	r3, [pc, #264]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018ec2:	681b      	ldr	r3, [r3, #0]
 8018ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018ec8:	2b00      	cmp	r3, #0
 8018eca:	d1f0      	bne.n	8018eae <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8018ecc:	4b3f      	ldr	r3, [pc, #252]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018ed0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8018ed4:	f023 0303 	bic.w	r3, r3, #3
 8018ed8:	687a      	ldr	r2, [r7, #4]
 8018eda:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8018edc:	687a      	ldr	r2, [r7, #4]
 8018ede:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8018ee0:	0212      	lsls	r2, r2, #8
 8018ee2:	430a      	orrs	r2, r1
 8018ee4:	4939      	ldr	r1, [pc, #228]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018ee6:	4313      	orrs	r3, r2
 8018ee8:	628b      	str	r3, [r1, #40]	@ 0x28
 8018eea:	687b      	ldr	r3, [r7, #4]
 8018eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018eee:	3b01      	subs	r3, #1
 8018ef0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8018ef4:	687b      	ldr	r3, [r7, #4]
 8018ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018ef8:	3b01      	subs	r3, #1
 8018efa:	025b      	lsls	r3, r3, #9
 8018efc:	b29b      	uxth	r3, r3
 8018efe:	431a      	orrs	r2, r3
 8018f00:	687b      	ldr	r3, [r7, #4]
 8018f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018f04:	3b01      	subs	r3, #1
 8018f06:	041b      	lsls	r3, r3, #16
 8018f08:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8018f0c:	431a      	orrs	r2, r3
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018f12:	3b01      	subs	r3, #1
 8018f14:	061b      	lsls	r3, r3, #24
 8018f16:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8018f1a:	492c      	ldr	r1, [pc, #176]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f1c:	4313      	orrs	r3, r2
 8018f1e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8018f20:	4b2a      	ldr	r3, [pc, #168]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018f24:	4a29      	ldr	r2, [pc, #164]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f26:	f023 0310 	bic.w	r3, r3, #16
 8018f2a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8018f2c:	687b      	ldr	r3, [r7, #4]
 8018f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018f30:	4a26      	ldr	r2, [pc, #152]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f32:	00db      	lsls	r3, r3, #3
 8018f34:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8018f36:	4b25      	ldr	r3, [pc, #148]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018f3a:	4a24      	ldr	r2, [pc, #144]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f3c:	f043 0310 	orr.w	r3, r3, #16
 8018f40:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8018f42:	4b22      	ldr	r3, [pc, #136]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018f46:	f023 020c 	bic.w	r2, r3, #12
 8018f4a:	687b      	ldr	r3, [r7, #4]
 8018f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018f4e:	491f      	ldr	r1, [pc, #124]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f50:	4313      	orrs	r3, r2
 8018f52:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8018f54:	4b1d      	ldr	r3, [pc, #116]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018f58:	f023 0220 	bic.w	r2, r3, #32
 8018f5c:	687b      	ldr	r3, [r7, #4]
 8018f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018f60:	491a      	ldr	r1, [pc, #104]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f62:	4313      	orrs	r3, r2
 8018f64:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8018f66:	4b19      	ldr	r3, [pc, #100]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018f6a:	4a18      	ldr	r2, [pc, #96]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8018f70:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8018f72:	4b16      	ldr	r3, [pc, #88]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f74:	681b      	ldr	r3, [r3, #0]
 8018f76:	4a15      	ldr	r2, [pc, #84]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8018f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018f7e:	f7fd fae5 	bl	801654c <HAL_GetTick>
 8018f82:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8018f84:	e008      	b.n	8018f98 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8018f86:	f7fd fae1 	bl	801654c <HAL_GetTick>
 8018f8a:	4602      	mov	r2, r0
 8018f8c:	697b      	ldr	r3, [r7, #20]
 8018f8e:	1ad3      	subs	r3, r2, r3
 8018f90:	2b02      	cmp	r3, #2
 8018f92:	d901      	bls.n	8018f98 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8018f94:	2303      	movs	r3, #3
 8018f96:	e08d      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8018f98:	4b0c      	ldr	r3, [pc, #48]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018f9a:	681b      	ldr	r3, [r3, #0]
 8018f9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018fa0:	2b00      	cmp	r3, #0
 8018fa2:	d0f0      	beq.n	8018f86 <HAL_RCC_OscConfig+0x736>
 8018fa4:	e085      	b.n	80190b2 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8018fa6:	4b09      	ldr	r3, [pc, #36]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018fa8:	681b      	ldr	r3, [r3, #0]
 8018faa:	4a08      	ldr	r2, [pc, #32]	@ (8018fcc <HAL_RCC_OscConfig+0x77c>)
 8018fac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8018fb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8018fb2:	f7fd facb 	bl	801654c <HAL_GetTick>
 8018fb6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8018fb8:	e00a      	b.n	8018fd0 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8018fba:	f7fd fac7 	bl	801654c <HAL_GetTick>
 8018fbe:	4602      	mov	r2, r0
 8018fc0:	697b      	ldr	r3, [r7, #20]
 8018fc2:	1ad3      	subs	r3, r2, r3
 8018fc4:	2b02      	cmp	r3, #2
 8018fc6:	d903      	bls.n	8018fd0 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8018fc8:	2303      	movs	r3, #3
 8018fca:	e073      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
 8018fcc:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8018fd0:	4b3a      	ldr	r3, [pc, #232]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 8018fd2:	681b      	ldr	r3, [r3, #0]
 8018fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018fd8:	2b00      	cmp	r3, #0
 8018fda:	d1ee      	bne.n	8018fba <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8018fdc:	4b37      	ldr	r3, [pc, #220]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 8018fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018fe0:	4a36      	ldr	r2, [pc, #216]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 8018fe2:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8018fe6:	f023 0303 	bic.w	r3, r3, #3
 8018fea:	6293      	str	r3, [r2, #40]	@ 0x28
 8018fec:	e061      	b.n	80190b2 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8018fee:	4b33      	ldr	r3, [pc, #204]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 8018ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018ff2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8018ff4:	4b31      	ldr	r3, [pc, #196]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 8018ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018ff8:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8018ffa:	687b      	ldr	r3, [r7, #4]
 8018ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018ffe:	2b01      	cmp	r3, #1
 8019000:	d031      	beq.n	8019066 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8019002:	693b      	ldr	r3, [r7, #16]
 8019004:	f003 0203 	and.w	r2, r3, #3
 8019008:	687b      	ldr	r3, [r7, #4]
 801900a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801900c:	429a      	cmp	r2, r3
 801900e:	d12a      	bne.n	8019066 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8019010:	693b      	ldr	r3, [r7, #16]
 8019012:	0a1b      	lsrs	r3, r3, #8
 8019014:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8019018:	687b      	ldr	r3, [r7, #4]
 801901a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 801901c:	429a      	cmp	r2, r3
 801901e:	d122      	bne.n	8019066 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8019020:	68fb      	ldr	r3, [r7, #12]
 8019022:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8019026:	687b      	ldr	r3, [r7, #4]
 8019028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801902a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 801902c:	429a      	cmp	r2, r3
 801902e:	d11a      	bne.n	8019066 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8019030:	68fb      	ldr	r3, [r7, #12]
 8019032:	0a5b      	lsrs	r3, r3, #9
 8019034:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8019038:	687b      	ldr	r3, [r7, #4]
 801903a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801903c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 801903e:	429a      	cmp	r2, r3
 8019040:	d111      	bne.n	8019066 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8019042:	68fb      	ldr	r3, [r7, #12]
 8019044:	0c1b      	lsrs	r3, r3, #16
 8019046:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 801904a:	687b      	ldr	r3, [r7, #4]
 801904c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801904e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8019050:	429a      	cmp	r2, r3
 8019052:	d108      	bne.n	8019066 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8019054:	68fb      	ldr	r3, [r7, #12]
 8019056:	0e1b      	lsrs	r3, r3, #24
 8019058:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 801905c:	687b      	ldr	r3, [r7, #4]
 801905e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019060:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8019062:	429a      	cmp	r2, r3
 8019064:	d001      	beq.n	801906a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8019066:	2301      	movs	r3, #1
 8019068:	e024      	b.n	80190b4 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 801906a:	4b14      	ldr	r3, [pc, #80]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 801906c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801906e:	08db      	lsrs	r3, r3, #3
 8019070:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8019078:	429a      	cmp	r2, r3
 801907a:	d01a      	beq.n	80190b2 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 801907c:	4b0f      	ldr	r3, [pc, #60]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 801907e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019080:	4a0e      	ldr	r2, [pc, #56]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 8019082:	f023 0310 	bic.w	r3, r3, #16
 8019086:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019088:	f7fd fa60 	bl	801654c <HAL_GetTick>
 801908c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 801908e:	bf00      	nop
 8019090:	f7fd fa5c 	bl	801654c <HAL_GetTick>
 8019094:	4602      	mov	r2, r0
 8019096:	697b      	ldr	r3, [r7, #20]
 8019098:	4293      	cmp	r3, r2
 801909a:	d0f9      	beq.n	8019090 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80190a0:	4a06      	ldr	r2, [pc, #24]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 80190a2:	00db      	lsls	r3, r3, #3
 80190a4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80190a6:	4b05      	ldr	r3, [pc, #20]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 80190a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80190aa:	4a04      	ldr	r2, [pc, #16]	@ (80190bc <HAL_RCC_OscConfig+0x86c>)
 80190ac:	f043 0310 	orr.w	r3, r3, #16
 80190b0:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80190b2:	2300      	movs	r3, #0
}
 80190b4:	4618      	mov	r0, r3
 80190b6:	3720      	adds	r7, #32
 80190b8:	46bd      	mov	sp, r7
 80190ba:	bd80      	pop	{r7, pc}
 80190bc:	44020c00 	.word	0x44020c00

080190c0 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80190c0:	b580      	push	{r7, lr}
 80190c2:	b084      	sub	sp, #16
 80190c4:	af00      	add	r7, sp, #0
 80190c6:	6078      	str	r0, [r7, #4]
 80190c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80190ca:	687b      	ldr	r3, [r7, #4]
 80190cc:	2b00      	cmp	r3, #0
 80190ce:	d101      	bne.n	80190d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80190d0:	2301      	movs	r3, #1
 80190d2:	e19e      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80190d4:	4b83      	ldr	r3, [pc, #524]	@ (80192e4 <HAL_RCC_ClockConfig+0x224>)
 80190d6:	681b      	ldr	r3, [r3, #0]
 80190d8:	f003 030f 	and.w	r3, r3, #15
 80190dc:	683a      	ldr	r2, [r7, #0]
 80190de:	429a      	cmp	r2, r3
 80190e0:	d910      	bls.n	8019104 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80190e2:	4b80      	ldr	r3, [pc, #512]	@ (80192e4 <HAL_RCC_ClockConfig+0x224>)
 80190e4:	681b      	ldr	r3, [r3, #0]
 80190e6:	f023 020f 	bic.w	r2, r3, #15
 80190ea:	497e      	ldr	r1, [pc, #504]	@ (80192e4 <HAL_RCC_ClockConfig+0x224>)
 80190ec:	683b      	ldr	r3, [r7, #0]
 80190ee:	4313      	orrs	r3, r2
 80190f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80190f2:	4b7c      	ldr	r3, [pc, #496]	@ (80192e4 <HAL_RCC_ClockConfig+0x224>)
 80190f4:	681b      	ldr	r3, [r3, #0]
 80190f6:	f003 030f 	and.w	r3, r3, #15
 80190fa:	683a      	ldr	r2, [r7, #0]
 80190fc:	429a      	cmp	r2, r3
 80190fe:	d001      	beq.n	8019104 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8019100:	2301      	movs	r3, #1
 8019102:	e186      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8019104:	687b      	ldr	r3, [r7, #4]
 8019106:	681b      	ldr	r3, [r3, #0]
 8019108:	f003 0310 	and.w	r3, r3, #16
 801910c:	2b00      	cmp	r3, #0
 801910e:	d012      	beq.n	8019136 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8019110:	687b      	ldr	r3, [r7, #4]
 8019112:	695a      	ldr	r2, [r3, #20]
 8019114:	4b74      	ldr	r3, [pc, #464]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019116:	6a1b      	ldr	r3, [r3, #32]
 8019118:	0a1b      	lsrs	r3, r3, #8
 801911a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801911e:	429a      	cmp	r2, r3
 8019120:	d909      	bls.n	8019136 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8019122:	4b71      	ldr	r3, [pc, #452]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019124:	6a1b      	ldr	r3, [r3, #32]
 8019126:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 801912a:	687b      	ldr	r3, [r7, #4]
 801912c:	695b      	ldr	r3, [r3, #20]
 801912e:	021b      	lsls	r3, r3, #8
 8019130:	496d      	ldr	r1, [pc, #436]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019132:	4313      	orrs	r3, r2
 8019134:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8019136:	687b      	ldr	r3, [r7, #4]
 8019138:	681b      	ldr	r3, [r3, #0]
 801913a:	f003 0308 	and.w	r3, r3, #8
 801913e:	2b00      	cmp	r3, #0
 8019140:	d012      	beq.n	8019168 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8019142:	687b      	ldr	r3, [r7, #4]
 8019144:	691a      	ldr	r2, [r3, #16]
 8019146:	4b68      	ldr	r3, [pc, #416]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019148:	6a1b      	ldr	r3, [r3, #32]
 801914a:	091b      	lsrs	r3, r3, #4
 801914c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8019150:	429a      	cmp	r2, r3
 8019152:	d909      	bls.n	8019168 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8019154:	4b64      	ldr	r3, [pc, #400]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019156:	6a1b      	ldr	r3, [r3, #32]
 8019158:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 801915c:	687b      	ldr	r3, [r7, #4]
 801915e:	691b      	ldr	r3, [r3, #16]
 8019160:	011b      	lsls	r3, r3, #4
 8019162:	4961      	ldr	r1, [pc, #388]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019164:	4313      	orrs	r3, r2
 8019166:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8019168:	687b      	ldr	r3, [r7, #4]
 801916a:	681b      	ldr	r3, [r3, #0]
 801916c:	f003 0304 	and.w	r3, r3, #4
 8019170:	2b00      	cmp	r3, #0
 8019172:	d010      	beq.n	8019196 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8019174:	687b      	ldr	r3, [r7, #4]
 8019176:	68da      	ldr	r2, [r3, #12]
 8019178:	4b5b      	ldr	r3, [pc, #364]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 801917a:	6a1b      	ldr	r3, [r3, #32]
 801917c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8019180:	429a      	cmp	r2, r3
 8019182:	d908      	bls.n	8019196 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8019184:	4b58      	ldr	r3, [pc, #352]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019186:	6a1b      	ldr	r3, [r3, #32]
 8019188:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801918c:	687b      	ldr	r3, [r7, #4]
 801918e:	68db      	ldr	r3, [r3, #12]
 8019190:	4955      	ldr	r1, [pc, #340]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019192:	4313      	orrs	r3, r2
 8019194:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8019196:	687b      	ldr	r3, [r7, #4]
 8019198:	681b      	ldr	r3, [r3, #0]
 801919a:	f003 0302 	and.w	r3, r3, #2
 801919e:	2b00      	cmp	r3, #0
 80191a0:	d010      	beq.n	80191c4 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80191a2:	687b      	ldr	r3, [r7, #4]
 80191a4:	689a      	ldr	r2, [r3, #8]
 80191a6:	4b50      	ldr	r3, [pc, #320]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 80191a8:	6a1b      	ldr	r3, [r3, #32]
 80191aa:	f003 030f 	and.w	r3, r3, #15
 80191ae:	429a      	cmp	r2, r3
 80191b0:	d908      	bls.n	80191c4 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80191b2:	4b4d      	ldr	r3, [pc, #308]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 80191b4:	6a1b      	ldr	r3, [r3, #32]
 80191b6:	f023 020f 	bic.w	r2, r3, #15
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	689b      	ldr	r3, [r3, #8]
 80191be:	494a      	ldr	r1, [pc, #296]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 80191c0:	4313      	orrs	r3, r2
 80191c2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80191c4:	687b      	ldr	r3, [r7, #4]
 80191c6:	681b      	ldr	r3, [r3, #0]
 80191c8:	f003 0301 	and.w	r3, r3, #1
 80191cc:	2b00      	cmp	r3, #0
 80191ce:	f000 8093 	beq.w	80192f8 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80191d2:	687b      	ldr	r3, [r7, #4]
 80191d4:	685b      	ldr	r3, [r3, #4]
 80191d6:	2b03      	cmp	r3, #3
 80191d8:	d107      	bne.n	80191ea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80191da:	4b43      	ldr	r3, [pc, #268]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 80191dc:	681b      	ldr	r3, [r3, #0]
 80191de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80191e2:	2b00      	cmp	r3, #0
 80191e4:	d121      	bne.n	801922a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80191e6:	2301      	movs	r3, #1
 80191e8:	e113      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80191ea:	687b      	ldr	r3, [r7, #4]
 80191ec:	685b      	ldr	r3, [r3, #4]
 80191ee:	2b02      	cmp	r3, #2
 80191f0:	d107      	bne.n	8019202 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80191f2:	4b3d      	ldr	r3, [pc, #244]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 80191f4:	681b      	ldr	r3, [r3, #0]
 80191f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80191fa:	2b00      	cmp	r3, #0
 80191fc:	d115      	bne.n	801922a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80191fe:	2301      	movs	r3, #1
 8019200:	e107      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8019202:	687b      	ldr	r3, [r7, #4]
 8019204:	685b      	ldr	r3, [r3, #4]
 8019206:	2b01      	cmp	r3, #1
 8019208:	d107      	bne.n	801921a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 801920a:	4b37      	ldr	r3, [pc, #220]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 801920c:	681b      	ldr	r3, [r3, #0]
 801920e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8019212:	2b00      	cmp	r3, #0
 8019214:	d109      	bne.n	801922a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8019216:	2301      	movs	r3, #1
 8019218:	e0fb      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801921a:	4b33      	ldr	r3, [pc, #204]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 801921c:	681b      	ldr	r3, [r3, #0]
 801921e:	f003 0302 	and.w	r3, r3, #2
 8019222:	2b00      	cmp	r3, #0
 8019224:	d101      	bne.n	801922a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8019226:	2301      	movs	r3, #1
 8019228:	e0f3      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 801922a:	4b2f      	ldr	r3, [pc, #188]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 801922c:	69db      	ldr	r3, [r3, #28]
 801922e:	f023 0203 	bic.w	r2, r3, #3
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	685b      	ldr	r3, [r3, #4]
 8019236:	492c      	ldr	r1, [pc, #176]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019238:	4313      	orrs	r3, r2
 801923a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801923c:	f7fd f986 	bl	801654c <HAL_GetTick>
 8019240:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8019242:	687b      	ldr	r3, [r7, #4]
 8019244:	685b      	ldr	r3, [r3, #4]
 8019246:	2b03      	cmp	r3, #3
 8019248:	d112      	bne.n	8019270 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801924a:	e00a      	b.n	8019262 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 801924c:	f7fd f97e 	bl	801654c <HAL_GetTick>
 8019250:	4602      	mov	r2, r0
 8019252:	68fb      	ldr	r3, [r7, #12]
 8019254:	1ad3      	subs	r3, r2, r3
 8019256:	f241 3288 	movw	r2, #5000	@ 0x1388
 801925a:	4293      	cmp	r3, r2
 801925c:	d901      	bls.n	8019262 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 801925e:	2303      	movs	r3, #3
 8019260:	e0d7      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8019262:	4b21      	ldr	r3, [pc, #132]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019264:	69db      	ldr	r3, [r3, #28]
 8019266:	f003 0318 	and.w	r3, r3, #24
 801926a:	2b18      	cmp	r3, #24
 801926c:	d1ee      	bne.n	801924c <HAL_RCC_ClockConfig+0x18c>
 801926e:	e043      	b.n	80192f8 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8019270:	687b      	ldr	r3, [r7, #4]
 8019272:	685b      	ldr	r3, [r3, #4]
 8019274:	2b02      	cmp	r3, #2
 8019276:	d112      	bne.n	801929e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8019278:	e00a      	b.n	8019290 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 801927a:	f7fd f967 	bl	801654c <HAL_GetTick>
 801927e:	4602      	mov	r2, r0
 8019280:	68fb      	ldr	r3, [r7, #12]
 8019282:	1ad3      	subs	r3, r2, r3
 8019284:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019288:	4293      	cmp	r3, r2
 801928a:	d901      	bls.n	8019290 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 801928c:	2303      	movs	r3, #3
 801928e:	e0c0      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8019290:	4b15      	ldr	r3, [pc, #84]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 8019292:	69db      	ldr	r3, [r3, #28]
 8019294:	f003 0318 	and.w	r3, r3, #24
 8019298:	2b10      	cmp	r3, #16
 801929a:	d1ee      	bne.n	801927a <HAL_RCC_ClockConfig+0x1ba>
 801929c:	e02c      	b.n	80192f8 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 801929e:	687b      	ldr	r3, [r7, #4]
 80192a0:	685b      	ldr	r3, [r3, #4]
 80192a2:	2b01      	cmp	r3, #1
 80192a4:	d122      	bne.n	80192ec <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80192a6:	e00a      	b.n	80192be <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80192a8:	f7fd f950 	bl	801654c <HAL_GetTick>
 80192ac:	4602      	mov	r2, r0
 80192ae:	68fb      	ldr	r3, [r7, #12]
 80192b0:	1ad3      	subs	r3, r2, r3
 80192b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80192b6:	4293      	cmp	r3, r2
 80192b8:	d901      	bls.n	80192be <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80192ba:	2303      	movs	r3, #3
 80192bc:	e0a9      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80192be:	4b0a      	ldr	r3, [pc, #40]	@ (80192e8 <HAL_RCC_ClockConfig+0x228>)
 80192c0:	69db      	ldr	r3, [r3, #28]
 80192c2:	f003 0318 	and.w	r3, r3, #24
 80192c6:	2b08      	cmp	r3, #8
 80192c8:	d1ee      	bne.n	80192a8 <HAL_RCC_ClockConfig+0x1e8>
 80192ca:	e015      	b.n	80192f8 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80192cc:	f7fd f93e 	bl	801654c <HAL_GetTick>
 80192d0:	4602      	mov	r2, r0
 80192d2:	68fb      	ldr	r3, [r7, #12]
 80192d4:	1ad3      	subs	r3, r2, r3
 80192d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80192da:	4293      	cmp	r3, r2
 80192dc:	d906      	bls.n	80192ec <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80192de:	2303      	movs	r3, #3
 80192e0:	e097      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
 80192e2:	bf00      	nop
 80192e4:	40022000 	.word	0x40022000
 80192e8:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80192ec:	4b4b      	ldr	r3, [pc, #300]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 80192ee:	69db      	ldr	r3, [r3, #28]
 80192f0:	f003 0318 	and.w	r3, r3, #24
 80192f4:	2b00      	cmp	r3, #0
 80192f6:	d1e9      	bne.n	80192cc <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	681b      	ldr	r3, [r3, #0]
 80192fc:	f003 0302 	and.w	r3, r3, #2
 8019300:	2b00      	cmp	r3, #0
 8019302:	d010      	beq.n	8019326 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8019304:	687b      	ldr	r3, [r7, #4]
 8019306:	689a      	ldr	r2, [r3, #8]
 8019308:	4b44      	ldr	r3, [pc, #272]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 801930a:	6a1b      	ldr	r3, [r3, #32]
 801930c:	f003 030f 	and.w	r3, r3, #15
 8019310:	429a      	cmp	r2, r3
 8019312:	d208      	bcs.n	8019326 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8019314:	4b41      	ldr	r3, [pc, #260]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 8019316:	6a1b      	ldr	r3, [r3, #32]
 8019318:	f023 020f 	bic.w	r2, r3, #15
 801931c:	687b      	ldr	r3, [r7, #4]
 801931e:	689b      	ldr	r3, [r3, #8]
 8019320:	493e      	ldr	r1, [pc, #248]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 8019322:	4313      	orrs	r3, r2
 8019324:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8019326:	4b3e      	ldr	r3, [pc, #248]	@ (8019420 <HAL_RCC_ClockConfig+0x360>)
 8019328:	681b      	ldr	r3, [r3, #0]
 801932a:	f003 030f 	and.w	r3, r3, #15
 801932e:	683a      	ldr	r2, [r7, #0]
 8019330:	429a      	cmp	r2, r3
 8019332:	d210      	bcs.n	8019356 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8019334:	4b3a      	ldr	r3, [pc, #232]	@ (8019420 <HAL_RCC_ClockConfig+0x360>)
 8019336:	681b      	ldr	r3, [r3, #0]
 8019338:	f023 020f 	bic.w	r2, r3, #15
 801933c:	4938      	ldr	r1, [pc, #224]	@ (8019420 <HAL_RCC_ClockConfig+0x360>)
 801933e:	683b      	ldr	r3, [r7, #0]
 8019340:	4313      	orrs	r3, r2
 8019342:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8019344:	4b36      	ldr	r3, [pc, #216]	@ (8019420 <HAL_RCC_ClockConfig+0x360>)
 8019346:	681b      	ldr	r3, [r3, #0]
 8019348:	f003 030f 	and.w	r3, r3, #15
 801934c:	683a      	ldr	r2, [r7, #0]
 801934e:	429a      	cmp	r2, r3
 8019350:	d001      	beq.n	8019356 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8019352:	2301      	movs	r3, #1
 8019354:	e05d      	b.n	8019412 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8019356:	687b      	ldr	r3, [r7, #4]
 8019358:	681b      	ldr	r3, [r3, #0]
 801935a:	f003 0304 	and.w	r3, r3, #4
 801935e:	2b00      	cmp	r3, #0
 8019360:	d010      	beq.n	8019384 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8019362:	687b      	ldr	r3, [r7, #4]
 8019364:	68da      	ldr	r2, [r3, #12]
 8019366:	4b2d      	ldr	r3, [pc, #180]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 8019368:	6a1b      	ldr	r3, [r3, #32]
 801936a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801936e:	429a      	cmp	r2, r3
 8019370:	d208      	bcs.n	8019384 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8019372:	4b2a      	ldr	r3, [pc, #168]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 8019374:	6a1b      	ldr	r3, [r3, #32]
 8019376:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801937a:	687b      	ldr	r3, [r7, #4]
 801937c:	68db      	ldr	r3, [r3, #12]
 801937e:	4927      	ldr	r1, [pc, #156]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 8019380:	4313      	orrs	r3, r2
 8019382:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	681b      	ldr	r3, [r3, #0]
 8019388:	f003 0308 	and.w	r3, r3, #8
 801938c:	2b00      	cmp	r3, #0
 801938e:	d012      	beq.n	80193b6 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8019390:	687b      	ldr	r3, [r7, #4]
 8019392:	691a      	ldr	r2, [r3, #16]
 8019394:	4b21      	ldr	r3, [pc, #132]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 8019396:	6a1b      	ldr	r3, [r3, #32]
 8019398:	091b      	lsrs	r3, r3, #4
 801939a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801939e:	429a      	cmp	r2, r3
 80193a0:	d209      	bcs.n	80193b6 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80193a2:	4b1e      	ldr	r3, [pc, #120]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 80193a4:	6a1b      	ldr	r3, [r3, #32]
 80193a6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80193aa:	687b      	ldr	r3, [r7, #4]
 80193ac:	691b      	ldr	r3, [r3, #16]
 80193ae:	011b      	lsls	r3, r3, #4
 80193b0:	491a      	ldr	r1, [pc, #104]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 80193b2:	4313      	orrs	r3, r2
 80193b4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80193b6:	687b      	ldr	r3, [r7, #4]
 80193b8:	681b      	ldr	r3, [r3, #0]
 80193ba:	f003 0310 	and.w	r3, r3, #16
 80193be:	2b00      	cmp	r3, #0
 80193c0:	d012      	beq.n	80193e8 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80193c2:	687b      	ldr	r3, [r7, #4]
 80193c4:	695a      	ldr	r2, [r3, #20]
 80193c6:	4b15      	ldr	r3, [pc, #84]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 80193c8:	6a1b      	ldr	r3, [r3, #32]
 80193ca:	0a1b      	lsrs	r3, r3, #8
 80193cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80193d0:	429a      	cmp	r2, r3
 80193d2:	d209      	bcs.n	80193e8 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80193d4:	4b11      	ldr	r3, [pc, #68]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 80193d6:	6a1b      	ldr	r3, [r3, #32]
 80193d8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80193dc:	687b      	ldr	r3, [r7, #4]
 80193de:	695b      	ldr	r3, [r3, #20]
 80193e0:	021b      	lsls	r3, r3, #8
 80193e2:	490e      	ldr	r1, [pc, #56]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 80193e4:	4313      	orrs	r3, r2
 80193e6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80193e8:	f000 f822 	bl	8019430 <HAL_RCC_GetSysClockFreq>
 80193ec:	4602      	mov	r2, r0
 80193ee:	4b0b      	ldr	r3, [pc, #44]	@ (801941c <HAL_RCC_ClockConfig+0x35c>)
 80193f0:	6a1b      	ldr	r3, [r3, #32]
 80193f2:	f003 030f 	and.w	r3, r3, #15
 80193f6:	490b      	ldr	r1, [pc, #44]	@ (8019424 <HAL_RCC_ClockConfig+0x364>)
 80193f8:	5ccb      	ldrb	r3, [r1, r3]
 80193fa:	fa22 f303 	lsr.w	r3, r2, r3
 80193fe:	4a0a      	ldr	r2, [pc, #40]	@ (8019428 <HAL_RCC_ClockConfig+0x368>)
 8019400:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8019402:	4b0a      	ldr	r3, [pc, #40]	@ (801942c <HAL_RCC_ClockConfig+0x36c>)
 8019404:	681b      	ldr	r3, [r3, #0]
 8019406:	4618      	mov	r0, r3
 8019408:	f7fd f816 	bl	8016438 <HAL_InitTick>
 801940c:	4603      	mov	r3, r0
 801940e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8019410:	7afb      	ldrb	r3, [r7, #11]
}
 8019412:	4618      	mov	r0, r3
 8019414:	3710      	adds	r7, #16
 8019416:	46bd      	mov	sp, r7
 8019418:	bd80      	pop	{r7, pc}
 801941a:	bf00      	nop
 801941c:	44020c00 	.word	0x44020c00
 8019420:	40022000 	.word	0x40022000
 8019424:	08020dc4 	.word	0x08020dc4
 8019428:	20000000 	.word	0x20000000
 801942c:	200000fc 	.word	0x200000fc

08019430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8019430:	b480      	push	{r7}
 8019432:	b089      	sub	sp, #36	@ 0x24
 8019434:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8019436:	4b8c      	ldr	r3, [pc, #560]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 8019438:	69db      	ldr	r3, [r3, #28]
 801943a:	f003 0318 	and.w	r3, r3, #24
 801943e:	2b08      	cmp	r3, #8
 8019440:	d102      	bne.n	8019448 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8019442:	4b8a      	ldr	r3, [pc, #552]	@ (801966c <HAL_RCC_GetSysClockFreq+0x23c>)
 8019444:	61fb      	str	r3, [r7, #28]
 8019446:	e107      	b.n	8019658 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8019448:	4b87      	ldr	r3, [pc, #540]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 801944a:	69db      	ldr	r3, [r3, #28]
 801944c:	f003 0318 	and.w	r3, r3, #24
 8019450:	2b00      	cmp	r3, #0
 8019452:	d112      	bne.n	801947a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8019454:	4b84      	ldr	r3, [pc, #528]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 8019456:	681b      	ldr	r3, [r3, #0]
 8019458:	f003 0320 	and.w	r3, r3, #32
 801945c:	2b00      	cmp	r3, #0
 801945e:	d009      	beq.n	8019474 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8019460:	4b81      	ldr	r3, [pc, #516]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 8019462:	681b      	ldr	r3, [r3, #0]
 8019464:	08db      	lsrs	r3, r3, #3
 8019466:	f003 0303 	and.w	r3, r3, #3
 801946a:	4a81      	ldr	r2, [pc, #516]	@ (8019670 <HAL_RCC_GetSysClockFreq+0x240>)
 801946c:	fa22 f303 	lsr.w	r3, r2, r3
 8019470:	61fb      	str	r3, [r7, #28]
 8019472:	e0f1      	b.n	8019658 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8019474:	4b7e      	ldr	r3, [pc, #504]	@ (8019670 <HAL_RCC_GetSysClockFreq+0x240>)
 8019476:	61fb      	str	r3, [r7, #28]
 8019478:	e0ee      	b.n	8019658 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 801947a:	4b7b      	ldr	r3, [pc, #492]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 801947c:	69db      	ldr	r3, [r3, #28]
 801947e:	f003 0318 	and.w	r3, r3, #24
 8019482:	2b10      	cmp	r3, #16
 8019484:	d102      	bne.n	801948c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8019486:	4b7b      	ldr	r3, [pc, #492]	@ (8019674 <HAL_RCC_GetSysClockFreq+0x244>)
 8019488:	61fb      	str	r3, [r7, #28]
 801948a:	e0e5      	b.n	8019658 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801948c:	4b76      	ldr	r3, [pc, #472]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 801948e:	69db      	ldr	r3, [r3, #28]
 8019490:	f003 0318 	and.w	r3, r3, #24
 8019494:	2b18      	cmp	r3, #24
 8019496:	f040 80dd 	bne.w	8019654 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 801949a:	4b73      	ldr	r3, [pc, #460]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 801949c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801949e:	f003 0303 	and.w	r3, r3, #3
 80194a2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80194a4:	4b70      	ldr	r3, [pc, #448]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 80194a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80194a8:	0a1b      	lsrs	r3, r3, #8
 80194aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80194ae:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80194b0:	4b6d      	ldr	r3, [pc, #436]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 80194b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80194b4:	091b      	lsrs	r3, r3, #4
 80194b6:	f003 0301 	and.w	r3, r3, #1
 80194ba:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80194bc:	4b6a      	ldr	r3, [pc, #424]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 80194be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80194c0:	08db      	lsrs	r3, r3, #3
 80194c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80194c6:	68fa      	ldr	r2, [r7, #12]
 80194c8:	fb02 f303 	mul.w	r3, r2, r3
 80194cc:	ee07 3a90 	vmov	s15, r3
 80194d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80194d4:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80194d8:	693b      	ldr	r3, [r7, #16]
 80194da:	2b00      	cmp	r3, #0
 80194dc:	f000 80b7 	beq.w	801964e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80194e0:	697b      	ldr	r3, [r7, #20]
 80194e2:	2b01      	cmp	r3, #1
 80194e4:	d003      	beq.n	80194ee <HAL_RCC_GetSysClockFreq+0xbe>
 80194e6:	697b      	ldr	r3, [r7, #20]
 80194e8:	2b03      	cmp	r3, #3
 80194ea:	d056      	beq.n	801959a <HAL_RCC_GetSysClockFreq+0x16a>
 80194ec:	e077      	b.n	80195de <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80194ee:	4b5e      	ldr	r3, [pc, #376]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 80194f0:	681b      	ldr	r3, [r3, #0]
 80194f2:	f003 0320 	and.w	r3, r3, #32
 80194f6:	2b00      	cmp	r3, #0
 80194f8:	d02d      	beq.n	8019556 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80194fa:	4b5b      	ldr	r3, [pc, #364]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 80194fc:	681b      	ldr	r3, [r3, #0]
 80194fe:	08db      	lsrs	r3, r3, #3
 8019500:	f003 0303 	and.w	r3, r3, #3
 8019504:	4a5a      	ldr	r2, [pc, #360]	@ (8019670 <HAL_RCC_GetSysClockFreq+0x240>)
 8019506:	fa22 f303 	lsr.w	r3, r2, r3
 801950a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801950c:	687b      	ldr	r3, [r7, #4]
 801950e:	ee07 3a90 	vmov	s15, r3
 8019512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8019516:	693b      	ldr	r3, [r7, #16]
 8019518:	ee07 3a90 	vmov	s15, r3
 801951c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019520:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019524:	4b50      	ldr	r3, [pc, #320]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 8019526:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019528:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801952c:	ee07 3a90 	vmov	s15, r3
 8019530:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8019534:	ed97 6a02 	vldr	s12, [r7, #8]
 8019538:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8019678 <HAL_RCC_GetSysClockFreq+0x248>
 801953c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8019540:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8019544:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8019548:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801954c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019550:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8019554:	e065      	b.n	8019622 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8019556:	693b      	ldr	r3, [r7, #16]
 8019558:	ee07 3a90 	vmov	s15, r3
 801955c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019560:	eddf 6a46 	vldr	s13, [pc, #280]	@ 801967c <HAL_RCC_GetSysClockFreq+0x24c>
 8019564:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019568:	4b3f      	ldr	r3, [pc, #252]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 801956a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801956c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019570:	ee07 3a90 	vmov	s15, r3
 8019574:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8019578:	ed97 6a02 	vldr	s12, [r7, #8]
 801957c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8019678 <HAL_RCC_GetSysClockFreq+0x248>
 8019580:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8019584:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8019588:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801958c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8019590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019594:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8019598:	e043      	b.n	8019622 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801959a:	693b      	ldr	r3, [r7, #16]
 801959c:	ee07 3a90 	vmov	s15, r3
 80195a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80195a4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8019680 <HAL_RCC_GetSysClockFreq+0x250>
 80195a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80195ac:	4b2e      	ldr	r3, [pc, #184]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 80195ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80195b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80195b4:	ee07 3a90 	vmov	s15, r3
 80195b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80195bc:	ed97 6a02 	vldr	s12, [r7, #8]
 80195c0:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8019678 <HAL_RCC_GetSysClockFreq+0x248>
 80195c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80195c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80195cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80195d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80195d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80195d8:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80195dc:	e021      	b.n	8019622 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80195de:	693b      	ldr	r3, [r7, #16]
 80195e0:	ee07 3a90 	vmov	s15, r3
 80195e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80195e8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8019684 <HAL_RCC_GetSysClockFreq+0x254>
 80195ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80195f0:	4b1d      	ldr	r3, [pc, #116]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 80195f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80195f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80195f8:	ee07 3a90 	vmov	s15, r3
 80195fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8019600:	ed97 6a02 	vldr	s12, [r7, #8]
 8019604:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8019678 <HAL_RCC_GetSysClockFreq+0x248>
 8019608:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801960c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8019610:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8019614:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8019618:	ee67 7a27 	vmul.f32	s15, s14, s15
 801961c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8019620:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8019622:	4b11      	ldr	r3, [pc, #68]	@ (8019668 <HAL_RCC_GetSysClockFreq+0x238>)
 8019624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019626:	0a5b      	lsrs	r3, r3, #9
 8019628:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801962c:	3301      	adds	r3, #1
 801962e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8019630:	683b      	ldr	r3, [r7, #0]
 8019632:	ee07 3a90 	vmov	s15, r3
 8019636:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801963a:	edd7 6a06 	vldr	s13, [r7, #24]
 801963e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8019642:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8019646:	ee17 3a90 	vmov	r3, s15
 801964a:	61fb      	str	r3, [r7, #28]
 801964c:	e004      	b.n	8019658 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 801964e:	2300      	movs	r3, #0
 8019650:	61fb      	str	r3, [r7, #28]
 8019652:	e001      	b.n	8019658 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8019654:	4b06      	ldr	r3, [pc, #24]	@ (8019670 <HAL_RCC_GetSysClockFreq+0x240>)
 8019656:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8019658:	69fb      	ldr	r3, [r7, #28]
}
 801965a:	4618      	mov	r0, r3
 801965c:	3724      	adds	r7, #36	@ 0x24
 801965e:	46bd      	mov	sp, r7
 8019660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019664:	4770      	bx	lr
 8019666:	bf00      	nop
 8019668:	44020c00 	.word	0x44020c00
 801966c:	003d0900 	.word	0x003d0900
 8019670:	03d09000 	.word	0x03d09000
 8019674:	017d7840 	.word	0x017d7840
 8019678:	46000000 	.word	0x46000000
 801967c:	4c742400 	.word	0x4c742400
 8019680:	4bbebc20 	.word	0x4bbebc20
 8019684:	4a742400 	.word	0x4a742400

08019688 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8019688:	b580      	push	{r7, lr}
 801968a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 801968c:	f7ff fed0 	bl	8019430 <HAL_RCC_GetSysClockFreq>
 8019690:	4602      	mov	r2, r0
 8019692:	4b08      	ldr	r3, [pc, #32]	@ (80196b4 <HAL_RCC_GetHCLKFreq+0x2c>)
 8019694:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8019696:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 801969a:	4907      	ldr	r1, [pc, #28]	@ (80196b8 <HAL_RCC_GetHCLKFreq+0x30>)
 801969c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 801969e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80196a2:	fa22 f303 	lsr.w	r3, r2, r3
 80196a6:	4a05      	ldr	r2, [pc, #20]	@ (80196bc <HAL_RCC_GetHCLKFreq+0x34>)
 80196a8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80196aa:	4b04      	ldr	r3, [pc, #16]	@ (80196bc <HAL_RCC_GetHCLKFreq+0x34>)
 80196ac:	681b      	ldr	r3, [r3, #0]
}
 80196ae:	4618      	mov	r0, r3
 80196b0:	bd80      	pop	{r7, pc}
 80196b2:	bf00      	nop
 80196b4:	44020c00 	.word	0x44020c00
 80196b8:	08020dc4 	.word	0x08020dc4
 80196bc:	20000000 	.word	0x20000000

080196c0 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80196c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80196c4:	b0ba      	sub	sp, #232	@ 0xe8
 80196c6:	af00      	add	r7, sp, #0
 80196c8:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80196cc:	2300      	movs	r3, #0
 80196ce:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80196d2:	2300      	movs	r3, #0
 80196d4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80196d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80196dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196e0:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80196e4:	2500      	movs	r5, #0
 80196e6:	ea54 0305 	orrs.w	r3, r4, r5
 80196ea:	d00b      	beq.n	8019704 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80196ec:	4bcd      	ldr	r3, [pc, #820]	@ (8019a24 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80196ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80196f2:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80196f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80196fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80196fc:	4ac9      	ldr	r2, [pc, #804]	@ (8019a24 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80196fe:	430b      	orrs	r3, r1
 8019700:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8019704:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019708:	e9d3 2300 	ldrd	r2, r3, [r3]
 801970c:	f002 0801 	and.w	r8, r2, #1
 8019710:	f04f 0900 	mov.w	r9, #0
 8019714:	ea58 0309 	orrs.w	r3, r8, r9
 8019718:	d042      	beq.n	80197a0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 801971a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801971e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019720:	2b05      	cmp	r3, #5
 8019722:	d823      	bhi.n	801976c <HAL_RCCEx_PeriphCLKConfig+0xac>
 8019724:	a201      	add	r2, pc, #4	@ (adr r2, 801972c <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8019726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801972a:	bf00      	nop
 801972c:	08019775 	.word	0x08019775
 8019730:	08019745 	.word	0x08019745
 8019734:	08019759 	.word	0x08019759
 8019738:	08019775 	.word	0x08019775
 801973c:	08019775 	.word	0x08019775
 8019740:	08019775 	.word	0x08019775
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8019744:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019748:	3308      	adds	r3, #8
 801974a:	4618      	mov	r0, r3
 801974c:	f001 f978 	bl	801aa40 <RCCEx_PLL2_Config>
 8019750:	4603      	mov	r3, r0
 8019752:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8019756:	e00e      	b.n	8019776 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019758:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801975c:	3330      	adds	r3, #48	@ 0x30
 801975e:	4618      	mov	r0, r3
 8019760:	f001 fa06 	bl	801ab70 <RCCEx_PLL3_Config>
 8019764:	4603      	mov	r3, r0
 8019766:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 801976a:	e004      	b.n	8019776 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801976c:	2301      	movs	r3, #1
 801976e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019772:	e000      	b.n	8019776 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8019774:	bf00      	nop
    }

    if (ret == HAL_OK)
 8019776:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801977a:	2b00      	cmp	r3, #0
 801977c:	d10c      	bne.n	8019798 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 801977e:	4ba9      	ldr	r3, [pc, #676]	@ (8019a24 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8019780:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8019784:	f023 0107 	bic.w	r1, r3, #7
 8019788:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801978c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801978e:	4aa5      	ldr	r2, [pc, #660]	@ (8019a24 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8019790:	430b      	orrs	r3, r1
 8019792:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8019796:	e003      	b.n	80197a0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019798:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801979c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80197a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80197a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197a8:	f002 0a02 	and.w	sl, r2, #2
 80197ac:	f04f 0b00 	mov.w	fp, #0
 80197b0:	ea5a 030b 	orrs.w	r3, sl, fp
 80197b4:	f000 8088 	beq.w	80198c8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80197b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80197bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80197be:	2b28      	cmp	r3, #40	@ 0x28
 80197c0:	d868      	bhi.n	8019894 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80197c2:	a201      	add	r2, pc, #4	@ (adr r2, 80197c8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80197c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80197c8:	0801989d 	.word	0x0801989d
 80197cc:	08019895 	.word	0x08019895
 80197d0:	08019895 	.word	0x08019895
 80197d4:	08019895 	.word	0x08019895
 80197d8:	08019895 	.word	0x08019895
 80197dc:	08019895 	.word	0x08019895
 80197e0:	08019895 	.word	0x08019895
 80197e4:	08019895 	.word	0x08019895
 80197e8:	0801986d 	.word	0x0801986d
 80197ec:	08019895 	.word	0x08019895
 80197f0:	08019895 	.word	0x08019895
 80197f4:	08019895 	.word	0x08019895
 80197f8:	08019895 	.word	0x08019895
 80197fc:	08019895 	.word	0x08019895
 8019800:	08019895 	.word	0x08019895
 8019804:	08019895 	.word	0x08019895
 8019808:	08019881 	.word	0x08019881
 801980c:	08019895 	.word	0x08019895
 8019810:	08019895 	.word	0x08019895
 8019814:	08019895 	.word	0x08019895
 8019818:	08019895 	.word	0x08019895
 801981c:	08019895 	.word	0x08019895
 8019820:	08019895 	.word	0x08019895
 8019824:	08019895 	.word	0x08019895
 8019828:	0801989d 	.word	0x0801989d
 801982c:	08019895 	.word	0x08019895
 8019830:	08019895 	.word	0x08019895
 8019834:	08019895 	.word	0x08019895
 8019838:	08019895 	.word	0x08019895
 801983c:	08019895 	.word	0x08019895
 8019840:	08019895 	.word	0x08019895
 8019844:	08019895 	.word	0x08019895
 8019848:	0801989d 	.word	0x0801989d
 801984c:	08019895 	.word	0x08019895
 8019850:	08019895 	.word	0x08019895
 8019854:	08019895 	.word	0x08019895
 8019858:	08019895 	.word	0x08019895
 801985c:	08019895 	.word	0x08019895
 8019860:	08019895 	.word	0x08019895
 8019864:	08019895 	.word	0x08019895
 8019868:	0801989d 	.word	0x0801989d
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801986c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019870:	3308      	adds	r3, #8
 8019872:	4618      	mov	r0, r3
 8019874:	f001 f8e4 	bl	801aa40 <RCCEx_PLL2_Config>
 8019878:	4603      	mov	r3, r0
 801987a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 801987e:	e00e      	b.n	801989e <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019880:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019884:	3330      	adds	r3, #48	@ 0x30
 8019886:	4618      	mov	r0, r3
 8019888:	f001 f972 	bl	801ab70 <RCCEx_PLL3_Config>
 801988c:	4603      	mov	r3, r0
 801988e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8019892:	e004      	b.n	801989e <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019894:	2301      	movs	r3, #1
 8019896:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801989a:	e000      	b.n	801989e <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 801989c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801989e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80198a2:	2b00      	cmp	r3, #0
 80198a4:	d10c      	bne.n	80198c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80198a6:	4b5f      	ldr	r3, [pc, #380]	@ (8019a24 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80198a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80198ac:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80198b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80198b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80198b6:	4a5b      	ldr	r2, [pc, #364]	@ (8019a24 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80198b8:	430b      	orrs	r3, r1
 80198ba:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80198be:	e003      	b.n	80198c8 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80198c0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80198c4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80198c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80198cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80198d0:	f002 0304 	and.w	r3, r2, #4
 80198d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80198d8:	2300      	movs	r3, #0
 80198da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80198de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80198e2:	460b      	mov	r3, r1
 80198e4:	4313      	orrs	r3, r2
 80198e6:	d04e      	beq.n	8019986 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80198e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80198ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80198ee:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80198f2:	d02c      	beq.n	801994e <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80198f4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80198f8:	d825      	bhi.n	8019946 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80198fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80198fe:	d028      	beq.n	8019952 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8019900:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8019904:	d81f      	bhi.n	8019946 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8019906:	2bc0      	cmp	r3, #192	@ 0xc0
 8019908:	d025      	beq.n	8019956 <HAL_RCCEx_PeriphCLKConfig+0x296>
 801990a:	2bc0      	cmp	r3, #192	@ 0xc0
 801990c:	d81b      	bhi.n	8019946 <HAL_RCCEx_PeriphCLKConfig+0x286>
 801990e:	2b80      	cmp	r3, #128	@ 0x80
 8019910:	d00f      	beq.n	8019932 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8019912:	2b80      	cmp	r3, #128	@ 0x80
 8019914:	d817      	bhi.n	8019946 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8019916:	2b00      	cmp	r3, #0
 8019918:	d01f      	beq.n	801995a <HAL_RCCEx_PeriphCLKConfig+0x29a>
 801991a:	2b40      	cmp	r3, #64	@ 0x40
 801991c:	d113      	bne.n	8019946 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801991e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019922:	3308      	adds	r3, #8
 8019924:	4618      	mov	r0, r3
 8019926:	f001 f88b 	bl	801aa40 <RCCEx_PLL2_Config>
 801992a:	4603      	mov	r3, r0
 801992c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8019930:	e014      	b.n	801995c <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019932:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019936:	3330      	adds	r3, #48	@ 0x30
 8019938:	4618      	mov	r0, r3
 801993a:	f001 f919 	bl	801ab70 <RCCEx_PLL3_Config>
 801993e:	4603      	mov	r3, r0
 8019940:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8019944:	e00a      	b.n	801995c <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019946:	2301      	movs	r3, #1
 8019948:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801994c:	e006      	b.n	801995c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 801994e:	bf00      	nop
 8019950:	e004      	b.n	801995c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8019952:	bf00      	nop
 8019954:	e002      	b.n	801995c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8019956:	bf00      	nop
 8019958:	e000      	b.n	801995c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 801995a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801995c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019960:	2b00      	cmp	r3, #0
 8019962:	d10c      	bne.n	801997e <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8019964:	4b2f      	ldr	r3, [pc, #188]	@ (8019a24 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8019966:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801996a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 801996e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019972:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019974:	4a2b      	ldr	r2, [pc, #172]	@ (8019a24 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8019976:	430b      	orrs	r3, r1
 8019978:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801997c:	e003      	b.n	8019986 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801997e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019982:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8019986:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801998a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801998e:	f002 0308 	and.w	r3, r2, #8
 8019992:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8019996:	2300      	movs	r3, #0
 8019998:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801999c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80199a0:	460b      	mov	r3, r1
 80199a2:	4313      	orrs	r3, r2
 80199a4:	d056      	beq.n	8019a54 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80199a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80199aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80199ac:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80199b0:	d031      	beq.n	8019a16 <HAL_RCCEx_PeriphCLKConfig+0x356>
 80199b2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80199b6:	d82a      	bhi.n	8019a0e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80199b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80199bc:	d02d      	beq.n	8019a1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80199be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80199c2:	d824      	bhi.n	8019a0e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80199c4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80199c8:	d029      	beq.n	8019a1e <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80199ca:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80199ce:	d81e      	bhi.n	8019a0e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80199d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80199d4:	d011      	beq.n	80199fa <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80199d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80199da:	d818      	bhi.n	8019a0e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80199dc:	2b00      	cmp	r3, #0
 80199de:	d023      	beq.n	8019a28 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80199e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80199e4:	d113      	bne.n	8019a0e <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80199e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80199ea:	3308      	adds	r3, #8
 80199ec:	4618      	mov	r0, r3
 80199ee:	f001 f827 	bl	801aa40 <RCCEx_PLL2_Config>
 80199f2:	4603      	mov	r3, r0
 80199f4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 80199f8:	e017      	b.n	8019a2a <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80199fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80199fe:	3330      	adds	r3, #48	@ 0x30
 8019a00:	4618      	mov	r0, r3
 8019a02:	f001 f8b5 	bl	801ab70 <RCCEx_PLL3_Config>
 8019a06:	4603      	mov	r3, r0
 8019a08:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8019a0c:	e00d      	b.n	8019a2a <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019a0e:	2301      	movs	r3, #1
 8019a10:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019a14:	e009      	b.n	8019a2a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8019a16:	bf00      	nop
 8019a18:	e007      	b.n	8019a2a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8019a1a:	bf00      	nop
 8019a1c:	e005      	b.n	8019a2a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8019a1e:	bf00      	nop
 8019a20:	e003      	b.n	8019a2a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8019a22:	bf00      	nop
 8019a24:	44020c00 	.word	0x44020c00
        break;
 8019a28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8019a2a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019a2e:	2b00      	cmp	r3, #0
 8019a30:	d10c      	bne.n	8019a4c <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8019a32:	4bb9      	ldr	r3, [pc, #740]	@ (8019d18 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8019a34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8019a38:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8019a3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019a40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019a42:	4ab5      	ldr	r2, [pc, #724]	@ (8019d18 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8019a44:	430b      	orrs	r3, r1
 8019a46:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8019a4a:	e003      	b.n	8019a54 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019a4c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019a50:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8019a54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a5c:	f002 0310 	and.w	r3, r2, #16
 8019a60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8019a64:	2300      	movs	r3, #0
 8019a66:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8019a6a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8019a6e:	460b      	mov	r3, r1
 8019a70:	4313      	orrs	r3, r2
 8019a72:	d053      	beq.n	8019b1c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8019a74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019a78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019a7a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8019a7e:	d031      	beq.n	8019ae4 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8019a80:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8019a84:	d82a      	bhi.n	8019adc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8019a86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8019a8a:	d02d      	beq.n	8019ae8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8019a8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8019a90:	d824      	bhi.n	8019adc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8019a92:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8019a96:	d029      	beq.n	8019aec <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8019a98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8019a9c:	d81e      	bhi.n	8019adc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8019a9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8019aa2:	d011      	beq.n	8019ac8 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8019aa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8019aa8:	d818      	bhi.n	8019adc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8019aaa:	2b00      	cmp	r3, #0
 8019aac:	d020      	beq.n	8019af0 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8019aae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019ab2:	d113      	bne.n	8019adc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8019ab4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019ab8:	3308      	adds	r3, #8
 8019aba:	4618      	mov	r0, r3
 8019abc:	f000 ffc0 	bl	801aa40 <RCCEx_PLL2_Config>
 8019ac0:	4603      	mov	r3, r0
 8019ac2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8019ac6:	e014      	b.n	8019af2 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019ac8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019acc:	3330      	adds	r3, #48	@ 0x30
 8019ace:	4618      	mov	r0, r3
 8019ad0:	f001 f84e 	bl	801ab70 <RCCEx_PLL3_Config>
 8019ad4:	4603      	mov	r3, r0
 8019ad6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8019ada:	e00a      	b.n	8019af2 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019adc:	2301      	movs	r3, #1
 8019ade:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019ae2:	e006      	b.n	8019af2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8019ae4:	bf00      	nop
 8019ae6:	e004      	b.n	8019af2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8019ae8:	bf00      	nop
 8019aea:	e002      	b.n	8019af2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8019aec:	bf00      	nop
 8019aee:	e000      	b.n	8019af2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8019af0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8019af2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019af6:	2b00      	cmp	r3, #0
 8019af8:	d10c      	bne.n	8019b14 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8019afa:	4b87      	ldr	r3, [pc, #540]	@ (8019d18 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8019afc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8019b00:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8019b04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019b08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019b0a:	4a83      	ldr	r2, [pc, #524]	@ (8019d18 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8019b0c:	430b      	orrs	r3, r1
 8019b0e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8019b12:	e003      	b.n	8019b1c <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019b14:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019b18:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8019b1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b24:	f002 0320 	and.w	r3, r2, #32
 8019b28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8019b2c:	2300      	movs	r3, #0
 8019b2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8019b32:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8019b36:	460b      	mov	r3, r1
 8019b38:	4313      	orrs	r3, r2
 8019b3a:	d053      	beq.n	8019be4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8019b3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019b42:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8019b46:	d031      	beq.n	8019bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8019b48:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8019b4c:	d82a      	bhi.n	8019ba4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8019b4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8019b52:	d02d      	beq.n	8019bb0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8019b54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8019b58:	d824      	bhi.n	8019ba4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8019b5a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8019b5e:	d029      	beq.n	8019bb4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8019b60:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8019b64:	d81e      	bhi.n	8019ba4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8019b66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019b6a:	d011      	beq.n	8019b90 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8019b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019b70:	d818      	bhi.n	8019ba4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8019b72:	2b00      	cmp	r3, #0
 8019b74:	d020      	beq.n	8019bb8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8019b76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8019b7a:	d113      	bne.n	8019ba4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8019b7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019b80:	3308      	adds	r3, #8
 8019b82:	4618      	mov	r0, r3
 8019b84:	f000 ff5c 	bl	801aa40 <RCCEx_PLL2_Config>
 8019b88:	4603      	mov	r3, r0
 8019b8a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8019b8e:	e014      	b.n	8019bba <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019b90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019b94:	3330      	adds	r3, #48	@ 0x30
 8019b96:	4618      	mov	r0, r3
 8019b98:	f000 ffea 	bl	801ab70 <RCCEx_PLL3_Config>
 8019b9c:	4603      	mov	r3, r0
 8019b9e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8019ba2:	e00a      	b.n	8019bba <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019ba4:	2301      	movs	r3, #1
 8019ba6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019baa:	e006      	b.n	8019bba <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8019bac:	bf00      	nop
 8019bae:	e004      	b.n	8019bba <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8019bb0:	bf00      	nop
 8019bb2:	e002      	b.n	8019bba <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8019bb4:	bf00      	nop
 8019bb6:	e000      	b.n	8019bba <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8019bb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8019bba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019bbe:	2b00      	cmp	r3, #0
 8019bc0:	d10c      	bne.n	8019bdc <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8019bc2:	4b55      	ldr	r3, [pc, #340]	@ (8019d18 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8019bc4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8019bc8:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8019bcc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019bd2:	4a51      	ldr	r2, [pc, #324]	@ (8019d18 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8019bd4:	430b      	orrs	r3, r1
 8019bd6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8019bda:	e003      	b.n	8019be4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019bdc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019be0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8019be4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019bec:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8019bf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8019bf4:	2300      	movs	r3, #0
 8019bf6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8019bfa:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8019bfe:	460b      	mov	r3, r1
 8019c00:	4313      	orrs	r3, r2
 8019c02:	d053      	beq.n	8019cac <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8019c04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019c0a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8019c0e:	d031      	beq.n	8019c74 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8019c10:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8019c14:	d82a      	bhi.n	8019c6c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8019c16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8019c1a:	d02d      	beq.n	8019c78 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8019c1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8019c20:	d824      	bhi.n	8019c6c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8019c22:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8019c26:	d029      	beq.n	8019c7c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8019c28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8019c2c:	d81e      	bhi.n	8019c6c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8019c2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8019c32:	d011      	beq.n	8019c58 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8019c34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8019c38:	d818      	bhi.n	8019c6c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8019c3a:	2b00      	cmp	r3, #0
 8019c3c:	d020      	beq.n	8019c80 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8019c3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019c42:	d113      	bne.n	8019c6c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8019c44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019c48:	3308      	adds	r3, #8
 8019c4a:	4618      	mov	r0, r3
 8019c4c:	f000 fef8 	bl	801aa40 <RCCEx_PLL2_Config>
 8019c50:	4603      	mov	r3, r0
 8019c52:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8019c56:	e014      	b.n	8019c82 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019c58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019c5c:	3330      	adds	r3, #48	@ 0x30
 8019c5e:	4618      	mov	r0, r3
 8019c60:	f000 ff86 	bl	801ab70 <RCCEx_PLL3_Config>
 8019c64:	4603      	mov	r3, r0
 8019c66:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8019c6a:	e00a      	b.n	8019c82 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019c6c:	2301      	movs	r3, #1
 8019c6e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019c72:	e006      	b.n	8019c82 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8019c74:	bf00      	nop
 8019c76:	e004      	b.n	8019c82 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8019c78:	bf00      	nop
 8019c7a:	e002      	b.n	8019c82 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8019c7c:	bf00      	nop
 8019c7e:	e000      	b.n	8019c82 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8019c80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8019c82:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019c86:	2b00      	cmp	r3, #0
 8019c88:	d10c      	bne.n	8019ca4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8019c8a:	4b23      	ldr	r3, [pc, #140]	@ (8019d18 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8019c8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019c90:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8019c94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019c98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019c9a:	4a1f      	ldr	r2, [pc, #124]	@ (8019d18 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8019c9c:	430b      	orrs	r3, r1
 8019c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8019ca2:	e003      	b.n	8019cac <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019ca4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019ca8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8019cac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cb4:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8019cb8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8019cbc:	2300      	movs	r3, #0
 8019cbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8019cc2:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8019cc6:	460b      	mov	r3, r1
 8019cc8:	4313      	orrs	r3, r2
 8019cca:	d03d      	beq.n	8019d48 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8019ccc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019cd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8019cd2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8019cd6:	d01b      	beq.n	8019d10 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8019cd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8019cdc:	d814      	bhi.n	8019d08 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8019cde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8019ce2:	d017      	beq.n	8019d14 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8019ce4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8019ce8:	d80e      	bhi.n	8019d08 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8019cea:	2b00      	cmp	r3, #0
 8019cec:	d016      	beq.n	8019d1c <HAL_RCCEx_PeriphCLKConfig+0x65c>
 8019cee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019cf2:	d109      	bne.n	8019d08 <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019cf4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019cf8:	3330      	adds	r3, #48	@ 0x30
 8019cfa:	4618      	mov	r0, r3
 8019cfc:	f000 ff38 	bl	801ab70 <RCCEx_PLL3_Config>
 8019d00:	4603      	mov	r3, r0
 8019d02:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8019d06:	e00a      	b.n	8019d1e <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019d08:	2301      	movs	r3, #1
 8019d0a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019d0e:	e006      	b.n	8019d1e <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8019d10:	bf00      	nop
 8019d12:	e004      	b.n	8019d1e <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8019d14:	bf00      	nop
 8019d16:	e002      	b.n	8019d1e <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8019d18:	44020c00 	.word	0x44020c00
        break;
 8019d1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8019d1e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019d22:	2b00      	cmp	r3, #0
 8019d24:	d10c      	bne.n	8019d40 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8019d26:	4b99      	ldr	r3, [pc, #612]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019d28:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8019d2c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8019d30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019d34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8019d36:	4a95      	ldr	r2, [pc, #596]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019d38:	430b      	orrs	r3, r1
 8019d3a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8019d3e:	e003      	b.n	8019d48 <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019d40:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019d44:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8019d48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d50:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8019d54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8019d58:	2300      	movs	r3, #0
 8019d5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8019d5e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8019d62:	460b      	mov	r3, r1
 8019d64:	4313      	orrs	r3, r2
 8019d66:	d03b      	beq.n	8019de0 <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8019d68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019d6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019d6e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8019d72:	d01b      	beq.n	8019dac <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8019d74:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8019d78:	d814      	bhi.n	8019da4 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8019d7a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8019d7e:	d017      	beq.n	8019db0 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8019d80:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8019d84:	d80e      	bhi.n	8019da4 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8019d86:	2b00      	cmp	r3, #0
 8019d88:	d014      	beq.n	8019db4 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 8019d8a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8019d8e:	d109      	bne.n	8019da4 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019d90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019d94:	3330      	adds	r3, #48	@ 0x30
 8019d96:	4618      	mov	r0, r3
 8019d98:	f000 feea 	bl	801ab70 <RCCEx_PLL3_Config>
 8019d9c:	4603      	mov	r3, r0
 8019d9e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8019da2:	e008      	b.n	8019db6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019da4:	2301      	movs	r3, #1
 8019da6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019daa:	e004      	b.n	8019db6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8019dac:	bf00      	nop
 8019dae:	e002      	b.n	8019db6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8019db0:	bf00      	nop
 8019db2:	e000      	b.n	8019db6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8019db4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8019db6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019dba:	2b00      	cmp	r3, #0
 8019dbc:	d10c      	bne.n	8019dd8 <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8019dbe:	4b73      	ldr	r3, [pc, #460]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019dc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8019dc4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8019dc8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019dcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019dce:	4a6f      	ldr	r2, [pc, #444]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019dd0:	430b      	orrs	r3, r1
 8019dd2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8019dd6:	e003      	b.n	8019de0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019dd8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019ddc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8019de0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019de8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8019dec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8019df0:	2300      	movs	r3, #0
 8019df2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8019df6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8019dfa:	460b      	mov	r3, r1
 8019dfc:	4313      	orrs	r3, r2
 8019dfe:	d03d      	beq.n	8019e7c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8019e00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019e08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8019e0c:	d01b      	beq.n	8019e46 <HAL_RCCEx_PeriphCLKConfig+0x786>
 8019e0e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8019e12:	d814      	bhi.n	8019e3e <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8019e14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8019e18:	d017      	beq.n	8019e4a <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8019e1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8019e1e:	d80e      	bhi.n	8019e3e <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8019e20:	2b00      	cmp	r3, #0
 8019e22:	d014      	beq.n	8019e4e <HAL_RCCEx_PeriphCLKConfig+0x78e>
 8019e24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8019e28:	d109      	bne.n	8019e3e <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019e2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019e2e:	3330      	adds	r3, #48	@ 0x30
 8019e30:	4618      	mov	r0, r3
 8019e32:	f000 fe9d 	bl	801ab70 <RCCEx_PLL3_Config>
 8019e36:	4603      	mov	r3, r0
 8019e38:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 8019e3c:	e008      	b.n	8019e50 <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019e3e:	2301      	movs	r3, #1
 8019e40:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019e44:	e004      	b.n	8019e50 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8019e46:	bf00      	nop
 8019e48:	e002      	b.n	8019e50 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8019e4a:	bf00      	nop
 8019e4c:	e000      	b.n	8019e50 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8019e4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8019e50:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019e54:	2b00      	cmp	r3, #0
 8019e56:	d10d      	bne.n	8019e74 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8019e58:	4b4c      	ldr	r3, [pc, #304]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019e5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8019e5e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8019e62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019e6a:	4a48      	ldr	r2, [pc, #288]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019e6c:	430b      	orrs	r3, r1
 8019e6e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8019e72:	e003      	b.n	8019e7c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019e74:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019e78:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8019e7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e84:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8019e88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8019e8c:	2300      	movs	r3, #0
 8019e8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8019e92:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8019e96:	460b      	mov	r3, r1
 8019e98:	4313      	orrs	r3, r2
 8019e9a:	d035      	beq.n	8019f08 <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8019e9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019ea0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019ea4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8019ea8:	d015      	beq.n	8019ed6 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8019eaa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8019eae:	d80e      	bhi.n	8019ece <HAL_RCCEx_PeriphCLKConfig+0x80e>
 8019eb0:	2b00      	cmp	r3, #0
 8019eb2:	d012      	beq.n	8019eda <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8019eb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019eb8:	d109      	bne.n	8019ece <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019eba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019ebe:	3330      	adds	r3, #48	@ 0x30
 8019ec0:	4618      	mov	r0, r3
 8019ec2:	f000 fe55 	bl	801ab70 <RCCEx_PLL3_Config>
 8019ec6:	4603      	mov	r3, r0
 8019ec8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8019ecc:	e006      	b.n	8019edc <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019ece:	2301      	movs	r3, #1
 8019ed0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019ed4:	e002      	b.n	8019edc <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8019ed6:	bf00      	nop
 8019ed8:	e000      	b.n	8019edc <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8019eda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8019edc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019ee0:	2b00      	cmp	r3, #0
 8019ee2:	d10d      	bne.n	8019f00 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8019ee4:	4b29      	ldr	r3, [pc, #164]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019ee6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8019eea:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8019eee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019ef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8019ef6:	4a25      	ldr	r2, [pc, #148]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019ef8:	430b      	orrs	r3, r1
 8019efa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8019efe:	e003      	b.n	8019f08 <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019f00:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019f04:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8019f08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f10:	2100      	movs	r1, #0
 8019f12:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8019f16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8019f1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8019f1e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8019f22:	460b      	mov	r3, r1
 8019f24:	4313      	orrs	r3, r2
 8019f26:	d037      	beq.n	8019f98 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8019f28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019f30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8019f34:	d015      	beq.n	8019f62 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8019f36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8019f3a:	d80e      	bhi.n	8019f5a <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8019f3c:	2b00      	cmp	r3, #0
 8019f3e:	d012      	beq.n	8019f66 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8019f40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8019f44:	d109      	bne.n	8019f5a <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8019f46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019f4a:	3330      	adds	r3, #48	@ 0x30
 8019f4c:	4618      	mov	r0, r3
 8019f4e:	f000 fe0f 	bl	801ab70 <RCCEx_PLL3_Config>
 8019f52:	4603      	mov	r3, r0
 8019f54:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8019f58:	e006      	b.n	8019f68 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8019f5a:	2301      	movs	r3, #1
 8019f5c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8019f60:	e002      	b.n	8019f68 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8019f62:	bf00      	nop
 8019f64:	e000      	b.n	8019f68 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8019f66:	bf00      	nop
    }
    if (ret == HAL_OK)
 8019f68:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019f6c:	2b00      	cmp	r3, #0
 8019f6e:	d10f      	bne.n	8019f90 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8019f70:	4b06      	ldr	r3, [pc, #24]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019f72:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8019f76:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8019f7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019f82:	4a02      	ldr	r2, [pc, #8]	@ (8019f8c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8019f84:	430b      	orrs	r3, r1
 8019f86:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8019f8a:	e005      	b.n	8019f98 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8019f8c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8019f90:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8019f94:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8019f98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fa0:	2100      	movs	r1, #0
 8019fa2:	67b9      	str	r1, [r7, #120]	@ 0x78
 8019fa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8019fa8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8019faa:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8019fae:	460b      	mov	r3, r1
 8019fb0:	4313      	orrs	r3, r2
 8019fb2:	d00e      	beq.n	8019fd2 <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8019fb4:	4bb8      	ldr	r3, [pc, #736]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8019fb6:	69db      	ldr	r3, [r3, #28]
 8019fb8:	4ab7      	ldr	r2, [pc, #732]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8019fba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8019fbe:	61d3      	str	r3, [r2, #28]
 8019fc0:	4bb5      	ldr	r3, [pc, #724]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8019fc2:	69d9      	ldr	r1, [r3, #28]
 8019fc4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019fc8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8019fcc:	4ab2      	ldr	r2, [pc, #712]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8019fce:	430b      	orrs	r3, r1
 8019fd0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8019fd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fda:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8019fde:	673b      	str	r3, [r7, #112]	@ 0x70
 8019fe0:	2300      	movs	r3, #0
 8019fe2:	677b      	str	r3, [r7, #116]	@ 0x74
 8019fe4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8019fe8:	460b      	mov	r3, r1
 8019fea:	4313      	orrs	r3, r2
 8019fec:	d055      	beq.n	801a09a <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8019fee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019ff2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8019ff6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8019ffa:	d031      	beq.n	801a060 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8019ffc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 801a000:	d82a      	bhi.n	801a058 <HAL_RCCEx_PeriphCLKConfig+0x998>
 801a002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a006:	d02d      	beq.n	801a064 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 801a008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a00c:	d824      	bhi.n	801a058 <HAL_RCCEx_PeriphCLKConfig+0x998>
 801a00e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801a012:	d029      	beq.n	801a068 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 801a014:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801a018:	d81e      	bhi.n	801a058 <HAL_RCCEx_PeriphCLKConfig+0x998>
 801a01a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a01e:	d011      	beq.n	801a044 <HAL_RCCEx_PeriphCLKConfig+0x984>
 801a020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a024:	d818      	bhi.n	801a058 <HAL_RCCEx_PeriphCLKConfig+0x998>
 801a026:	2b00      	cmp	r3, #0
 801a028:	d020      	beq.n	801a06c <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 801a02a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a02e:	d113      	bne.n	801a058 <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a030:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a034:	3308      	adds	r3, #8
 801a036:	4618      	mov	r0, r3
 801a038:	f000 fd02 	bl	801aa40 <RCCEx_PLL2_Config>
 801a03c:	4603      	mov	r3, r0
 801a03e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 801a042:	e014      	b.n	801a06e <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801a044:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a048:	3330      	adds	r3, #48	@ 0x30
 801a04a:	4618      	mov	r0, r3
 801a04c:	f000 fd90 	bl	801ab70 <RCCEx_PLL3_Config>
 801a050:	4603      	mov	r3, r0
 801a052:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 801a056:	e00a      	b.n	801a06e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a058:	2301      	movs	r3, #1
 801a05a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a05e:	e006      	b.n	801a06e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 801a060:	bf00      	nop
 801a062:	e004      	b.n	801a06e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 801a064:	bf00      	nop
 801a066:	e002      	b.n	801a06e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 801a068:	bf00      	nop
 801a06a:	e000      	b.n	801a06e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 801a06c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a06e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a072:	2b00      	cmp	r3, #0
 801a074:	d10d      	bne.n	801a092 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 801a076:	4b88      	ldr	r3, [pc, #544]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 801a078:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 801a07c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 801a080:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a084:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801a088:	4a83      	ldr	r2, [pc, #524]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 801a08a:	430b      	orrs	r3, r1
 801a08c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 801a090:	e003      	b.n	801a09a <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a092:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a096:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 801a09a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0a2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 801a0a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 801a0a8:	2300      	movs	r3, #0
 801a0aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801a0ac:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 801a0b0:	460b      	mov	r3, r1
 801a0b2:	4313      	orrs	r3, r2
 801a0b4:	d055      	beq.n	801a162 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 801a0b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a0ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a0be:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 801a0c2:	d031      	beq.n	801a128 <HAL_RCCEx_PeriphCLKConfig+0xa68>
 801a0c4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 801a0c8:	d82a      	bhi.n	801a120 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 801a0ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a0ce:	d02d      	beq.n	801a12c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 801a0d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a0d4:	d824      	bhi.n	801a120 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 801a0d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801a0da:	d029      	beq.n	801a130 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 801a0dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801a0e0:	d81e      	bhi.n	801a120 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 801a0e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801a0e6:	d011      	beq.n	801a10c <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 801a0e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801a0ec:	d818      	bhi.n	801a120 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 801a0ee:	2b00      	cmp	r3, #0
 801a0f0:	d020      	beq.n	801a134 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 801a0f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a0f6:	d113      	bne.n	801a120 <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a0f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a0fc:	3308      	adds	r3, #8
 801a0fe:	4618      	mov	r0, r3
 801a100:	f000 fc9e 	bl	801aa40 <RCCEx_PLL2_Config>
 801a104:	4603      	mov	r3, r0
 801a106:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 801a10a:	e014      	b.n	801a136 <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801a10c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a110:	3330      	adds	r3, #48	@ 0x30
 801a112:	4618      	mov	r0, r3
 801a114:	f000 fd2c 	bl	801ab70 <RCCEx_PLL3_Config>
 801a118:	4603      	mov	r3, r0
 801a11a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 801a11e:	e00a      	b.n	801a136 <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a120:	2301      	movs	r3, #1
 801a122:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a126:	e006      	b.n	801a136 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 801a128:	bf00      	nop
 801a12a:	e004      	b.n	801a136 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 801a12c:	bf00      	nop
 801a12e:	e002      	b.n	801a136 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 801a130:	bf00      	nop
 801a132:	e000      	b.n	801a136 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 801a134:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a136:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a13a:	2b00      	cmp	r3, #0
 801a13c:	d10d      	bne.n	801a15a <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 801a13e:	4b56      	ldr	r3, [pc, #344]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 801a140:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 801a144:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 801a148:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a14c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a150:	4a51      	ldr	r2, [pc, #324]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 801a152:	430b      	orrs	r3, r1
 801a154:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 801a158:	e003      	b.n	801a162 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a15a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a15e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 801a162:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a16a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 801a16e:	663b      	str	r3, [r7, #96]	@ 0x60
 801a170:	2300      	movs	r3, #0
 801a172:	667b      	str	r3, [r7, #100]	@ 0x64
 801a174:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 801a178:	460b      	mov	r3, r1
 801a17a:	4313      	orrs	r3, r2
 801a17c:	d032      	beq.n	801a1e4 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 801a17e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a182:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801a186:	2b05      	cmp	r3, #5
 801a188:	d80f      	bhi.n	801a1aa <HAL_RCCEx_PeriphCLKConfig+0xaea>
 801a18a:	2b03      	cmp	r3, #3
 801a18c:	d211      	bcs.n	801a1b2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 801a18e:	2b01      	cmp	r3, #1
 801a190:	d911      	bls.n	801a1b6 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 801a192:	2b02      	cmp	r3, #2
 801a194:	d109      	bne.n	801a1aa <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a196:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a19a:	3308      	adds	r3, #8
 801a19c:	4618      	mov	r0, r3
 801a19e:	f000 fc4f 	bl	801aa40 <RCCEx_PLL2_Config>
 801a1a2:	4603      	mov	r3, r0
 801a1a4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a1a8:	e006      	b.n	801a1b8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 801a1aa:	2301      	movs	r3, #1
 801a1ac:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a1b0:	e002      	b.n	801a1b8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 801a1b2:	bf00      	nop
 801a1b4:	e000      	b.n	801a1b8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 801a1b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a1b8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a1bc:	2b00      	cmp	r3, #0
 801a1be:	d10d      	bne.n	801a1dc <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 801a1c0:	4b35      	ldr	r3, [pc, #212]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 801a1c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801a1c6:	f023 0107 	bic.w	r1, r3, #7
 801a1ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a1ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801a1d2:	4a31      	ldr	r2, [pc, #196]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 801a1d4:	430b      	orrs	r3, r1
 801a1d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801a1da:	e003      	b.n	801a1e4 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a1dc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a1e0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 801a1e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a1ec:	2100      	movs	r1, #0
 801a1ee:	65b9      	str	r1, [r7, #88]	@ 0x58
 801a1f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801a1f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801a1f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 801a1fa:	460b      	mov	r3, r1
 801a1fc:	4313      	orrs	r3, r2
 801a1fe:	d024      	beq.n	801a24a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 801a200:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a204:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801a208:	2b00      	cmp	r3, #0
 801a20a:	d005      	beq.n	801a218 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 801a20c:	2b08      	cmp	r3, #8
 801a20e:	d005      	beq.n	801a21c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a210:	2301      	movs	r3, #1
 801a212:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a216:	e002      	b.n	801a21e <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 801a218:	bf00      	nop
 801a21a:	e000      	b.n	801a21e <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 801a21c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a21e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a222:	2b00      	cmp	r3, #0
 801a224:	d10d      	bne.n	801a242 <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 801a226:	4b1c      	ldr	r3, [pc, #112]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 801a228:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801a22c:	f023 0108 	bic.w	r1, r3, #8
 801a230:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a234:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801a238:	4a17      	ldr	r2, [pc, #92]	@ (801a298 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 801a23a:	430b      	orrs	r3, r1
 801a23c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801a240:	e003      	b.n	801a24a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a242:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a246:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801a24a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a252:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 801a256:	653b      	str	r3, [r7, #80]	@ 0x50
 801a258:	2300      	movs	r3, #0
 801a25a:	657b      	str	r3, [r7, #84]	@ 0x54
 801a25c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 801a260:	460b      	mov	r3, r1
 801a262:	4313      	orrs	r3, r2
 801a264:	f000 80b9 	beq.w	801a3da <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 801a268:	4b0c      	ldr	r3, [pc, #48]	@ (801a29c <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 801a26a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a26c:	4a0b      	ldr	r2, [pc, #44]	@ (801a29c <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 801a26e:	f043 0301 	orr.w	r3, r3, #1
 801a272:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801a274:	f7fc f96a 	bl	801654c <HAL_GetTick>
 801a278:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 801a27c:	e010      	b.n	801a2a0 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801a27e:	f7fc f965 	bl	801654c <HAL_GetTick>
 801a282:	4602      	mov	r2, r0
 801a284:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801a288:	1ad3      	subs	r3, r2, r3
 801a28a:	2b02      	cmp	r3, #2
 801a28c:	d908      	bls.n	801a2a0 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 801a28e:	2303      	movs	r3, #3
 801a290:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a294:	e00a      	b.n	801a2ac <HAL_RCCEx_PeriphCLKConfig+0xbec>
 801a296:	bf00      	nop
 801a298:	44020c00 	.word	0x44020c00
 801a29c:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 801a2a0:	4bba      	ldr	r3, [pc, #744]	@ (801a58c <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 801a2a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a2a4:	f003 0301 	and.w	r3, r3, #1
 801a2a8:	2b00      	cmp	r3, #0
 801a2aa:	d0e8      	beq.n	801a27e <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 801a2ac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a2b0:	2b00      	cmp	r3, #0
 801a2b2:	f040 808e 	bne.w	801a3d2 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801a2b6:	4bb6      	ldr	r3, [pc, #728]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a2b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801a2bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801a2c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 801a2c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a2c8:	2b00      	cmp	r3, #0
 801a2ca:	d023      	beq.n	801a314 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 801a2cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a2d0:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 801a2d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a2d8:	4293      	cmp	r3, r2
 801a2da:	d01b      	beq.n	801a314 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 801a2dc:	4bac      	ldr	r3, [pc, #688]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a2de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801a2e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801a2e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801a2ea:	4ba9      	ldr	r3, [pc, #676]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a2ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801a2f0:	4aa7      	ldr	r2, [pc, #668]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a2f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801a2f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 801a2fa:	4ba5      	ldr	r3, [pc, #660]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a2fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801a300:	4aa3      	ldr	r2, [pc, #652]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801a306:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 801a30a:	4aa1      	ldr	r2, [pc, #644]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a30c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a310:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 801a314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a318:	f003 0301 	and.w	r3, r3, #1
 801a31c:	2b00      	cmp	r3, #0
 801a31e:	d019      	beq.n	801a354 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801a320:	f7fc f914 	bl	801654c <HAL_GetTick>
 801a324:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801a328:	e00d      	b.n	801a346 <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801a32a:	f7fc f90f 	bl	801654c <HAL_GetTick>
 801a32e:	4602      	mov	r2, r0
 801a330:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801a334:	1ad2      	subs	r2, r2, r3
 801a336:	f241 3388 	movw	r3, #5000	@ 0x1388
 801a33a:	429a      	cmp	r2, r3
 801a33c:	d903      	bls.n	801a346 <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 801a33e:	2303      	movs	r3, #3
 801a340:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 801a344:	e006      	b.n	801a354 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801a346:	4b92      	ldr	r3, [pc, #584]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a348:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801a34c:	f003 0302 	and.w	r3, r3, #2
 801a350:	2b00      	cmp	r3, #0
 801a352:	d0ea      	beq.n	801a32a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 801a354:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a358:	2b00      	cmp	r3, #0
 801a35a:	d135      	bne.n	801a3c8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 801a35c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a360:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801a364:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801a368:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801a36c:	d110      	bne.n	801a390 <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 801a36e:	4b88      	ldr	r3, [pc, #544]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a370:	69db      	ldr	r3, [r3, #28]
 801a372:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 801a376:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a37a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801a37e:	091b      	lsrs	r3, r3, #4
 801a380:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801a384:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 801a388:	4a81      	ldr	r2, [pc, #516]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a38a:	430b      	orrs	r3, r1
 801a38c:	61d3      	str	r3, [r2, #28]
 801a38e:	e005      	b.n	801a39c <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 801a390:	4b7f      	ldr	r3, [pc, #508]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a392:	69db      	ldr	r3, [r3, #28]
 801a394:	4a7e      	ldr	r2, [pc, #504]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a396:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801a39a:	61d3      	str	r3, [r2, #28]
 801a39c:	4b7c      	ldr	r3, [pc, #496]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a39e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801a3a2:	4a7b      	ldr	r2, [pc, #492]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a3a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801a3a8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801a3ac:	4b78      	ldr	r3, [pc, #480]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a3ae:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 801a3b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a3b6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801a3ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801a3be:	4a74      	ldr	r2, [pc, #464]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a3c0:	430b      	orrs	r3, r1
 801a3c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801a3c6:	e008      	b.n	801a3da <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 801a3c8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a3cc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 801a3d0:	e003      	b.n	801a3da <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a3d2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a3d6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 801a3da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a3e2:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 801a3e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a3e8:	2300      	movs	r3, #0
 801a3ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a3ec:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 801a3f0:	460b      	mov	r3, r1
 801a3f2:	4313      	orrs	r3, r2
 801a3f4:	d035      	beq.n	801a462 <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 801a3f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a3fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801a3fe:	2b30      	cmp	r3, #48	@ 0x30
 801a400:	d014      	beq.n	801a42c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 801a402:	2b30      	cmp	r3, #48	@ 0x30
 801a404:	d80e      	bhi.n	801a424 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 801a406:	2b20      	cmp	r3, #32
 801a408:	d012      	beq.n	801a430 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 801a40a:	2b20      	cmp	r3, #32
 801a40c:	d80a      	bhi.n	801a424 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 801a40e:	2b00      	cmp	r3, #0
 801a410:	d010      	beq.n	801a434 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 801a412:	2b10      	cmp	r3, #16
 801a414:	d106      	bne.n	801a424 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801a416:	4b5e      	ldr	r3, [pc, #376]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a41a:	4a5d      	ldr	r2, [pc, #372]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a41c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801a420:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 801a422:	e008      	b.n	801a436 <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a424:	2301      	movs	r3, #1
 801a426:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a42a:	e004      	b.n	801a436 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 801a42c:	bf00      	nop
 801a42e:	e002      	b.n	801a436 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 801a430:	bf00      	nop
 801a432:	e000      	b.n	801a436 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 801a434:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a436:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a43a:	2b00      	cmp	r3, #0
 801a43c:	d10d      	bne.n	801a45a <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 801a43e:	4b54      	ldr	r3, [pc, #336]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a440:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801a444:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 801a448:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a44c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801a450:	4a4f      	ldr	r2, [pc, #316]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a452:	430b      	orrs	r3, r1
 801a454:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801a458:	e003      	b.n	801a462 <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a45a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a45e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 801a462:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a466:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a46a:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 801a46e:	643b      	str	r3, [r7, #64]	@ 0x40
 801a470:	2300      	movs	r3, #0
 801a472:	647b      	str	r3, [r7, #68]	@ 0x44
 801a474:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 801a478:	460b      	mov	r3, r1
 801a47a:	4313      	orrs	r3, r2
 801a47c:	d033      	beq.n	801a4e6 <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 801a47e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a482:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801a486:	2b00      	cmp	r3, #0
 801a488:	d002      	beq.n	801a490 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 801a48a:	2b40      	cmp	r3, #64	@ 0x40
 801a48c:	d007      	beq.n	801a49e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 801a48e:	e010      	b.n	801a4b2 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801a490:	4b3f      	ldr	r3, [pc, #252]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a494:	4a3e      	ldr	r2, [pc, #248]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a496:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801a49a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 801a49c:	e00d      	b.n	801a4ba <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a49e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a4a2:	3308      	adds	r3, #8
 801a4a4:	4618      	mov	r0, r3
 801a4a6:	f000 facb 	bl	801aa40 <RCCEx_PLL2_Config>
 801a4aa:	4603      	mov	r3, r0
 801a4ac:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 801a4b0:	e003      	b.n	801a4ba <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 801a4b2:	2301      	movs	r3, #1
 801a4b4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a4b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a4ba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a4be:	2b00      	cmp	r3, #0
 801a4c0:	d10d      	bne.n	801a4de <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 801a4c2:	4b33      	ldr	r3, [pc, #204]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a4c4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801a4c8:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 801a4cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a4d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801a4d4:	4a2e      	ldr	r2, [pc, #184]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a4d6:	430b      	orrs	r3, r1
 801a4d8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 801a4dc:	e003      	b.n	801a4e6 <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a4de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a4e2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 801a4e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a4ee:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 801a4f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a4f4:	2300      	movs	r3, #0
 801a4f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a4f8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 801a4fc:	460b      	mov	r3, r1
 801a4fe:	4313      	orrs	r3, r2
 801a500:	d04c      	beq.n	801a59c <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 801a502:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a506:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801a50a:	2b04      	cmp	r3, #4
 801a50c:	d827      	bhi.n	801a55e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 801a50e:	a201      	add	r2, pc, #4	@ (adr r2, 801a514 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 801a510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a514:	0801a529 	.word	0x0801a529
 801a518:	0801a537 	.word	0x0801a537
 801a51c:	0801a54b 	.word	0x0801a54b
 801a520:	0801a567 	.word	0x0801a567
 801a524:	0801a567 	.word	0x0801a567
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801a528:	4b19      	ldr	r3, [pc, #100]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a52a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a52c:	4a18      	ldr	r2, [pc, #96]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a52e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801a532:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 801a534:	e018      	b.n	801a568 <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a536:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a53a:	3308      	adds	r3, #8
 801a53c:	4618      	mov	r0, r3
 801a53e:	f000 fa7f 	bl	801aa40 <RCCEx_PLL2_Config>
 801a542:	4603      	mov	r3, r0
 801a544:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 801a548:	e00e      	b.n	801a568 <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801a54a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a54e:	3330      	adds	r3, #48	@ 0x30
 801a550:	4618      	mov	r0, r3
 801a552:	f000 fb0d 	bl	801ab70 <RCCEx_PLL3_Config>
 801a556:	4603      	mov	r3, r0
 801a558:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 801a55c:	e004      	b.n	801a568 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a55e:	2301      	movs	r3, #1
 801a560:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a564:	e000      	b.n	801a568 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 801a566:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a568:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a56c:	2b00      	cmp	r3, #0
 801a56e:	d111      	bne.n	801a594 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 801a570:	4b07      	ldr	r3, [pc, #28]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801a576:	f023 0107 	bic.w	r1, r3, #7
 801a57a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a57e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801a582:	4a03      	ldr	r2, [pc, #12]	@ (801a590 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 801a584:	430b      	orrs	r3, r1
 801a586:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801a58a:	e007      	b.n	801a59c <HAL_RCCEx_PeriphCLKConfig+0xedc>
 801a58c:	44020800 	.word	0x44020800
 801a590:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a594:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a598:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 801a59c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a5a4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 801a5a8:	633b      	str	r3, [r7, #48]	@ 0x30
 801a5aa:	2300      	movs	r3, #0
 801a5ac:	637b      	str	r3, [r7, #52]	@ 0x34
 801a5ae:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 801a5b2:	460b      	mov	r3, r1
 801a5b4:	4313      	orrs	r3, r2
 801a5b6:	f000 8081 	beq.w	801a6bc <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 801a5ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a5be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801a5c2:	2b20      	cmp	r3, #32
 801a5c4:	d85f      	bhi.n	801a686 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 801a5c6:	a201      	add	r2, pc, #4	@ (adr r2, 801a5cc <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 801a5c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a5cc:	0801a651 	.word	0x0801a651
 801a5d0:	0801a687 	.word	0x0801a687
 801a5d4:	0801a687 	.word	0x0801a687
 801a5d8:	0801a687 	.word	0x0801a687
 801a5dc:	0801a687 	.word	0x0801a687
 801a5e0:	0801a687 	.word	0x0801a687
 801a5e4:	0801a687 	.word	0x0801a687
 801a5e8:	0801a687 	.word	0x0801a687
 801a5ec:	0801a65f 	.word	0x0801a65f
 801a5f0:	0801a687 	.word	0x0801a687
 801a5f4:	0801a687 	.word	0x0801a687
 801a5f8:	0801a687 	.word	0x0801a687
 801a5fc:	0801a687 	.word	0x0801a687
 801a600:	0801a687 	.word	0x0801a687
 801a604:	0801a687 	.word	0x0801a687
 801a608:	0801a687 	.word	0x0801a687
 801a60c:	0801a673 	.word	0x0801a673
 801a610:	0801a687 	.word	0x0801a687
 801a614:	0801a687 	.word	0x0801a687
 801a618:	0801a687 	.word	0x0801a687
 801a61c:	0801a687 	.word	0x0801a687
 801a620:	0801a687 	.word	0x0801a687
 801a624:	0801a687 	.word	0x0801a687
 801a628:	0801a687 	.word	0x0801a687
 801a62c:	0801a68f 	.word	0x0801a68f
 801a630:	0801a687 	.word	0x0801a687
 801a634:	0801a687 	.word	0x0801a687
 801a638:	0801a687 	.word	0x0801a687
 801a63c:	0801a687 	.word	0x0801a687
 801a640:	0801a687 	.word	0x0801a687
 801a644:	0801a687 	.word	0x0801a687
 801a648:	0801a687 	.word	0x0801a687
 801a64c:	0801a68f 	.word	0x0801a68f
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801a650:	4bb9      	ldr	r3, [pc, #740]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a654:	4ab8      	ldr	r2, [pc, #736]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801a65a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 801a65c:	e018      	b.n	801a690 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a65e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a662:	3308      	adds	r3, #8
 801a664:	4618      	mov	r0, r3
 801a666:	f000 f9eb 	bl	801aa40 <RCCEx_PLL2_Config>
 801a66a:	4603      	mov	r3, r0
 801a66c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 801a670:	e00e      	b.n	801a690 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801a672:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a676:	3330      	adds	r3, #48	@ 0x30
 801a678:	4618      	mov	r0, r3
 801a67a:	f000 fa79 	bl	801ab70 <RCCEx_PLL3_Config>
 801a67e:	4603      	mov	r3, r0
 801a680:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 801a684:	e004      	b.n	801a690 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a686:	2301      	movs	r3, #1
 801a688:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a68c:	e000      	b.n	801a690 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 801a68e:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a690:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a694:	2b00      	cmp	r3, #0
 801a696:	d10d      	bne.n	801a6b4 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 801a698:	4ba7      	ldr	r3, [pc, #668]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a69a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801a69e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 801a6a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a6a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801a6aa:	4aa3      	ldr	r2, [pc, #652]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a6ac:	430b      	orrs	r3, r1
 801a6ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801a6b2:	e003      	b.n	801a6bc <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a6b4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a6b8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 801a6bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a6c4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 801a6c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a6ca:	2300      	movs	r3, #0
 801a6cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a6ce:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 801a6d2:	460b      	mov	r3, r1
 801a6d4:	4313      	orrs	r3, r2
 801a6d6:	d04e      	beq.n	801a776 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 801a6d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a6dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801a6e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a6e4:	d02e      	beq.n	801a744 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 801a6e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a6ea:	d827      	bhi.n	801a73c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 801a6ec:	2bc0      	cmp	r3, #192	@ 0xc0
 801a6ee:	d02b      	beq.n	801a748 <HAL_RCCEx_PeriphCLKConfig+0x1088>
 801a6f0:	2bc0      	cmp	r3, #192	@ 0xc0
 801a6f2:	d823      	bhi.n	801a73c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 801a6f4:	2b80      	cmp	r3, #128	@ 0x80
 801a6f6:	d017      	beq.n	801a728 <HAL_RCCEx_PeriphCLKConfig+0x1068>
 801a6f8:	2b80      	cmp	r3, #128	@ 0x80
 801a6fa:	d81f      	bhi.n	801a73c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 801a6fc:	2b00      	cmp	r3, #0
 801a6fe:	d002      	beq.n	801a706 <HAL_RCCEx_PeriphCLKConfig+0x1046>
 801a700:	2b40      	cmp	r3, #64	@ 0x40
 801a702:	d007      	beq.n	801a714 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 801a704:	e01a      	b.n	801a73c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801a706:	4b8c      	ldr	r3, [pc, #560]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a70a:	4a8b      	ldr	r2, [pc, #556]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a70c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801a710:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 801a712:	e01a      	b.n	801a74a <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a714:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a718:	3308      	adds	r3, #8
 801a71a:	4618      	mov	r0, r3
 801a71c:	f000 f990 	bl	801aa40 <RCCEx_PLL2_Config>
 801a720:	4603      	mov	r3, r0
 801a722:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 801a726:	e010      	b.n	801a74a <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801a728:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a72c:	3330      	adds	r3, #48	@ 0x30
 801a72e:	4618      	mov	r0, r3
 801a730:	f000 fa1e 	bl	801ab70 <RCCEx_PLL3_Config>
 801a734:	4603      	mov	r3, r0
 801a736:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 801a73a:	e006      	b.n	801a74a <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a73c:	2301      	movs	r3, #1
 801a73e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a742:	e002      	b.n	801a74a <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 801a744:	bf00      	nop
 801a746:	e000      	b.n	801a74a <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 801a748:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a74a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a74e:	2b00      	cmp	r3, #0
 801a750:	d10d      	bne.n	801a76e <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 801a752:	4b79      	ldr	r3, [pc, #484]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801a758:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 801a75c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a760:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801a764:	4974      	ldr	r1, [pc, #464]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a766:	4313      	orrs	r3, r2
 801a768:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 801a76c:	e003      	b.n	801a776 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a76e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a772:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 801a776:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a77e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 801a782:	623b      	str	r3, [r7, #32]
 801a784:	2300      	movs	r3, #0
 801a786:	627b      	str	r3, [r7, #36]	@ 0x24
 801a788:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801a78c:	460b      	mov	r3, r1
 801a78e:	4313      	orrs	r3, r2
 801a790:	d055      	beq.n	801a83e <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 801a792:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a796:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 801a79a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 801a79e:	d031      	beq.n	801a804 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 801a7a0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 801a7a4:	d82a      	bhi.n	801a7fc <HAL_RCCEx_PeriphCLKConfig+0x113c>
 801a7a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801a7aa:	d02d      	beq.n	801a808 <HAL_RCCEx_PeriphCLKConfig+0x1148>
 801a7ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801a7b0:	d824      	bhi.n	801a7fc <HAL_RCCEx_PeriphCLKConfig+0x113c>
 801a7b2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801a7b6:	d029      	beq.n	801a80c <HAL_RCCEx_PeriphCLKConfig+0x114c>
 801a7b8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801a7bc:	d81e      	bhi.n	801a7fc <HAL_RCCEx_PeriphCLKConfig+0x113c>
 801a7be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a7c2:	d011      	beq.n	801a7e8 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 801a7c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a7c8:	d818      	bhi.n	801a7fc <HAL_RCCEx_PeriphCLKConfig+0x113c>
 801a7ca:	2b00      	cmp	r3, #0
 801a7cc:	d020      	beq.n	801a810 <HAL_RCCEx_PeriphCLKConfig+0x1150>
 801a7ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a7d2:	d113      	bne.n	801a7fc <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a7d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a7d8:	3308      	adds	r3, #8
 801a7da:	4618      	mov	r0, r3
 801a7dc:	f000 f930 	bl	801aa40 <RCCEx_PLL2_Config>
 801a7e0:	4603      	mov	r3, r0
 801a7e2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 801a7e6:	e014      	b.n	801a812 <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801a7e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a7ec:	3330      	adds	r3, #48	@ 0x30
 801a7ee:	4618      	mov	r0, r3
 801a7f0:	f000 f9be 	bl	801ab70 <RCCEx_PLL3_Config>
 801a7f4:	4603      	mov	r3, r0
 801a7f6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 801a7fa:	e00a      	b.n	801a812 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a7fc:	2301      	movs	r3, #1
 801a7fe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a802:	e006      	b.n	801a812 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 801a804:	bf00      	nop
 801a806:	e004      	b.n	801a812 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 801a808:	bf00      	nop
 801a80a:	e002      	b.n	801a812 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 801a80c:	bf00      	nop
 801a80e:	e000      	b.n	801a812 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 801a810:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a812:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a816:	2b00      	cmp	r3, #0
 801a818:	d10d      	bne.n	801a836 <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 801a81a:	4b47      	ldr	r3, [pc, #284]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a81c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801a820:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 801a824:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a828:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 801a82c:	4942      	ldr	r1, [pc, #264]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a82e:	4313      	orrs	r3, r2
 801a830:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 801a834:	e003      	b.n	801a83e <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a836:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a83a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 801a83e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a846:	2100      	movs	r1, #0
 801a848:	61b9      	str	r1, [r7, #24]
 801a84a:	f003 0302 	and.w	r3, r3, #2
 801a84e:	61fb      	str	r3, [r7, #28]
 801a850:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 801a854:	460b      	mov	r3, r1
 801a856:	4313      	orrs	r3, r2
 801a858:	d03c      	beq.n	801a8d4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 801a85a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a85e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801a862:	2b03      	cmp	r3, #3
 801a864:	d81b      	bhi.n	801a89e <HAL_RCCEx_PeriphCLKConfig+0x11de>
 801a866:	a201      	add	r2, pc, #4	@ (adr r2, 801a86c <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 801a868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a86c:	0801a8a7 	.word	0x0801a8a7
 801a870:	0801a87d 	.word	0x0801a87d
 801a874:	0801a88b 	.word	0x0801a88b
 801a878:	0801a8a7 	.word	0x0801a8a7
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801a87c:	4b2e      	ldr	r3, [pc, #184]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a87e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a880:	4a2d      	ldr	r2, [pc, #180]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a882:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801a886:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 801a888:	e00e      	b.n	801a8a8 <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a88a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a88e:	3308      	adds	r3, #8
 801a890:	4618      	mov	r0, r3
 801a892:	f000 f8d5 	bl	801aa40 <RCCEx_PLL2_Config>
 801a896:	4603      	mov	r3, r0
 801a898:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 801a89c:	e004      	b.n	801a8a8 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a89e:	2301      	movs	r3, #1
 801a8a0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a8a4:	e000      	b.n	801a8a8 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 801a8a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a8a8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a8ac:	2b00      	cmp	r3, #0
 801a8ae:	d10d      	bne.n	801a8cc <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 801a8b0:	4b21      	ldr	r3, [pc, #132]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a8b2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801a8b6:	f023 0203 	bic.w	r2, r3, #3
 801a8ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a8be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801a8c2:	491d      	ldr	r1, [pc, #116]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a8c4:	4313      	orrs	r3, r2
 801a8c6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 801a8ca:	e003      	b.n	801a8d4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a8cc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a8d0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 801a8d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8dc:	2100      	movs	r1, #0
 801a8de:	6139      	str	r1, [r7, #16]
 801a8e0:	f003 0304 	and.w	r3, r3, #4
 801a8e4:	617b      	str	r3, [r7, #20]
 801a8e6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801a8ea:	460b      	mov	r3, r1
 801a8ec:	4313      	orrs	r3, r2
 801a8ee:	d03c      	beq.n	801a96a <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 801a8f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a8f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801a8f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a8fc:	d00e      	beq.n	801a91c <HAL_RCCEx_PeriphCLKConfig+0x125c>
 801a8fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a902:	d815      	bhi.n	801a930 <HAL_RCCEx_PeriphCLKConfig+0x1270>
 801a904:	2b00      	cmp	r3, #0
 801a906:	d019      	beq.n	801a93c <HAL_RCCEx_PeriphCLKConfig+0x127c>
 801a908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a90c:	d110      	bne.n	801a930 <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801a90e:	4b0a      	ldr	r3, [pc, #40]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a912:	4a09      	ldr	r2, [pc, #36]	@ (801a938 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 801a914:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801a918:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 801a91a:	e010      	b.n	801a93e <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801a91c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a920:	3308      	adds	r3, #8
 801a922:	4618      	mov	r0, r3
 801a924:	f000 f88c 	bl	801aa40 <RCCEx_PLL2_Config>
 801a928:	4603      	mov	r3, r0
 801a92a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 801a92e:	e006      	b.n	801a93e <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 801a930:	2301      	movs	r3, #1
 801a932:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a936:	e002      	b.n	801a93e <HAL_RCCEx_PeriphCLKConfig+0x127e>
 801a938:	44020c00 	.word	0x44020c00
        break;
 801a93c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a93e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a942:	2b00      	cmp	r3, #0
 801a944:	d10d      	bne.n	801a962 <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 801a946:	4b3d      	ldr	r3, [pc, #244]	@ (801aa3c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 801a948:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801a94c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801a950:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a954:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801a958:	4938      	ldr	r1, [pc, #224]	@ (801aa3c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 801a95a:	4313      	orrs	r3, r2
 801a95c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 801a960:	e003      	b.n	801a96a <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a962:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a966:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 801a96a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a972:	2100      	movs	r1, #0
 801a974:	60b9      	str	r1, [r7, #8]
 801a976:	f003 0310 	and.w	r3, r3, #16
 801a97a:	60fb      	str	r3, [r7, #12]
 801a97c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801a980:	460b      	mov	r3, r1
 801a982:	4313      	orrs	r3, r2
 801a984:	d038      	beq.n	801a9f8 <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 801a986:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a98a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 801a98e:	2b30      	cmp	r3, #48	@ 0x30
 801a990:	d01b      	beq.n	801a9ca <HAL_RCCEx_PeriphCLKConfig+0x130a>
 801a992:	2b30      	cmp	r3, #48	@ 0x30
 801a994:	d815      	bhi.n	801a9c2 <HAL_RCCEx_PeriphCLKConfig+0x1302>
 801a996:	2b10      	cmp	r3, #16
 801a998:	d002      	beq.n	801a9a0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 801a99a:	2b20      	cmp	r3, #32
 801a99c:	d007      	beq.n	801a9ae <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 801a99e:	e010      	b.n	801a9c2 <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801a9a0:	4b26      	ldr	r3, [pc, #152]	@ (801aa3c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 801a9a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a9a4:	4a25      	ldr	r2, [pc, #148]	@ (801aa3c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 801a9a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801a9aa:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 801a9ac:	e00e      	b.n	801a9cc <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801a9ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a9b2:	3330      	adds	r3, #48	@ 0x30
 801a9b4:	4618      	mov	r0, r3
 801a9b6:	f000 f8db 	bl	801ab70 <RCCEx_PLL3_Config>
 801a9ba:	4603      	mov	r3, r0
 801a9bc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 801a9c0:	e004      	b.n	801a9cc <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801a9c2:	2301      	movs	r3, #1
 801a9c4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801a9c8:	e000      	b.n	801a9cc <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 801a9ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 801a9cc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a9d0:	2b00      	cmp	r3, #0
 801a9d2:	d10d      	bne.n	801a9f0 <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 801a9d4:	4b19      	ldr	r3, [pc, #100]	@ (801aa3c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 801a9d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801a9da:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 801a9de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a9e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 801a9e6:	4915      	ldr	r1, [pc, #84]	@ (801aa3c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 801a9e8:	4313      	orrs	r3, r2
 801a9ea:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 801a9ee:	e003      	b.n	801a9f8 <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a9f0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801a9f4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 801a9f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801a9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa00:	2100      	movs	r1, #0
 801aa02:	6039      	str	r1, [r7, #0]
 801aa04:	f003 0308 	and.w	r3, r3, #8
 801aa08:	607b      	str	r3, [r7, #4]
 801aa0a:	e9d7 1200 	ldrd	r1, r2, [r7]
 801aa0e:	460b      	mov	r3, r1
 801aa10:	4313      	orrs	r3, r2
 801aa12:	d00c      	beq.n	801aa2e <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 801aa14:	4b09      	ldr	r3, [pc, #36]	@ (801aa3c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 801aa16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801aa1a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801aa1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801aa22:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801aa26:	4905      	ldr	r1, [pc, #20]	@ (801aa3c <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 801aa28:	4313      	orrs	r3, r2
 801aa2a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 801aa2e:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 801aa32:	4618      	mov	r0, r3
 801aa34:	37e8      	adds	r7, #232	@ 0xe8
 801aa36:	46bd      	mov	sp, r7
 801aa38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801aa3c:	44020c00 	.word	0x44020c00

0801aa40 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 801aa40:	b580      	push	{r7, lr}
 801aa42:	b084      	sub	sp, #16
 801aa44:	af00      	add	r7, sp, #0
 801aa46:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 801aa48:	4b48      	ldr	r3, [pc, #288]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aa4a:	681b      	ldr	r3, [r3, #0]
 801aa4c:	4a47      	ldr	r2, [pc, #284]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aa4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801aa52:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801aa54:	f7fb fd7a 	bl	801654c <HAL_GetTick>
 801aa58:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801aa5a:	e008      	b.n	801aa6e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801aa5c:	f7fb fd76 	bl	801654c <HAL_GetTick>
 801aa60:	4602      	mov	r2, r0
 801aa62:	68fb      	ldr	r3, [r7, #12]
 801aa64:	1ad3      	subs	r3, r2, r3
 801aa66:	2b02      	cmp	r3, #2
 801aa68:	d901      	bls.n	801aa6e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 801aa6a:	2303      	movs	r3, #3
 801aa6c:	e07a      	b.n	801ab64 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801aa6e:	4b3f      	ldr	r3, [pc, #252]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aa70:	681b      	ldr	r3, [r3, #0]
 801aa72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801aa76:	2b00      	cmp	r3, #0
 801aa78:	d1f0      	bne.n	801aa5c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 801aa7a:	4b3c      	ldr	r3, [pc, #240]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aa7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801aa7e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801aa82:	f023 0303 	bic.w	r3, r3, #3
 801aa86:	687a      	ldr	r2, [r7, #4]
 801aa88:	6811      	ldr	r1, [r2, #0]
 801aa8a:	687a      	ldr	r2, [r7, #4]
 801aa8c:	6852      	ldr	r2, [r2, #4]
 801aa8e:	0212      	lsls	r2, r2, #8
 801aa90:	430a      	orrs	r2, r1
 801aa92:	4936      	ldr	r1, [pc, #216]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aa94:	4313      	orrs	r3, r2
 801aa96:	62cb      	str	r3, [r1, #44]	@ 0x2c
 801aa98:	687b      	ldr	r3, [r7, #4]
 801aa9a:	689b      	ldr	r3, [r3, #8]
 801aa9c:	3b01      	subs	r3, #1
 801aa9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801aaa2:	687b      	ldr	r3, [r7, #4]
 801aaa4:	68db      	ldr	r3, [r3, #12]
 801aaa6:	3b01      	subs	r3, #1
 801aaa8:	025b      	lsls	r3, r3, #9
 801aaaa:	b29b      	uxth	r3, r3
 801aaac:	431a      	orrs	r2, r3
 801aaae:	687b      	ldr	r3, [r7, #4]
 801aab0:	691b      	ldr	r3, [r3, #16]
 801aab2:	3b01      	subs	r3, #1
 801aab4:	041b      	lsls	r3, r3, #16
 801aab6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801aaba:	431a      	orrs	r2, r3
 801aabc:	687b      	ldr	r3, [r7, #4]
 801aabe:	695b      	ldr	r3, [r3, #20]
 801aac0:	3b01      	subs	r3, #1
 801aac2:	061b      	lsls	r3, r3, #24
 801aac4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801aac8:	4928      	ldr	r1, [pc, #160]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aaca:	4313      	orrs	r3, r2
 801aacc:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 801aace:	4b27      	ldr	r3, [pc, #156]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801aad2:	f023 020c 	bic.w	r2, r3, #12
 801aad6:	687b      	ldr	r3, [r7, #4]
 801aad8:	699b      	ldr	r3, [r3, #24]
 801aada:	4924      	ldr	r1, [pc, #144]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aadc:	4313      	orrs	r3, r2
 801aade:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 801aae0:	4b22      	ldr	r3, [pc, #136]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801aae4:	f023 0220 	bic.w	r2, r3, #32
 801aae8:	687b      	ldr	r3, [r7, #4]
 801aaea:	69db      	ldr	r3, [r3, #28]
 801aaec:	491f      	ldr	r1, [pc, #124]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aaee:	4313      	orrs	r3, r2
 801aaf0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 801aaf2:	4b1e      	ldr	r3, [pc, #120]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aaf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801aaf6:	687b      	ldr	r3, [r7, #4]
 801aaf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801aafa:	491c      	ldr	r1, [pc, #112]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801aafc:	4313      	orrs	r3, r2
 801aafe:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 801ab00:	4b1a      	ldr	r3, [pc, #104]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801ab02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ab04:	4a19      	ldr	r2, [pc, #100]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801ab06:	f023 0310 	bic.w	r3, r3, #16
 801ab0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 801ab0c:	4b17      	ldr	r3, [pc, #92]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801ab0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ab10:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801ab14:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 801ab18:	687a      	ldr	r2, [r7, #4]
 801ab1a:	6a12      	ldr	r2, [r2, #32]
 801ab1c:	00d2      	lsls	r2, r2, #3
 801ab1e:	4913      	ldr	r1, [pc, #76]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801ab20:	4313      	orrs	r3, r2
 801ab22:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 801ab24:	4b11      	ldr	r3, [pc, #68]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801ab26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ab28:	4a10      	ldr	r2, [pc, #64]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801ab2a:	f043 0310 	orr.w	r3, r3, #16
 801ab2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 801ab30:	4b0e      	ldr	r3, [pc, #56]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801ab32:	681b      	ldr	r3, [r3, #0]
 801ab34:	4a0d      	ldr	r2, [pc, #52]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801ab36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801ab3a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801ab3c:	f7fb fd06 	bl	801654c <HAL_GetTick>
 801ab40:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801ab42:	e008      	b.n	801ab56 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801ab44:	f7fb fd02 	bl	801654c <HAL_GetTick>
 801ab48:	4602      	mov	r2, r0
 801ab4a:	68fb      	ldr	r3, [r7, #12]
 801ab4c:	1ad3      	subs	r3, r2, r3
 801ab4e:	2b02      	cmp	r3, #2
 801ab50:	d901      	bls.n	801ab56 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 801ab52:	2303      	movs	r3, #3
 801ab54:	e006      	b.n	801ab64 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801ab56:	4b05      	ldr	r3, [pc, #20]	@ (801ab6c <RCCEx_PLL2_Config+0x12c>)
 801ab58:	681b      	ldr	r3, [r3, #0]
 801ab5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801ab5e:	2b00      	cmp	r3, #0
 801ab60:	d0f0      	beq.n	801ab44 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 801ab62:	2300      	movs	r3, #0

}
 801ab64:	4618      	mov	r0, r3
 801ab66:	3710      	adds	r7, #16
 801ab68:	46bd      	mov	sp, r7
 801ab6a:	bd80      	pop	{r7, pc}
 801ab6c:	44020c00 	.word	0x44020c00

0801ab70 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 801ab70:	b580      	push	{r7, lr}
 801ab72:	b084      	sub	sp, #16
 801ab74:	af00      	add	r7, sp, #0
 801ab76:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 801ab78:	4b48      	ldr	r3, [pc, #288]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ab7a:	681b      	ldr	r3, [r3, #0]
 801ab7c:	4a47      	ldr	r2, [pc, #284]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ab7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801ab82:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801ab84:	f7fb fce2 	bl	801654c <HAL_GetTick>
 801ab88:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801ab8a:	e008      	b.n	801ab9e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801ab8c:	f7fb fcde 	bl	801654c <HAL_GetTick>
 801ab90:	4602      	mov	r2, r0
 801ab92:	68fb      	ldr	r3, [r7, #12]
 801ab94:	1ad3      	subs	r3, r2, r3
 801ab96:	2b02      	cmp	r3, #2
 801ab98:	d901      	bls.n	801ab9e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 801ab9a:	2303      	movs	r3, #3
 801ab9c:	e07a      	b.n	801ac94 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801ab9e:	4b3f      	ldr	r3, [pc, #252]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801aba0:	681b      	ldr	r3, [r3, #0]
 801aba2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801aba6:	2b00      	cmp	r3, #0
 801aba8:	d1f0      	bne.n	801ab8c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 801abaa:	4b3c      	ldr	r3, [pc, #240]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801abac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801abae:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801abb2:	f023 0303 	bic.w	r3, r3, #3
 801abb6:	687a      	ldr	r2, [r7, #4]
 801abb8:	6811      	ldr	r1, [r2, #0]
 801abba:	687a      	ldr	r2, [r7, #4]
 801abbc:	6852      	ldr	r2, [r2, #4]
 801abbe:	0212      	lsls	r2, r2, #8
 801abc0:	430a      	orrs	r2, r1
 801abc2:	4936      	ldr	r1, [pc, #216]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801abc4:	4313      	orrs	r3, r2
 801abc6:	630b      	str	r3, [r1, #48]	@ 0x30
 801abc8:	687b      	ldr	r3, [r7, #4]
 801abca:	689b      	ldr	r3, [r3, #8]
 801abcc:	3b01      	subs	r3, #1
 801abce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801abd2:	687b      	ldr	r3, [r7, #4]
 801abd4:	68db      	ldr	r3, [r3, #12]
 801abd6:	3b01      	subs	r3, #1
 801abd8:	025b      	lsls	r3, r3, #9
 801abda:	b29b      	uxth	r3, r3
 801abdc:	431a      	orrs	r2, r3
 801abde:	687b      	ldr	r3, [r7, #4]
 801abe0:	691b      	ldr	r3, [r3, #16]
 801abe2:	3b01      	subs	r3, #1
 801abe4:	041b      	lsls	r3, r3, #16
 801abe6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801abea:	431a      	orrs	r2, r3
 801abec:	687b      	ldr	r3, [r7, #4]
 801abee:	695b      	ldr	r3, [r3, #20]
 801abf0:	3b01      	subs	r3, #1
 801abf2:	061b      	lsls	r3, r3, #24
 801abf4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801abf8:	4928      	ldr	r1, [pc, #160]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801abfa:	4313      	orrs	r3, r2
 801abfc:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 801abfe:	4b27      	ldr	r3, [pc, #156]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801ac02:	f023 020c 	bic.w	r2, r3, #12
 801ac06:	687b      	ldr	r3, [r7, #4]
 801ac08:	699b      	ldr	r3, [r3, #24]
 801ac0a:	4924      	ldr	r1, [pc, #144]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac0c:	4313      	orrs	r3, r2
 801ac0e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 801ac10:	4b22      	ldr	r3, [pc, #136]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801ac14:	f023 0220 	bic.w	r2, r3, #32
 801ac18:	687b      	ldr	r3, [r7, #4]
 801ac1a:	69db      	ldr	r3, [r3, #28]
 801ac1c:	491f      	ldr	r1, [pc, #124]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac1e:	4313      	orrs	r3, r2
 801ac20:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 801ac22:	4b1e      	ldr	r3, [pc, #120]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801ac26:	687b      	ldr	r3, [r7, #4]
 801ac28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ac2a:	491c      	ldr	r1, [pc, #112]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac2c:	4313      	orrs	r3, r2
 801ac2e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 801ac30:	4b1a      	ldr	r3, [pc, #104]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801ac34:	4a19      	ldr	r2, [pc, #100]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac36:	f023 0310 	bic.w	r3, r3, #16
 801ac3a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 801ac3c:	4b17      	ldr	r3, [pc, #92]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801ac40:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801ac44:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 801ac48:	687a      	ldr	r2, [r7, #4]
 801ac4a:	6a12      	ldr	r2, [r2, #32]
 801ac4c:	00d2      	lsls	r2, r2, #3
 801ac4e:	4913      	ldr	r1, [pc, #76]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac50:	4313      	orrs	r3, r2
 801ac52:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 801ac54:	4b11      	ldr	r3, [pc, #68]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801ac58:	4a10      	ldr	r2, [pc, #64]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac5a:	f043 0310 	orr.w	r3, r3, #16
 801ac5e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 801ac60:	4b0e      	ldr	r3, [pc, #56]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac62:	681b      	ldr	r3, [r3, #0]
 801ac64:	4a0d      	ldr	r2, [pc, #52]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801ac6a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801ac6c:	f7fb fc6e 	bl	801654c <HAL_GetTick>
 801ac70:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801ac72:	e008      	b.n	801ac86 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801ac74:	f7fb fc6a 	bl	801654c <HAL_GetTick>
 801ac78:	4602      	mov	r2, r0
 801ac7a:	68fb      	ldr	r3, [r7, #12]
 801ac7c:	1ad3      	subs	r3, r2, r3
 801ac7e:	2b02      	cmp	r3, #2
 801ac80:	d901      	bls.n	801ac86 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 801ac82:	2303      	movs	r3, #3
 801ac84:	e006      	b.n	801ac94 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801ac86:	4b05      	ldr	r3, [pc, #20]	@ (801ac9c <RCCEx_PLL3_Config+0x12c>)
 801ac88:	681b      	ldr	r3, [r3, #0]
 801ac8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801ac8e:	2b00      	cmp	r3, #0
 801ac90:	d0f0      	beq.n	801ac74 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 801ac92:	2300      	movs	r3, #0
}
 801ac94:	4618      	mov	r0, r3
 801ac96:	3710      	adds	r7, #16
 801ac98:	46bd      	mov	sp, r7
 801ac9a:	bd80      	pop	{r7, pc}
 801ac9c:	44020c00 	.word	0x44020c00

0801aca0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801aca0:	b580      	push	{r7, lr}
 801aca2:	b084      	sub	sp, #16
 801aca4:	af00      	add	r7, sp, #0
 801aca6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801aca8:	687b      	ldr	r3, [r7, #4]
 801acaa:	2b00      	cmp	r3, #0
 801acac:	d101      	bne.n	801acb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801acae:	2301      	movs	r3, #1
 801acb0:	e10d      	b.n	801aece <HAL_SPI_Init+0x22e>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 801acb2:	687b      	ldr	r3, [r7, #4]
 801acb4:	681b      	ldr	r3, [r3, #0]
 801acb6:	4a88      	ldr	r2, [pc, #544]	@ (801aed8 <HAL_SPI_Init+0x238>)
 801acb8:	4293      	cmp	r3, r2
 801acba:	d004      	beq.n	801acc6 <HAL_SPI_Init+0x26>
 801acbc:	687b      	ldr	r3, [r7, #4]
 801acbe:	681b      	ldr	r3, [r3, #0]
 801acc0:	4a86      	ldr	r2, [pc, #536]	@ (801aedc <HAL_SPI_Init+0x23c>)
 801acc2:	4293      	cmp	r3, r2
 801acc4:	e000      	b.n	801acc8 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 801acc6:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801acc8:	687b      	ldr	r3, [r7, #4]
 801acca:	2200      	movs	r2, #0
 801accc:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 801acce:	687b      	ldr	r3, [r7, #4]
 801acd0:	681b      	ldr	r3, [r3, #0]
 801acd2:	4a81      	ldr	r2, [pc, #516]	@ (801aed8 <HAL_SPI_Init+0x238>)
 801acd4:	4293      	cmp	r3, r2
 801acd6:	d004      	beq.n	801ace2 <HAL_SPI_Init+0x42>
 801acd8:	687b      	ldr	r3, [r7, #4]
 801acda:	681b      	ldr	r3, [r3, #0]
 801acdc:	4a7f      	ldr	r2, [pc, #508]	@ (801aedc <HAL_SPI_Init+0x23c>)
 801acde:	4293      	cmp	r3, r2
 801ace0:	d105      	bne.n	801acee <HAL_SPI_Init+0x4e>
 801ace2:	687b      	ldr	r3, [r7, #4]
 801ace4:	68db      	ldr	r3, [r3, #12]
 801ace6:	2b0f      	cmp	r3, #15
 801ace8:	d901      	bls.n	801acee <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 801acea:	2301      	movs	r3, #1
 801acec:	e0ef      	b.n	801aece <HAL_SPI_Init+0x22e>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 801acee:	6878      	ldr	r0, [r7, #4]
 801acf0:	f001 fa00 	bl	801c0f4 <SPI_GetPacketSize>
 801acf4:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801acf6:	687b      	ldr	r3, [r7, #4]
 801acf8:	681b      	ldr	r3, [r3, #0]
 801acfa:	4a77      	ldr	r2, [pc, #476]	@ (801aed8 <HAL_SPI_Init+0x238>)
 801acfc:	4293      	cmp	r3, r2
 801acfe:	d004      	beq.n	801ad0a <HAL_SPI_Init+0x6a>
 801ad00:	687b      	ldr	r3, [r7, #4]
 801ad02:	681b      	ldr	r3, [r3, #0]
 801ad04:	4a75      	ldr	r2, [pc, #468]	@ (801aedc <HAL_SPI_Init+0x23c>)
 801ad06:	4293      	cmp	r3, r2
 801ad08:	d102      	bne.n	801ad10 <HAL_SPI_Init+0x70>
 801ad0a:	68fb      	ldr	r3, [r7, #12]
 801ad0c:	2b08      	cmp	r3, #8
 801ad0e:	d820      	bhi.n	801ad52 <HAL_SPI_Init+0xb2>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801ad10:	687b      	ldr	r3, [r7, #4]
 801ad12:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801ad14:	4a72      	ldr	r2, [pc, #456]	@ (801aee0 <HAL_SPI_Init+0x240>)
 801ad16:	4293      	cmp	r3, r2
 801ad18:	d018      	beq.n	801ad4c <HAL_SPI_Init+0xac>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801ad1a:	687b      	ldr	r3, [r7, #4]
 801ad1c:	681b      	ldr	r3, [r3, #0]
 801ad1e:	4a71      	ldr	r2, [pc, #452]	@ (801aee4 <HAL_SPI_Init+0x244>)
 801ad20:	4293      	cmp	r3, r2
 801ad22:	d013      	beq.n	801ad4c <HAL_SPI_Init+0xac>
 801ad24:	687b      	ldr	r3, [r7, #4]
 801ad26:	681b      	ldr	r3, [r3, #0]
 801ad28:	4a6f      	ldr	r2, [pc, #444]	@ (801aee8 <HAL_SPI_Init+0x248>)
 801ad2a:	4293      	cmp	r3, r2
 801ad2c:	d00e      	beq.n	801ad4c <HAL_SPI_Init+0xac>
 801ad2e:	687b      	ldr	r3, [r7, #4]
 801ad30:	681b      	ldr	r3, [r3, #0]
 801ad32:	4a6e      	ldr	r2, [pc, #440]	@ (801aeec <HAL_SPI_Init+0x24c>)
 801ad34:	4293      	cmp	r3, r2
 801ad36:	d009      	beq.n	801ad4c <HAL_SPI_Init+0xac>
 801ad38:	687b      	ldr	r3, [r7, #4]
 801ad3a:	681b      	ldr	r3, [r3, #0]
 801ad3c:	4a6c      	ldr	r2, [pc, #432]	@ (801aef0 <HAL_SPI_Init+0x250>)
 801ad3e:	4293      	cmp	r3, r2
 801ad40:	d004      	beq.n	801ad4c <HAL_SPI_Init+0xac>
 801ad42:	687b      	ldr	r3, [r7, #4]
 801ad44:	681b      	ldr	r3, [r3, #0]
 801ad46:	4a6b      	ldr	r2, [pc, #428]	@ (801aef4 <HAL_SPI_Init+0x254>)
 801ad48:	4293      	cmp	r3, r2
 801ad4a:	d104      	bne.n	801ad56 <HAL_SPI_Init+0xb6>
 801ad4c:	68fb      	ldr	r3, [r7, #12]
 801ad4e:	2b10      	cmp	r3, #16
 801ad50:	d901      	bls.n	801ad56 <HAL_SPI_Init+0xb6>
  {
    return HAL_ERROR;
 801ad52:	2301      	movs	r3, #1
 801ad54:	e0bb      	b.n	801aece <HAL_SPI_Init+0x22e>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801ad56:	687b      	ldr	r3, [r7, #4]
 801ad58:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801ad5c:	b2db      	uxtb	r3, r3
 801ad5e:	2b00      	cmp	r3, #0
 801ad60:	d106      	bne.n	801ad70 <HAL_SPI_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801ad62:	687b      	ldr	r3, [r7, #4]
 801ad64:	2200      	movs	r2, #0
 801ad66:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801ad6a:	6878      	ldr	r0, [r7, #4]
 801ad6c:	f7e6 ffc0 	bl	8001cf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801ad70:	687b      	ldr	r3, [r7, #4]
 801ad72:	2202      	movs	r2, #2
 801ad74:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801ad78:	687b      	ldr	r3, [r7, #4]
 801ad7a:	681b      	ldr	r3, [r3, #0]
 801ad7c:	681a      	ldr	r2, [r3, #0]
 801ad7e:	687b      	ldr	r3, [r7, #4]
 801ad80:	681b      	ldr	r3, [r3, #0]
 801ad82:	f022 0201 	bic.w	r2, r2, #1
 801ad86:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 801ad88:	687b      	ldr	r3, [r7, #4]
 801ad8a:	681b      	ldr	r3, [r3, #0]
 801ad8c:	689b      	ldr	r3, [r3, #8]
 801ad8e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 801ad92:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801ad94:	687b      	ldr	r3, [r7, #4]
 801ad96:	699b      	ldr	r3, [r3, #24]
 801ad98:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801ad9c:	d119      	bne.n	801add2 <HAL_SPI_Init+0x132>
 801ad9e:	687b      	ldr	r3, [r7, #4]
 801ada0:	685b      	ldr	r3, [r3, #4]
 801ada2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801ada6:	d103      	bne.n	801adb0 <HAL_SPI_Init+0x110>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801ada8:	687b      	ldr	r3, [r7, #4]
 801adaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801adac:	2b00      	cmp	r3, #0
 801adae:	d008      	beq.n	801adc2 <HAL_SPI_Init+0x122>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801adb0:	687b      	ldr	r3, [r7, #4]
 801adb2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	d10c      	bne.n	801add2 <HAL_SPI_Init+0x132>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 801adb8:	687b      	ldr	r3, [r7, #4]
 801adba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801adbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801adc0:	d107      	bne.n	801add2 <HAL_SPI_Init+0x132>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 801adc2:	687b      	ldr	r3, [r7, #4]
 801adc4:	681b      	ldr	r3, [r3, #0]
 801adc6:	681a      	ldr	r2, [r3, #0]
 801adc8:	687b      	ldr	r3, [r7, #4]
 801adca:	681b      	ldr	r3, [r3, #0]
 801adcc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801add0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 801add2:	687b      	ldr	r3, [r7, #4]
 801add4:	685b      	ldr	r3, [r3, #4]
 801add6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801adda:	2b00      	cmp	r3, #0
 801addc:	d00f      	beq.n	801adfe <HAL_SPI_Init+0x15e>
 801adde:	687b      	ldr	r3, [r7, #4]
 801ade0:	68db      	ldr	r3, [r3, #12]
 801ade2:	2b06      	cmp	r3, #6
 801ade4:	d90b      	bls.n	801adfe <HAL_SPI_Init+0x15e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 801ade6:	687b      	ldr	r3, [r7, #4]
 801ade8:	681b      	ldr	r3, [r3, #0]
 801adea:	681b      	ldr	r3, [r3, #0]
 801adec:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 801adf0:	687b      	ldr	r3, [r7, #4]
 801adf2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801adf4:	687b      	ldr	r3, [r7, #4]
 801adf6:	681b      	ldr	r3, [r3, #0]
 801adf8:	430a      	orrs	r2, r1
 801adfa:	601a      	str	r2, [r3, #0]
 801adfc:	e007      	b.n	801ae0e <HAL_SPI_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 801adfe:	687b      	ldr	r3, [r7, #4]
 801ae00:	681b      	ldr	r3, [r3, #0]
 801ae02:	681a      	ldr	r2, [r3, #0]
 801ae04:	687b      	ldr	r3, [r7, #4]
 801ae06:	681b      	ldr	r3, [r3, #0]
 801ae08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801ae0c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 801ae0e:	687b      	ldr	r3, [r7, #4]
 801ae10:	69da      	ldr	r2, [r3, #28]
 801ae12:	687b      	ldr	r3, [r7, #4]
 801ae14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ae16:	431a      	orrs	r2, r3
 801ae18:	68bb      	ldr	r3, [r7, #8]
 801ae1a:	431a      	orrs	r2, r3
 801ae1c:	687b      	ldr	r3, [r7, #4]
 801ae1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ae20:	ea42 0103 	orr.w	r1, r2, r3
 801ae24:	687b      	ldr	r3, [r7, #4]
 801ae26:	68da      	ldr	r2, [r3, #12]
 801ae28:	687b      	ldr	r3, [r7, #4]
 801ae2a:	681b      	ldr	r3, [r3, #0]
 801ae2c:	430a      	orrs	r2, r1
 801ae2e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 801ae30:	687b      	ldr	r3, [r7, #4]
 801ae32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801ae34:	687b      	ldr	r3, [r7, #4]
 801ae36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ae38:	431a      	orrs	r2, r3
 801ae3a:	687b      	ldr	r3, [r7, #4]
 801ae3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ae3e:	431a      	orrs	r2, r3
 801ae40:	687b      	ldr	r3, [r7, #4]
 801ae42:	699b      	ldr	r3, [r3, #24]
 801ae44:	431a      	orrs	r2, r3
 801ae46:	687b      	ldr	r3, [r7, #4]
 801ae48:	691b      	ldr	r3, [r3, #16]
 801ae4a:	431a      	orrs	r2, r3
 801ae4c:	687b      	ldr	r3, [r7, #4]
 801ae4e:	695b      	ldr	r3, [r3, #20]
 801ae50:	431a      	orrs	r2, r3
 801ae52:	687b      	ldr	r3, [r7, #4]
 801ae54:	6a1b      	ldr	r3, [r3, #32]
 801ae56:	431a      	orrs	r2, r3
 801ae58:	687b      	ldr	r3, [r7, #4]
 801ae5a:	685b      	ldr	r3, [r3, #4]
 801ae5c:	431a      	orrs	r2, r3
 801ae5e:	687b      	ldr	r3, [r7, #4]
 801ae60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801ae62:	431a      	orrs	r2, r3
 801ae64:	687b      	ldr	r3, [r7, #4]
 801ae66:	689b      	ldr	r3, [r3, #8]
 801ae68:	431a      	orrs	r2, r3
 801ae6a:	687b      	ldr	r3, [r7, #4]
 801ae6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801ae6e:	431a      	orrs	r2, r3
 801ae70:	687b      	ldr	r3, [r7, #4]
 801ae72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ae74:	431a      	orrs	r2, r3
 801ae76:	687b      	ldr	r3, [r7, #4]
 801ae78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ae7a:	ea42 0103 	orr.w	r1, r2, r3
 801ae7e:	687b      	ldr	r3, [r7, #4]
 801ae80:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 801ae82:	687b      	ldr	r3, [r7, #4]
 801ae84:	681b      	ldr	r3, [r3, #0]
 801ae86:	430a      	orrs	r2, r1
 801ae88:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 801ae8a:	687b      	ldr	r3, [r7, #4]
 801ae8c:	681b      	ldr	r3, [r3, #0]
 801ae8e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801ae90:	687b      	ldr	r3, [r7, #4]
 801ae92:	681b      	ldr	r3, [r3, #0]
 801ae94:	f022 0201 	bic.w	r2, r2, #1
 801ae98:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 801ae9a:	687b      	ldr	r3, [r7, #4]
 801ae9c:	685b      	ldr	r3, [r3, #4]
 801ae9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801aea2:	2b00      	cmp	r3, #0
 801aea4:	d00a      	beq.n	801aebc <HAL_SPI_Init+0x21c>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 801aea6:	687b      	ldr	r3, [r7, #4]
 801aea8:	681b      	ldr	r3, [r3, #0]
 801aeaa:	68db      	ldr	r3, [r3, #12]
 801aeac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801aeb0:	687b      	ldr	r3, [r7, #4]
 801aeb2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801aeb4:	687b      	ldr	r3, [r7, #4]
 801aeb6:	681b      	ldr	r3, [r3, #0]
 801aeb8:	430a      	orrs	r2, r1
 801aeba:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801aebc:	687b      	ldr	r3, [r7, #4]
 801aebe:	2200      	movs	r2, #0
 801aec0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 801aec4:	687b      	ldr	r3, [r7, #4]
 801aec6:	2201      	movs	r2, #1
 801aec8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 801aecc:	2300      	movs	r3, #0
}
 801aece:	4618      	mov	r0, r3
 801aed0:	3710      	adds	r7, #16
 801aed2:	46bd      	mov	sp, r7
 801aed4:	bd80      	pop	{r7, pc}
 801aed6:	bf00      	nop
 801aed8:	40014c00 	.word	0x40014c00
 801aedc:	50014c00 	.word	0x50014c00
 801aee0:	40013000 	.word	0x40013000
 801aee4:	50013000 	.word	0x50013000
 801aee8:	40003800 	.word	0x40003800
 801aeec:	50003800 	.word	0x50003800
 801aef0:	40003c00 	.word	0x40003c00
 801aef4:	50003c00 	.word	0x50003c00

0801aef8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801aef8:	b580      	push	{r7, lr}
 801aefa:	b088      	sub	sp, #32
 801aefc:	af02      	add	r7, sp, #8
 801aefe:	60f8      	str	r0, [r7, #12]
 801af00:	60b9      	str	r1, [r7, #8]
 801af02:	603b      	str	r3, [r7, #0]
 801af04:	4613      	mov	r3, r2
 801af06:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 801af08:	68fb      	ldr	r3, [r7, #12]
 801af0a:	681b      	ldr	r3, [r3, #0]
 801af0c:	3320      	adds	r3, #32
 801af0e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 801af10:	68fb      	ldr	r3, [r7, #12]
 801af12:	681b      	ldr	r3, [r3, #0]
 801af14:	4a92      	ldr	r2, [pc, #584]	@ (801b160 <HAL_SPI_Transmit+0x268>)
 801af16:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801af18:	f7fb fb18 	bl	801654c <HAL_GetTick>
 801af1c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 801af1e:	68fb      	ldr	r3, [r7, #12]
 801af20:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801af24:	b2db      	uxtb	r3, r3
 801af26:	2b01      	cmp	r3, #1
 801af28:	d001      	beq.n	801af2e <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 801af2a:	2302      	movs	r3, #2
 801af2c:	e1fc      	b.n	801b328 <HAL_SPI_Transmit+0x430>
  }

  if ((pData == NULL) || (Size == 0UL))
 801af2e:	68bb      	ldr	r3, [r7, #8]
 801af30:	2b00      	cmp	r3, #0
 801af32:	d002      	beq.n	801af3a <HAL_SPI_Transmit+0x42>
 801af34:	88fb      	ldrh	r3, [r7, #6]
 801af36:	2b00      	cmp	r3, #0
 801af38:	d101      	bne.n	801af3e <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 801af3a:	2301      	movs	r3, #1
 801af3c:	e1f4      	b.n	801b328 <HAL_SPI_Transmit+0x430>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801af3e:	68fb      	ldr	r3, [r7, #12]
 801af40:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 801af44:	2b01      	cmp	r3, #1
 801af46:	d101      	bne.n	801af4c <HAL_SPI_Transmit+0x54>
 801af48:	2302      	movs	r3, #2
 801af4a:	e1ed      	b.n	801b328 <HAL_SPI_Transmit+0x430>
 801af4c:	68fb      	ldr	r3, [r7, #12]
 801af4e:	2201      	movs	r2, #1
 801af50:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801af54:	68fb      	ldr	r3, [r7, #12]
 801af56:	2203      	movs	r2, #3
 801af58:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801af5c:	68fb      	ldr	r3, [r7, #12]
 801af5e:	2200      	movs	r2, #0
 801af60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 801af64:	68fb      	ldr	r3, [r7, #12]
 801af66:	68ba      	ldr	r2, [r7, #8]
 801af68:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 801af6a:	68fb      	ldr	r3, [r7, #12]
 801af6c:	88fa      	ldrh	r2, [r7, #6]
 801af6e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 801af72:	68fb      	ldr	r3, [r7, #12]
 801af74:	88fa      	ldrh	r2, [r7, #6]
 801af76:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 801af7a:	68fb      	ldr	r3, [r7, #12]
 801af7c:	2200      	movs	r2, #0
 801af7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 801af80:	68fb      	ldr	r3, [r7, #12]
 801af82:	2200      	movs	r2, #0
 801af84:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 801af88:	68fb      	ldr	r3, [r7, #12]
 801af8a:	2200      	movs	r2, #0
 801af8c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 801af90:	68fb      	ldr	r3, [r7, #12]
 801af92:	2200      	movs	r2, #0
 801af94:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 801af96:	68fb      	ldr	r3, [r7, #12]
 801af98:	2200      	movs	r2, #0
 801af9a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801af9c:	68fb      	ldr	r3, [r7, #12]
 801af9e:	689b      	ldr	r3, [r3, #8]
 801afa0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 801afa4:	d108      	bne.n	801afb8 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 801afa6:	68fb      	ldr	r3, [r7, #12]
 801afa8:	681b      	ldr	r3, [r3, #0]
 801afaa:	681a      	ldr	r2, [r3, #0]
 801afac:	68fb      	ldr	r3, [r7, #12]
 801afae:	681b      	ldr	r3, [r3, #0]
 801afb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801afb4:	601a      	str	r2, [r3, #0]
 801afb6:	e009      	b.n	801afcc <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 801afb8:	68fb      	ldr	r3, [r7, #12]
 801afba:	681b      	ldr	r3, [r3, #0]
 801afbc:	68db      	ldr	r3, [r3, #12]
 801afbe:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801afc2:	68fb      	ldr	r3, [r7, #12]
 801afc4:	681b      	ldr	r3, [r3, #0]
 801afc6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 801afca:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801afcc:	68fb      	ldr	r3, [r7, #12]
 801afce:	681b      	ldr	r3, [r3, #0]
 801afd0:	685b      	ldr	r3, [r3, #4]
 801afd2:	0c1b      	lsrs	r3, r3, #16
 801afd4:	041b      	lsls	r3, r3, #16
 801afd6:	88f9      	ldrh	r1, [r7, #6]
 801afd8:	68fa      	ldr	r2, [r7, #12]
 801afda:	6812      	ldr	r2, [r2, #0]
 801afdc:	430b      	orrs	r3, r1
 801afde:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801afe0:	68fb      	ldr	r3, [r7, #12]
 801afe2:	681b      	ldr	r3, [r3, #0]
 801afe4:	681a      	ldr	r2, [r3, #0]
 801afe6:	68fb      	ldr	r3, [r7, #12]
 801afe8:	681b      	ldr	r3, [r3, #0]
 801afea:	f042 0201 	orr.w	r2, r2, #1
 801afee:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801aff0:	68fb      	ldr	r3, [r7, #12]
 801aff2:	685b      	ldr	r3, [r3, #4]
 801aff4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801aff8:	d107      	bne.n	801b00a <HAL_SPI_Transmit+0x112>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801affa:	68fb      	ldr	r3, [r7, #12]
 801affc:	681b      	ldr	r3, [r3, #0]
 801affe:	681a      	ldr	r2, [r3, #0]
 801b000:	68fb      	ldr	r3, [r7, #12]
 801b002:	681b      	ldr	r3, [r3, #0]
 801b004:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801b008:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801b00a:	68fb      	ldr	r3, [r7, #12]
 801b00c:	68db      	ldr	r3, [r3, #12]
 801b00e:	2b0f      	cmp	r3, #15
 801b010:	d965      	bls.n	801b0de <HAL_SPI_Transmit+0x1e6>
 801b012:	68fb      	ldr	r3, [r7, #12]
 801b014:	681b      	ldr	r3, [r3, #0]
 801b016:	4a53      	ldr	r2, [pc, #332]	@ (801b164 <HAL_SPI_Transmit+0x26c>)
 801b018:	4293      	cmp	r3, r2
 801b01a:	d059      	beq.n	801b0d0 <HAL_SPI_Transmit+0x1d8>
 801b01c:	68fb      	ldr	r3, [r7, #12]
 801b01e:	681b      	ldr	r3, [r3, #0]
 801b020:	4a51      	ldr	r2, [pc, #324]	@ (801b168 <HAL_SPI_Transmit+0x270>)
 801b022:	4293      	cmp	r3, r2
 801b024:	d054      	beq.n	801b0d0 <HAL_SPI_Transmit+0x1d8>
 801b026:	68fb      	ldr	r3, [r7, #12]
 801b028:	681b      	ldr	r3, [r3, #0]
 801b02a:	4a50      	ldr	r2, [pc, #320]	@ (801b16c <HAL_SPI_Transmit+0x274>)
 801b02c:	4293      	cmp	r3, r2
 801b02e:	d04f      	beq.n	801b0d0 <HAL_SPI_Transmit+0x1d8>
 801b030:	68fb      	ldr	r3, [r7, #12]
 801b032:	681b      	ldr	r3, [r3, #0]
 801b034:	4a4e      	ldr	r2, [pc, #312]	@ (801b170 <HAL_SPI_Transmit+0x278>)
 801b036:	4293      	cmp	r3, r2
 801b038:	d04a      	beq.n	801b0d0 <HAL_SPI_Transmit+0x1d8>
 801b03a:	68fb      	ldr	r3, [r7, #12]
 801b03c:	681b      	ldr	r3, [r3, #0]
 801b03e:	4a4d      	ldr	r2, [pc, #308]	@ (801b174 <HAL_SPI_Transmit+0x27c>)
 801b040:	4293      	cmp	r3, r2
 801b042:	d045      	beq.n	801b0d0 <HAL_SPI_Transmit+0x1d8>
 801b044:	68fb      	ldr	r3, [r7, #12]
 801b046:	681b      	ldr	r3, [r3, #0]
 801b048:	4a4b      	ldr	r2, [pc, #300]	@ (801b178 <HAL_SPI_Transmit+0x280>)
 801b04a:	4293      	cmp	r3, r2
 801b04c:	d147      	bne.n	801b0de <HAL_SPI_Transmit+0x1e6>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801b04e:	e03f      	b.n	801b0d0 <HAL_SPI_Transmit+0x1d8>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801b050:	68fb      	ldr	r3, [r7, #12]
 801b052:	681b      	ldr	r3, [r3, #0]
 801b054:	695b      	ldr	r3, [r3, #20]
 801b056:	f003 0302 	and.w	r3, r3, #2
 801b05a:	2b02      	cmp	r3, #2
 801b05c:	d114      	bne.n	801b088 <HAL_SPI_Transmit+0x190>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801b05e:	68fb      	ldr	r3, [r7, #12]
 801b060:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b062:	68fb      	ldr	r3, [r7, #12]
 801b064:	681b      	ldr	r3, [r3, #0]
 801b066:	6812      	ldr	r2, [r2, #0]
 801b068:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 801b06a:	68fb      	ldr	r3, [r7, #12]
 801b06c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b06e:	1d1a      	adds	r2, r3, #4
 801b070:	68fb      	ldr	r3, [r7, #12]
 801b072:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 801b074:	68fb      	ldr	r3, [r7, #12]
 801b076:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b07a:	b29b      	uxth	r3, r3
 801b07c:	3b01      	subs	r3, #1
 801b07e:	b29a      	uxth	r2, r3
 801b080:	68fb      	ldr	r3, [r7, #12]
 801b082:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801b086:	e023      	b.n	801b0d0 <HAL_SPI_Transmit+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801b088:	f7fb fa60 	bl	801654c <HAL_GetTick>
 801b08c:	4602      	mov	r2, r0
 801b08e:	693b      	ldr	r3, [r7, #16]
 801b090:	1ad3      	subs	r3, r2, r3
 801b092:	683a      	ldr	r2, [r7, #0]
 801b094:	429a      	cmp	r2, r3
 801b096:	d803      	bhi.n	801b0a0 <HAL_SPI_Transmit+0x1a8>
 801b098:	683b      	ldr	r3, [r7, #0]
 801b09a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b09e:	d102      	bne.n	801b0a6 <HAL_SPI_Transmit+0x1ae>
 801b0a0:	683b      	ldr	r3, [r7, #0]
 801b0a2:	2b00      	cmp	r3, #0
 801b0a4:	d114      	bne.n	801b0d0 <HAL_SPI_Transmit+0x1d8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801b0a6:	68f8      	ldr	r0, [r7, #12]
 801b0a8:	f000 ff56 	bl	801bf58 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801b0ac:	68fb      	ldr	r3, [r7, #12]
 801b0ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801b0b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801b0b6:	68fb      	ldr	r3, [r7, #12]
 801b0b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801b0bc:	68fb      	ldr	r3, [r7, #12]
 801b0be:	2201      	movs	r2, #1
 801b0c0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801b0c4:	68fb      	ldr	r3, [r7, #12]
 801b0c6:	2200      	movs	r2, #0
 801b0c8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801b0cc:	2303      	movs	r3, #3
 801b0ce:	e12b      	b.n	801b328 <HAL_SPI_Transmit+0x430>
    while (hspi->TxXferCount > 0UL)
 801b0d0:	68fb      	ldr	r3, [r7, #12]
 801b0d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b0d6:	b29b      	uxth	r3, r3
 801b0d8:	2b00      	cmp	r3, #0
 801b0da:	d1b9      	bne.n	801b050 <HAL_SPI_Transmit+0x158>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801b0dc:	e0fe      	b.n	801b2dc <HAL_SPI_Transmit+0x3e4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801b0de:	68fb      	ldr	r3, [r7, #12]
 801b0e0:	68db      	ldr	r3, [r3, #12]
 801b0e2:	2b07      	cmp	r3, #7
 801b0e4:	f240 80f3 	bls.w	801b2ce <HAL_SPI_Transmit+0x3d6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801b0e8:	e06c      	b.n	801b1c4 <HAL_SPI_Transmit+0x2cc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801b0ea:	68fb      	ldr	r3, [r7, #12]
 801b0ec:	681b      	ldr	r3, [r3, #0]
 801b0ee:	695b      	ldr	r3, [r3, #20]
 801b0f0:	f003 0302 	and.w	r3, r3, #2
 801b0f4:	2b02      	cmp	r3, #2
 801b0f6:	d141      	bne.n	801b17c <HAL_SPI_Transmit+0x284>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 801b0f8:	68fb      	ldr	r3, [r7, #12]
 801b0fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b0fe:	b29b      	uxth	r3, r3
 801b100:	2b01      	cmp	r3, #1
 801b102:	d918      	bls.n	801b136 <HAL_SPI_Transmit+0x23e>
 801b104:	68fb      	ldr	r3, [r7, #12]
 801b106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b108:	2b00      	cmp	r3, #0
 801b10a:	d014      	beq.n	801b136 <HAL_SPI_Transmit+0x23e>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801b10c:	68fb      	ldr	r3, [r7, #12]
 801b10e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b110:	68fb      	ldr	r3, [r7, #12]
 801b112:	681b      	ldr	r3, [r3, #0]
 801b114:	6812      	ldr	r2, [r2, #0]
 801b116:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 801b118:	68fb      	ldr	r3, [r7, #12]
 801b11a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b11c:	1d1a      	adds	r2, r3, #4
 801b11e:	68fb      	ldr	r3, [r7, #12]
 801b120:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 801b122:	68fb      	ldr	r3, [r7, #12]
 801b124:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b128:	b29b      	uxth	r3, r3
 801b12a:	3b02      	subs	r3, #2
 801b12c:	b29a      	uxth	r2, r3
 801b12e:	68fb      	ldr	r3, [r7, #12]
 801b130:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801b134:	e046      	b.n	801b1c4 <HAL_SPI_Transmit+0x2cc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801b136:	68fb      	ldr	r3, [r7, #12]
 801b138:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b13a:	881a      	ldrh	r2, [r3, #0]
 801b13c:	697b      	ldr	r3, [r7, #20]
 801b13e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801b140:	68fb      	ldr	r3, [r7, #12]
 801b142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b144:	1c9a      	adds	r2, r3, #2
 801b146:	68fb      	ldr	r3, [r7, #12]
 801b148:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 801b14a:	68fb      	ldr	r3, [r7, #12]
 801b14c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b150:	b29b      	uxth	r3, r3
 801b152:	3b01      	subs	r3, #1
 801b154:	b29a      	uxth	r2, r3
 801b156:	68fb      	ldr	r3, [r7, #12]
 801b158:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801b15c:	e032      	b.n	801b1c4 <HAL_SPI_Transmit+0x2cc>
 801b15e:	bf00      	nop
 801b160:	40014c00 	.word	0x40014c00
 801b164:	40013000 	.word	0x40013000
 801b168:	50013000 	.word	0x50013000
 801b16c:	40003800 	.word	0x40003800
 801b170:	50003800 	.word	0x50003800
 801b174:	40003c00 	.word	0x40003c00
 801b178:	50003c00 	.word	0x50003c00
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801b17c:	f7fb f9e6 	bl	801654c <HAL_GetTick>
 801b180:	4602      	mov	r2, r0
 801b182:	693b      	ldr	r3, [r7, #16]
 801b184:	1ad3      	subs	r3, r2, r3
 801b186:	683a      	ldr	r2, [r7, #0]
 801b188:	429a      	cmp	r2, r3
 801b18a:	d803      	bhi.n	801b194 <HAL_SPI_Transmit+0x29c>
 801b18c:	683b      	ldr	r3, [r7, #0]
 801b18e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b192:	d102      	bne.n	801b19a <HAL_SPI_Transmit+0x2a2>
 801b194:	683b      	ldr	r3, [r7, #0]
 801b196:	2b00      	cmp	r3, #0
 801b198:	d114      	bne.n	801b1c4 <HAL_SPI_Transmit+0x2cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801b19a:	68f8      	ldr	r0, [r7, #12]
 801b19c:	f000 fedc 	bl	801bf58 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801b1a0:	68fb      	ldr	r3, [r7, #12]
 801b1a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801b1a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801b1aa:	68fb      	ldr	r3, [r7, #12]
 801b1ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801b1b0:	68fb      	ldr	r3, [r7, #12]
 801b1b2:	2201      	movs	r2, #1
 801b1b4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801b1b8:	68fb      	ldr	r3, [r7, #12]
 801b1ba:	2200      	movs	r2, #0
 801b1bc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801b1c0:	2303      	movs	r3, #3
 801b1c2:	e0b1      	b.n	801b328 <HAL_SPI_Transmit+0x430>
    while (hspi->TxXferCount > 0UL)
 801b1c4:	68fb      	ldr	r3, [r7, #12]
 801b1c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b1ca:	b29b      	uxth	r3, r3
 801b1cc:	2b00      	cmp	r3, #0
 801b1ce:	d18c      	bne.n	801b0ea <HAL_SPI_Transmit+0x1f2>
 801b1d0:	e084      	b.n	801b2dc <HAL_SPI_Transmit+0x3e4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801b1d2:	68fb      	ldr	r3, [r7, #12]
 801b1d4:	681b      	ldr	r3, [r3, #0]
 801b1d6:	695b      	ldr	r3, [r3, #20]
 801b1d8:	f003 0302 	and.w	r3, r3, #2
 801b1dc:	2b02      	cmp	r3, #2
 801b1de:	d152      	bne.n	801b286 <HAL_SPI_Transmit+0x38e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 801b1e0:	68fb      	ldr	r3, [r7, #12]
 801b1e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b1e6:	b29b      	uxth	r3, r3
 801b1e8:	2b03      	cmp	r3, #3
 801b1ea:	d918      	bls.n	801b21e <HAL_SPI_Transmit+0x326>
 801b1ec:	68fb      	ldr	r3, [r7, #12]
 801b1ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b1f0:	2b40      	cmp	r3, #64	@ 0x40
 801b1f2:	d914      	bls.n	801b21e <HAL_SPI_Transmit+0x326>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801b1f4:	68fb      	ldr	r3, [r7, #12]
 801b1f6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b1f8:	68fb      	ldr	r3, [r7, #12]
 801b1fa:	681b      	ldr	r3, [r3, #0]
 801b1fc:	6812      	ldr	r2, [r2, #0]
 801b1fe:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 801b200:	68fb      	ldr	r3, [r7, #12]
 801b202:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b204:	1d1a      	adds	r2, r3, #4
 801b206:	68fb      	ldr	r3, [r7, #12]
 801b208:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 801b20a:	68fb      	ldr	r3, [r7, #12]
 801b20c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b210:	b29b      	uxth	r3, r3
 801b212:	3b04      	subs	r3, #4
 801b214:	b29a      	uxth	r2, r3
 801b216:	68fb      	ldr	r3, [r7, #12]
 801b218:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801b21c:	e057      	b.n	801b2ce <HAL_SPI_Transmit+0x3d6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 801b21e:	68fb      	ldr	r3, [r7, #12]
 801b220:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b224:	b29b      	uxth	r3, r3
 801b226:	2b01      	cmp	r3, #1
 801b228:	d917      	bls.n	801b25a <HAL_SPI_Transmit+0x362>
 801b22a:	68fb      	ldr	r3, [r7, #12]
 801b22c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b22e:	2b00      	cmp	r3, #0
 801b230:	d013      	beq.n	801b25a <HAL_SPI_Transmit+0x362>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801b232:	68fb      	ldr	r3, [r7, #12]
 801b234:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b236:	881a      	ldrh	r2, [r3, #0]
 801b238:	697b      	ldr	r3, [r7, #20]
 801b23a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801b23c:	68fb      	ldr	r3, [r7, #12]
 801b23e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b240:	1c9a      	adds	r2, r3, #2
 801b242:	68fb      	ldr	r3, [r7, #12]
 801b244:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 801b246:	68fb      	ldr	r3, [r7, #12]
 801b248:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b24c:	b29b      	uxth	r3, r3
 801b24e:	3b02      	subs	r3, #2
 801b250:	b29a      	uxth	r2, r3
 801b252:	68fb      	ldr	r3, [r7, #12]
 801b254:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801b258:	e039      	b.n	801b2ce <HAL_SPI_Transmit+0x3d6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801b25a:	68fb      	ldr	r3, [r7, #12]
 801b25c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b25e:	68fb      	ldr	r3, [r7, #12]
 801b260:	681b      	ldr	r3, [r3, #0]
 801b262:	3320      	adds	r3, #32
 801b264:	7812      	ldrb	r2, [r2, #0]
 801b266:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 801b268:	68fb      	ldr	r3, [r7, #12]
 801b26a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b26c:	1c5a      	adds	r2, r3, #1
 801b26e:	68fb      	ldr	r3, [r7, #12]
 801b270:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 801b272:	68fb      	ldr	r3, [r7, #12]
 801b274:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b278:	b29b      	uxth	r3, r3
 801b27a:	3b01      	subs	r3, #1
 801b27c:	b29a      	uxth	r2, r3
 801b27e:	68fb      	ldr	r3, [r7, #12]
 801b280:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801b284:	e023      	b.n	801b2ce <HAL_SPI_Transmit+0x3d6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801b286:	f7fb f961 	bl	801654c <HAL_GetTick>
 801b28a:	4602      	mov	r2, r0
 801b28c:	693b      	ldr	r3, [r7, #16]
 801b28e:	1ad3      	subs	r3, r2, r3
 801b290:	683a      	ldr	r2, [r7, #0]
 801b292:	429a      	cmp	r2, r3
 801b294:	d803      	bhi.n	801b29e <HAL_SPI_Transmit+0x3a6>
 801b296:	683b      	ldr	r3, [r7, #0]
 801b298:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b29c:	d102      	bne.n	801b2a4 <HAL_SPI_Transmit+0x3ac>
 801b29e:	683b      	ldr	r3, [r7, #0]
 801b2a0:	2b00      	cmp	r3, #0
 801b2a2:	d114      	bne.n	801b2ce <HAL_SPI_Transmit+0x3d6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801b2a4:	68f8      	ldr	r0, [r7, #12]
 801b2a6:	f000 fe57 	bl	801bf58 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801b2aa:	68fb      	ldr	r3, [r7, #12]
 801b2ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801b2b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801b2b4:	68fb      	ldr	r3, [r7, #12]
 801b2b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801b2ba:	68fb      	ldr	r3, [r7, #12]
 801b2bc:	2201      	movs	r2, #1
 801b2be:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801b2c2:	68fb      	ldr	r3, [r7, #12]
 801b2c4:	2200      	movs	r2, #0
 801b2c6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801b2ca:	2303      	movs	r3, #3
 801b2cc:	e02c      	b.n	801b328 <HAL_SPI_Transmit+0x430>
    while (hspi->TxXferCount > 0UL)
 801b2ce:	68fb      	ldr	r3, [r7, #12]
 801b2d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801b2d4:	b29b      	uxth	r3, r3
 801b2d6:	2b00      	cmp	r3, #0
 801b2d8:	f47f af7b 	bne.w	801b1d2 <HAL_SPI_Transmit+0x2da>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 801b2dc:	693b      	ldr	r3, [r7, #16]
 801b2de:	9300      	str	r3, [sp, #0]
 801b2e0:	683b      	ldr	r3, [r7, #0]
 801b2e2:	2200      	movs	r2, #0
 801b2e4:	2108      	movs	r1, #8
 801b2e6:	68f8      	ldr	r0, [r7, #12]
 801b2e8:	f000 fed6 	bl	801c098 <SPI_WaitOnFlagUntilTimeout>
 801b2ec:	4603      	mov	r3, r0
 801b2ee:	2b00      	cmp	r3, #0
 801b2f0:	d007      	beq.n	801b302 <HAL_SPI_Transmit+0x40a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801b2f2:	68fb      	ldr	r3, [r7, #12]
 801b2f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801b2f8:	f043 0220 	orr.w	r2, r3, #32
 801b2fc:	68fb      	ldr	r3, [r7, #12]
 801b2fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801b302:	68f8      	ldr	r0, [r7, #12]
 801b304:	f000 fe28 	bl	801bf58 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801b308:	68fb      	ldr	r3, [r7, #12]
 801b30a:	2201      	movs	r2, #1
 801b30c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801b310:	68fb      	ldr	r3, [r7, #12]
 801b312:	2200      	movs	r2, #0
 801b314:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801b318:	68fb      	ldr	r3, [r7, #12]
 801b31a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801b31e:	2b00      	cmp	r3, #0
 801b320:	d001      	beq.n	801b326 <HAL_SPI_Transmit+0x42e>
  {
    return HAL_ERROR;
 801b322:	2301      	movs	r3, #1
 801b324:	e000      	b.n	801b328 <HAL_SPI_Transmit+0x430>
  }
  else
  {
    return HAL_OK;
 801b326:	2300      	movs	r3, #0
  }
}
 801b328:	4618      	mov	r0, r3
 801b32a:	3718      	adds	r7, #24
 801b32c:	46bd      	mov	sp, r7
 801b32e:	bd80      	pop	{r7, pc}

0801b330 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801b330:	b580      	push	{r7, lr}
 801b332:	b088      	sub	sp, #32
 801b334:	af00      	add	r7, sp, #0
 801b336:	60f8      	str	r0, [r7, #12]
 801b338:	60b9      	str	r1, [r7, #8]
 801b33a:	603b      	str	r3, [r7, #0]
 801b33c:	4613      	mov	r3, r2
 801b33e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 801b340:	68fb      	ldr	r3, [r7, #12]
 801b342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b344:	095b      	lsrs	r3, r3, #5
 801b346:	b29b      	uxth	r3, r3
 801b348:	3301      	adds	r3, #1
 801b34a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 801b34c:	68fb      	ldr	r3, [r7, #12]
 801b34e:	681b      	ldr	r3, [r3, #0]
 801b350:	3330      	adds	r3, #48	@ 0x30
 801b352:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 801b354:	68fb      	ldr	r3, [r7, #12]
 801b356:	681b      	ldr	r3, [r3, #0]
 801b358:	4a88      	ldr	r2, [pc, #544]	@ (801b57c <HAL_SPI_Receive+0x24c>)
 801b35a:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801b35c:	f7fb f8f6 	bl	801654c <HAL_GetTick>
 801b360:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 801b362:	68fb      	ldr	r3, [r7, #12]
 801b364:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801b368:	b2db      	uxtb	r3, r3
 801b36a:	2b01      	cmp	r3, #1
 801b36c:	d001      	beq.n	801b372 <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 801b36e:	2302      	movs	r3, #2
 801b370:	e27c      	b.n	801b86c <HAL_SPI_Receive+0x53c>
  }

  if ((pData == NULL) || (Size == 0UL))
 801b372:	68bb      	ldr	r3, [r7, #8]
 801b374:	2b00      	cmp	r3, #0
 801b376:	d002      	beq.n	801b37e <HAL_SPI_Receive+0x4e>
 801b378:	88fb      	ldrh	r3, [r7, #6]
 801b37a:	2b00      	cmp	r3, #0
 801b37c:	d101      	bne.n	801b382 <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 801b37e:	2301      	movs	r3, #1
 801b380:	e274      	b.n	801b86c <HAL_SPI_Receive+0x53c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801b382:	68fb      	ldr	r3, [r7, #12]
 801b384:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 801b388:	2b01      	cmp	r3, #1
 801b38a:	d101      	bne.n	801b390 <HAL_SPI_Receive+0x60>
 801b38c:	2302      	movs	r3, #2
 801b38e:	e26d      	b.n	801b86c <HAL_SPI_Receive+0x53c>
 801b390:	68fb      	ldr	r3, [r7, #12]
 801b392:	2201      	movs	r2, #1
 801b394:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 801b398:	68fb      	ldr	r3, [r7, #12]
 801b39a:	2204      	movs	r2, #4
 801b39c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801b3a0:	68fb      	ldr	r3, [r7, #12]
 801b3a2:	2200      	movs	r2, #0
 801b3a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 801b3a8:	68fb      	ldr	r3, [r7, #12]
 801b3aa:	68ba      	ldr	r2, [r7, #8]
 801b3ac:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 801b3ae:	68fb      	ldr	r3, [r7, #12]
 801b3b0:	88fa      	ldrh	r2, [r7, #6]
 801b3b2:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 801b3b6:	68fb      	ldr	r3, [r7, #12]
 801b3b8:	88fa      	ldrh	r2, [r7, #6]
 801b3ba:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 801b3be:	68fb      	ldr	r3, [r7, #12]
 801b3c0:	2200      	movs	r2, #0
 801b3c2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 801b3c4:	68fb      	ldr	r3, [r7, #12]
 801b3c6:	2200      	movs	r2, #0
 801b3c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 801b3cc:	68fb      	ldr	r3, [r7, #12]
 801b3ce:	2200      	movs	r2, #0
 801b3d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 801b3d4:	68fb      	ldr	r3, [r7, #12]
 801b3d6:	2200      	movs	r2, #0
 801b3d8:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 801b3da:	68fb      	ldr	r3, [r7, #12]
 801b3dc:	2200      	movs	r2, #0
 801b3de:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801b3e0:	68fb      	ldr	r3, [r7, #12]
 801b3e2:	689b      	ldr	r3, [r3, #8]
 801b3e4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 801b3e8:	d108      	bne.n	801b3fc <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 801b3ea:	68fb      	ldr	r3, [r7, #12]
 801b3ec:	681b      	ldr	r3, [r3, #0]
 801b3ee:	681a      	ldr	r2, [r3, #0]
 801b3f0:	68fb      	ldr	r3, [r7, #12]
 801b3f2:	681b      	ldr	r3, [r3, #0]
 801b3f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801b3f8:	601a      	str	r2, [r3, #0]
 801b3fa:	e009      	b.n	801b410 <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 801b3fc:	68fb      	ldr	r3, [r7, #12]
 801b3fe:	681b      	ldr	r3, [r3, #0]
 801b400:	68db      	ldr	r3, [r3, #12]
 801b402:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801b406:	68fb      	ldr	r3, [r7, #12]
 801b408:	681b      	ldr	r3, [r3, #0]
 801b40a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 801b40e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801b410:	68fb      	ldr	r3, [r7, #12]
 801b412:	681b      	ldr	r3, [r3, #0]
 801b414:	685b      	ldr	r3, [r3, #4]
 801b416:	0c1b      	lsrs	r3, r3, #16
 801b418:	041b      	lsls	r3, r3, #16
 801b41a:	88f9      	ldrh	r1, [r7, #6]
 801b41c:	68fa      	ldr	r2, [r7, #12]
 801b41e:	6812      	ldr	r2, [r2, #0]
 801b420:	430b      	orrs	r3, r1
 801b422:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801b424:	68fb      	ldr	r3, [r7, #12]
 801b426:	681b      	ldr	r3, [r3, #0]
 801b428:	681a      	ldr	r2, [r3, #0]
 801b42a:	68fb      	ldr	r3, [r7, #12]
 801b42c:	681b      	ldr	r3, [r3, #0]
 801b42e:	f042 0201 	orr.w	r2, r2, #1
 801b432:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801b434:	68fb      	ldr	r3, [r7, #12]
 801b436:	685b      	ldr	r3, [r3, #4]
 801b438:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801b43c:	d107      	bne.n	801b44e <HAL_SPI_Receive+0x11e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801b43e:	68fb      	ldr	r3, [r7, #12]
 801b440:	681b      	ldr	r3, [r3, #0]
 801b442:	681a      	ldr	r2, [r3, #0]
 801b444:	68fb      	ldr	r3, [r7, #12]
 801b446:	681b      	ldr	r3, [r3, #0]
 801b448:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801b44c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801b44e:	68fb      	ldr	r3, [r7, #12]
 801b450:	68db      	ldr	r3, [r3, #12]
 801b452:	2b0f      	cmp	r3, #15
 801b454:	f240 808b 	bls.w	801b56e <HAL_SPI_Receive+0x23e>
 801b458:	68fb      	ldr	r3, [r7, #12]
 801b45a:	681b      	ldr	r3, [r3, #0]
 801b45c:	4a48      	ldr	r2, [pc, #288]	@ (801b580 <HAL_SPI_Receive+0x250>)
 801b45e:	4293      	cmp	r3, r2
 801b460:	d07e      	beq.n	801b560 <HAL_SPI_Receive+0x230>
 801b462:	68fb      	ldr	r3, [r7, #12]
 801b464:	681b      	ldr	r3, [r3, #0]
 801b466:	4a47      	ldr	r2, [pc, #284]	@ (801b584 <HAL_SPI_Receive+0x254>)
 801b468:	4293      	cmp	r3, r2
 801b46a:	d079      	beq.n	801b560 <HAL_SPI_Receive+0x230>
 801b46c:	68fb      	ldr	r3, [r7, #12]
 801b46e:	681b      	ldr	r3, [r3, #0]
 801b470:	4a45      	ldr	r2, [pc, #276]	@ (801b588 <HAL_SPI_Receive+0x258>)
 801b472:	4293      	cmp	r3, r2
 801b474:	d074      	beq.n	801b560 <HAL_SPI_Receive+0x230>
 801b476:	68fb      	ldr	r3, [r7, #12]
 801b478:	681b      	ldr	r3, [r3, #0]
 801b47a:	4a44      	ldr	r2, [pc, #272]	@ (801b58c <HAL_SPI_Receive+0x25c>)
 801b47c:	4293      	cmp	r3, r2
 801b47e:	d06f      	beq.n	801b560 <HAL_SPI_Receive+0x230>
 801b480:	68fb      	ldr	r3, [r7, #12]
 801b482:	681b      	ldr	r3, [r3, #0]
 801b484:	4a42      	ldr	r2, [pc, #264]	@ (801b590 <HAL_SPI_Receive+0x260>)
 801b486:	4293      	cmp	r3, r2
 801b488:	d06a      	beq.n	801b560 <HAL_SPI_Receive+0x230>
 801b48a:	68fb      	ldr	r3, [r7, #12]
 801b48c:	681b      	ldr	r3, [r3, #0]
 801b48e:	4a41      	ldr	r2, [pc, #260]	@ (801b594 <HAL_SPI_Receive+0x264>)
 801b490:	4293      	cmp	r3, r2
 801b492:	d16c      	bne.n	801b56e <HAL_SPI_Receive+0x23e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 801b494:	e064      	b.n	801b560 <HAL_SPI_Receive+0x230>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801b496:	68fb      	ldr	r3, [r7, #12]
 801b498:	681b      	ldr	r3, [r3, #0]
 801b49a:	695b      	ldr	r3, [r3, #20]
 801b49c:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801b49e:	68fb      	ldr	r3, [r7, #12]
 801b4a0:	681b      	ldr	r3, [r3, #0]
 801b4a2:	695b      	ldr	r3, [r3, #20]
 801b4a4:	f003 0301 	and.w	r3, r3, #1
 801b4a8:	2b01      	cmp	r3, #1
 801b4aa:	d114      	bne.n	801b4d6 <HAL_SPI_Receive+0x1a6>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 801b4ac:	68fb      	ldr	r3, [r7, #12]
 801b4ae:	681a      	ldr	r2, [r3, #0]
 801b4b0:	68fb      	ldr	r3, [r7, #12]
 801b4b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b4b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801b4b6:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 801b4b8:	68fb      	ldr	r3, [r7, #12]
 801b4ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b4bc:	1d1a      	adds	r2, r3, #4
 801b4be:	68fb      	ldr	r3, [r7, #12]
 801b4c0:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801b4c2:	68fb      	ldr	r3, [r7, #12]
 801b4c4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b4c8:	b29b      	uxth	r3, r3
 801b4ca:	3b01      	subs	r3, #1
 801b4cc:	b29a      	uxth	r2, r3
 801b4ce:	68fb      	ldr	r3, [r7, #12]
 801b4d0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801b4d4:	e044      	b.n	801b560 <HAL_SPI_Receive+0x230>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 801b4d6:	68fb      	ldr	r3, [r7, #12]
 801b4d8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b4dc:	b29b      	uxth	r3, r3
 801b4de:	8bfa      	ldrh	r2, [r7, #30]
 801b4e0:	429a      	cmp	r2, r3
 801b4e2:	d919      	bls.n	801b518 <HAL_SPI_Receive+0x1e8>
 801b4e4:	693b      	ldr	r3, [r7, #16]
 801b4e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b4ea:	2b00      	cmp	r3, #0
 801b4ec:	d014      	beq.n	801b518 <HAL_SPI_Receive+0x1e8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 801b4ee:	68fb      	ldr	r3, [r7, #12]
 801b4f0:	681a      	ldr	r2, [r3, #0]
 801b4f2:	68fb      	ldr	r3, [r7, #12]
 801b4f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b4f6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801b4f8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 801b4fa:	68fb      	ldr	r3, [r7, #12]
 801b4fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b4fe:	1d1a      	adds	r2, r3, #4
 801b500:	68fb      	ldr	r3, [r7, #12]
 801b502:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801b504:	68fb      	ldr	r3, [r7, #12]
 801b506:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b50a:	b29b      	uxth	r3, r3
 801b50c:	3b01      	subs	r3, #1
 801b50e:	b29a      	uxth	r2, r3
 801b510:	68fb      	ldr	r3, [r7, #12]
 801b512:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801b516:	e023      	b.n	801b560 <HAL_SPI_Receive+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801b518:	f7fb f818 	bl	801654c <HAL_GetTick>
 801b51c:	4602      	mov	r2, r0
 801b51e:	697b      	ldr	r3, [r7, #20]
 801b520:	1ad3      	subs	r3, r2, r3
 801b522:	683a      	ldr	r2, [r7, #0]
 801b524:	429a      	cmp	r2, r3
 801b526:	d803      	bhi.n	801b530 <HAL_SPI_Receive+0x200>
 801b528:	683b      	ldr	r3, [r7, #0]
 801b52a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b52e:	d102      	bne.n	801b536 <HAL_SPI_Receive+0x206>
 801b530:	683b      	ldr	r3, [r7, #0]
 801b532:	2b00      	cmp	r3, #0
 801b534:	d114      	bne.n	801b560 <HAL_SPI_Receive+0x230>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801b536:	68f8      	ldr	r0, [r7, #12]
 801b538:	f000 fd0e 	bl	801bf58 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801b53c:	68fb      	ldr	r3, [r7, #12]
 801b53e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801b542:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801b546:	68fb      	ldr	r3, [r7, #12]
 801b548:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801b54c:	68fb      	ldr	r3, [r7, #12]
 801b54e:	2201      	movs	r2, #1
 801b550:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801b554:	68fb      	ldr	r3, [r7, #12]
 801b556:	2200      	movs	r2, #0
 801b558:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801b55c:	2303      	movs	r3, #3
 801b55e:	e185      	b.n	801b86c <HAL_SPI_Receive+0x53c>
    while (hspi->RxXferCount > 0UL)
 801b560:	68fb      	ldr	r3, [r7, #12]
 801b562:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b566:	b29b      	uxth	r3, r3
 801b568:	2b00      	cmp	r3, #0
 801b56a:	d194      	bne.n	801b496 <HAL_SPI_Receive+0x166>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801b56c:	e16b      	b.n	801b846 <HAL_SPI_Receive+0x516>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801b56e:	68fb      	ldr	r3, [r7, #12]
 801b570:	68db      	ldr	r3, [r3, #12]
 801b572:	2b07      	cmp	r3, #7
 801b574:	f240 8160 	bls.w	801b838 <HAL_SPI_Receive+0x508>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 801b578:	e09e      	b.n	801b6b8 <HAL_SPI_Receive+0x388>
 801b57a:	bf00      	nop
 801b57c:	40014c00 	.word	0x40014c00
 801b580:	40013000 	.word	0x40013000
 801b584:	50013000 	.word	0x50013000
 801b588:	40003800 	.word	0x40003800
 801b58c:	50003800 	.word	0x50003800
 801b590:	40003c00 	.word	0x40003c00
 801b594:	50003c00 	.word	0x50003c00
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801b598:	68fb      	ldr	r3, [r7, #12]
 801b59a:	681b      	ldr	r3, [r3, #0]
 801b59c:	695b      	ldr	r3, [r3, #20]
 801b59e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801b5a0:	68fb      	ldr	r3, [r7, #12]
 801b5a2:	681b      	ldr	r3, [r3, #0]
 801b5a4:	695b      	ldr	r3, [r3, #20]
 801b5a6:	f003 0301 	and.w	r3, r3, #1
 801b5aa:	2b01      	cmp	r3, #1
 801b5ac:	d114      	bne.n	801b5d8 <HAL_SPI_Receive+0x2a8>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801b5ae:	68fb      	ldr	r3, [r7, #12]
 801b5b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b5b2:	69ba      	ldr	r2, [r7, #24]
 801b5b4:	8812      	ldrh	r2, [r2, #0]
 801b5b6:	b292      	uxth	r2, r2
 801b5b8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801b5ba:	68fb      	ldr	r3, [r7, #12]
 801b5bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b5be:	1c9a      	adds	r2, r3, #2
 801b5c0:	68fb      	ldr	r3, [r7, #12]
 801b5c2:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801b5c4:	68fb      	ldr	r3, [r7, #12]
 801b5c6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b5ca:	b29b      	uxth	r3, r3
 801b5cc:	3b01      	subs	r3, #1
 801b5ce:	b29a      	uxth	r2, r3
 801b5d0:	68fb      	ldr	r3, [r7, #12]
 801b5d2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801b5d6:	e06f      	b.n	801b6b8 <HAL_SPI_Receive+0x388>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 801b5d8:	68fb      	ldr	r3, [r7, #12]
 801b5da:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b5de:	b29b      	uxth	r3, r3
 801b5e0:	8bfa      	ldrh	r2, [r7, #30]
 801b5e2:	429a      	cmp	r2, r3
 801b5e4:	d924      	bls.n	801b630 <HAL_SPI_Receive+0x300>
 801b5e6:	693b      	ldr	r3, [r7, #16]
 801b5e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b5ec:	2b00      	cmp	r3, #0
 801b5ee:	d01f      	beq.n	801b630 <HAL_SPI_Receive+0x300>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801b5f0:	68fb      	ldr	r3, [r7, #12]
 801b5f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b5f4:	69ba      	ldr	r2, [r7, #24]
 801b5f6:	8812      	ldrh	r2, [r2, #0]
 801b5f8:	b292      	uxth	r2, r2
 801b5fa:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801b5fc:	68fb      	ldr	r3, [r7, #12]
 801b5fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b600:	1c9a      	adds	r2, r3, #2
 801b602:	68fb      	ldr	r3, [r7, #12]
 801b604:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801b606:	68fb      	ldr	r3, [r7, #12]
 801b608:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b60a:	69ba      	ldr	r2, [r7, #24]
 801b60c:	8812      	ldrh	r2, [r2, #0]
 801b60e:	b292      	uxth	r2, r2
 801b610:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801b612:	68fb      	ldr	r3, [r7, #12]
 801b614:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b616:	1c9a      	adds	r2, r3, #2
 801b618:	68fb      	ldr	r3, [r7, #12]
 801b61a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 801b61c:	68fb      	ldr	r3, [r7, #12]
 801b61e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b622:	b29b      	uxth	r3, r3
 801b624:	3b02      	subs	r3, #2
 801b626:	b29a      	uxth	r2, r3
 801b628:	68fb      	ldr	r3, [r7, #12]
 801b62a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801b62e:	e043      	b.n	801b6b8 <HAL_SPI_Receive+0x388>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 801b630:	68fb      	ldr	r3, [r7, #12]
 801b632:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b636:	b29b      	uxth	r3, r3
 801b638:	2b01      	cmp	r3, #1
 801b63a:	d119      	bne.n	801b670 <HAL_SPI_Receive+0x340>
 801b63c:	693b      	ldr	r3, [r7, #16]
 801b63e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801b642:	2b00      	cmp	r3, #0
 801b644:	d014      	beq.n	801b670 <HAL_SPI_Receive+0x340>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801b646:	68fb      	ldr	r3, [r7, #12]
 801b648:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b64a:	69ba      	ldr	r2, [r7, #24]
 801b64c:	8812      	ldrh	r2, [r2, #0]
 801b64e:	b292      	uxth	r2, r2
 801b650:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801b652:	68fb      	ldr	r3, [r7, #12]
 801b654:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b656:	1c9a      	adds	r2, r3, #2
 801b658:	68fb      	ldr	r3, [r7, #12]
 801b65a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801b65c:	68fb      	ldr	r3, [r7, #12]
 801b65e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b662:	b29b      	uxth	r3, r3
 801b664:	3b01      	subs	r3, #1
 801b666:	b29a      	uxth	r2, r3
 801b668:	68fb      	ldr	r3, [r7, #12]
 801b66a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801b66e:	e023      	b.n	801b6b8 <HAL_SPI_Receive+0x388>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801b670:	f7fa ff6c 	bl	801654c <HAL_GetTick>
 801b674:	4602      	mov	r2, r0
 801b676:	697b      	ldr	r3, [r7, #20]
 801b678:	1ad3      	subs	r3, r2, r3
 801b67a:	683a      	ldr	r2, [r7, #0]
 801b67c:	429a      	cmp	r2, r3
 801b67e:	d803      	bhi.n	801b688 <HAL_SPI_Receive+0x358>
 801b680:	683b      	ldr	r3, [r7, #0]
 801b682:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b686:	d102      	bne.n	801b68e <HAL_SPI_Receive+0x35e>
 801b688:	683b      	ldr	r3, [r7, #0]
 801b68a:	2b00      	cmp	r3, #0
 801b68c:	d114      	bne.n	801b6b8 <HAL_SPI_Receive+0x388>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801b68e:	68f8      	ldr	r0, [r7, #12]
 801b690:	f000 fc62 	bl	801bf58 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801b694:	68fb      	ldr	r3, [r7, #12]
 801b696:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801b69a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801b69e:	68fb      	ldr	r3, [r7, #12]
 801b6a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801b6a4:	68fb      	ldr	r3, [r7, #12]
 801b6a6:	2201      	movs	r2, #1
 801b6a8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801b6ac:	68fb      	ldr	r3, [r7, #12]
 801b6ae:	2200      	movs	r2, #0
 801b6b0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801b6b4:	2303      	movs	r3, #3
 801b6b6:	e0d9      	b.n	801b86c <HAL_SPI_Receive+0x53c>
    while (hspi->RxXferCount > 0UL)
 801b6b8:	68fb      	ldr	r3, [r7, #12]
 801b6ba:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b6be:	b29b      	uxth	r3, r3
 801b6c0:	2b00      	cmp	r3, #0
 801b6c2:	f47f af69 	bne.w	801b598 <HAL_SPI_Receive+0x268>
 801b6c6:	e0be      	b.n	801b846 <HAL_SPI_Receive+0x516>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801b6c8:	68fb      	ldr	r3, [r7, #12]
 801b6ca:	681b      	ldr	r3, [r3, #0]
 801b6cc:	695b      	ldr	r3, [r3, #20]
 801b6ce:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801b6d0:	68fb      	ldr	r3, [r7, #12]
 801b6d2:	681b      	ldr	r3, [r3, #0]
 801b6d4:	695b      	ldr	r3, [r3, #20]
 801b6d6:	f003 0301 	and.w	r3, r3, #1
 801b6da:	2b01      	cmp	r3, #1
 801b6dc:	d117      	bne.n	801b70e <HAL_SPI_Receive+0x3de>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801b6de:	68fb      	ldr	r3, [r7, #12]
 801b6e0:	681b      	ldr	r3, [r3, #0]
 801b6e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801b6e6:	68fb      	ldr	r3, [r7, #12]
 801b6e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b6ea:	7812      	ldrb	r2, [r2, #0]
 801b6ec:	b2d2      	uxtb	r2, r2
 801b6ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801b6f0:	68fb      	ldr	r3, [r7, #12]
 801b6f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b6f4:	1c5a      	adds	r2, r3, #1
 801b6f6:	68fb      	ldr	r3, [r7, #12]
 801b6f8:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801b6fa:	68fb      	ldr	r3, [r7, #12]
 801b6fc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b700:	b29b      	uxth	r3, r3
 801b702:	3b01      	subs	r3, #1
 801b704:	b29a      	uxth	r2, r3
 801b706:	68fb      	ldr	r3, [r7, #12]
 801b708:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801b70c:	e094      	b.n	801b838 <HAL_SPI_Receive+0x508>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 801b70e:	68fb      	ldr	r3, [r7, #12]
 801b710:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b714:	b29b      	uxth	r3, r3
 801b716:	8bfa      	ldrh	r2, [r7, #30]
 801b718:	429a      	cmp	r2, r3
 801b71a:	d946      	bls.n	801b7aa <HAL_SPI_Receive+0x47a>
 801b71c:	693b      	ldr	r3, [r7, #16]
 801b71e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b722:	2b00      	cmp	r3, #0
 801b724:	d041      	beq.n	801b7aa <HAL_SPI_Receive+0x47a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801b726:	68fb      	ldr	r3, [r7, #12]
 801b728:	681b      	ldr	r3, [r3, #0]
 801b72a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801b72e:	68fb      	ldr	r3, [r7, #12]
 801b730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b732:	7812      	ldrb	r2, [r2, #0]
 801b734:	b2d2      	uxtb	r2, r2
 801b736:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801b738:	68fb      	ldr	r3, [r7, #12]
 801b73a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b73c:	1c5a      	adds	r2, r3, #1
 801b73e:	68fb      	ldr	r3, [r7, #12]
 801b740:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801b742:	68fb      	ldr	r3, [r7, #12]
 801b744:	681b      	ldr	r3, [r3, #0]
 801b746:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801b74a:	68fb      	ldr	r3, [r7, #12]
 801b74c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b74e:	7812      	ldrb	r2, [r2, #0]
 801b750:	b2d2      	uxtb	r2, r2
 801b752:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801b754:	68fb      	ldr	r3, [r7, #12]
 801b756:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b758:	1c5a      	adds	r2, r3, #1
 801b75a:	68fb      	ldr	r3, [r7, #12]
 801b75c:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801b75e:	68fb      	ldr	r3, [r7, #12]
 801b760:	681b      	ldr	r3, [r3, #0]
 801b762:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801b766:	68fb      	ldr	r3, [r7, #12]
 801b768:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b76a:	7812      	ldrb	r2, [r2, #0]
 801b76c:	b2d2      	uxtb	r2, r2
 801b76e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801b770:	68fb      	ldr	r3, [r7, #12]
 801b772:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b774:	1c5a      	adds	r2, r3, #1
 801b776:	68fb      	ldr	r3, [r7, #12]
 801b778:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801b77a:	68fb      	ldr	r3, [r7, #12]
 801b77c:	681b      	ldr	r3, [r3, #0]
 801b77e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801b782:	68fb      	ldr	r3, [r7, #12]
 801b784:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b786:	7812      	ldrb	r2, [r2, #0]
 801b788:	b2d2      	uxtb	r2, r2
 801b78a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801b78c:	68fb      	ldr	r3, [r7, #12]
 801b78e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b790:	1c5a      	adds	r2, r3, #1
 801b792:	68fb      	ldr	r3, [r7, #12]
 801b794:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 801b796:	68fb      	ldr	r3, [r7, #12]
 801b798:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b79c:	b29b      	uxth	r3, r3
 801b79e:	3b04      	subs	r3, #4
 801b7a0:	b29a      	uxth	r2, r3
 801b7a2:	68fb      	ldr	r3, [r7, #12]
 801b7a4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801b7a8:	e046      	b.n	801b838 <HAL_SPI_Receive+0x508>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 801b7aa:	68fb      	ldr	r3, [r7, #12]
 801b7ac:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b7b0:	b29b      	uxth	r3, r3
 801b7b2:	2b03      	cmp	r3, #3
 801b7b4:	d81c      	bhi.n	801b7f0 <HAL_SPI_Receive+0x4c0>
 801b7b6:	693b      	ldr	r3, [r7, #16]
 801b7b8:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 801b7bc:	2b00      	cmp	r3, #0
 801b7be:	d017      	beq.n	801b7f0 <HAL_SPI_Receive+0x4c0>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801b7c0:	68fb      	ldr	r3, [r7, #12]
 801b7c2:	681b      	ldr	r3, [r3, #0]
 801b7c4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801b7c8:	68fb      	ldr	r3, [r7, #12]
 801b7ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b7cc:	7812      	ldrb	r2, [r2, #0]
 801b7ce:	b2d2      	uxtb	r2, r2
 801b7d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801b7d2:	68fb      	ldr	r3, [r7, #12]
 801b7d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b7d6:	1c5a      	adds	r2, r3, #1
 801b7d8:	68fb      	ldr	r3, [r7, #12]
 801b7da:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 801b7dc:	68fb      	ldr	r3, [r7, #12]
 801b7de:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b7e2:	b29b      	uxth	r3, r3
 801b7e4:	3b01      	subs	r3, #1
 801b7e6:	b29a      	uxth	r2, r3
 801b7e8:	68fb      	ldr	r3, [r7, #12]
 801b7ea:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 801b7ee:	e023      	b.n	801b838 <HAL_SPI_Receive+0x508>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801b7f0:	f7fa feac 	bl	801654c <HAL_GetTick>
 801b7f4:	4602      	mov	r2, r0
 801b7f6:	697b      	ldr	r3, [r7, #20]
 801b7f8:	1ad3      	subs	r3, r2, r3
 801b7fa:	683a      	ldr	r2, [r7, #0]
 801b7fc:	429a      	cmp	r2, r3
 801b7fe:	d803      	bhi.n	801b808 <HAL_SPI_Receive+0x4d8>
 801b800:	683b      	ldr	r3, [r7, #0]
 801b802:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b806:	d102      	bne.n	801b80e <HAL_SPI_Receive+0x4de>
 801b808:	683b      	ldr	r3, [r7, #0]
 801b80a:	2b00      	cmp	r3, #0
 801b80c:	d114      	bne.n	801b838 <HAL_SPI_Receive+0x508>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801b80e:	68f8      	ldr	r0, [r7, #12]
 801b810:	f000 fba2 	bl	801bf58 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801b814:	68fb      	ldr	r3, [r7, #12]
 801b816:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801b81a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801b81e:	68fb      	ldr	r3, [r7, #12]
 801b820:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 801b824:	68fb      	ldr	r3, [r7, #12]
 801b826:	2201      	movs	r2, #1
 801b828:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801b82c:	68fb      	ldr	r3, [r7, #12]
 801b82e:	2200      	movs	r2, #0
 801b830:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 801b834:	2303      	movs	r3, #3
 801b836:	e019      	b.n	801b86c <HAL_SPI_Receive+0x53c>
    while (hspi->RxXferCount > 0UL)
 801b838:	68fb      	ldr	r3, [r7, #12]
 801b83a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801b83e:	b29b      	uxth	r3, r3
 801b840:	2b00      	cmp	r3, #0
 801b842:	f47f af41 	bne.w	801b6c8 <HAL_SPI_Receive+0x398>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801b846:	68f8      	ldr	r0, [r7, #12]
 801b848:	f000 fb86 	bl	801bf58 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801b84c:	68fb      	ldr	r3, [r7, #12]
 801b84e:	2201      	movs	r2, #1
 801b850:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801b854:	68fb      	ldr	r3, [r7, #12]
 801b856:	2200      	movs	r2, #0
 801b858:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801b85c:	68fb      	ldr	r3, [r7, #12]
 801b85e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801b862:	2b00      	cmp	r3, #0
 801b864:	d001      	beq.n	801b86a <HAL_SPI_Receive+0x53a>
  {
    return HAL_ERROR;
 801b866:	2301      	movs	r3, #1
 801b868:	e000      	b.n	801b86c <HAL_SPI_Receive+0x53c>
  }
  else
  {
    return HAL_OK;
 801b86a:	2300      	movs	r3, #0
  }
}
 801b86c:	4618      	mov	r0, r3
 801b86e:	3720      	adds	r7, #32
 801b870:	46bd      	mov	sp, r7
 801b872:	bd80      	pop	{r7, pc}

0801b874 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 801b874:	b580      	push	{r7, lr}
 801b876:	b08e      	sub	sp, #56	@ 0x38
 801b878:	af02      	add	r7, sp, #8
 801b87a:	60f8      	str	r0, [r7, #12]
 801b87c:	60b9      	str	r1, [r7, #8]
 801b87e:	607a      	str	r2, [r7, #4]
 801b880:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 801b882:	68fb      	ldr	r3, [r7, #12]
 801b884:	681b      	ldr	r3, [r3, #0]
 801b886:	3320      	adds	r3, #32
 801b888:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 801b88a:	68fb      	ldr	r3, [r7, #12]
 801b88c:	681b      	ldr	r3, [r3, #0]
 801b88e:	3330      	adds	r3, #48	@ 0x30
 801b890:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 801b892:	68fb      	ldr	r3, [r7, #12]
 801b894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b896:	095b      	lsrs	r3, r3, #5
 801b898:	b29b      	uxth	r3, r3
 801b89a:	3301      	adds	r3, #1
 801b89c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 801b89e:	68fb      	ldr	r3, [r7, #12]
 801b8a0:	681b      	ldr	r3, [r3, #0]
 801b8a2:	4a86      	ldr	r2, [pc, #536]	@ (801babc <HAL_SPI_TransmitReceive+0x248>)
 801b8a4:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801b8a6:	f7fa fe51 	bl	801654c <HAL_GetTick>
 801b8aa:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 801b8ac:	887b      	ldrh	r3, [r7, #2]
 801b8ae:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 801b8b0:	887b      	ldrh	r3, [r7, #2]
 801b8b2:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 801b8b4:	68fb      	ldr	r3, [r7, #12]
 801b8b6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801b8ba:	b2db      	uxtb	r3, r3
 801b8bc:	2b01      	cmp	r3, #1
 801b8be:	d001      	beq.n	801b8c4 <HAL_SPI_TransmitReceive+0x50>
  {
    return HAL_BUSY;
 801b8c0:	2302      	movs	r3, #2
 801b8c2:	e344      	b.n	801bf4e <HAL_SPI_TransmitReceive+0x6da>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 801b8c4:	68bb      	ldr	r3, [r7, #8]
 801b8c6:	2b00      	cmp	r3, #0
 801b8c8:	d005      	beq.n	801b8d6 <HAL_SPI_TransmitReceive+0x62>
 801b8ca:	687b      	ldr	r3, [r7, #4]
 801b8cc:	2b00      	cmp	r3, #0
 801b8ce:	d002      	beq.n	801b8d6 <HAL_SPI_TransmitReceive+0x62>
 801b8d0:	887b      	ldrh	r3, [r7, #2]
 801b8d2:	2b00      	cmp	r3, #0
 801b8d4:	d101      	bne.n	801b8da <HAL_SPI_TransmitReceive+0x66>
  {
    return HAL_ERROR;
 801b8d6:	2301      	movs	r3, #1
 801b8d8:	e339      	b.n	801bf4e <HAL_SPI_TransmitReceive+0x6da>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801b8da:	68fb      	ldr	r3, [r7, #12]
 801b8dc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 801b8e0:	2b01      	cmp	r3, #1
 801b8e2:	d101      	bne.n	801b8e8 <HAL_SPI_TransmitReceive+0x74>
 801b8e4:	2302      	movs	r3, #2
 801b8e6:	e332      	b.n	801bf4e <HAL_SPI_TransmitReceive+0x6da>
 801b8e8:	68fb      	ldr	r3, [r7, #12]
 801b8ea:	2201      	movs	r2, #1
 801b8ec:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 801b8f0:	68fb      	ldr	r3, [r7, #12]
 801b8f2:	2205      	movs	r2, #5
 801b8f4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801b8f8:	68fb      	ldr	r3, [r7, #12]
 801b8fa:	2200      	movs	r2, #0
 801b8fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801b900:	68fb      	ldr	r3, [r7, #12]
 801b902:	687a      	ldr	r2, [r7, #4]
 801b904:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 801b906:	68fb      	ldr	r3, [r7, #12]
 801b908:	887a      	ldrh	r2, [r7, #2]
 801b90a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 801b90e:	68fb      	ldr	r3, [r7, #12]
 801b910:	887a      	ldrh	r2, [r7, #2]
 801b912:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 801b916:	68fb      	ldr	r3, [r7, #12]
 801b918:	68ba      	ldr	r2, [r7, #8]
 801b91a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 801b91c:	68fb      	ldr	r3, [r7, #12]
 801b91e:	887a      	ldrh	r2, [r7, #2]
 801b920:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 801b924:	68fb      	ldr	r3, [r7, #12]
 801b926:	887a      	ldrh	r2, [r7, #2]
 801b928:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801b92c:	68fb      	ldr	r3, [r7, #12]
 801b92e:	2200      	movs	r2, #0
 801b930:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 801b932:	68fb      	ldr	r3, [r7, #12]
 801b934:	2200      	movs	r2, #0
 801b936:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 801b938:	68fb      	ldr	r3, [r7, #12]
 801b93a:	681b      	ldr	r3, [r3, #0]
 801b93c:	68da      	ldr	r2, [r3, #12]
 801b93e:	68fb      	ldr	r3, [r7, #12]
 801b940:	681b      	ldr	r3, [r3, #0]
 801b942:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 801b946:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 801b948:	68fb      	ldr	r3, [r7, #12]
 801b94a:	681b      	ldr	r3, [r3, #0]
 801b94c:	4a5c      	ldr	r2, [pc, #368]	@ (801bac0 <HAL_SPI_TransmitReceive+0x24c>)
 801b94e:	4293      	cmp	r3, r2
 801b950:	d018      	beq.n	801b984 <HAL_SPI_TransmitReceive+0x110>
 801b952:	68fb      	ldr	r3, [r7, #12]
 801b954:	681b      	ldr	r3, [r3, #0]
 801b956:	4a5b      	ldr	r2, [pc, #364]	@ (801bac4 <HAL_SPI_TransmitReceive+0x250>)
 801b958:	4293      	cmp	r3, r2
 801b95a:	d013      	beq.n	801b984 <HAL_SPI_TransmitReceive+0x110>
 801b95c:	68fb      	ldr	r3, [r7, #12]
 801b95e:	681b      	ldr	r3, [r3, #0]
 801b960:	4a59      	ldr	r2, [pc, #356]	@ (801bac8 <HAL_SPI_TransmitReceive+0x254>)
 801b962:	4293      	cmp	r3, r2
 801b964:	d00e      	beq.n	801b984 <HAL_SPI_TransmitReceive+0x110>
 801b966:	68fb      	ldr	r3, [r7, #12]
 801b968:	681b      	ldr	r3, [r3, #0]
 801b96a:	4a58      	ldr	r2, [pc, #352]	@ (801bacc <HAL_SPI_TransmitReceive+0x258>)
 801b96c:	4293      	cmp	r3, r2
 801b96e:	d009      	beq.n	801b984 <HAL_SPI_TransmitReceive+0x110>
 801b970:	68fb      	ldr	r3, [r7, #12]
 801b972:	681b      	ldr	r3, [r3, #0]
 801b974:	4a56      	ldr	r2, [pc, #344]	@ (801bad0 <HAL_SPI_TransmitReceive+0x25c>)
 801b976:	4293      	cmp	r3, r2
 801b978:	d004      	beq.n	801b984 <HAL_SPI_TransmitReceive+0x110>
 801b97a:	68fb      	ldr	r3, [r7, #12]
 801b97c:	681b      	ldr	r3, [r3, #0]
 801b97e:	4a55      	ldr	r2, [pc, #340]	@ (801bad4 <HAL_SPI_TransmitReceive+0x260>)
 801b980:	4293      	cmp	r3, r2
 801b982:	d102      	bne.n	801b98a <HAL_SPI_TransmitReceive+0x116>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 801b984:	2310      	movs	r3, #16
 801b986:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b988:	e001      	b.n	801b98e <HAL_SPI_TransmitReceive+0x11a>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 801b98a:	2308      	movs	r3, #8
 801b98c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801b98e:	68fb      	ldr	r3, [r7, #12]
 801b990:	681b      	ldr	r3, [r3, #0]
 801b992:	685b      	ldr	r3, [r3, #4]
 801b994:	0c1b      	lsrs	r3, r3, #16
 801b996:	041b      	lsls	r3, r3, #16
 801b998:	8879      	ldrh	r1, [r7, #2]
 801b99a:	68fa      	ldr	r2, [r7, #12]
 801b99c:	6812      	ldr	r2, [r2, #0]
 801b99e:	430b      	orrs	r3, r1
 801b9a0:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 801b9a2:	68fb      	ldr	r3, [r7, #12]
 801b9a4:	681b      	ldr	r3, [r3, #0]
 801b9a6:	681a      	ldr	r2, [r3, #0]
 801b9a8:	68fb      	ldr	r3, [r7, #12]
 801b9aa:	681b      	ldr	r3, [r3, #0]
 801b9ac:	f042 0201 	orr.w	r2, r2, #1
 801b9b0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801b9b2:	68fb      	ldr	r3, [r7, #12]
 801b9b4:	685b      	ldr	r3, [r3, #4]
 801b9b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801b9ba:	d107      	bne.n	801b9cc <HAL_SPI_TransmitReceive+0x158>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801b9bc:	68fb      	ldr	r3, [r7, #12]
 801b9be:	681b      	ldr	r3, [r3, #0]
 801b9c0:	681a      	ldr	r2, [r3, #0]
 801b9c2:	68fb      	ldr	r3, [r7, #12]
 801b9c4:	681b      	ldr	r3, [r3, #0]
 801b9c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801b9ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801b9cc:	68fb      	ldr	r3, [r7, #12]
 801b9ce:	68db      	ldr	r3, [r3, #12]
 801b9d0:	2b0f      	cmp	r3, #15
 801b9d2:	f240 80d0 	bls.w	801bb76 <HAL_SPI_TransmitReceive+0x302>
 801b9d6:	68fb      	ldr	r3, [r7, #12]
 801b9d8:	681b      	ldr	r3, [r3, #0]
 801b9da:	4a39      	ldr	r2, [pc, #228]	@ (801bac0 <HAL_SPI_TransmitReceive+0x24c>)
 801b9dc:	4293      	cmp	r3, r2
 801b9de:	d019      	beq.n	801ba14 <HAL_SPI_TransmitReceive+0x1a0>
 801b9e0:	68fb      	ldr	r3, [r7, #12]
 801b9e2:	681b      	ldr	r3, [r3, #0]
 801b9e4:	4a37      	ldr	r2, [pc, #220]	@ (801bac4 <HAL_SPI_TransmitReceive+0x250>)
 801b9e6:	4293      	cmp	r3, r2
 801b9e8:	d014      	beq.n	801ba14 <HAL_SPI_TransmitReceive+0x1a0>
 801b9ea:	68fb      	ldr	r3, [r7, #12]
 801b9ec:	681b      	ldr	r3, [r3, #0]
 801b9ee:	4a36      	ldr	r2, [pc, #216]	@ (801bac8 <HAL_SPI_TransmitReceive+0x254>)
 801b9f0:	4293      	cmp	r3, r2
 801b9f2:	d00f      	beq.n	801ba14 <HAL_SPI_TransmitReceive+0x1a0>
 801b9f4:	68fb      	ldr	r3, [r7, #12]
 801b9f6:	681b      	ldr	r3, [r3, #0]
 801b9f8:	4a34      	ldr	r2, [pc, #208]	@ (801bacc <HAL_SPI_TransmitReceive+0x258>)
 801b9fa:	4293      	cmp	r3, r2
 801b9fc:	d00a      	beq.n	801ba14 <HAL_SPI_TransmitReceive+0x1a0>
 801b9fe:	68fb      	ldr	r3, [r7, #12]
 801ba00:	681b      	ldr	r3, [r3, #0]
 801ba02:	4a33      	ldr	r2, [pc, #204]	@ (801bad0 <HAL_SPI_TransmitReceive+0x25c>)
 801ba04:	4293      	cmp	r3, r2
 801ba06:	d005      	beq.n	801ba14 <HAL_SPI_TransmitReceive+0x1a0>
 801ba08:	68fb      	ldr	r3, [r7, #12]
 801ba0a:	681b      	ldr	r3, [r3, #0]
 801ba0c:	4a31      	ldr	r2, [pc, #196]	@ (801bad4 <HAL_SPI_TransmitReceive+0x260>)
 801ba0e:	4293      	cmp	r3, r2
 801ba10:	f040 80b1 	bne.w	801bb76 <HAL_SPI_TransmitReceive+0x302>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 801ba14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba16:	089b      	lsrs	r3, r3, #2
 801ba18:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801ba1a:	e0a3      	b.n	801bb64 <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801ba1c:	68fb      	ldr	r3, [r7, #12]
 801ba1e:	681b      	ldr	r3, [r3, #0]
 801ba20:	695b      	ldr	r3, [r3, #20]
 801ba22:	f003 0302 	and.w	r3, r3, #2
 801ba26:	2b02      	cmp	r3, #2
 801ba28:	d120      	bne.n	801ba6c <HAL_SPI_TransmitReceive+0x1f8>
 801ba2a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801ba2c:	2b00      	cmp	r3, #0
 801ba2e:	d01d      	beq.n	801ba6c <HAL_SPI_TransmitReceive+0x1f8>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801ba30:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801ba32:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 801ba34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba36:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801ba38:	429a      	cmp	r2, r3
 801ba3a:	d217      	bcs.n	801ba6c <HAL_SPI_TransmitReceive+0x1f8>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801ba3c:	68fb      	ldr	r3, [r7, #12]
 801ba3e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801ba40:	68fb      	ldr	r3, [r7, #12]
 801ba42:	681b      	ldr	r3, [r3, #0]
 801ba44:	6812      	ldr	r2, [r2, #0]
 801ba46:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 801ba48:	68fb      	ldr	r3, [r7, #12]
 801ba4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ba4c:	1d1a      	adds	r2, r3, #4
 801ba4e:	68fb      	ldr	r3, [r7, #12]
 801ba50:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 801ba52:	68fb      	ldr	r3, [r7, #12]
 801ba54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801ba58:	b29b      	uxth	r3, r3
 801ba5a:	3b01      	subs	r3, #1
 801ba5c:	b29a      	uxth	r2, r3
 801ba5e:	68fb      	ldr	r3, [r7, #12]
 801ba60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 801ba64:	68fb      	ldr	r3, [r7, #12]
 801ba66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801ba6a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801ba6c:	68fb      	ldr	r3, [r7, #12]
 801ba6e:	681b      	ldr	r3, [r3, #0]
 801ba70:	695b      	ldr	r3, [r3, #20]
 801ba72:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 801ba74:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ba76:	2b00      	cmp	r3, #0
 801ba78:	d074      	beq.n	801bb64 <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801ba7a:	68fb      	ldr	r3, [r7, #12]
 801ba7c:	681b      	ldr	r3, [r3, #0]
 801ba7e:	695b      	ldr	r3, [r3, #20]
 801ba80:	f003 0301 	and.w	r3, r3, #1
 801ba84:	2b01      	cmp	r3, #1
 801ba86:	d127      	bne.n	801bad8 <HAL_SPI_TransmitReceive+0x264>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 801ba88:	68fb      	ldr	r3, [r7, #12]
 801ba8a:	681a      	ldr	r2, [r3, #0]
 801ba8c:	68fb      	ldr	r3, [r7, #12]
 801ba8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801ba90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801ba92:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 801ba94:	68fb      	ldr	r3, [r7, #12]
 801ba96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801ba98:	1d1a      	adds	r2, r3, #4
 801ba9a:	68fb      	ldr	r3, [r7, #12]
 801ba9c:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 801ba9e:	68fb      	ldr	r3, [r7, #12]
 801baa0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801baa4:	b29b      	uxth	r3, r3
 801baa6:	3b01      	subs	r3, #1
 801baa8:	b29a      	uxth	r2, r3
 801baaa:	68fb      	ldr	r3, [r7, #12]
 801baac:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801bab0:	68fb      	ldr	r3, [r7, #12]
 801bab2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bab6:	853b      	strh	r3, [r7, #40]	@ 0x28
 801bab8:	e054      	b.n	801bb64 <HAL_SPI_TransmitReceive+0x2f0>
 801baba:	bf00      	nop
 801babc:	40014c00 	.word	0x40014c00
 801bac0:	40013000 	.word	0x40013000
 801bac4:	50013000 	.word	0x50013000
 801bac8:	40003800 	.word	0x40003800
 801bacc:	50003800 	.word	0x50003800
 801bad0:	40003c00 	.word	0x40003c00
 801bad4:	50003c00 	.word	0x50003c00
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 801bad8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801bada:	8bfb      	ldrh	r3, [r7, #30]
 801badc:	429a      	cmp	r2, r3
 801bade:	d21d      	bcs.n	801bb1c <HAL_SPI_TransmitReceive+0x2a8>
 801bae0:	697b      	ldr	r3, [r7, #20]
 801bae2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801bae6:	2b00      	cmp	r3, #0
 801bae8:	d018      	beq.n	801bb1c <HAL_SPI_TransmitReceive+0x2a8>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 801baea:	68fb      	ldr	r3, [r7, #12]
 801baec:	681a      	ldr	r2, [r3, #0]
 801baee:	68fb      	ldr	r3, [r7, #12]
 801baf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801baf2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801baf4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 801baf6:	68fb      	ldr	r3, [r7, #12]
 801baf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bafa:	1d1a      	adds	r2, r3, #4
 801bafc:	68fb      	ldr	r3, [r7, #12]
 801bafe:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 801bb00:	68fb      	ldr	r3, [r7, #12]
 801bb02:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bb06:	b29b      	uxth	r3, r3
 801bb08:	3b01      	subs	r3, #1
 801bb0a:	b29a      	uxth	r2, r3
 801bb0c:	68fb      	ldr	r3, [r7, #12]
 801bb0e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801bb12:	68fb      	ldr	r3, [r7, #12]
 801bb14:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bb18:	853b      	strh	r3, [r7, #40]	@ 0x28
 801bb1a:	e023      	b.n	801bb64 <HAL_SPI_TransmitReceive+0x2f0>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801bb1c:	f7fa fd16 	bl	801654c <HAL_GetTick>
 801bb20:	4602      	mov	r2, r0
 801bb22:	69bb      	ldr	r3, [r7, #24]
 801bb24:	1ad3      	subs	r3, r2, r3
 801bb26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801bb28:	429a      	cmp	r2, r3
 801bb2a:	d803      	bhi.n	801bb34 <HAL_SPI_TransmitReceive+0x2c0>
 801bb2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bb2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bb32:	d102      	bne.n	801bb3a <HAL_SPI_TransmitReceive+0x2c6>
 801bb34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bb36:	2b00      	cmp	r3, #0
 801bb38:	d114      	bne.n	801bb64 <HAL_SPI_TransmitReceive+0x2f0>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 801bb3a:	68f8      	ldr	r0, [r7, #12]
 801bb3c:	f000 fa0c 	bl	801bf58 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801bb40:	68fb      	ldr	r3, [r7, #12]
 801bb42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801bb46:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801bb4a:	68fb      	ldr	r3, [r7, #12]
 801bb4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 801bb50:	68fb      	ldr	r3, [r7, #12]
 801bb52:	2201      	movs	r2, #1
 801bb54:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 801bb58:	68fb      	ldr	r3, [r7, #12]
 801bb5a:	2200      	movs	r2, #0
 801bb5c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 801bb60:	2303      	movs	r3, #3
 801bb62:	e1f4      	b.n	801bf4e <HAL_SPI_TransmitReceive+0x6da>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801bb64:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801bb66:	2b00      	cmp	r3, #0
 801bb68:	f47f af58 	bne.w	801ba1c <HAL_SPI_TransmitReceive+0x1a8>
 801bb6c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bb6e:	2b00      	cmp	r3, #0
 801bb70:	f47f af54 	bne.w	801ba1c <HAL_SPI_TransmitReceive+0x1a8>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 801bb74:	e1c5      	b.n	801bf02 <HAL_SPI_TransmitReceive+0x68e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801bb76:	68fb      	ldr	r3, [r7, #12]
 801bb78:	68db      	ldr	r3, [r3, #12]
 801bb7a:	2b07      	cmp	r3, #7
 801bb7c:	f240 81b9 	bls.w	801bef2 <HAL_SPI_TransmitReceive+0x67e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 801bb80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bb82:	085b      	lsrs	r3, r3, #1
 801bb84:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801bb86:	e0c0      	b.n	801bd0a <HAL_SPI_TransmitReceive+0x496>
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801bb88:	68fb      	ldr	r3, [r7, #12]
 801bb8a:	681b      	ldr	r3, [r3, #0]
 801bb8c:	695b      	ldr	r3, [r3, #20]
 801bb8e:	f003 0302 	and.w	r3, r3, #2
 801bb92:	2b02      	cmp	r3, #2
 801bb94:	d11f      	bne.n	801bbd6 <HAL_SPI_TransmitReceive+0x362>
 801bb96:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801bb98:	2b00      	cmp	r3, #0
 801bb9a:	d01c      	beq.n	801bbd6 <HAL_SPI_TransmitReceive+0x362>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801bb9c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801bb9e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 801bba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bba2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801bba4:	429a      	cmp	r2, r3
 801bba6:	d216      	bcs.n	801bbd6 <HAL_SPI_TransmitReceive+0x362>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 801bba8:	68fb      	ldr	r3, [r7, #12]
 801bbaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801bbac:	881a      	ldrh	r2, [r3, #0]
 801bbae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bbb0:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801bbb2:	68fb      	ldr	r3, [r7, #12]
 801bbb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801bbb6:	1c9a      	adds	r2, r3, #2
 801bbb8:	68fb      	ldr	r3, [r7, #12]
 801bbba:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 801bbbc:	68fb      	ldr	r3, [r7, #12]
 801bbbe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801bbc2:	b29b      	uxth	r3, r3
 801bbc4:	3b01      	subs	r3, #1
 801bbc6:	b29a      	uxth	r2, r3
 801bbc8:	68fb      	ldr	r3, [r7, #12]
 801bbca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 801bbce:	68fb      	ldr	r3, [r7, #12]
 801bbd0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801bbd4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801bbd6:	68fb      	ldr	r3, [r7, #12]
 801bbd8:	681b      	ldr	r3, [r3, #0]
 801bbda:	695b      	ldr	r3, [r3, #20]
 801bbdc:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 801bbde:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bbe0:	2b00      	cmp	r3, #0
 801bbe2:	f000 8092 	beq.w	801bd0a <HAL_SPI_TransmitReceive+0x496>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801bbe6:	68fb      	ldr	r3, [r7, #12]
 801bbe8:	681b      	ldr	r3, [r3, #0]
 801bbea:	695b      	ldr	r3, [r3, #20]
 801bbec:	f003 0301 	and.w	r3, r3, #1
 801bbf0:	2b01      	cmp	r3, #1
 801bbf2:	d118      	bne.n	801bc26 <HAL_SPI_TransmitReceive+0x3b2>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801bbf4:	68fb      	ldr	r3, [r7, #12]
 801bbf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bbf8:	6a3a      	ldr	r2, [r7, #32]
 801bbfa:	8812      	ldrh	r2, [r2, #0]
 801bbfc:	b292      	uxth	r2, r2
 801bbfe:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801bc00:	68fb      	ldr	r3, [r7, #12]
 801bc02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bc04:	1c9a      	adds	r2, r3, #2
 801bc06:	68fb      	ldr	r3, [r7, #12]
 801bc08:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 801bc0a:	68fb      	ldr	r3, [r7, #12]
 801bc0c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bc10:	b29b      	uxth	r3, r3
 801bc12:	3b01      	subs	r3, #1
 801bc14:	b29a      	uxth	r2, r3
 801bc16:	68fb      	ldr	r3, [r7, #12]
 801bc18:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801bc1c:	68fb      	ldr	r3, [r7, #12]
 801bc1e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bc22:	853b      	strh	r3, [r7, #40]	@ 0x28
 801bc24:	e071      	b.n	801bd0a <HAL_SPI_TransmitReceive+0x496>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 801bc26:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801bc28:	8bfb      	ldrh	r3, [r7, #30]
 801bc2a:	429a      	cmp	r2, r3
 801bc2c:	d228      	bcs.n	801bc80 <HAL_SPI_TransmitReceive+0x40c>
 801bc2e:	697b      	ldr	r3, [r7, #20]
 801bc30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801bc34:	2b00      	cmp	r3, #0
 801bc36:	d023      	beq.n	801bc80 <HAL_SPI_TransmitReceive+0x40c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801bc38:	68fb      	ldr	r3, [r7, #12]
 801bc3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bc3c:	6a3a      	ldr	r2, [r7, #32]
 801bc3e:	8812      	ldrh	r2, [r2, #0]
 801bc40:	b292      	uxth	r2, r2
 801bc42:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801bc44:	68fb      	ldr	r3, [r7, #12]
 801bc46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bc48:	1c9a      	adds	r2, r3, #2
 801bc4a:	68fb      	ldr	r3, [r7, #12]
 801bc4c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801bc4e:	68fb      	ldr	r3, [r7, #12]
 801bc50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bc52:	6a3a      	ldr	r2, [r7, #32]
 801bc54:	8812      	ldrh	r2, [r2, #0]
 801bc56:	b292      	uxth	r2, r2
 801bc58:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801bc5a:	68fb      	ldr	r3, [r7, #12]
 801bc5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bc5e:	1c9a      	adds	r2, r3, #2
 801bc60:	68fb      	ldr	r3, [r7, #12]
 801bc62:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 801bc64:	68fb      	ldr	r3, [r7, #12]
 801bc66:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bc6a:	b29b      	uxth	r3, r3
 801bc6c:	3b02      	subs	r3, #2
 801bc6e:	b29a      	uxth	r2, r3
 801bc70:	68fb      	ldr	r3, [r7, #12]
 801bc72:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801bc76:	68fb      	ldr	r3, [r7, #12]
 801bc78:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bc7c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801bc7e:	e044      	b.n	801bd0a <HAL_SPI_TransmitReceive+0x496>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 801bc80:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bc82:	2b01      	cmp	r3, #1
 801bc84:	d11d      	bne.n	801bcc2 <HAL_SPI_TransmitReceive+0x44e>
 801bc86:	697b      	ldr	r3, [r7, #20]
 801bc88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801bc8c:	2b00      	cmp	r3, #0
 801bc8e:	d018      	beq.n	801bcc2 <HAL_SPI_TransmitReceive+0x44e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801bc90:	68fb      	ldr	r3, [r7, #12]
 801bc92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bc94:	6a3a      	ldr	r2, [r7, #32]
 801bc96:	8812      	ldrh	r2, [r2, #0]
 801bc98:	b292      	uxth	r2, r2
 801bc9a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801bc9c:	68fb      	ldr	r3, [r7, #12]
 801bc9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bca0:	1c9a      	adds	r2, r3, #2
 801bca2:	68fb      	ldr	r3, [r7, #12]
 801bca4:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 801bca6:	68fb      	ldr	r3, [r7, #12]
 801bca8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bcac:	b29b      	uxth	r3, r3
 801bcae:	3b01      	subs	r3, #1
 801bcb0:	b29a      	uxth	r2, r3
 801bcb2:	68fb      	ldr	r3, [r7, #12]
 801bcb4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801bcb8:	68fb      	ldr	r3, [r7, #12]
 801bcba:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bcbe:	853b      	strh	r3, [r7, #40]	@ 0x28
 801bcc0:	e023      	b.n	801bd0a <HAL_SPI_TransmitReceive+0x496>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801bcc2:	f7fa fc43 	bl	801654c <HAL_GetTick>
 801bcc6:	4602      	mov	r2, r0
 801bcc8:	69bb      	ldr	r3, [r7, #24]
 801bcca:	1ad3      	subs	r3, r2, r3
 801bccc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801bcce:	429a      	cmp	r2, r3
 801bcd0:	d803      	bhi.n	801bcda <HAL_SPI_TransmitReceive+0x466>
 801bcd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bcd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bcd8:	d102      	bne.n	801bce0 <HAL_SPI_TransmitReceive+0x46c>
 801bcda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bcdc:	2b00      	cmp	r3, #0
 801bcde:	d114      	bne.n	801bd0a <HAL_SPI_TransmitReceive+0x496>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 801bce0:	68f8      	ldr	r0, [r7, #12]
 801bce2:	f000 f939 	bl	801bf58 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801bce6:	68fb      	ldr	r3, [r7, #12]
 801bce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801bcec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801bcf0:	68fb      	ldr	r3, [r7, #12]
 801bcf2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 801bcf6:	68fb      	ldr	r3, [r7, #12]
 801bcf8:	2201      	movs	r2, #1
 801bcfa:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 801bcfe:	68fb      	ldr	r3, [r7, #12]
 801bd00:	2200      	movs	r2, #0
 801bd02:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 801bd06:	2303      	movs	r3, #3
 801bd08:	e121      	b.n	801bf4e <HAL_SPI_TransmitReceive+0x6da>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801bd0a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801bd0c:	2b00      	cmp	r3, #0
 801bd0e:	f47f af3b 	bne.w	801bb88 <HAL_SPI_TransmitReceive+0x314>
 801bd12:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bd14:	2b00      	cmp	r3, #0
 801bd16:	f47f af37 	bne.w	801bb88 <HAL_SPI_TransmitReceive+0x314>
 801bd1a:	e0f2      	b.n	801bf02 <HAL_SPI_TransmitReceive+0x68e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801bd1c:	68fb      	ldr	r3, [r7, #12]
 801bd1e:	681b      	ldr	r3, [r3, #0]
 801bd20:	695b      	ldr	r3, [r3, #20]
 801bd22:	f003 0302 	and.w	r3, r3, #2
 801bd26:	2b02      	cmp	r3, #2
 801bd28:	d121      	bne.n	801bd6e <HAL_SPI_TransmitReceive+0x4fa>
 801bd2a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801bd2c:	2b00      	cmp	r3, #0
 801bd2e:	d01e      	beq.n	801bd6e <HAL_SPI_TransmitReceive+0x4fa>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801bd30:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801bd32:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 801bd34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bd36:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801bd38:	429a      	cmp	r2, r3
 801bd3a:	d218      	bcs.n	801bd6e <HAL_SPI_TransmitReceive+0x4fa>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801bd3c:	68fb      	ldr	r3, [r7, #12]
 801bd3e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801bd40:	68fb      	ldr	r3, [r7, #12]
 801bd42:	681b      	ldr	r3, [r3, #0]
 801bd44:	3320      	adds	r3, #32
 801bd46:	7812      	ldrb	r2, [r2, #0]
 801bd48:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801bd4a:	68fb      	ldr	r3, [r7, #12]
 801bd4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801bd4e:	1c5a      	adds	r2, r3, #1
 801bd50:	68fb      	ldr	r3, [r7, #12]
 801bd52:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 801bd54:	68fb      	ldr	r3, [r7, #12]
 801bd56:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801bd5a:	b29b      	uxth	r3, r3
 801bd5c:	3b01      	subs	r3, #1
 801bd5e:	b29a      	uxth	r2, r3
 801bd60:	68fb      	ldr	r3, [r7, #12]
 801bd62:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 801bd66:	68fb      	ldr	r3, [r7, #12]
 801bd68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801bd6c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801bd6e:	68fb      	ldr	r3, [r7, #12]
 801bd70:	681b      	ldr	r3, [r3, #0]
 801bd72:	695b      	ldr	r3, [r3, #20]
 801bd74:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 801bd76:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bd78:	2b00      	cmp	r3, #0
 801bd7a:	f000 80ba 	beq.w	801bef2 <HAL_SPI_TransmitReceive+0x67e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801bd7e:	68fb      	ldr	r3, [r7, #12]
 801bd80:	681b      	ldr	r3, [r3, #0]
 801bd82:	695b      	ldr	r3, [r3, #20]
 801bd84:	f003 0301 	and.w	r3, r3, #1
 801bd88:	2b01      	cmp	r3, #1
 801bd8a:	d11b      	bne.n	801bdc4 <HAL_SPI_TransmitReceive+0x550>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801bd8c:	68fb      	ldr	r3, [r7, #12]
 801bd8e:	681b      	ldr	r3, [r3, #0]
 801bd90:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801bd94:	68fb      	ldr	r3, [r7, #12]
 801bd96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bd98:	7812      	ldrb	r2, [r2, #0]
 801bd9a:	b2d2      	uxtb	r2, r2
 801bd9c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801bd9e:	68fb      	ldr	r3, [r7, #12]
 801bda0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bda2:	1c5a      	adds	r2, r3, #1
 801bda4:	68fb      	ldr	r3, [r7, #12]
 801bda6:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 801bda8:	68fb      	ldr	r3, [r7, #12]
 801bdaa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bdae:	b29b      	uxth	r3, r3
 801bdb0:	3b01      	subs	r3, #1
 801bdb2:	b29a      	uxth	r2, r3
 801bdb4:	68fb      	ldr	r3, [r7, #12]
 801bdb6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801bdba:	68fb      	ldr	r3, [r7, #12]
 801bdbc:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bdc0:	853b      	strh	r3, [r7, #40]	@ 0x28
 801bdc2:	e096      	b.n	801bef2 <HAL_SPI_TransmitReceive+0x67e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 801bdc4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801bdc6:	8bfb      	ldrh	r3, [r7, #30]
 801bdc8:	429a      	cmp	r2, r3
 801bdca:	d24a      	bcs.n	801be62 <HAL_SPI_TransmitReceive+0x5ee>
 801bdcc:	697b      	ldr	r3, [r7, #20]
 801bdce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801bdd2:	2b00      	cmp	r3, #0
 801bdd4:	d045      	beq.n	801be62 <HAL_SPI_TransmitReceive+0x5ee>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801bdd6:	68fb      	ldr	r3, [r7, #12]
 801bdd8:	681b      	ldr	r3, [r3, #0]
 801bdda:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801bdde:	68fb      	ldr	r3, [r7, #12]
 801bde0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bde2:	7812      	ldrb	r2, [r2, #0]
 801bde4:	b2d2      	uxtb	r2, r2
 801bde6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801bde8:	68fb      	ldr	r3, [r7, #12]
 801bdea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bdec:	1c5a      	adds	r2, r3, #1
 801bdee:	68fb      	ldr	r3, [r7, #12]
 801bdf0:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801bdf2:	68fb      	ldr	r3, [r7, #12]
 801bdf4:	681b      	ldr	r3, [r3, #0]
 801bdf6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801bdfa:	68fb      	ldr	r3, [r7, #12]
 801bdfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bdfe:	7812      	ldrb	r2, [r2, #0]
 801be00:	b2d2      	uxtb	r2, r2
 801be02:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801be04:	68fb      	ldr	r3, [r7, #12]
 801be06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801be08:	1c5a      	adds	r2, r3, #1
 801be0a:	68fb      	ldr	r3, [r7, #12]
 801be0c:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801be0e:	68fb      	ldr	r3, [r7, #12]
 801be10:	681b      	ldr	r3, [r3, #0]
 801be12:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801be16:	68fb      	ldr	r3, [r7, #12]
 801be18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801be1a:	7812      	ldrb	r2, [r2, #0]
 801be1c:	b2d2      	uxtb	r2, r2
 801be1e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801be20:	68fb      	ldr	r3, [r7, #12]
 801be22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801be24:	1c5a      	adds	r2, r3, #1
 801be26:	68fb      	ldr	r3, [r7, #12]
 801be28:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801be2a:	68fb      	ldr	r3, [r7, #12]
 801be2c:	681b      	ldr	r3, [r3, #0]
 801be2e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801be32:	68fb      	ldr	r3, [r7, #12]
 801be34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801be36:	7812      	ldrb	r2, [r2, #0]
 801be38:	b2d2      	uxtb	r2, r2
 801be3a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801be3c:	68fb      	ldr	r3, [r7, #12]
 801be3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801be40:	1c5a      	adds	r2, r3, #1
 801be42:	68fb      	ldr	r3, [r7, #12]
 801be44:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 801be46:	68fb      	ldr	r3, [r7, #12]
 801be48:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801be4c:	b29b      	uxth	r3, r3
 801be4e:	3b04      	subs	r3, #4
 801be50:	b29a      	uxth	r2, r3
 801be52:	68fb      	ldr	r3, [r7, #12]
 801be54:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801be58:	68fb      	ldr	r3, [r7, #12]
 801be5a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801be5e:	853b      	strh	r3, [r7, #40]	@ 0x28
 801be60:	e047      	b.n	801bef2 <HAL_SPI_TransmitReceive+0x67e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 801be62:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801be64:	2b03      	cmp	r3, #3
 801be66:	d820      	bhi.n	801beaa <HAL_SPI_TransmitReceive+0x636>
 801be68:	697b      	ldr	r3, [r7, #20]
 801be6a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 801be6e:	2b00      	cmp	r3, #0
 801be70:	d01b      	beq.n	801beaa <HAL_SPI_TransmitReceive+0x636>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801be72:	68fb      	ldr	r3, [r7, #12]
 801be74:	681b      	ldr	r3, [r3, #0]
 801be76:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801be7a:	68fb      	ldr	r3, [r7, #12]
 801be7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801be7e:	7812      	ldrb	r2, [r2, #0]
 801be80:	b2d2      	uxtb	r2, r2
 801be82:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801be84:	68fb      	ldr	r3, [r7, #12]
 801be86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801be88:	1c5a      	adds	r2, r3, #1
 801be8a:	68fb      	ldr	r3, [r7, #12]
 801be8c:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 801be8e:	68fb      	ldr	r3, [r7, #12]
 801be90:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801be94:	b29b      	uxth	r3, r3
 801be96:	3b01      	subs	r3, #1
 801be98:	b29a      	uxth	r2, r3
 801be9a:	68fb      	ldr	r3, [r7, #12]
 801be9c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 801bea0:	68fb      	ldr	r3, [r7, #12]
 801bea2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 801bea6:	853b      	strh	r3, [r7, #40]	@ 0x28
 801bea8:	e023      	b.n	801bef2 <HAL_SPI_TransmitReceive+0x67e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801beaa:	f7fa fb4f 	bl	801654c <HAL_GetTick>
 801beae:	4602      	mov	r2, r0
 801beb0:	69bb      	ldr	r3, [r7, #24]
 801beb2:	1ad3      	subs	r3, r2, r3
 801beb4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801beb6:	429a      	cmp	r2, r3
 801beb8:	d803      	bhi.n	801bec2 <HAL_SPI_TransmitReceive+0x64e>
 801beba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bec0:	d102      	bne.n	801bec8 <HAL_SPI_TransmitReceive+0x654>
 801bec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bec4:	2b00      	cmp	r3, #0
 801bec6:	d114      	bne.n	801bef2 <HAL_SPI_TransmitReceive+0x67e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 801bec8:	68f8      	ldr	r0, [r7, #12]
 801beca:	f000 f845 	bl	801bf58 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801bece:	68fb      	ldr	r3, [r7, #12]
 801bed0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801bed4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801bed8:	68fb      	ldr	r3, [r7, #12]
 801beda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 801bede:	68fb      	ldr	r3, [r7, #12]
 801bee0:	2201      	movs	r2, #1
 801bee2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 801bee6:	68fb      	ldr	r3, [r7, #12]
 801bee8:	2200      	movs	r2, #0
 801beea:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 801beee:	2303      	movs	r3, #3
 801bef0:	e02d      	b.n	801bf4e <HAL_SPI_TransmitReceive+0x6da>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801bef2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801bef4:	2b00      	cmp	r3, #0
 801bef6:	f47f af11 	bne.w	801bd1c <HAL_SPI_TransmitReceive+0x4a8>
 801befa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801befc:	2b00      	cmp	r3, #0
 801befe:	f47f af0d 	bne.w	801bd1c <HAL_SPI_TransmitReceive+0x4a8>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 801bf02:	69bb      	ldr	r3, [r7, #24]
 801bf04:	9300      	str	r3, [sp, #0]
 801bf06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bf08:	2200      	movs	r2, #0
 801bf0a:	2108      	movs	r1, #8
 801bf0c:	68f8      	ldr	r0, [r7, #12]
 801bf0e:	f000 f8c3 	bl	801c098 <SPI_WaitOnFlagUntilTimeout>
 801bf12:	4603      	mov	r3, r0
 801bf14:	2b00      	cmp	r3, #0
 801bf16:	d007      	beq.n	801bf28 <HAL_SPI_TransmitReceive+0x6b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801bf18:	68fb      	ldr	r3, [r7, #12]
 801bf1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801bf1e:	f043 0220 	orr.w	r2, r3, #32
 801bf22:	68fb      	ldr	r3, [r7, #12]
 801bf24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801bf28:	68f8      	ldr	r0, [r7, #12]
 801bf2a:	f000 f815 	bl	801bf58 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801bf2e:	68fb      	ldr	r3, [r7, #12]
 801bf30:	2201      	movs	r2, #1
 801bf32:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801bf36:	68fb      	ldr	r3, [r7, #12]
 801bf38:	2200      	movs	r2, #0
 801bf3a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801bf3e:	68fb      	ldr	r3, [r7, #12]
 801bf40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801bf44:	2b00      	cmp	r3, #0
 801bf46:	d001      	beq.n	801bf4c <HAL_SPI_TransmitReceive+0x6d8>
  {
    return HAL_ERROR;
 801bf48:	2301      	movs	r3, #1
 801bf4a:	e000      	b.n	801bf4e <HAL_SPI_TransmitReceive+0x6da>
  }
  else
  {
    return HAL_OK;
 801bf4c:	2300      	movs	r3, #0
  }
}
 801bf4e:	4618      	mov	r0, r3
 801bf50:	3730      	adds	r7, #48	@ 0x30
 801bf52:	46bd      	mov	sp, r7
 801bf54:	bd80      	pop	{r7, pc}
 801bf56:	bf00      	nop

0801bf58 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 801bf58:	b480      	push	{r7}
 801bf5a:	b085      	sub	sp, #20
 801bf5c:	af00      	add	r7, sp, #0
 801bf5e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 801bf60:	687b      	ldr	r3, [r7, #4]
 801bf62:	681b      	ldr	r3, [r3, #0]
 801bf64:	695b      	ldr	r3, [r3, #20]
 801bf66:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 801bf68:	687b      	ldr	r3, [r7, #4]
 801bf6a:	681b      	ldr	r3, [r3, #0]
 801bf6c:	699a      	ldr	r2, [r3, #24]
 801bf6e:	687b      	ldr	r3, [r7, #4]
 801bf70:	681b      	ldr	r3, [r3, #0]
 801bf72:	f042 0208 	orr.w	r2, r2, #8
 801bf76:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 801bf78:	687b      	ldr	r3, [r7, #4]
 801bf7a:	681b      	ldr	r3, [r3, #0]
 801bf7c:	699a      	ldr	r2, [r3, #24]
 801bf7e:	687b      	ldr	r3, [r7, #4]
 801bf80:	681b      	ldr	r3, [r3, #0]
 801bf82:	f042 0210 	orr.w	r2, r2, #16
 801bf86:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801bf88:	687b      	ldr	r3, [r7, #4]
 801bf8a:	681b      	ldr	r3, [r3, #0]
 801bf8c:	681a      	ldr	r2, [r3, #0]
 801bf8e:	687b      	ldr	r3, [r7, #4]
 801bf90:	681b      	ldr	r3, [r3, #0]
 801bf92:	f022 0201 	bic.w	r2, r2, #1
 801bf96:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 801bf98:	687b      	ldr	r3, [r7, #4]
 801bf9a:	681b      	ldr	r3, [r3, #0]
 801bf9c:	691b      	ldr	r3, [r3, #16]
 801bf9e:	687a      	ldr	r2, [r7, #4]
 801bfa0:	6812      	ldr	r2, [r2, #0]
 801bfa2:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 801bfa6:	f023 0303 	bic.w	r3, r3, #3
 801bfaa:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801bfac:	687b      	ldr	r3, [r7, #4]
 801bfae:	681b      	ldr	r3, [r3, #0]
 801bfb0:	689a      	ldr	r2, [r3, #8]
 801bfb2:	687b      	ldr	r3, [r7, #4]
 801bfb4:	681b      	ldr	r3, [r3, #0]
 801bfb6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 801bfba:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801bfbc:	687b      	ldr	r3, [r7, #4]
 801bfbe:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801bfc2:	b2db      	uxtb	r3, r3
 801bfc4:	2b04      	cmp	r3, #4
 801bfc6:	d014      	beq.n	801bff2 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 801bfc8:	68fb      	ldr	r3, [r7, #12]
 801bfca:	f003 0320 	and.w	r3, r3, #32
 801bfce:	2b00      	cmp	r3, #0
 801bfd0:	d00f      	beq.n	801bff2 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801bfd2:	687b      	ldr	r3, [r7, #4]
 801bfd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801bfd8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801bfdc:	687b      	ldr	r3, [r7, #4]
 801bfde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801bfe2:	687b      	ldr	r3, [r7, #4]
 801bfe4:	681b      	ldr	r3, [r3, #0]
 801bfe6:	699a      	ldr	r2, [r3, #24]
 801bfe8:	687b      	ldr	r3, [r7, #4]
 801bfea:	681b      	ldr	r3, [r3, #0]
 801bfec:	f042 0220 	orr.w	r2, r2, #32
 801bff0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801bff2:	687b      	ldr	r3, [r7, #4]
 801bff4:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801bff8:	b2db      	uxtb	r3, r3
 801bffa:	2b03      	cmp	r3, #3
 801bffc:	d014      	beq.n	801c028 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801bffe:	68fb      	ldr	r3, [r7, #12]
 801c000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c004:	2b00      	cmp	r3, #0
 801c006:	d00f      	beq.n	801c028 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801c008:	687b      	ldr	r3, [r7, #4]
 801c00a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801c00e:	f043 0204 	orr.w	r2, r3, #4
 801c012:	687b      	ldr	r3, [r7, #4]
 801c014:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801c018:	687b      	ldr	r3, [r7, #4]
 801c01a:	681b      	ldr	r3, [r3, #0]
 801c01c:	699a      	ldr	r2, [r3, #24]
 801c01e:	687b      	ldr	r3, [r7, #4]
 801c020:	681b      	ldr	r3, [r3, #0]
 801c022:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801c026:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 801c028:	68fb      	ldr	r3, [r7, #12]
 801c02a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801c02e:	2b00      	cmp	r3, #0
 801c030:	d00f      	beq.n	801c052 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801c032:	687b      	ldr	r3, [r7, #4]
 801c034:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801c038:	f043 0201 	orr.w	r2, r3, #1
 801c03c:	687b      	ldr	r3, [r7, #4]
 801c03e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801c042:	687b      	ldr	r3, [r7, #4]
 801c044:	681b      	ldr	r3, [r3, #0]
 801c046:	699a      	ldr	r2, [r3, #24]
 801c048:	687b      	ldr	r3, [r7, #4]
 801c04a:	681b      	ldr	r3, [r3, #0]
 801c04c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801c050:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801c052:	68fb      	ldr	r3, [r7, #12]
 801c054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801c058:	2b00      	cmp	r3, #0
 801c05a:	d00f      	beq.n	801c07c <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801c05c:	687b      	ldr	r3, [r7, #4]
 801c05e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801c062:	f043 0208 	orr.w	r2, r3, #8
 801c066:	687b      	ldr	r3, [r7, #4]
 801c068:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 801c06c:	687b      	ldr	r3, [r7, #4]
 801c06e:	681b      	ldr	r3, [r3, #0]
 801c070:	699a      	ldr	r2, [r3, #24]
 801c072:	687b      	ldr	r3, [r7, #4]
 801c074:	681b      	ldr	r3, [r3, #0]
 801c076:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801c07a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 801c07c:	687b      	ldr	r3, [r7, #4]
 801c07e:	2200      	movs	r2, #0
 801c080:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 801c084:	687b      	ldr	r3, [r7, #4]
 801c086:	2200      	movs	r2, #0
 801c088:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 801c08c:	bf00      	nop
 801c08e:	3714      	adds	r7, #20
 801c090:	46bd      	mov	sp, r7
 801c092:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c096:	4770      	bx	lr

0801c098 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 801c098:	b580      	push	{r7, lr}
 801c09a:	b084      	sub	sp, #16
 801c09c:	af00      	add	r7, sp, #0
 801c09e:	60f8      	str	r0, [r7, #12]
 801c0a0:	60b9      	str	r1, [r7, #8]
 801c0a2:	603b      	str	r3, [r7, #0]
 801c0a4:	4613      	mov	r3, r2
 801c0a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801c0a8:	e010      	b.n	801c0cc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801c0aa:	f7fa fa4f 	bl	801654c <HAL_GetTick>
 801c0ae:	4602      	mov	r2, r0
 801c0b0:	69bb      	ldr	r3, [r7, #24]
 801c0b2:	1ad3      	subs	r3, r2, r3
 801c0b4:	683a      	ldr	r2, [r7, #0]
 801c0b6:	429a      	cmp	r2, r3
 801c0b8:	d803      	bhi.n	801c0c2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 801c0ba:	683b      	ldr	r3, [r7, #0]
 801c0bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c0c0:	d102      	bne.n	801c0c8 <SPI_WaitOnFlagUntilTimeout+0x30>
 801c0c2:	683b      	ldr	r3, [r7, #0]
 801c0c4:	2b00      	cmp	r3, #0
 801c0c6:	d101      	bne.n	801c0cc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 801c0c8:	2303      	movs	r3, #3
 801c0ca:	e00f      	b.n	801c0ec <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801c0cc:	68fb      	ldr	r3, [r7, #12]
 801c0ce:	681b      	ldr	r3, [r3, #0]
 801c0d0:	695a      	ldr	r2, [r3, #20]
 801c0d2:	68bb      	ldr	r3, [r7, #8]
 801c0d4:	4013      	ands	r3, r2
 801c0d6:	68ba      	ldr	r2, [r7, #8]
 801c0d8:	429a      	cmp	r2, r3
 801c0da:	bf0c      	ite	eq
 801c0dc:	2301      	moveq	r3, #1
 801c0de:	2300      	movne	r3, #0
 801c0e0:	b2db      	uxtb	r3, r3
 801c0e2:	461a      	mov	r2, r3
 801c0e4:	79fb      	ldrb	r3, [r7, #7]
 801c0e6:	429a      	cmp	r2, r3
 801c0e8:	d0df      	beq.n	801c0aa <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 801c0ea:	2300      	movs	r3, #0
}
 801c0ec:	4618      	mov	r0, r3
 801c0ee:	3710      	adds	r7, #16
 801c0f0:	46bd      	mov	sp, r7
 801c0f2:	bd80      	pop	{r7, pc}

0801c0f4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 801c0f4:	b480      	push	{r7}
 801c0f6:	b085      	sub	sp, #20
 801c0f8:	af00      	add	r7, sp, #0
 801c0fa:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801c0fc:	687b      	ldr	r3, [r7, #4]
 801c0fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c100:	095b      	lsrs	r3, r3, #5
 801c102:	3301      	adds	r3, #1
 801c104:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 801c106:	687b      	ldr	r3, [r7, #4]
 801c108:	68db      	ldr	r3, [r3, #12]
 801c10a:	3301      	adds	r3, #1
 801c10c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801c10e:	68bb      	ldr	r3, [r7, #8]
 801c110:	3307      	adds	r3, #7
 801c112:	08db      	lsrs	r3, r3, #3
 801c114:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 801c116:	68bb      	ldr	r3, [r7, #8]
 801c118:	68fa      	ldr	r2, [r7, #12]
 801c11a:	fb02 f303 	mul.w	r3, r2, r3
}
 801c11e:	4618      	mov	r0, r3
 801c120:	3714      	adds	r7, #20
 801c122:	46bd      	mov	sp, r7
 801c124:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c128:	4770      	bx	lr

0801c12a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801c12a:	b580      	push	{r7, lr}
 801c12c:	b082      	sub	sp, #8
 801c12e:	af00      	add	r7, sp, #0
 801c130:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801c132:	687b      	ldr	r3, [r7, #4]
 801c134:	2b00      	cmp	r3, #0
 801c136:	d101      	bne.n	801c13c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801c138:	2301      	movs	r3, #1
 801c13a:	e049      	b.n	801c1d0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801c13c:	687b      	ldr	r3, [r7, #4]
 801c13e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801c142:	b2db      	uxtb	r3, r3
 801c144:	2b00      	cmp	r3, #0
 801c146:	d106      	bne.n	801c156 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801c148:	687b      	ldr	r3, [r7, #4]
 801c14a:	2200      	movs	r2, #0
 801c14c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801c150:	6878      	ldr	r0, [r7, #4]
 801c152:	f7e6 fd1d 	bl	8002b90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801c156:	687b      	ldr	r3, [r7, #4]
 801c158:	2202      	movs	r2, #2
 801c15a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801c15e:	687b      	ldr	r3, [r7, #4]
 801c160:	681a      	ldr	r2, [r3, #0]
 801c162:	687b      	ldr	r3, [r7, #4]
 801c164:	3304      	adds	r3, #4
 801c166:	4619      	mov	r1, r3
 801c168:	4610      	mov	r0, r2
 801c16a:	f000 fe21 	bl	801cdb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801c16e:	687b      	ldr	r3, [r7, #4]
 801c170:	2201      	movs	r2, #1
 801c172:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801c176:	687b      	ldr	r3, [r7, #4]
 801c178:	2201      	movs	r2, #1
 801c17a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801c17e:	687b      	ldr	r3, [r7, #4]
 801c180:	2201      	movs	r2, #1
 801c182:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801c186:	687b      	ldr	r3, [r7, #4]
 801c188:	2201      	movs	r2, #1
 801c18a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801c18e:	687b      	ldr	r3, [r7, #4]
 801c190:	2201      	movs	r2, #1
 801c192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801c196:	687b      	ldr	r3, [r7, #4]
 801c198:	2201      	movs	r2, #1
 801c19a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801c19e:	687b      	ldr	r3, [r7, #4]
 801c1a0:	2201      	movs	r2, #1
 801c1a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801c1a6:	687b      	ldr	r3, [r7, #4]
 801c1a8:	2201      	movs	r2, #1
 801c1aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801c1ae:	687b      	ldr	r3, [r7, #4]
 801c1b0:	2201      	movs	r2, #1
 801c1b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801c1b6:	687b      	ldr	r3, [r7, #4]
 801c1b8:	2201      	movs	r2, #1
 801c1ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801c1be:	687b      	ldr	r3, [r7, #4]
 801c1c0:	2201      	movs	r2, #1
 801c1c2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801c1c6:	687b      	ldr	r3, [r7, #4]
 801c1c8:	2201      	movs	r2, #1
 801c1ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801c1ce:	2300      	movs	r3, #0
}
 801c1d0:	4618      	mov	r0, r3
 801c1d2:	3708      	adds	r7, #8
 801c1d4:	46bd      	mov	sp, r7
 801c1d6:	bd80      	pop	{r7, pc}

0801c1d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 801c1d8:	b580      	push	{r7, lr}
 801c1da:	b082      	sub	sp, #8
 801c1dc:	af00      	add	r7, sp, #0
 801c1de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801c1e0:	687b      	ldr	r3, [r7, #4]
 801c1e2:	2b00      	cmp	r3, #0
 801c1e4:	d101      	bne.n	801c1ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801c1e6:	2301      	movs	r3, #1
 801c1e8:	e049      	b.n	801c27e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801c1ea:	687b      	ldr	r3, [r7, #4]
 801c1ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801c1f0:	b2db      	uxtb	r3, r3
 801c1f2:	2b00      	cmp	r3, #0
 801c1f4:	d106      	bne.n	801c204 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801c1f6:	687b      	ldr	r3, [r7, #4]
 801c1f8:	2200      	movs	r2, #0
 801c1fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801c1fe:	6878      	ldr	r0, [r7, #4]
 801c200:	f7e6 fbde 	bl	80029c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801c204:	687b      	ldr	r3, [r7, #4]
 801c206:	2202      	movs	r2, #2
 801c208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801c20c:	687b      	ldr	r3, [r7, #4]
 801c20e:	681a      	ldr	r2, [r3, #0]
 801c210:	687b      	ldr	r3, [r7, #4]
 801c212:	3304      	adds	r3, #4
 801c214:	4619      	mov	r1, r3
 801c216:	4610      	mov	r0, r2
 801c218:	f000 fdca 	bl	801cdb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801c21c:	687b      	ldr	r3, [r7, #4]
 801c21e:	2201      	movs	r2, #1
 801c220:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801c224:	687b      	ldr	r3, [r7, #4]
 801c226:	2201      	movs	r2, #1
 801c228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801c22c:	687b      	ldr	r3, [r7, #4]
 801c22e:	2201      	movs	r2, #1
 801c230:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801c234:	687b      	ldr	r3, [r7, #4]
 801c236:	2201      	movs	r2, #1
 801c238:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801c23c:	687b      	ldr	r3, [r7, #4]
 801c23e:	2201      	movs	r2, #1
 801c240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801c244:	687b      	ldr	r3, [r7, #4]
 801c246:	2201      	movs	r2, #1
 801c248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801c24c:	687b      	ldr	r3, [r7, #4]
 801c24e:	2201      	movs	r2, #1
 801c250:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801c254:	687b      	ldr	r3, [r7, #4]
 801c256:	2201      	movs	r2, #1
 801c258:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801c25c:	687b      	ldr	r3, [r7, #4]
 801c25e:	2201      	movs	r2, #1
 801c260:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801c264:	687b      	ldr	r3, [r7, #4]
 801c266:	2201      	movs	r2, #1
 801c268:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801c26c:	687b      	ldr	r3, [r7, #4]
 801c26e:	2201      	movs	r2, #1
 801c270:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801c274:	687b      	ldr	r3, [r7, #4]
 801c276:	2201      	movs	r2, #1
 801c278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801c27c:	2300      	movs	r3, #0
}
 801c27e:	4618      	mov	r0, r3
 801c280:	3708      	adds	r7, #8
 801c282:	46bd      	mov	sp, r7
 801c284:	bd80      	pop	{r7, pc}
	...

0801c288 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801c288:	b580      	push	{r7, lr}
 801c28a:	b084      	sub	sp, #16
 801c28c:	af00      	add	r7, sp, #0
 801c28e:	6078      	str	r0, [r7, #4]
 801c290:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801c292:	683b      	ldr	r3, [r7, #0]
 801c294:	2b00      	cmp	r3, #0
 801c296:	d109      	bne.n	801c2ac <HAL_TIM_PWM_Start+0x24>
 801c298:	687b      	ldr	r3, [r7, #4]
 801c29a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 801c29e:	b2db      	uxtb	r3, r3
 801c2a0:	2b01      	cmp	r3, #1
 801c2a2:	bf14      	ite	ne
 801c2a4:	2301      	movne	r3, #1
 801c2a6:	2300      	moveq	r3, #0
 801c2a8:	b2db      	uxtb	r3, r3
 801c2aa:	e03c      	b.n	801c326 <HAL_TIM_PWM_Start+0x9e>
 801c2ac:	683b      	ldr	r3, [r7, #0]
 801c2ae:	2b04      	cmp	r3, #4
 801c2b0:	d109      	bne.n	801c2c6 <HAL_TIM_PWM_Start+0x3e>
 801c2b2:	687b      	ldr	r3, [r7, #4]
 801c2b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 801c2b8:	b2db      	uxtb	r3, r3
 801c2ba:	2b01      	cmp	r3, #1
 801c2bc:	bf14      	ite	ne
 801c2be:	2301      	movne	r3, #1
 801c2c0:	2300      	moveq	r3, #0
 801c2c2:	b2db      	uxtb	r3, r3
 801c2c4:	e02f      	b.n	801c326 <HAL_TIM_PWM_Start+0x9e>
 801c2c6:	683b      	ldr	r3, [r7, #0]
 801c2c8:	2b08      	cmp	r3, #8
 801c2ca:	d109      	bne.n	801c2e0 <HAL_TIM_PWM_Start+0x58>
 801c2cc:	687b      	ldr	r3, [r7, #4]
 801c2ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801c2d2:	b2db      	uxtb	r3, r3
 801c2d4:	2b01      	cmp	r3, #1
 801c2d6:	bf14      	ite	ne
 801c2d8:	2301      	movne	r3, #1
 801c2da:	2300      	moveq	r3, #0
 801c2dc:	b2db      	uxtb	r3, r3
 801c2de:	e022      	b.n	801c326 <HAL_TIM_PWM_Start+0x9e>
 801c2e0:	683b      	ldr	r3, [r7, #0]
 801c2e2:	2b0c      	cmp	r3, #12
 801c2e4:	d109      	bne.n	801c2fa <HAL_TIM_PWM_Start+0x72>
 801c2e6:	687b      	ldr	r3, [r7, #4]
 801c2e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801c2ec:	b2db      	uxtb	r3, r3
 801c2ee:	2b01      	cmp	r3, #1
 801c2f0:	bf14      	ite	ne
 801c2f2:	2301      	movne	r3, #1
 801c2f4:	2300      	moveq	r3, #0
 801c2f6:	b2db      	uxtb	r3, r3
 801c2f8:	e015      	b.n	801c326 <HAL_TIM_PWM_Start+0x9e>
 801c2fa:	683b      	ldr	r3, [r7, #0]
 801c2fc:	2b10      	cmp	r3, #16
 801c2fe:	d109      	bne.n	801c314 <HAL_TIM_PWM_Start+0x8c>
 801c300:	687b      	ldr	r3, [r7, #4]
 801c302:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801c306:	b2db      	uxtb	r3, r3
 801c308:	2b01      	cmp	r3, #1
 801c30a:	bf14      	ite	ne
 801c30c:	2301      	movne	r3, #1
 801c30e:	2300      	moveq	r3, #0
 801c310:	b2db      	uxtb	r3, r3
 801c312:	e008      	b.n	801c326 <HAL_TIM_PWM_Start+0x9e>
 801c314:	687b      	ldr	r3, [r7, #4]
 801c316:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801c31a:	b2db      	uxtb	r3, r3
 801c31c:	2b01      	cmp	r3, #1
 801c31e:	bf14      	ite	ne
 801c320:	2301      	movne	r3, #1
 801c322:	2300      	moveq	r3, #0
 801c324:	b2db      	uxtb	r3, r3
 801c326:	2b00      	cmp	r3, #0
 801c328:	d001      	beq.n	801c32e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 801c32a:	2301      	movs	r3, #1
 801c32c:	e0ce      	b.n	801c4cc <HAL_TIM_PWM_Start+0x244>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801c32e:	683b      	ldr	r3, [r7, #0]
 801c330:	2b00      	cmp	r3, #0
 801c332:	d104      	bne.n	801c33e <HAL_TIM_PWM_Start+0xb6>
 801c334:	687b      	ldr	r3, [r7, #4]
 801c336:	2202      	movs	r2, #2
 801c338:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801c33c:	e023      	b.n	801c386 <HAL_TIM_PWM_Start+0xfe>
 801c33e:	683b      	ldr	r3, [r7, #0]
 801c340:	2b04      	cmp	r3, #4
 801c342:	d104      	bne.n	801c34e <HAL_TIM_PWM_Start+0xc6>
 801c344:	687b      	ldr	r3, [r7, #4]
 801c346:	2202      	movs	r2, #2
 801c348:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801c34c:	e01b      	b.n	801c386 <HAL_TIM_PWM_Start+0xfe>
 801c34e:	683b      	ldr	r3, [r7, #0]
 801c350:	2b08      	cmp	r3, #8
 801c352:	d104      	bne.n	801c35e <HAL_TIM_PWM_Start+0xd6>
 801c354:	687b      	ldr	r3, [r7, #4]
 801c356:	2202      	movs	r2, #2
 801c358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801c35c:	e013      	b.n	801c386 <HAL_TIM_PWM_Start+0xfe>
 801c35e:	683b      	ldr	r3, [r7, #0]
 801c360:	2b0c      	cmp	r3, #12
 801c362:	d104      	bne.n	801c36e <HAL_TIM_PWM_Start+0xe6>
 801c364:	687b      	ldr	r3, [r7, #4]
 801c366:	2202      	movs	r2, #2
 801c368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801c36c:	e00b      	b.n	801c386 <HAL_TIM_PWM_Start+0xfe>
 801c36e:	683b      	ldr	r3, [r7, #0]
 801c370:	2b10      	cmp	r3, #16
 801c372:	d104      	bne.n	801c37e <HAL_TIM_PWM_Start+0xf6>
 801c374:	687b      	ldr	r3, [r7, #4]
 801c376:	2202      	movs	r2, #2
 801c378:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801c37c:	e003      	b.n	801c386 <HAL_TIM_PWM_Start+0xfe>
 801c37e:	687b      	ldr	r3, [r7, #4]
 801c380:	2202      	movs	r2, #2
 801c382:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801c386:	687b      	ldr	r3, [r7, #4]
 801c388:	681b      	ldr	r3, [r3, #0]
 801c38a:	2201      	movs	r2, #1
 801c38c:	6839      	ldr	r1, [r7, #0]
 801c38e:	4618      	mov	r0, r3
 801c390:	f001 f9ca 	bl	801d728 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801c394:	687b      	ldr	r3, [r7, #4]
 801c396:	681b      	ldr	r3, [r3, #0]
 801c398:	4a4e      	ldr	r2, [pc, #312]	@ (801c4d4 <HAL_TIM_PWM_Start+0x24c>)
 801c39a:	4293      	cmp	r3, r2
 801c39c:	d018      	beq.n	801c3d0 <HAL_TIM_PWM_Start+0x148>
 801c39e:	687b      	ldr	r3, [r7, #4]
 801c3a0:	681b      	ldr	r3, [r3, #0]
 801c3a2:	4a4d      	ldr	r2, [pc, #308]	@ (801c4d8 <HAL_TIM_PWM_Start+0x250>)
 801c3a4:	4293      	cmp	r3, r2
 801c3a6:	d013      	beq.n	801c3d0 <HAL_TIM_PWM_Start+0x148>
 801c3a8:	687b      	ldr	r3, [r7, #4]
 801c3aa:	681b      	ldr	r3, [r3, #0]
 801c3ac:	4a4b      	ldr	r2, [pc, #300]	@ (801c4dc <HAL_TIM_PWM_Start+0x254>)
 801c3ae:	4293      	cmp	r3, r2
 801c3b0:	d00e      	beq.n	801c3d0 <HAL_TIM_PWM_Start+0x148>
 801c3b2:	687b      	ldr	r3, [r7, #4]
 801c3b4:	681b      	ldr	r3, [r3, #0]
 801c3b6:	4a4a      	ldr	r2, [pc, #296]	@ (801c4e0 <HAL_TIM_PWM_Start+0x258>)
 801c3b8:	4293      	cmp	r3, r2
 801c3ba:	d009      	beq.n	801c3d0 <HAL_TIM_PWM_Start+0x148>
 801c3bc:	687b      	ldr	r3, [r7, #4]
 801c3be:	681b      	ldr	r3, [r3, #0]
 801c3c0:	4a48      	ldr	r2, [pc, #288]	@ (801c4e4 <HAL_TIM_PWM_Start+0x25c>)
 801c3c2:	4293      	cmp	r3, r2
 801c3c4:	d004      	beq.n	801c3d0 <HAL_TIM_PWM_Start+0x148>
 801c3c6:	687b      	ldr	r3, [r7, #4]
 801c3c8:	681b      	ldr	r3, [r3, #0]
 801c3ca:	4a47      	ldr	r2, [pc, #284]	@ (801c4e8 <HAL_TIM_PWM_Start+0x260>)
 801c3cc:	4293      	cmp	r3, r2
 801c3ce:	d101      	bne.n	801c3d4 <HAL_TIM_PWM_Start+0x14c>
 801c3d0:	2301      	movs	r3, #1
 801c3d2:	e000      	b.n	801c3d6 <HAL_TIM_PWM_Start+0x14e>
 801c3d4:	2300      	movs	r3, #0
 801c3d6:	2b00      	cmp	r3, #0
 801c3d8:	d007      	beq.n	801c3ea <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801c3da:	687b      	ldr	r3, [r7, #4]
 801c3dc:	681b      	ldr	r3, [r3, #0]
 801c3de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801c3e0:	687b      	ldr	r3, [r7, #4]
 801c3e2:	681b      	ldr	r3, [r3, #0]
 801c3e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801c3e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801c3ea:	687b      	ldr	r3, [r7, #4]
 801c3ec:	681b      	ldr	r3, [r3, #0]
 801c3ee:	4a39      	ldr	r2, [pc, #228]	@ (801c4d4 <HAL_TIM_PWM_Start+0x24c>)
 801c3f0:	4293      	cmp	r3, r2
 801c3f2:	d04a      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c3f4:	687b      	ldr	r3, [r7, #4]
 801c3f6:	681b      	ldr	r3, [r3, #0]
 801c3f8:	4a37      	ldr	r2, [pc, #220]	@ (801c4d8 <HAL_TIM_PWM_Start+0x250>)
 801c3fa:	4293      	cmp	r3, r2
 801c3fc:	d045      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c3fe:	687b      	ldr	r3, [r7, #4]
 801c400:	681b      	ldr	r3, [r3, #0]
 801c402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801c406:	d040      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c408:	687b      	ldr	r3, [r7, #4]
 801c40a:	681b      	ldr	r3, [r3, #0]
 801c40c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801c410:	d03b      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c412:	687b      	ldr	r3, [r7, #4]
 801c414:	681b      	ldr	r3, [r3, #0]
 801c416:	4a35      	ldr	r2, [pc, #212]	@ (801c4ec <HAL_TIM_PWM_Start+0x264>)
 801c418:	4293      	cmp	r3, r2
 801c41a:	d036      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c41c:	687b      	ldr	r3, [r7, #4]
 801c41e:	681b      	ldr	r3, [r3, #0]
 801c420:	4a33      	ldr	r2, [pc, #204]	@ (801c4f0 <HAL_TIM_PWM_Start+0x268>)
 801c422:	4293      	cmp	r3, r2
 801c424:	d031      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c426:	687b      	ldr	r3, [r7, #4]
 801c428:	681b      	ldr	r3, [r3, #0]
 801c42a:	4a32      	ldr	r2, [pc, #200]	@ (801c4f4 <HAL_TIM_PWM_Start+0x26c>)
 801c42c:	4293      	cmp	r3, r2
 801c42e:	d02c      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c430:	687b      	ldr	r3, [r7, #4]
 801c432:	681b      	ldr	r3, [r3, #0]
 801c434:	4a30      	ldr	r2, [pc, #192]	@ (801c4f8 <HAL_TIM_PWM_Start+0x270>)
 801c436:	4293      	cmp	r3, r2
 801c438:	d027      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c43a:	687b      	ldr	r3, [r7, #4]
 801c43c:	681b      	ldr	r3, [r3, #0]
 801c43e:	4a2f      	ldr	r2, [pc, #188]	@ (801c4fc <HAL_TIM_PWM_Start+0x274>)
 801c440:	4293      	cmp	r3, r2
 801c442:	d022      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c444:	687b      	ldr	r3, [r7, #4]
 801c446:	681b      	ldr	r3, [r3, #0]
 801c448:	4a2d      	ldr	r2, [pc, #180]	@ (801c500 <HAL_TIM_PWM_Start+0x278>)
 801c44a:	4293      	cmp	r3, r2
 801c44c:	d01d      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c44e:	687b      	ldr	r3, [r7, #4]
 801c450:	681b      	ldr	r3, [r3, #0]
 801c452:	4a22      	ldr	r2, [pc, #136]	@ (801c4dc <HAL_TIM_PWM_Start+0x254>)
 801c454:	4293      	cmp	r3, r2
 801c456:	d018      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c458:	687b      	ldr	r3, [r7, #4]
 801c45a:	681b      	ldr	r3, [r3, #0]
 801c45c:	4a20      	ldr	r2, [pc, #128]	@ (801c4e0 <HAL_TIM_PWM_Start+0x258>)
 801c45e:	4293      	cmp	r3, r2
 801c460:	d013      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c462:	687b      	ldr	r3, [r7, #4]
 801c464:	681b      	ldr	r3, [r3, #0]
 801c466:	4a27      	ldr	r2, [pc, #156]	@ (801c504 <HAL_TIM_PWM_Start+0x27c>)
 801c468:	4293      	cmp	r3, r2
 801c46a:	d00e      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c46c:	687b      	ldr	r3, [r7, #4]
 801c46e:	681b      	ldr	r3, [r3, #0]
 801c470:	4a25      	ldr	r2, [pc, #148]	@ (801c508 <HAL_TIM_PWM_Start+0x280>)
 801c472:	4293      	cmp	r3, r2
 801c474:	d009      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c476:	687b      	ldr	r3, [r7, #4]
 801c478:	681b      	ldr	r3, [r3, #0]
 801c47a:	4a1a      	ldr	r2, [pc, #104]	@ (801c4e4 <HAL_TIM_PWM_Start+0x25c>)
 801c47c:	4293      	cmp	r3, r2
 801c47e:	d004      	beq.n	801c48a <HAL_TIM_PWM_Start+0x202>
 801c480:	687b      	ldr	r3, [r7, #4]
 801c482:	681b      	ldr	r3, [r3, #0]
 801c484:	4a18      	ldr	r2, [pc, #96]	@ (801c4e8 <HAL_TIM_PWM_Start+0x260>)
 801c486:	4293      	cmp	r3, r2
 801c488:	d115      	bne.n	801c4b6 <HAL_TIM_PWM_Start+0x22e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801c48a:	687b      	ldr	r3, [r7, #4]
 801c48c:	681b      	ldr	r3, [r3, #0]
 801c48e:	689a      	ldr	r2, [r3, #8]
 801c490:	4b1e      	ldr	r3, [pc, #120]	@ (801c50c <HAL_TIM_PWM_Start+0x284>)
 801c492:	4013      	ands	r3, r2
 801c494:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801c496:	68fb      	ldr	r3, [r7, #12]
 801c498:	2b06      	cmp	r3, #6
 801c49a:	d015      	beq.n	801c4c8 <HAL_TIM_PWM_Start+0x240>
 801c49c:	68fb      	ldr	r3, [r7, #12]
 801c49e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c4a2:	d011      	beq.n	801c4c8 <HAL_TIM_PWM_Start+0x240>
    {
      __HAL_TIM_ENABLE(htim);
 801c4a4:	687b      	ldr	r3, [r7, #4]
 801c4a6:	681b      	ldr	r3, [r3, #0]
 801c4a8:	681a      	ldr	r2, [r3, #0]
 801c4aa:	687b      	ldr	r3, [r7, #4]
 801c4ac:	681b      	ldr	r3, [r3, #0]
 801c4ae:	f042 0201 	orr.w	r2, r2, #1
 801c4b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801c4b4:	e008      	b.n	801c4c8 <HAL_TIM_PWM_Start+0x240>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801c4b6:	687b      	ldr	r3, [r7, #4]
 801c4b8:	681b      	ldr	r3, [r3, #0]
 801c4ba:	681a      	ldr	r2, [r3, #0]
 801c4bc:	687b      	ldr	r3, [r7, #4]
 801c4be:	681b      	ldr	r3, [r3, #0]
 801c4c0:	f042 0201 	orr.w	r2, r2, #1
 801c4c4:	601a      	str	r2, [r3, #0]
 801c4c6:	e000      	b.n	801c4ca <HAL_TIM_PWM_Start+0x242>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801c4c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801c4ca:	2300      	movs	r3, #0
}
 801c4cc:	4618      	mov	r0, r3
 801c4ce:	3710      	adds	r7, #16
 801c4d0:	46bd      	mov	sp, r7
 801c4d2:	bd80      	pop	{r7, pc}
 801c4d4:	40012c00 	.word	0x40012c00
 801c4d8:	50012c00 	.word	0x50012c00
 801c4dc:	40013400 	.word	0x40013400
 801c4e0:	50013400 	.word	0x50013400
 801c4e4:	40014000 	.word	0x40014000
 801c4e8:	50014000 	.word	0x50014000
 801c4ec:	40000400 	.word	0x40000400
 801c4f0:	50000400 	.word	0x50000400
 801c4f4:	40000800 	.word	0x40000800
 801c4f8:	50000800 	.word	0x50000800
 801c4fc:	40000c00 	.word	0x40000c00
 801c500:	50000c00 	.word	0x50000c00
 801c504:	40001800 	.word	0x40001800
 801c508:	50001800 	.word	0x50001800
 801c50c:	00010007 	.word	0x00010007

0801c510 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 801c510:	b580      	push	{r7, lr}
 801c512:	b086      	sub	sp, #24
 801c514:	af00      	add	r7, sp, #0
 801c516:	6078      	str	r0, [r7, #4]
 801c518:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 801c51a:	687b      	ldr	r3, [r7, #4]
 801c51c:	2b00      	cmp	r3, #0
 801c51e:	d101      	bne.n	801c524 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 801c520:	2301      	movs	r3, #1
 801c522:	e097      	b.n	801c654 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 801c524:	687b      	ldr	r3, [r7, #4]
 801c526:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801c52a:	b2db      	uxtb	r3, r3
 801c52c:	2b00      	cmp	r3, #0
 801c52e:	d106      	bne.n	801c53e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801c530:	687b      	ldr	r3, [r7, #4]
 801c532:	2200      	movs	r2, #0
 801c534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 801c538:	6878      	ldr	r0, [r7, #4]
 801c53a:	f7e6 faa7 	bl	8002a8c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801c53e:	687b      	ldr	r3, [r7, #4]
 801c540:	2202      	movs	r2, #2
 801c542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 801c546:	687b      	ldr	r3, [r7, #4]
 801c548:	681b      	ldr	r3, [r3, #0]
 801c54a:	689b      	ldr	r3, [r3, #8]
 801c54c:	687a      	ldr	r2, [r7, #4]
 801c54e:	6812      	ldr	r2, [r2, #0]
 801c550:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 801c554:	f023 0307 	bic.w	r3, r3, #7
 801c558:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801c55a:	687b      	ldr	r3, [r7, #4]
 801c55c:	681a      	ldr	r2, [r3, #0]
 801c55e:	687b      	ldr	r3, [r7, #4]
 801c560:	3304      	adds	r3, #4
 801c562:	4619      	mov	r1, r3
 801c564:	4610      	mov	r0, r2
 801c566:	f000 fc23 	bl	801cdb0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801c56a:	687b      	ldr	r3, [r7, #4]
 801c56c:	681b      	ldr	r3, [r3, #0]
 801c56e:	689b      	ldr	r3, [r3, #8]
 801c570:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 801c572:	687b      	ldr	r3, [r7, #4]
 801c574:	681b      	ldr	r3, [r3, #0]
 801c576:	699b      	ldr	r3, [r3, #24]
 801c578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 801c57a:	687b      	ldr	r3, [r7, #4]
 801c57c:	681b      	ldr	r3, [r3, #0]
 801c57e:	6a1b      	ldr	r3, [r3, #32]
 801c580:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 801c582:	683b      	ldr	r3, [r7, #0]
 801c584:	681b      	ldr	r3, [r3, #0]
 801c586:	697a      	ldr	r2, [r7, #20]
 801c588:	4313      	orrs	r3, r2
 801c58a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 801c58c:	693b      	ldr	r3, [r7, #16]
 801c58e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801c592:	f023 0303 	bic.w	r3, r3, #3
 801c596:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 801c598:	683b      	ldr	r3, [r7, #0]
 801c59a:	689a      	ldr	r2, [r3, #8]
 801c59c:	683b      	ldr	r3, [r7, #0]
 801c59e:	699b      	ldr	r3, [r3, #24]
 801c5a0:	021b      	lsls	r3, r3, #8
 801c5a2:	4313      	orrs	r3, r2
 801c5a4:	693a      	ldr	r2, [r7, #16]
 801c5a6:	4313      	orrs	r3, r2
 801c5a8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 801c5aa:	693b      	ldr	r3, [r7, #16]
 801c5ac:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 801c5b0:	f023 030c 	bic.w	r3, r3, #12
 801c5b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 801c5b6:	693b      	ldr	r3, [r7, #16]
 801c5b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801c5bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801c5c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 801c5c2:	683b      	ldr	r3, [r7, #0]
 801c5c4:	68da      	ldr	r2, [r3, #12]
 801c5c6:	683b      	ldr	r3, [r7, #0]
 801c5c8:	69db      	ldr	r3, [r3, #28]
 801c5ca:	021b      	lsls	r3, r3, #8
 801c5cc:	4313      	orrs	r3, r2
 801c5ce:	693a      	ldr	r2, [r7, #16]
 801c5d0:	4313      	orrs	r3, r2
 801c5d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 801c5d4:	683b      	ldr	r3, [r7, #0]
 801c5d6:	691b      	ldr	r3, [r3, #16]
 801c5d8:	011a      	lsls	r2, r3, #4
 801c5da:	683b      	ldr	r3, [r7, #0]
 801c5dc:	6a1b      	ldr	r3, [r3, #32]
 801c5de:	031b      	lsls	r3, r3, #12
 801c5e0:	4313      	orrs	r3, r2
 801c5e2:	693a      	ldr	r2, [r7, #16]
 801c5e4:	4313      	orrs	r3, r2
 801c5e6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 801c5e8:	68fb      	ldr	r3, [r7, #12]
 801c5ea:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 801c5ee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 801c5f0:	68fb      	ldr	r3, [r7, #12]
 801c5f2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 801c5f6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 801c5f8:	683b      	ldr	r3, [r7, #0]
 801c5fa:	685a      	ldr	r2, [r3, #4]
 801c5fc:	683b      	ldr	r3, [r7, #0]
 801c5fe:	695b      	ldr	r3, [r3, #20]
 801c600:	011b      	lsls	r3, r3, #4
 801c602:	4313      	orrs	r3, r2
 801c604:	68fa      	ldr	r2, [r7, #12]
 801c606:	4313      	orrs	r3, r2
 801c608:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801c60a:	687b      	ldr	r3, [r7, #4]
 801c60c:	681b      	ldr	r3, [r3, #0]
 801c60e:	697a      	ldr	r2, [r7, #20]
 801c610:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 801c612:	687b      	ldr	r3, [r7, #4]
 801c614:	681b      	ldr	r3, [r3, #0]
 801c616:	693a      	ldr	r2, [r7, #16]
 801c618:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 801c61a:	687b      	ldr	r3, [r7, #4]
 801c61c:	681b      	ldr	r3, [r3, #0]
 801c61e:	68fa      	ldr	r2, [r7, #12]
 801c620:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801c622:	687b      	ldr	r3, [r7, #4]
 801c624:	2201      	movs	r2, #1
 801c626:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801c62a:	687b      	ldr	r3, [r7, #4]
 801c62c:	2201      	movs	r2, #1
 801c62e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801c632:	687b      	ldr	r3, [r7, #4]
 801c634:	2201      	movs	r2, #1
 801c636:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801c63a:	687b      	ldr	r3, [r7, #4]
 801c63c:	2201      	movs	r2, #1
 801c63e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801c642:	687b      	ldr	r3, [r7, #4]
 801c644:	2201      	movs	r2, #1
 801c646:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801c64a:	687b      	ldr	r3, [r7, #4]
 801c64c:	2201      	movs	r2, #1
 801c64e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801c652:	2300      	movs	r3, #0
}
 801c654:	4618      	mov	r0, r3
 801c656:	3718      	adds	r7, #24
 801c658:	46bd      	mov	sp, r7
 801c65a:	bd80      	pop	{r7, pc}

0801c65c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801c65c:	b580      	push	{r7, lr}
 801c65e:	b084      	sub	sp, #16
 801c660:	af00      	add	r7, sp, #0
 801c662:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801c664:	687b      	ldr	r3, [r7, #4]
 801c666:	681b      	ldr	r3, [r3, #0]
 801c668:	68db      	ldr	r3, [r3, #12]
 801c66a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801c66c:	687b      	ldr	r3, [r7, #4]
 801c66e:	681b      	ldr	r3, [r3, #0]
 801c670:	691b      	ldr	r3, [r3, #16]
 801c672:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801c674:	68bb      	ldr	r3, [r7, #8]
 801c676:	f003 0302 	and.w	r3, r3, #2
 801c67a:	2b00      	cmp	r3, #0
 801c67c:	d020      	beq.n	801c6c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801c67e:	68fb      	ldr	r3, [r7, #12]
 801c680:	f003 0302 	and.w	r3, r3, #2
 801c684:	2b00      	cmp	r3, #0
 801c686:	d01b      	beq.n	801c6c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801c688:	687b      	ldr	r3, [r7, #4]
 801c68a:	681b      	ldr	r3, [r3, #0]
 801c68c:	f06f 0202 	mvn.w	r2, #2
 801c690:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801c692:	687b      	ldr	r3, [r7, #4]
 801c694:	2201      	movs	r2, #1
 801c696:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801c698:	687b      	ldr	r3, [r7, #4]
 801c69a:	681b      	ldr	r3, [r3, #0]
 801c69c:	699b      	ldr	r3, [r3, #24]
 801c69e:	f003 0303 	and.w	r3, r3, #3
 801c6a2:	2b00      	cmp	r3, #0
 801c6a4:	d003      	beq.n	801c6ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801c6a6:	6878      	ldr	r0, [r7, #4]
 801c6a8:	f000 fb64 	bl	801cd74 <HAL_TIM_IC_CaptureCallback>
 801c6ac:	e005      	b.n	801c6ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801c6ae:	6878      	ldr	r0, [r7, #4]
 801c6b0:	f000 fb56 	bl	801cd60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801c6b4:	6878      	ldr	r0, [r7, #4]
 801c6b6:	f000 fb67 	bl	801cd88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c6ba:	687b      	ldr	r3, [r7, #4]
 801c6bc:	2200      	movs	r2, #0
 801c6be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801c6c0:	68bb      	ldr	r3, [r7, #8]
 801c6c2:	f003 0304 	and.w	r3, r3, #4
 801c6c6:	2b00      	cmp	r3, #0
 801c6c8:	d020      	beq.n	801c70c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801c6ca:	68fb      	ldr	r3, [r7, #12]
 801c6cc:	f003 0304 	and.w	r3, r3, #4
 801c6d0:	2b00      	cmp	r3, #0
 801c6d2:	d01b      	beq.n	801c70c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801c6d4:	687b      	ldr	r3, [r7, #4]
 801c6d6:	681b      	ldr	r3, [r3, #0]
 801c6d8:	f06f 0204 	mvn.w	r2, #4
 801c6dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801c6de:	687b      	ldr	r3, [r7, #4]
 801c6e0:	2202      	movs	r2, #2
 801c6e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801c6e4:	687b      	ldr	r3, [r7, #4]
 801c6e6:	681b      	ldr	r3, [r3, #0]
 801c6e8:	699b      	ldr	r3, [r3, #24]
 801c6ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801c6ee:	2b00      	cmp	r3, #0
 801c6f0:	d003      	beq.n	801c6fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801c6f2:	6878      	ldr	r0, [r7, #4]
 801c6f4:	f000 fb3e 	bl	801cd74 <HAL_TIM_IC_CaptureCallback>
 801c6f8:	e005      	b.n	801c706 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801c6fa:	6878      	ldr	r0, [r7, #4]
 801c6fc:	f000 fb30 	bl	801cd60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801c700:	6878      	ldr	r0, [r7, #4]
 801c702:	f000 fb41 	bl	801cd88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c706:	687b      	ldr	r3, [r7, #4]
 801c708:	2200      	movs	r2, #0
 801c70a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801c70c:	68bb      	ldr	r3, [r7, #8]
 801c70e:	f003 0308 	and.w	r3, r3, #8
 801c712:	2b00      	cmp	r3, #0
 801c714:	d020      	beq.n	801c758 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801c716:	68fb      	ldr	r3, [r7, #12]
 801c718:	f003 0308 	and.w	r3, r3, #8
 801c71c:	2b00      	cmp	r3, #0
 801c71e:	d01b      	beq.n	801c758 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801c720:	687b      	ldr	r3, [r7, #4]
 801c722:	681b      	ldr	r3, [r3, #0]
 801c724:	f06f 0208 	mvn.w	r2, #8
 801c728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801c72a:	687b      	ldr	r3, [r7, #4]
 801c72c:	2204      	movs	r2, #4
 801c72e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801c730:	687b      	ldr	r3, [r7, #4]
 801c732:	681b      	ldr	r3, [r3, #0]
 801c734:	69db      	ldr	r3, [r3, #28]
 801c736:	f003 0303 	and.w	r3, r3, #3
 801c73a:	2b00      	cmp	r3, #0
 801c73c:	d003      	beq.n	801c746 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801c73e:	6878      	ldr	r0, [r7, #4]
 801c740:	f000 fb18 	bl	801cd74 <HAL_TIM_IC_CaptureCallback>
 801c744:	e005      	b.n	801c752 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801c746:	6878      	ldr	r0, [r7, #4]
 801c748:	f000 fb0a 	bl	801cd60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801c74c:	6878      	ldr	r0, [r7, #4]
 801c74e:	f000 fb1b 	bl	801cd88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c752:	687b      	ldr	r3, [r7, #4]
 801c754:	2200      	movs	r2, #0
 801c756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801c758:	68bb      	ldr	r3, [r7, #8]
 801c75a:	f003 0310 	and.w	r3, r3, #16
 801c75e:	2b00      	cmp	r3, #0
 801c760:	d020      	beq.n	801c7a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801c762:	68fb      	ldr	r3, [r7, #12]
 801c764:	f003 0310 	and.w	r3, r3, #16
 801c768:	2b00      	cmp	r3, #0
 801c76a:	d01b      	beq.n	801c7a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801c76c:	687b      	ldr	r3, [r7, #4]
 801c76e:	681b      	ldr	r3, [r3, #0]
 801c770:	f06f 0210 	mvn.w	r2, #16
 801c774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801c776:	687b      	ldr	r3, [r7, #4]
 801c778:	2208      	movs	r2, #8
 801c77a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801c77c:	687b      	ldr	r3, [r7, #4]
 801c77e:	681b      	ldr	r3, [r3, #0]
 801c780:	69db      	ldr	r3, [r3, #28]
 801c782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801c786:	2b00      	cmp	r3, #0
 801c788:	d003      	beq.n	801c792 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801c78a:	6878      	ldr	r0, [r7, #4]
 801c78c:	f000 faf2 	bl	801cd74 <HAL_TIM_IC_CaptureCallback>
 801c790:	e005      	b.n	801c79e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801c792:	6878      	ldr	r0, [r7, #4]
 801c794:	f000 fae4 	bl	801cd60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801c798:	6878      	ldr	r0, [r7, #4]
 801c79a:	f000 faf5 	bl	801cd88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801c79e:	687b      	ldr	r3, [r7, #4]
 801c7a0:	2200      	movs	r2, #0
 801c7a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801c7a4:	68bb      	ldr	r3, [r7, #8]
 801c7a6:	f003 0301 	and.w	r3, r3, #1
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	d00c      	beq.n	801c7c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801c7ae:	68fb      	ldr	r3, [r7, #12]
 801c7b0:	f003 0301 	and.w	r3, r3, #1
 801c7b4:	2b00      	cmp	r3, #0
 801c7b6:	d007      	beq.n	801c7c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801c7b8:	687b      	ldr	r3, [r7, #4]
 801c7ba:	681b      	ldr	r3, [r3, #0]
 801c7bc:	f06f 0201 	mvn.w	r2, #1
 801c7c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801c7c2:	6878      	ldr	r0, [r7, #4]
 801c7c4:	f7e5 f886 	bl	80018d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801c7c8:	68bb      	ldr	r3, [r7, #8]
 801c7ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801c7ce:	2b00      	cmp	r3, #0
 801c7d0:	d104      	bne.n	801c7dc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801c7d2:	68bb      	ldr	r3, [r7, #8]
 801c7d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801c7d8:	2b00      	cmp	r3, #0
 801c7da:	d00c      	beq.n	801c7f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801c7dc:	68fb      	ldr	r3, [r7, #12]
 801c7de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801c7e2:	2b00      	cmp	r3, #0
 801c7e4:	d007      	beq.n	801c7f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801c7e6:	687b      	ldr	r3, [r7, #4]
 801c7e8:	681b      	ldr	r3, [r3, #0]
 801c7ea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 801c7ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801c7f0:	6878      	ldr	r0, [r7, #4]
 801c7f2:	f001 fa2b 	bl	801dc4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801c7f6:	68bb      	ldr	r3, [r7, #8]
 801c7f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801c7fc:	2b00      	cmp	r3, #0
 801c7fe:	d00c      	beq.n	801c81a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801c800:	68fb      	ldr	r3, [r7, #12]
 801c802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801c806:	2b00      	cmp	r3, #0
 801c808:	d007      	beq.n	801c81a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801c80a:	687b      	ldr	r3, [r7, #4]
 801c80c:	681b      	ldr	r3, [r3, #0]
 801c80e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801c812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 801c814:	6878      	ldr	r0, [r7, #4]
 801c816:	f001 fa23 	bl	801dc60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801c81a:	68bb      	ldr	r3, [r7, #8]
 801c81c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c820:	2b00      	cmp	r3, #0
 801c822:	d00c      	beq.n	801c83e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801c824:	68fb      	ldr	r3, [r7, #12]
 801c826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c82a:	2b00      	cmp	r3, #0
 801c82c:	d007      	beq.n	801c83e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801c82e:	687b      	ldr	r3, [r7, #4]
 801c830:	681b      	ldr	r3, [r3, #0]
 801c832:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801c836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801c838:	6878      	ldr	r0, [r7, #4]
 801c83a:	f000 faaf 	bl	801cd9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801c83e:	68bb      	ldr	r3, [r7, #8]
 801c840:	f003 0320 	and.w	r3, r3, #32
 801c844:	2b00      	cmp	r3, #0
 801c846:	d00c      	beq.n	801c862 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801c848:	68fb      	ldr	r3, [r7, #12]
 801c84a:	f003 0320 	and.w	r3, r3, #32
 801c84e:	2b00      	cmp	r3, #0
 801c850:	d007      	beq.n	801c862 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801c852:	687b      	ldr	r3, [r7, #4]
 801c854:	681b      	ldr	r3, [r3, #0]
 801c856:	f06f 0220 	mvn.w	r2, #32
 801c85a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801c85c:	6878      	ldr	r0, [r7, #4]
 801c85e:	f001 f9eb 	bl	801dc38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 801c862:	68bb      	ldr	r3, [r7, #8]
 801c864:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801c868:	2b00      	cmp	r3, #0
 801c86a:	d00c      	beq.n	801c886 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 801c86c:	68fb      	ldr	r3, [r7, #12]
 801c86e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801c872:	2b00      	cmp	r3, #0
 801c874:	d007      	beq.n	801c886 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 801c876:	687b      	ldr	r3, [r7, #4]
 801c878:	681b      	ldr	r3, [r3, #0]
 801c87a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 801c87e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 801c880:	6878      	ldr	r0, [r7, #4]
 801c882:	f001 f9f7 	bl	801dc74 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 801c886:	68bb      	ldr	r3, [r7, #8]
 801c888:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801c88c:	2b00      	cmp	r3, #0
 801c88e:	d00c      	beq.n	801c8aa <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 801c890:	68fb      	ldr	r3, [r7, #12]
 801c892:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801c896:	2b00      	cmp	r3, #0
 801c898:	d007      	beq.n	801c8aa <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 801c89a:	687b      	ldr	r3, [r7, #4]
 801c89c:	681b      	ldr	r3, [r3, #0]
 801c89e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 801c8a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 801c8a4:	6878      	ldr	r0, [r7, #4]
 801c8a6:	f001 f9ef 	bl	801dc88 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 801c8aa:	68bb      	ldr	r3, [r7, #8]
 801c8ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801c8b0:	2b00      	cmp	r3, #0
 801c8b2:	d00c      	beq.n	801c8ce <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 801c8b4:	68fb      	ldr	r3, [r7, #12]
 801c8b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801c8ba:	2b00      	cmp	r3, #0
 801c8bc:	d007      	beq.n	801c8ce <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 801c8be:	687b      	ldr	r3, [r7, #4]
 801c8c0:	681b      	ldr	r3, [r3, #0]
 801c8c2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 801c8c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 801c8c8:	6878      	ldr	r0, [r7, #4]
 801c8ca:	f001 f9e7 	bl	801dc9c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 801c8ce:	68bb      	ldr	r3, [r7, #8]
 801c8d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801c8d4:	2b00      	cmp	r3, #0
 801c8d6:	d00c      	beq.n	801c8f2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 801c8d8:	68fb      	ldr	r3, [r7, #12]
 801c8da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801c8de:	2b00      	cmp	r3, #0
 801c8e0:	d007      	beq.n	801c8f2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 801c8e2:	687b      	ldr	r3, [r7, #4]
 801c8e4:	681b      	ldr	r3, [r3, #0]
 801c8e6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 801c8ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 801c8ec:	6878      	ldr	r0, [r7, #4]
 801c8ee:	f001 f9df 	bl	801dcb0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801c8f2:	bf00      	nop
 801c8f4:	3710      	adds	r7, #16
 801c8f6:	46bd      	mov	sp, r7
 801c8f8:	bd80      	pop	{r7, pc}
	...

0801c8fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 801c8fc:	b580      	push	{r7, lr}
 801c8fe:	b086      	sub	sp, #24
 801c900:	af00      	add	r7, sp, #0
 801c902:	60f8      	str	r0, [r7, #12]
 801c904:	60b9      	str	r1, [r7, #8]
 801c906:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801c908:	2300      	movs	r3, #0
 801c90a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 801c90c:	68fb      	ldr	r3, [r7, #12]
 801c90e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801c912:	2b01      	cmp	r3, #1
 801c914:	d101      	bne.n	801c91a <HAL_TIM_PWM_ConfigChannel+0x1e>
 801c916:	2302      	movs	r3, #2
 801c918:	e0ff      	b.n	801cb1a <HAL_TIM_PWM_ConfigChannel+0x21e>
 801c91a:	68fb      	ldr	r3, [r7, #12]
 801c91c:	2201      	movs	r2, #1
 801c91e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 801c922:	687b      	ldr	r3, [r7, #4]
 801c924:	2b14      	cmp	r3, #20
 801c926:	f200 80f0 	bhi.w	801cb0a <HAL_TIM_PWM_ConfigChannel+0x20e>
 801c92a:	a201      	add	r2, pc, #4	@ (adr r2, 801c930 <HAL_TIM_PWM_ConfigChannel+0x34>)
 801c92c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c930:	0801c985 	.word	0x0801c985
 801c934:	0801cb0b 	.word	0x0801cb0b
 801c938:	0801cb0b 	.word	0x0801cb0b
 801c93c:	0801cb0b 	.word	0x0801cb0b
 801c940:	0801c9c5 	.word	0x0801c9c5
 801c944:	0801cb0b 	.word	0x0801cb0b
 801c948:	0801cb0b 	.word	0x0801cb0b
 801c94c:	0801cb0b 	.word	0x0801cb0b
 801c950:	0801ca07 	.word	0x0801ca07
 801c954:	0801cb0b 	.word	0x0801cb0b
 801c958:	0801cb0b 	.word	0x0801cb0b
 801c95c:	0801cb0b 	.word	0x0801cb0b
 801c960:	0801ca47 	.word	0x0801ca47
 801c964:	0801cb0b 	.word	0x0801cb0b
 801c968:	0801cb0b 	.word	0x0801cb0b
 801c96c:	0801cb0b 	.word	0x0801cb0b
 801c970:	0801ca89 	.word	0x0801ca89
 801c974:	0801cb0b 	.word	0x0801cb0b
 801c978:	0801cb0b 	.word	0x0801cb0b
 801c97c:	0801cb0b 	.word	0x0801cb0b
 801c980:	0801cac9 	.word	0x0801cac9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801c984:	68fb      	ldr	r3, [r7, #12]
 801c986:	681b      	ldr	r3, [r3, #0]
 801c988:	68b9      	ldr	r1, [r7, #8]
 801c98a:	4618      	mov	r0, r3
 801c98c:	f000 fafa 	bl	801cf84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801c990:	68fb      	ldr	r3, [r7, #12]
 801c992:	681b      	ldr	r3, [r3, #0]
 801c994:	699a      	ldr	r2, [r3, #24]
 801c996:	68fb      	ldr	r3, [r7, #12]
 801c998:	681b      	ldr	r3, [r3, #0]
 801c99a:	f042 0208 	orr.w	r2, r2, #8
 801c99e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801c9a0:	68fb      	ldr	r3, [r7, #12]
 801c9a2:	681b      	ldr	r3, [r3, #0]
 801c9a4:	699a      	ldr	r2, [r3, #24]
 801c9a6:	68fb      	ldr	r3, [r7, #12]
 801c9a8:	681b      	ldr	r3, [r3, #0]
 801c9aa:	f022 0204 	bic.w	r2, r2, #4
 801c9ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801c9b0:	68fb      	ldr	r3, [r7, #12]
 801c9b2:	681b      	ldr	r3, [r3, #0]
 801c9b4:	6999      	ldr	r1, [r3, #24]
 801c9b6:	68bb      	ldr	r3, [r7, #8]
 801c9b8:	691a      	ldr	r2, [r3, #16]
 801c9ba:	68fb      	ldr	r3, [r7, #12]
 801c9bc:	681b      	ldr	r3, [r3, #0]
 801c9be:	430a      	orrs	r2, r1
 801c9c0:	619a      	str	r2, [r3, #24]
      break;
 801c9c2:	e0a5      	b.n	801cb10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801c9c4:	68fb      	ldr	r3, [r7, #12]
 801c9c6:	681b      	ldr	r3, [r3, #0]
 801c9c8:	68b9      	ldr	r1, [r7, #8]
 801c9ca:	4618      	mov	r0, r3
 801c9cc:	f000 fb74 	bl	801d0b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801c9d0:	68fb      	ldr	r3, [r7, #12]
 801c9d2:	681b      	ldr	r3, [r3, #0]
 801c9d4:	699a      	ldr	r2, [r3, #24]
 801c9d6:	68fb      	ldr	r3, [r7, #12]
 801c9d8:	681b      	ldr	r3, [r3, #0]
 801c9da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801c9de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801c9e0:	68fb      	ldr	r3, [r7, #12]
 801c9e2:	681b      	ldr	r3, [r3, #0]
 801c9e4:	699a      	ldr	r2, [r3, #24]
 801c9e6:	68fb      	ldr	r3, [r7, #12]
 801c9e8:	681b      	ldr	r3, [r3, #0]
 801c9ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801c9ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801c9f0:	68fb      	ldr	r3, [r7, #12]
 801c9f2:	681b      	ldr	r3, [r3, #0]
 801c9f4:	6999      	ldr	r1, [r3, #24]
 801c9f6:	68bb      	ldr	r3, [r7, #8]
 801c9f8:	691b      	ldr	r3, [r3, #16]
 801c9fa:	021a      	lsls	r2, r3, #8
 801c9fc:	68fb      	ldr	r3, [r7, #12]
 801c9fe:	681b      	ldr	r3, [r3, #0]
 801ca00:	430a      	orrs	r2, r1
 801ca02:	619a      	str	r2, [r3, #24]
      break;
 801ca04:	e084      	b.n	801cb10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801ca06:	68fb      	ldr	r3, [r7, #12]
 801ca08:	681b      	ldr	r3, [r3, #0]
 801ca0a:	68b9      	ldr	r1, [r7, #8]
 801ca0c:	4618      	mov	r0, r3
 801ca0e:	f000 fbeb 	bl	801d1e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801ca12:	68fb      	ldr	r3, [r7, #12]
 801ca14:	681b      	ldr	r3, [r3, #0]
 801ca16:	69da      	ldr	r2, [r3, #28]
 801ca18:	68fb      	ldr	r3, [r7, #12]
 801ca1a:	681b      	ldr	r3, [r3, #0]
 801ca1c:	f042 0208 	orr.w	r2, r2, #8
 801ca20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801ca22:	68fb      	ldr	r3, [r7, #12]
 801ca24:	681b      	ldr	r3, [r3, #0]
 801ca26:	69da      	ldr	r2, [r3, #28]
 801ca28:	68fb      	ldr	r3, [r7, #12]
 801ca2a:	681b      	ldr	r3, [r3, #0]
 801ca2c:	f022 0204 	bic.w	r2, r2, #4
 801ca30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801ca32:	68fb      	ldr	r3, [r7, #12]
 801ca34:	681b      	ldr	r3, [r3, #0]
 801ca36:	69d9      	ldr	r1, [r3, #28]
 801ca38:	68bb      	ldr	r3, [r7, #8]
 801ca3a:	691a      	ldr	r2, [r3, #16]
 801ca3c:	68fb      	ldr	r3, [r7, #12]
 801ca3e:	681b      	ldr	r3, [r3, #0]
 801ca40:	430a      	orrs	r2, r1
 801ca42:	61da      	str	r2, [r3, #28]
      break;
 801ca44:	e064      	b.n	801cb10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801ca46:	68fb      	ldr	r3, [r7, #12]
 801ca48:	681b      	ldr	r3, [r3, #0]
 801ca4a:	68b9      	ldr	r1, [r7, #8]
 801ca4c:	4618      	mov	r0, r3
 801ca4e:	f000 fc61 	bl	801d314 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801ca52:	68fb      	ldr	r3, [r7, #12]
 801ca54:	681b      	ldr	r3, [r3, #0]
 801ca56:	69da      	ldr	r2, [r3, #28]
 801ca58:	68fb      	ldr	r3, [r7, #12]
 801ca5a:	681b      	ldr	r3, [r3, #0]
 801ca5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801ca60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801ca62:	68fb      	ldr	r3, [r7, #12]
 801ca64:	681b      	ldr	r3, [r3, #0]
 801ca66:	69da      	ldr	r2, [r3, #28]
 801ca68:	68fb      	ldr	r3, [r7, #12]
 801ca6a:	681b      	ldr	r3, [r3, #0]
 801ca6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801ca70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801ca72:	68fb      	ldr	r3, [r7, #12]
 801ca74:	681b      	ldr	r3, [r3, #0]
 801ca76:	69d9      	ldr	r1, [r3, #28]
 801ca78:	68bb      	ldr	r3, [r7, #8]
 801ca7a:	691b      	ldr	r3, [r3, #16]
 801ca7c:	021a      	lsls	r2, r3, #8
 801ca7e:	68fb      	ldr	r3, [r7, #12]
 801ca80:	681b      	ldr	r3, [r3, #0]
 801ca82:	430a      	orrs	r2, r1
 801ca84:	61da      	str	r2, [r3, #28]
      break;
 801ca86:	e043      	b.n	801cb10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801ca88:	68fb      	ldr	r3, [r7, #12]
 801ca8a:	681b      	ldr	r3, [r3, #0]
 801ca8c:	68b9      	ldr	r1, [r7, #8]
 801ca8e:	4618      	mov	r0, r3
 801ca90:	f000 fcd8 	bl	801d444 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 801ca94:	68fb      	ldr	r3, [r7, #12]
 801ca96:	681b      	ldr	r3, [r3, #0]
 801ca98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801ca9a:	68fb      	ldr	r3, [r7, #12]
 801ca9c:	681b      	ldr	r3, [r3, #0]
 801ca9e:	f042 0208 	orr.w	r2, r2, #8
 801caa2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 801caa4:	68fb      	ldr	r3, [r7, #12]
 801caa6:	681b      	ldr	r3, [r3, #0]
 801caa8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801caaa:	68fb      	ldr	r3, [r7, #12]
 801caac:	681b      	ldr	r3, [r3, #0]
 801caae:	f022 0204 	bic.w	r2, r2, #4
 801cab2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801cab4:	68fb      	ldr	r3, [r7, #12]
 801cab6:	681b      	ldr	r3, [r3, #0]
 801cab8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 801caba:	68bb      	ldr	r3, [r7, #8]
 801cabc:	691a      	ldr	r2, [r3, #16]
 801cabe:	68fb      	ldr	r3, [r7, #12]
 801cac0:	681b      	ldr	r3, [r3, #0]
 801cac2:	430a      	orrs	r2, r1
 801cac4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 801cac6:	e023      	b.n	801cb10 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801cac8:	68fb      	ldr	r3, [r7, #12]
 801caca:	681b      	ldr	r3, [r3, #0]
 801cacc:	68b9      	ldr	r1, [r7, #8]
 801cace:	4618      	mov	r0, r3
 801cad0:	f000 fd22 	bl	801d518 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 801cad4:	68fb      	ldr	r3, [r7, #12]
 801cad6:	681b      	ldr	r3, [r3, #0]
 801cad8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801cada:	68fb      	ldr	r3, [r7, #12]
 801cadc:	681b      	ldr	r3, [r3, #0]
 801cade:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801cae2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 801cae4:	68fb      	ldr	r3, [r7, #12]
 801cae6:	681b      	ldr	r3, [r3, #0]
 801cae8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801caea:	68fb      	ldr	r3, [r7, #12]
 801caec:	681b      	ldr	r3, [r3, #0]
 801caee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801caf2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 801caf4:	68fb      	ldr	r3, [r7, #12]
 801caf6:	681b      	ldr	r3, [r3, #0]
 801caf8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 801cafa:	68bb      	ldr	r3, [r7, #8]
 801cafc:	691b      	ldr	r3, [r3, #16]
 801cafe:	021a      	lsls	r2, r3, #8
 801cb00:	68fb      	ldr	r3, [r7, #12]
 801cb02:	681b      	ldr	r3, [r3, #0]
 801cb04:	430a      	orrs	r2, r1
 801cb06:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 801cb08:	e002      	b.n	801cb10 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801cb0a:	2301      	movs	r3, #1
 801cb0c:	75fb      	strb	r3, [r7, #23]
      break;
 801cb0e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801cb10:	68fb      	ldr	r3, [r7, #12]
 801cb12:	2200      	movs	r2, #0
 801cb14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801cb18:	7dfb      	ldrb	r3, [r7, #23]
}
 801cb1a:	4618      	mov	r0, r3
 801cb1c:	3718      	adds	r7, #24
 801cb1e:	46bd      	mov	sp, r7
 801cb20:	bd80      	pop	{r7, pc}
 801cb22:	bf00      	nop

0801cb24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801cb24:	b580      	push	{r7, lr}
 801cb26:	b084      	sub	sp, #16
 801cb28:	af00      	add	r7, sp, #0
 801cb2a:	6078      	str	r0, [r7, #4]
 801cb2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801cb2e:	2300      	movs	r3, #0
 801cb30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801cb32:	687b      	ldr	r3, [r7, #4]
 801cb34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801cb38:	2b01      	cmp	r3, #1
 801cb3a:	d101      	bne.n	801cb40 <HAL_TIM_ConfigClockSource+0x1c>
 801cb3c:	2302      	movs	r3, #2
 801cb3e:	e0fe      	b.n	801cd3e <HAL_TIM_ConfigClockSource+0x21a>
 801cb40:	687b      	ldr	r3, [r7, #4]
 801cb42:	2201      	movs	r2, #1
 801cb44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801cb48:	687b      	ldr	r3, [r7, #4]
 801cb4a:	2202      	movs	r2, #2
 801cb4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801cb50:	687b      	ldr	r3, [r7, #4]
 801cb52:	681b      	ldr	r3, [r3, #0]
 801cb54:	689b      	ldr	r3, [r3, #8]
 801cb56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801cb58:	68bb      	ldr	r3, [r7, #8]
 801cb5a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 801cb5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 801cb62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801cb64:	68bb      	ldr	r3, [r7, #8]
 801cb66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801cb6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801cb6c:	687b      	ldr	r3, [r7, #4]
 801cb6e:	681b      	ldr	r3, [r3, #0]
 801cb70:	68ba      	ldr	r2, [r7, #8]
 801cb72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801cb74:	683b      	ldr	r3, [r7, #0]
 801cb76:	681b      	ldr	r3, [r3, #0]
 801cb78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801cb7c:	f000 80c9 	beq.w	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cb80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801cb84:	f200 80ce 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cb88:	4a6f      	ldr	r2, [pc, #444]	@ (801cd48 <HAL_TIM_ConfigClockSource+0x224>)
 801cb8a:	4293      	cmp	r3, r2
 801cb8c:	f000 80c1 	beq.w	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cb90:	4a6d      	ldr	r2, [pc, #436]	@ (801cd48 <HAL_TIM_ConfigClockSource+0x224>)
 801cb92:	4293      	cmp	r3, r2
 801cb94:	f200 80c6 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cb98:	4a6c      	ldr	r2, [pc, #432]	@ (801cd4c <HAL_TIM_ConfigClockSource+0x228>)
 801cb9a:	4293      	cmp	r3, r2
 801cb9c:	f000 80b9 	beq.w	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cba0:	4a6a      	ldr	r2, [pc, #424]	@ (801cd4c <HAL_TIM_ConfigClockSource+0x228>)
 801cba2:	4293      	cmp	r3, r2
 801cba4:	f200 80be 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cba8:	4a69      	ldr	r2, [pc, #420]	@ (801cd50 <HAL_TIM_ConfigClockSource+0x22c>)
 801cbaa:	4293      	cmp	r3, r2
 801cbac:	f000 80b1 	beq.w	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cbb0:	4a67      	ldr	r2, [pc, #412]	@ (801cd50 <HAL_TIM_ConfigClockSource+0x22c>)
 801cbb2:	4293      	cmp	r3, r2
 801cbb4:	f200 80b6 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cbb8:	4a66      	ldr	r2, [pc, #408]	@ (801cd54 <HAL_TIM_ConfigClockSource+0x230>)
 801cbba:	4293      	cmp	r3, r2
 801cbbc:	f000 80a9 	beq.w	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cbc0:	4a64      	ldr	r2, [pc, #400]	@ (801cd54 <HAL_TIM_ConfigClockSource+0x230>)
 801cbc2:	4293      	cmp	r3, r2
 801cbc4:	f200 80ae 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cbc8:	4a63      	ldr	r2, [pc, #396]	@ (801cd58 <HAL_TIM_ConfigClockSource+0x234>)
 801cbca:	4293      	cmp	r3, r2
 801cbcc:	f000 80a1 	beq.w	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cbd0:	4a61      	ldr	r2, [pc, #388]	@ (801cd58 <HAL_TIM_ConfigClockSource+0x234>)
 801cbd2:	4293      	cmp	r3, r2
 801cbd4:	f200 80a6 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cbd8:	4a60      	ldr	r2, [pc, #384]	@ (801cd5c <HAL_TIM_ConfigClockSource+0x238>)
 801cbda:	4293      	cmp	r3, r2
 801cbdc:	f000 8099 	beq.w	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cbe0:	4a5e      	ldr	r2, [pc, #376]	@ (801cd5c <HAL_TIM_ConfigClockSource+0x238>)
 801cbe2:	4293      	cmp	r3, r2
 801cbe4:	f200 809e 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cbe8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801cbec:	f000 8091 	beq.w	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cbf0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801cbf4:	f200 8096 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cbf8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801cbfc:	f000 8089 	beq.w	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cc00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801cc04:	f200 808e 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cc08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801cc0c:	d03e      	beq.n	801cc8c <HAL_TIM_ConfigClockSource+0x168>
 801cc0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801cc12:	f200 8087 	bhi.w	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cc16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801cc1a:	f000 8086 	beq.w	801cd2a <HAL_TIM_ConfigClockSource+0x206>
 801cc1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801cc22:	d87f      	bhi.n	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cc24:	2b70      	cmp	r3, #112	@ 0x70
 801cc26:	d01a      	beq.n	801cc5e <HAL_TIM_ConfigClockSource+0x13a>
 801cc28:	2b70      	cmp	r3, #112	@ 0x70
 801cc2a:	d87b      	bhi.n	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cc2c:	2b60      	cmp	r3, #96	@ 0x60
 801cc2e:	d050      	beq.n	801ccd2 <HAL_TIM_ConfigClockSource+0x1ae>
 801cc30:	2b60      	cmp	r3, #96	@ 0x60
 801cc32:	d877      	bhi.n	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cc34:	2b50      	cmp	r3, #80	@ 0x50
 801cc36:	d03c      	beq.n	801ccb2 <HAL_TIM_ConfigClockSource+0x18e>
 801cc38:	2b50      	cmp	r3, #80	@ 0x50
 801cc3a:	d873      	bhi.n	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cc3c:	2b40      	cmp	r3, #64	@ 0x40
 801cc3e:	d058      	beq.n	801ccf2 <HAL_TIM_ConfigClockSource+0x1ce>
 801cc40:	2b40      	cmp	r3, #64	@ 0x40
 801cc42:	d86f      	bhi.n	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cc44:	2b30      	cmp	r3, #48	@ 0x30
 801cc46:	d064      	beq.n	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cc48:	2b30      	cmp	r3, #48	@ 0x30
 801cc4a:	d86b      	bhi.n	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cc4c:	2b20      	cmp	r3, #32
 801cc4e:	d060      	beq.n	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cc50:	2b20      	cmp	r3, #32
 801cc52:	d867      	bhi.n	801cd24 <HAL_TIM_ConfigClockSource+0x200>
 801cc54:	2b00      	cmp	r3, #0
 801cc56:	d05c      	beq.n	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cc58:	2b10      	cmp	r3, #16
 801cc5a:	d05a      	beq.n	801cd12 <HAL_TIM_ConfigClockSource+0x1ee>
 801cc5c:	e062      	b.n	801cd24 <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801cc5e:	687b      	ldr	r3, [r7, #4]
 801cc60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801cc62:	683b      	ldr	r3, [r7, #0]
 801cc64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801cc66:	683b      	ldr	r3, [r7, #0]
 801cc68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801cc6a:	683b      	ldr	r3, [r7, #0]
 801cc6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801cc6e:	f000 fd3b 	bl	801d6e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801cc72:	687b      	ldr	r3, [r7, #4]
 801cc74:	681b      	ldr	r3, [r3, #0]
 801cc76:	689b      	ldr	r3, [r3, #8]
 801cc78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801cc7a:	68bb      	ldr	r3, [r7, #8]
 801cc7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 801cc80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801cc82:	687b      	ldr	r3, [r7, #4]
 801cc84:	681b      	ldr	r3, [r3, #0]
 801cc86:	68ba      	ldr	r2, [r7, #8]
 801cc88:	609a      	str	r2, [r3, #8]
      break;
 801cc8a:	e04f      	b.n	801cd2c <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801cc8c:	687b      	ldr	r3, [r7, #4]
 801cc8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801cc90:	683b      	ldr	r3, [r7, #0]
 801cc92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801cc94:	683b      	ldr	r3, [r7, #0]
 801cc96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801cc98:	683b      	ldr	r3, [r7, #0]
 801cc9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801cc9c:	f000 fd24 	bl	801d6e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801cca0:	687b      	ldr	r3, [r7, #4]
 801cca2:	681b      	ldr	r3, [r3, #0]
 801cca4:	689a      	ldr	r2, [r3, #8]
 801cca6:	687b      	ldr	r3, [r7, #4]
 801cca8:	681b      	ldr	r3, [r3, #0]
 801ccaa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801ccae:	609a      	str	r2, [r3, #8]
      break;
 801ccb0:	e03c      	b.n	801cd2c <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801ccb2:	687b      	ldr	r3, [r7, #4]
 801ccb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801ccb6:	683b      	ldr	r3, [r7, #0]
 801ccb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801ccba:	683b      	ldr	r3, [r7, #0]
 801ccbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801ccbe:	461a      	mov	r2, r3
 801ccc0:	f000 fc96 	bl	801d5f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801ccc4:	687b      	ldr	r3, [r7, #4]
 801ccc6:	681b      	ldr	r3, [r3, #0]
 801ccc8:	2150      	movs	r1, #80	@ 0x50
 801ccca:	4618      	mov	r0, r3
 801cccc:	f000 fcef 	bl	801d6ae <TIM_ITRx_SetConfig>
      break;
 801ccd0:	e02c      	b.n	801cd2c <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801ccd2:	687b      	ldr	r3, [r7, #4]
 801ccd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801ccd6:	683b      	ldr	r3, [r7, #0]
 801ccd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801ccda:	683b      	ldr	r3, [r7, #0]
 801ccdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801ccde:	461a      	mov	r2, r3
 801cce0:	f000 fcb5 	bl	801d64e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801cce4:	687b      	ldr	r3, [r7, #4]
 801cce6:	681b      	ldr	r3, [r3, #0]
 801cce8:	2160      	movs	r1, #96	@ 0x60
 801ccea:	4618      	mov	r0, r3
 801ccec:	f000 fcdf 	bl	801d6ae <TIM_ITRx_SetConfig>
      break;
 801ccf0:	e01c      	b.n	801cd2c <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801ccf2:	687b      	ldr	r3, [r7, #4]
 801ccf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801ccf6:	683b      	ldr	r3, [r7, #0]
 801ccf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801ccfa:	683b      	ldr	r3, [r7, #0]
 801ccfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801ccfe:	461a      	mov	r2, r3
 801cd00:	f000 fc76 	bl	801d5f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801cd04:	687b      	ldr	r3, [r7, #4]
 801cd06:	681b      	ldr	r3, [r3, #0]
 801cd08:	2140      	movs	r1, #64	@ 0x40
 801cd0a:	4618      	mov	r0, r3
 801cd0c:	f000 fccf 	bl	801d6ae <TIM_ITRx_SetConfig>
      break;
 801cd10:	e00c      	b.n	801cd2c <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801cd12:	687b      	ldr	r3, [r7, #4]
 801cd14:	681a      	ldr	r2, [r3, #0]
 801cd16:	683b      	ldr	r3, [r7, #0]
 801cd18:	681b      	ldr	r3, [r3, #0]
 801cd1a:	4619      	mov	r1, r3
 801cd1c:	4610      	mov	r0, r2
 801cd1e:	f000 fcc6 	bl	801d6ae <TIM_ITRx_SetConfig>
      break;
 801cd22:	e003      	b.n	801cd2c <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 801cd24:	2301      	movs	r3, #1
 801cd26:	73fb      	strb	r3, [r7, #15]
      break;
 801cd28:	e000      	b.n	801cd2c <HAL_TIM_ConfigClockSource+0x208>
      break;
 801cd2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801cd2c:	687b      	ldr	r3, [r7, #4]
 801cd2e:	2201      	movs	r2, #1
 801cd30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801cd34:	687b      	ldr	r3, [r7, #4]
 801cd36:	2200      	movs	r2, #0
 801cd38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801cd3c:	7bfb      	ldrb	r3, [r7, #15]
}
 801cd3e:	4618      	mov	r0, r3
 801cd40:	3710      	adds	r7, #16
 801cd42:	46bd      	mov	sp, r7
 801cd44:	bd80      	pop	{r7, pc}
 801cd46:	bf00      	nop
 801cd48:	00100070 	.word	0x00100070
 801cd4c:	00100060 	.word	0x00100060
 801cd50:	00100050 	.word	0x00100050
 801cd54:	00100040 	.word	0x00100040
 801cd58:	00100030 	.word	0x00100030
 801cd5c:	00100020 	.word	0x00100020

0801cd60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801cd60:	b480      	push	{r7}
 801cd62:	b083      	sub	sp, #12
 801cd64:	af00      	add	r7, sp, #0
 801cd66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801cd68:	bf00      	nop
 801cd6a:	370c      	adds	r7, #12
 801cd6c:	46bd      	mov	sp, r7
 801cd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd72:	4770      	bx	lr

0801cd74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801cd74:	b480      	push	{r7}
 801cd76:	b083      	sub	sp, #12
 801cd78:	af00      	add	r7, sp, #0
 801cd7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801cd7c:	bf00      	nop
 801cd7e:	370c      	adds	r7, #12
 801cd80:	46bd      	mov	sp, r7
 801cd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd86:	4770      	bx	lr

0801cd88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801cd88:	b480      	push	{r7}
 801cd8a:	b083      	sub	sp, #12
 801cd8c:	af00      	add	r7, sp, #0
 801cd8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801cd90:	bf00      	nop
 801cd92:	370c      	adds	r7, #12
 801cd94:	46bd      	mov	sp, r7
 801cd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd9a:	4770      	bx	lr

0801cd9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801cd9c:	b480      	push	{r7}
 801cd9e:	b083      	sub	sp, #12
 801cda0:	af00      	add	r7, sp, #0
 801cda2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801cda4:	bf00      	nop
 801cda6:	370c      	adds	r7, #12
 801cda8:	46bd      	mov	sp, r7
 801cdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cdae:	4770      	bx	lr

0801cdb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801cdb0:	b480      	push	{r7}
 801cdb2:	b085      	sub	sp, #20
 801cdb4:	af00      	add	r7, sp, #0
 801cdb6:	6078      	str	r0, [r7, #4]
 801cdb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801cdba:	687b      	ldr	r3, [r7, #4]
 801cdbc:	681b      	ldr	r3, [r3, #0]
 801cdbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801cdc0:	687b      	ldr	r3, [r7, #4]
 801cdc2:	4a62      	ldr	r2, [pc, #392]	@ (801cf4c <TIM_Base_SetConfig+0x19c>)
 801cdc4:	4293      	cmp	r3, r2
 801cdc6:	d02b      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801cdc8:	687b      	ldr	r3, [r7, #4]
 801cdca:	4a61      	ldr	r2, [pc, #388]	@ (801cf50 <TIM_Base_SetConfig+0x1a0>)
 801cdcc:	4293      	cmp	r3, r2
 801cdce:	d027      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801cdd0:	687b      	ldr	r3, [r7, #4]
 801cdd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801cdd6:	d023      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801cdd8:	687b      	ldr	r3, [r7, #4]
 801cdda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801cdde:	d01f      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801cde0:	687b      	ldr	r3, [r7, #4]
 801cde2:	4a5c      	ldr	r2, [pc, #368]	@ (801cf54 <TIM_Base_SetConfig+0x1a4>)
 801cde4:	4293      	cmp	r3, r2
 801cde6:	d01b      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801cde8:	687b      	ldr	r3, [r7, #4]
 801cdea:	4a5b      	ldr	r2, [pc, #364]	@ (801cf58 <TIM_Base_SetConfig+0x1a8>)
 801cdec:	4293      	cmp	r3, r2
 801cdee:	d017      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801cdf0:	687b      	ldr	r3, [r7, #4]
 801cdf2:	4a5a      	ldr	r2, [pc, #360]	@ (801cf5c <TIM_Base_SetConfig+0x1ac>)
 801cdf4:	4293      	cmp	r3, r2
 801cdf6:	d013      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801cdf8:	687b      	ldr	r3, [r7, #4]
 801cdfa:	4a59      	ldr	r2, [pc, #356]	@ (801cf60 <TIM_Base_SetConfig+0x1b0>)
 801cdfc:	4293      	cmp	r3, r2
 801cdfe:	d00f      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801ce00:	687b      	ldr	r3, [r7, #4]
 801ce02:	4a58      	ldr	r2, [pc, #352]	@ (801cf64 <TIM_Base_SetConfig+0x1b4>)
 801ce04:	4293      	cmp	r3, r2
 801ce06:	d00b      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801ce08:	687b      	ldr	r3, [r7, #4]
 801ce0a:	4a57      	ldr	r2, [pc, #348]	@ (801cf68 <TIM_Base_SetConfig+0x1b8>)
 801ce0c:	4293      	cmp	r3, r2
 801ce0e:	d007      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801ce10:	687b      	ldr	r3, [r7, #4]
 801ce12:	4a56      	ldr	r2, [pc, #344]	@ (801cf6c <TIM_Base_SetConfig+0x1bc>)
 801ce14:	4293      	cmp	r3, r2
 801ce16:	d003      	beq.n	801ce20 <TIM_Base_SetConfig+0x70>
 801ce18:	687b      	ldr	r3, [r7, #4]
 801ce1a:	4a55      	ldr	r2, [pc, #340]	@ (801cf70 <TIM_Base_SetConfig+0x1c0>)
 801ce1c:	4293      	cmp	r3, r2
 801ce1e:	d108      	bne.n	801ce32 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801ce20:	68fb      	ldr	r3, [r7, #12]
 801ce22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801ce26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801ce28:	683b      	ldr	r3, [r7, #0]
 801ce2a:	685b      	ldr	r3, [r3, #4]
 801ce2c:	68fa      	ldr	r2, [r7, #12]
 801ce2e:	4313      	orrs	r3, r2
 801ce30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801ce32:	687b      	ldr	r3, [r7, #4]
 801ce34:	4a45      	ldr	r2, [pc, #276]	@ (801cf4c <TIM_Base_SetConfig+0x19c>)
 801ce36:	4293      	cmp	r3, r2
 801ce38:	d03b      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce3a:	687b      	ldr	r3, [r7, #4]
 801ce3c:	4a44      	ldr	r2, [pc, #272]	@ (801cf50 <TIM_Base_SetConfig+0x1a0>)
 801ce3e:	4293      	cmp	r3, r2
 801ce40:	d037      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce42:	687b      	ldr	r3, [r7, #4]
 801ce44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ce48:	d033      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce4a:	687b      	ldr	r3, [r7, #4]
 801ce4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801ce50:	d02f      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce52:	687b      	ldr	r3, [r7, #4]
 801ce54:	4a3f      	ldr	r2, [pc, #252]	@ (801cf54 <TIM_Base_SetConfig+0x1a4>)
 801ce56:	4293      	cmp	r3, r2
 801ce58:	d02b      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce5a:	687b      	ldr	r3, [r7, #4]
 801ce5c:	4a3e      	ldr	r2, [pc, #248]	@ (801cf58 <TIM_Base_SetConfig+0x1a8>)
 801ce5e:	4293      	cmp	r3, r2
 801ce60:	d027      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce62:	687b      	ldr	r3, [r7, #4]
 801ce64:	4a3d      	ldr	r2, [pc, #244]	@ (801cf5c <TIM_Base_SetConfig+0x1ac>)
 801ce66:	4293      	cmp	r3, r2
 801ce68:	d023      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce6a:	687b      	ldr	r3, [r7, #4]
 801ce6c:	4a3c      	ldr	r2, [pc, #240]	@ (801cf60 <TIM_Base_SetConfig+0x1b0>)
 801ce6e:	4293      	cmp	r3, r2
 801ce70:	d01f      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce72:	687b      	ldr	r3, [r7, #4]
 801ce74:	4a3b      	ldr	r2, [pc, #236]	@ (801cf64 <TIM_Base_SetConfig+0x1b4>)
 801ce76:	4293      	cmp	r3, r2
 801ce78:	d01b      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce7a:	687b      	ldr	r3, [r7, #4]
 801ce7c:	4a3a      	ldr	r2, [pc, #232]	@ (801cf68 <TIM_Base_SetConfig+0x1b8>)
 801ce7e:	4293      	cmp	r3, r2
 801ce80:	d017      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce82:	687b      	ldr	r3, [r7, #4]
 801ce84:	4a39      	ldr	r2, [pc, #228]	@ (801cf6c <TIM_Base_SetConfig+0x1bc>)
 801ce86:	4293      	cmp	r3, r2
 801ce88:	d013      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce8a:	687b      	ldr	r3, [r7, #4]
 801ce8c:	4a38      	ldr	r2, [pc, #224]	@ (801cf70 <TIM_Base_SetConfig+0x1c0>)
 801ce8e:	4293      	cmp	r3, r2
 801ce90:	d00f      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce92:	687b      	ldr	r3, [r7, #4]
 801ce94:	4a37      	ldr	r2, [pc, #220]	@ (801cf74 <TIM_Base_SetConfig+0x1c4>)
 801ce96:	4293      	cmp	r3, r2
 801ce98:	d00b      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ce9a:	687b      	ldr	r3, [r7, #4]
 801ce9c:	4a36      	ldr	r2, [pc, #216]	@ (801cf78 <TIM_Base_SetConfig+0x1c8>)
 801ce9e:	4293      	cmp	r3, r2
 801cea0:	d007      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801cea2:	687b      	ldr	r3, [r7, #4]
 801cea4:	4a35      	ldr	r2, [pc, #212]	@ (801cf7c <TIM_Base_SetConfig+0x1cc>)
 801cea6:	4293      	cmp	r3, r2
 801cea8:	d003      	beq.n	801ceb2 <TIM_Base_SetConfig+0x102>
 801ceaa:	687b      	ldr	r3, [r7, #4]
 801ceac:	4a34      	ldr	r2, [pc, #208]	@ (801cf80 <TIM_Base_SetConfig+0x1d0>)
 801ceae:	4293      	cmp	r3, r2
 801ceb0:	d108      	bne.n	801cec4 <TIM_Base_SetConfig+0x114>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801ceb2:	68fb      	ldr	r3, [r7, #12]
 801ceb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801ceb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801ceba:	683b      	ldr	r3, [r7, #0]
 801cebc:	68db      	ldr	r3, [r3, #12]
 801cebe:	68fa      	ldr	r2, [r7, #12]
 801cec0:	4313      	orrs	r3, r2
 801cec2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801cec4:	68fb      	ldr	r3, [r7, #12]
 801cec6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801ceca:	683b      	ldr	r3, [r7, #0]
 801cecc:	695b      	ldr	r3, [r3, #20]
 801cece:	4313      	orrs	r3, r2
 801ced0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801ced2:	687b      	ldr	r3, [r7, #4]
 801ced4:	68fa      	ldr	r2, [r7, #12]
 801ced6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801ced8:	683b      	ldr	r3, [r7, #0]
 801ceda:	689a      	ldr	r2, [r3, #8]
 801cedc:	687b      	ldr	r3, [r7, #4]
 801cede:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801cee0:	683b      	ldr	r3, [r7, #0]
 801cee2:	681a      	ldr	r2, [r3, #0]
 801cee4:	687b      	ldr	r3, [r7, #4]
 801cee6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801cee8:	687b      	ldr	r3, [r7, #4]
 801ceea:	4a18      	ldr	r2, [pc, #96]	@ (801cf4c <TIM_Base_SetConfig+0x19c>)
 801ceec:	4293      	cmp	r3, r2
 801ceee:	d013      	beq.n	801cf18 <TIM_Base_SetConfig+0x168>
 801cef0:	687b      	ldr	r3, [r7, #4]
 801cef2:	4a17      	ldr	r2, [pc, #92]	@ (801cf50 <TIM_Base_SetConfig+0x1a0>)
 801cef4:	4293      	cmp	r3, r2
 801cef6:	d00f      	beq.n	801cf18 <TIM_Base_SetConfig+0x168>
 801cef8:	687b      	ldr	r3, [r7, #4]
 801cefa:	4a1c      	ldr	r2, [pc, #112]	@ (801cf6c <TIM_Base_SetConfig+0x1bc>)
 801cefc:	4293      	cmp	r3, r2
 801cefe:	d00b      	beq.n	801cf18 <TIM_Base_SetConfig+0x168>
 801cf00:	687b      	ldr	r3, [r7, #4]
 801cf02:	4a1b      	ldr	r2, [pc, #108]	@ (801cf70 <TIM_Base_SetConfig+0x1c0>)
 801cf04:	4293      	cmp	r3, r2
 801cf06:	d007      	beq.n	801cf18 <TIM_Base_SetConfig+0x168>
 801cf08:	687b      	ldr	r3, [r7, #4]
 801cf0a:	4a1c      	ldr	r2, [pc, #112]	@ (801cf7c <TIM_Base_SetConfig+0x1cc>)
 801cf0c:	4293      	cmp	r3, r2
 801cf0e:	d003      	beq.n	801cf18 <TIM_Base_SetConfig+0x168>
 801cf10:	687b      	ldr	r3, [r7, #4]
 801cf12:	4a1b      	ldr	r2, [pc, #108]	@ (801cf80 <TIM_Base_SetConfig+0x1d0>)
 801cf14:	4293      	cmp	r3, r2
 801cf16:	d103      	bne.n	801cf20 <TIM_Base_SetConfig+0x170>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801cf18:	683b      	ldr	r3, [r7, #0]
 801cf1a:	691a      	ldr	r2, [r3, #16]
 801cf1c:	687b      	ldr	r3, [r7, #4]
 801cf1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801cf20:	687b      	ldr	r3, [r7, #4]
 801cf22:	2201      	movs	r2, #1
 801cf24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801cf26:	687b      	ldr	r3, [r7, #4]
 801cf28:	691b      	ldr	r3, [r3, #16]
 801cf2a:	f003 0301 	and.w	r3, r3, #1
 801cf2e:	2b01      	cmp	r3, #1
 801cf30:	d105      	bne.n	801cf3e <TIM_Base_SetConfig+0x18e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801cf32:	687b      	ldr	r3, [r7, #4]
 801cf34:	691b      	ldr	r3, [r3, #16]
 801cf36:	f023 0201 	bic.w	r2, r3, #1
 801cf3a:	687b      	ldr	r3, [r7, #4]
 801cf3c:	611a      	str	r2, [r3, #16]
  }
}
 801cf3e:	bf00      	nop
 801cf40:	3714      	adds	r7, #20
 801cf42:	46bd      	mov	sp, r7
 801cf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf48:	4770      	bx	lr
 801cf4a:	bf00      	nop
 801cf4c:	40012c00 	.word	0x40012c00
 801cf50:	50012c00 	.word	0x50012c00
 801cf54:	40000400 	.word	0x40000400
 801cf58:	50000400 	.word	0x50000400
 801cf5c:	40000800 	.word	0x40000800
 801cf60:	50000800 	.word	0x50000800
 801cf64:	40000c00 	.word	0x40000c00
 801cf68:	50000c00 	.word	0x50000c00
 801cf6c:	40013400 	.word	0x40013400
 801cf70:	50013400 	.word	0x50013400
 801cf74:	40001800 	.word	0x40001800
 801cf78:	50001800 	.word	0x50001800
 801cf7c:	40014000 	.word	0x40014000
 801cf80:	50014000 	.word	0x50014000

0801cf84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801cf84:	b480      	push	{r7}
 801cf86:	b087      	sub	sp, #28
 801cf88:	af00      	add	r7, sp, #0
 801cf8a:	6078      	str	r0, [r7, #4]
 801cf8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801cf8e:	687b      	ldr	r3, [r7, #4]
 801cf90:	6a1b      	ldr	r3, [r3, #32]
 801cf92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801cf94:	687b      	ldr	r3, [r7, #4]
 801cf96:	6a1b      	ldr	r3, [r3, #32]
 801cf98:	f023 0201 	bic.w	r2, r3, #1
 801cf9c:	687b      	ldr	r3, [r7, #4]
 801cf9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801cfa0:	687b      	ldr	r3, [r7, #4]
 801cfa2:	685b      	ldr	r3, [r3, #4]
 801cfa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801cfa6:	687b      	ldr	r3, [r7, #4]
 801cfa8:	699b      	ldr	r3, [r3, #24]
 801cfaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801cfac:	68fb      	ldr	r3, [r7, #12]
 801cfae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801cfb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801cfb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801cfb8:	68fb      	ldr	r3, [r7, #12]
 801cfba:	f023 0303 	bic.w	r3, r3, #3
 801cfbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801cfc0:	683b      	ldr	r3, [r7, #0]
 801cfc2:	681b      	ldr	r3, [r3, #0]
 801cfc4:	68fa      	ldr	r2, [r7, #12]
 801cfc6:	4313      	orrs	r3, r2
 801cfc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801cfca:	697b      	ldr	r3, [r7, #20]
 801cfcc:	f023 0302 	bic.w	r3, r3, #2
 801cfd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801cfd2:	683b      	ldr	r3, [r7, #0]
 801cfd4:	689b      	ldr	r3, [r3, #8]
 801cfd6:	697a      	ldr	r2, [r7, #20]
 801cfd8:	4313      	orrs	r3, r2
 801cfda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 801cfdc:	687b      	ldr	r3, [r7, #4]
 801cfde:	4a30      	ldr	r2, [pc, #192]	@ (801d0a0 <TIM_OC1_SetConfig+0x11c>)
 801cfe0:	4293      	cmp	r3, r2
 801cfe2:	d013      	beq.n	801d00c <TIM_OC1_SetConfig+0x88>
 801cfe4:	687b      	ldr	r3, [r7, #4]
 801cfe6:	4a2f      	ldr	r2, [pc, #188]	@ (801d0a4 <TIM_OC1_SetConfig+0x120>)
 801cfe8:	4293      	cmp	r3, r2
 801cfea:	d00f      	beq.n	801d00c <TIM_OC1_SetConfig+0x88>
 801cfec:	687b      	ldr	r3, [r7, #4]
 801cfee:	4a2e      	ldr	r2, [pc, #184]	@ (801d0a8 <TIM_OC1_SetConfig+0x124>)
 801cff0:	4293      	cmp	r3, r2
 801cff2:	d00b      	beq.n	801d00c <TIM_OC1_SetConfig+0x88>
 801cff4:	687b      	ldr	r3, [r7, #4]
 801cff6:	4a2d      	ldr	r2, [pc, #180]	@ (801d0ac <TIM_OC1_SetConfig+0x128>)
 801cff8:	4293      	cmp	r3, r2
 801cffa:	d007      	beq.n	801d00c <TIM_OC1_SetConfig+0x88>
 801cffc:	687b      	ldr	r3, [r7, #4]
 801cffe:	4a2c      	ldr	r2, [pc, #176]	@ (801d0b0 <TIM_OC1_SetConfig+0x12c>)
 801d000:	4293      	cmp	r3, r2
 801d002:	d003      	beq.n	801d00c <TIM_OC1_SetConfig+0x88>
 801d004:	687b      	ldr	r3, [r7, #4]
 801d006:	4a2b      	ldr	r2, [pc, #172]	@ (801d0b4 <TIM_OC1_SetConfig+0x130>)
 801d008:	4293      	cmp	r3, r2
 801d00a:	d10c      	bne.n	801d026 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801d00c:	697b      	ldr	r3, [r7, #20]
 801d00e:	f023 0308 	bic.w	r3, r3, #8
 801d012:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801d014:	683b      	ldr	r3, [r7, #0]
 801d016:	68db      	ldr	r3, [r3, #12]
 801d018:	697a      	ldr	r2, [r7, #20]
 801d01a:	4313      	orrs	r3, r2
 801d01c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801d01e:	697b      	ldr	r3, [r7, #20]
 801d020:	f023 0304 	bic.w	r3, r3, #4
 801d024:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801d026:	687b      	ldr	r3, [r7, #4]
 801d028:	4a1d      	ldr	r2, [pc, #116]	@ (801d0a0 <TIM_OC1_SetConfig+0x11c>)
 801d02a:	4293      	cmp	r3, r2
 801d02c:	d013      	beq.n	801d056 <TIM_OC1_SetConfig+0xd2>
 801d02e:	687b      	ldr	r3, [r7, #4]
 801d030:	4a1c      	ldr	r2, [pc, #112]	@ (801d0a4 <TIM_OC1_SetConfig+0x120>)
 801d032:	4293      	cmp	r3, r2
 801d034:	d00f      	beq.n	801d056 <TIM_OC1_SetConfig+0xd2>
 801d036:	687b      	ldr	r3, [r7, #4]
 801d038:	4a1b      	ldr	r2, [pc, #108]	@ (801d0a8 <TIM_OC1_SetConfig+0x124>)
 801d03a:	4293      	cmp	r3, r2
 801d03c:	d00b      	beq.n	801d056 <TIM_OC1_SetConfig+0xd2>
 801d03e:	687b      	ldr	r3, [r7, #4]
 801d040:	4a1a      	ldr	r2, [pc, #104]	@ (801d0ac <TIM_OC1_SetConfig+0x128>)
 801d042:	4293      	cmp	r3, r2
 801d044:	d007      	beq.n	801d056 <TIM_OC1_SetConfig+0xd2>
 801d046:	687b      	ldr	r3, [r7, #4]
 801d048:	4a19      	ldr	r2, [pc, #100]	@ (801d0b0 <TIM_OC1_SetConfig+0x12c>)
 801d04a:	4293      	cmp	r3, r2
 801d04c:	d003      	beq.n	801d056 <TIM_OC1_SetConfig+0xd2>
 801d04e:	687b      	ldr	r3, [r7, #4]
 801d050:	4a18      	ldr	r2, [pc, #96]	@ (801d0b4 <TIM_OC1_SetConfig+0x130>)
 801d052:	4293      	cmp	r3, r2
 801d054:	d111      	bne.n	801d07a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801d056:	693b      	ldr	r3, [r7, #16]
 801d058:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801d05c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801d05e:	693b      	ldr	r3, [r7, #16]
 801d060:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801d064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801d066:	683b      	ldr	r3, [r7, #0]
 801d068:	695b      	ldr	r3, [r3, #20]
 801d06a:	693a      	ldr	r2, [r7, #16]
 801d06c:	4313      	orrs	r3, r2
 801d06e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 801d070:	683b      	ldr	r3, [r7, #0]
 801d072:	699b      	ldr	r3, [r3, #24]
 801d074:	693a      	ldr	r2, [r7, #16]
 801d076:	4313      	orrs	r3, r2
 801d078:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801d07a:	687b      	ldr	r3, [r7, #4]
 801d07c:	693a      	ldr	r2, [r7, #16]
 801d07e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801d080:	687b      	ldr	r3, [r7, #4]
 801d082:	68fa      	ldr	r2, [r7, #12]
 801d084:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801d086:	683b      	ldr	r3, [r7, #0]
 801d088:	685a      	ldr	r2, [r3, #4]
 801d08a:	687b      	ldr	r3, [r7, #4]
 801d08c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801d08e:	687b      	ldr	r3, [r7, #4]
 801d090:	697a      	ldr	r2, [r7, #20]
 801d092:	621a      	str	r2, [r3, #32]
}
 801d094:	bf00      	nop
 801d096:	371c      	adds	r7, #28
 801d098:	46bd      	mov	sp, r7
 801d09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d09e:	4770      	bx	lr
 801d0a0:	40012c00 	.word	0x40012c00
 801d0a4:	50012c00 	.word	0x50012c00
 801d0a8:	40013400 	.word	0x40013400
 801d0ac:	50013400 	.word	0x50013400
 801d0b0:	40014000 	.word	0x40014000
 801d0b4:	50014000 	.word	0x50014000

0801d0b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801d0b8:	b480      	push	{r7}
 801d0ba:	b087      	sub	sp, #28
 801d0bc:	af00      	add	r7, sp, #0
 801d0be:	6078      	str	r0, [r7, #4]
 801d0c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801d0c2:	687b      	ldr	r3, [r7, #4]
 801d0c4:	6a1b      	ldr	r3, [r3, #32]
 801d0c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801d0c8:	687b      	ldr	r3, [r7, #4]
 801d0ca:	6a1b      	ldr	r3, [r3, #32]
 801d0cc:	f023 0210 	bic.w	r2, r3, #16
 801d0d0:	687b      	ldr	r3, [r7, #4]
 801d0d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801d0d4:	687b      	ldr	r3, [r7, #4]
 801d0d6:	685b      	ldr	r3, [r3, #4]
 801d0d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801d0da:	687b      	ldr	r3, [r7, #4]
 801d0dc:	699b      	ldr	r3, [r3, #24]
 801d0de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801d0e0:	68fb      	ldr	r3, [r7, #12]
 801d0e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801d0e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801d0ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801d0ec:	68fb      	ldr	r3, [r7, #12]
 801d0ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801d0f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801d0f4:	683b      	ldr	r3, [r7, #0]
 801d0f6:	681b      	ldr	r3, [r3, #0]
 801d0f8:	021b      	lsls	r3, r3, #8
 801d0fa:	68fa      	ldr	r2, [r7, #12]
 801d0fc:	4313      	orrs	r3, r2
 801d0fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801d100:	697b      	ldr	r3, [r7, #20]
 801d102:	f023 0320 	bic.w	r3, r3, #32
 801d106:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801d108:	683b      	ldr	r3, [r7, #0]
 801d10a:	689b      	ldr	r3, [r3, #8]
 801d10c:	011b      	lsls	r3, r3, #4
 801d10e:	697a      	ldr	r2, [r7, #20]
 801d110:	4313      	orrs	r3, r2
 801d112:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801d114:	687b      	ldr	r3, [r7, #4]
 801d116:	4a2e      	ldr	r2, [pc, #184]	@ (801d1d0 <TIM_OC2_SetConfig+0x118>)
 801d118:	4293      	cmp	r3, r2
 801d11a:	d00b      	beq.n	801d134 <TIM_OC2_SetConfig+0x7c>
 801d11c:	687b      	ldr	r3, [r7, #4]
 801d11e:	4a2d      	ldr	r2, [pc, #180]	@ (801d1d4 <TIM_OC2_SetConfig+0x11c>)
 801d120:	4293      	cmp	r3, r2
 801d122:	d007      	beq.n	801d134 <TIM_OC2_SetConfig+0x7c>
 801d124:	687b      	ldr	r3, [r7, #4]
 801d126:	4a2c      	ldr	r2, [pc, #176]	@ (801d1d8 <TIM_OC2_SetConfig+0x120>)
 801d128:	4293      	cmp	r3, r2
 801d12a:	d003      	beq.n	801d134 <TIM_OC2_SetConfig+0x7c>
 801d12c:	687b      	ldr	r3, [r7, #4]
 801d12e:	4a2b      	ldr	r2, [pc, #172]	@ (801d1dc <TIM_OC2_SetConfig+0x124>)
 801d130:	4293      	cmp	r3, r2
 801d132:	d10d      	bne.n	801d150 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 801d134:	697b      	ldr	r3, [r7, #20]
 801d136:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801d13a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801d13c:	683b      	ldr	r3, [r7, #0]
 801d13e:	68db      	ldr	r3, [r3, #12]
 801d140:	011b      	lsls	r3, r3, #4
 801d142:	697a      	ldr	r2, [r7, #20]
 801d144:	4313      	orrs	r3, r2
 801d146:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 801d148:	697b      	ldr	r3, [r7, #20]
 801d14a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801d14e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801d150:	687b      	ldr	r3, [r7, #4]
 801d152:	4a1f      	ldr	r2, [pc, #124]	@ (801d1d0 <TIM_OC2_SetConfig+0x118>)
 801d154:	4293      	cmp	r3, r2
 801d156:	d013      	beq.n	801d180 <TIM_OC2_SetConfig+0xc8>
 801d158:	687b      	ldr	r3, [r7, #4]
 801d15a:	4a1e      	ldr	r2, [pc, #120]	@ (801d1d4 <TIM_OC2_SetConfig+0x11c>)
 801d15c:	4293      	cmp	r3, r2
 801d15e:	d00f      	beq.n	801d180 <TIM_OC2_SetConfig+0xc8>
 801d160:	687b      	ldr	r3, [r7, #4]
 801d162:	4a1d      	ldr	r2, [pc, #116]	@ (801d1d8 <TIM_OC2_SetConfig+0x120>)
 801d164:	4293      	cmp	r3, r2
 801d166:	d00b      	beq.n	801d180 <TIM_OC2_SetConfig+0xc8>
 801d168:	687b      	ldr	r3, [r7, #4]
 801d16a:	4a1c      	ldr	r2, [pc, #112]	@ (801d1dc <TIM_OC2_SetConfig+0x124>)
 801d16c:	4293      	cmp	r3, r2
 801d16e:	d007      	beq.n	801d180 <TIM_OC2_SetConfig+0xc8>
 801d170:	687b      	ldr	r3, [r7, #4]
 801d172:	4a1b      	ldr	r2, [pc, #108]	@ (801d1e0 <TIM_OC2_SetConfig+0x128>)
 801d174:	4293      	cmp	r3, r2
 801d176:	d003      	beq.n	801d180 <TIM_OC2_SetConfig+0xc8>
 801d178:	687b      	ldr	r3, [r7, #4]
 801d17a:	4a1a      	ldr	r2, [pc, #104]	@ (801d1e4 <TIM_OC2_SetConfig+0x12c>)
 801d17c:	4293      	cmp	r3, r2
 801d17e:	d113      	bne.n	801d1a8 <TIM_OC2_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 801d180:	693b      	ldr	r3, [r7, #16]
 801d182:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801d186:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801d188:	693b      	ldr	r3, [r7, #16]
 801d18a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801d18e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 801d190:	683b      	ldr	r3, [r7, #0]
 801d192:	695b      	ldr	r3, [r3, #20]
 801d194:	009b      	lsls	r3, r3, #2
 801d196:	693a      	ldr	r2, [r7, #16]
 801d198:	4313      	orrs	r3, r2
 801d19a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801d19c:	683b      	ldr	r3, [r7, #0]
 801d19e:	699b      	ldr	r3, [r3, #24]
 801d1a0:	009b      	lsls	r3, r3, #2
 801d1a2:	693a      	ldr	r2, [r7, #16]
 801d1a4:	4313      	orrs	r3, r2
 801d1a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801d1a8:	687b      	ldr	r3, [r7, #4]
 801d1aa:	693a      	ldr	r2, [r7, #16]
 801d1ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801d1ae:	687b      	ldr	r3, [r7, #4]
 801d1b0:	68fa      	ldr	r2, [r7, #12]
 801d1b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801d1b4:	683b      	ldr	r3, [r7, #0]
 801d1b6:	685a      	ldr	r2, [r3, #4]
 801d1b8:	687b      	ldr	r3, [r7, #4]
 801d1ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801d1bc:	687b      	ldr	r3, [r7, #4]
 801d1be:	697a      	ldr	r2, [r7, #20]
 801d1c0:	621a      	str	r2, [r3, #32]
}
 801d1c2:	bf00      	nop
 801d1c4:	371c      	adds	r7, #28
 801d1c6:	46bd      	mov	sp, r7
 801d1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d1cc:	4770      	bx	lr
 801d1ce:	bf00      	nop
 801d1d0:	40012c00 	.word	0x40012c00
 801d1d4:	50012c00 	.word	0x50012c00
 801d1d8:	40013400 	.word	0x40013400
 801d1dc:	50013400 	.word	0x50013400
 801d1e0:	40014000 	.word	0x40014000
 801d1e4:	50014000 	.word	0x50014000

0801d1e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801d1e8:	b480      	push	{r7}
 801d1ea:	b087      	sub	sp, #28
 801d1ec:	af00      	add	r7, sp, #0
 801d1ee:	6078      	str	r0, [r7, #4]
 801d1f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801d1f2:	687b      	ldr	r3, [r7, #4]
 801d1f4:	6a1b      	ldr	r3, [r3, #32]
 801d1f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801d1f8:	687b      	ldr	r3, [r7, #4]
 801d1fa:	6a1b      	ldr	r3, [r3, #32]
 801d1fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 801d200:	687b      	ldr	r3, [r7, #4]
 801d202:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801d204:	687b      	ldr	r3, [r7, #4]
 801d206:	685b      	ldr	r3, [r3, #4]
 801d208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801d20a:	687b      	ldr	r3, [r7, #4]
 801d20c:	69db      	ldr	r3, [r3, #28]
 801d20e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 801d210:	68fb      	ldr	r3, [r7, #12]
 801d212:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801d216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801d21a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801d21c:	68fb      	ldr	r3, [r7, #12]
 801d21e:	f023 0303 	bic.w	r3, r3, #3
 801d222:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801d224:	683b      	ldr	r3, [r7, #0]
 801d226:	681b      	ldr	r3, [r3, #0]
 801d228:	68fa      	ldr	r2, [r7, #12]
 801d22a:	4313      	orrs	r3, r2
 801d22c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801d22e:	697b      	ldr	r3, [r7, #20]
 801d230:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801d234:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801d236:	683b      	ldr	r3, [r7, #0]
 801d238:	689b      	ldr	r3, [r3, #8]
 801d23a:	021b      	lsls	r3, r3, #8
 801d23c:	697a      	ldr	r2, [r7, #20]
 801d23e:	4313      	orrs	r3, r2
 801d240:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801d242:	687b      	ldr	r3, [r7, #4]
 801d244:	4a2d      	ldr	r2, [pc, #180]	@ (801d2fc <TIM_OC3_SetConfig+0x114>)
 801d246:	4293      	cmp	r3, r2
 801d248:	d00b      	beq.n	801d262 <TIM_OC3_SetConfig+0x7a>
 801d24a:	687b      	ldr	r3, [r7, #4]
 801d24c:	4a2c      	ldr	r2, [pc, #176]	@ (801d300 <TIM_OC3_SetConfig+0x118>)
 801d24e:	4293      	cmp	r3, r2
 801d250:	d007      	beq.n	801d262 <TIM_OC3_SetConfig+0x7a>
 801d252:	687b      	ldr	r3, [r7, #4]
 801d254:	4a2b      	ldr	r2, [pc, #172]	@ (801d304 <TIM_OC3_SetConfig+0x11c>)
 801d256:	4293      	cmp	r3, r2
 801d258:	d003      	beq.n	801d262 <TIM_OC3_SetConfig+0x7a>
 801d25a:	687b      	ldr	r3, [r7, #4]
 801d25c:	4a2a      	ldr	r2, [pc, #168]	@ (801d308 <TIM_OC3_SetConfig+0x120>)
 801d25e:	4293      	cmp	r3, r2
 801d260:	d10d      	bne.n	801d27e <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801d262:	697b      	ldr	r3, [r7, #20]
 801d264:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801d268:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801d26a:	683b      	ldr	r3, [r7, #0]
 801d26c:	68db      	ldr	r3, [r3, #12]
 801d26e:	021b      	lsls	r3, r3, #8
 801d270:	697a      	ldr	r2, [r7, #20]
 801d272:	4313      	orrs	r3, r2
 801d274:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801d276:	697b      	ldr	r3, [r7, #20]
 801d278:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801d27c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801d27e:	687b      	ldr	r3, [r7, #4]
 801d280:	4a1e      	ldr	r2, [pc, #120]	@ (801d2fc <TIM_OC3_SetConfig+0x114>)
 801d282:	4293      	cmp	r3, r2
 801d284:	d013      	beq.n	801d2ae <TIM_OC3_SetConfig+0xc6>
 801d286:	687b      	ldr	r3, [r7, #4]
 801d288:	4a1d      	ldr	r2, [pc, #116]	@ (801d300 <TIM_OC3_SetConfig+0x118>)
 801d28a:	4293      	cmp	r3, r2
 801d28c:	d00f      	beq.n	801d2ae <TIM_OC3_SetConfig+0xc6>
 801d28e:	687b      	ldr	r3, [r7, #4]
 801d290:	4a1c      	ldr	r2, [pc, #112]	@ (801d304 <TIM_OC3_SetConfig+0x11c>)
 801d292:	4293      	cmp	r3, r2
 801d294:	d00b      	beq.n	801d2ae <TIM_OC3_SetConfig+0xc6>
 801d296:	687b      	ldr	r3, [r7, #4]
 801d298:	4a1b      	ldr	r2, [pc, #108]	@ (801d308 <TIM_OC3_SetConfig+0x120>)
 801d29a:	4293      	cmp	r3, r2
 801d29c:	d007      	beq.n	801d2ae <TIM_OC3_SetConfig+0xc6>
 801d29e:	687b      	ldr	r3, [r7, #4]
 801d2a0:	4a1a      	ldr	r2, [pc, #104]	@ (801d30c <TIM_OC3_SetConfig+0x124>)
 801d2a2:	4293      	cmp	r3, r2
 801d2a4:	d003      	beq.n	801d2ae <TIM_OC3_SetConfig+0xc6>
 801d2a6:	687b      	ldr	r3, [r7, #4]
 801d2a8:	4a19      	ldr	r2, [pc, #100]	@ (801d310 <TIM_OC3_SetConfig+0x128>)
 801d2aa:	4293      	cmp	r3, r2
 801d2ac:	d113      	bne.n	801d2d6 <TIM_OC3_SetConfig+0xee>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801d2ae:	693b      	ldr	r3, [r7, #16]
 801d2b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801d2b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801d2b6:	693b      	ldr	r3, [r7, #16]
 801d2b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801d2bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801d2be:	683b      	ldr	r3, [r7, #0]
 801d2c0:	695b      	ldr	r3, [r3, #20]
 801d2c2:	011b      	lsls	r3, r3, #4
 801d2c4:	693a      	ldr	r2, [r7, #16]
 801d2c6:	4313      	orrs	r3, r2
 801d2c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801d2ca:	683b      	ldr	r3, [r7, #0]
 801d2cc:	699b      	ldr	r3, [r3, #24]
 801d2ce:	011b      	lsls	r3, r3, #4
 801d2d0:	693a      	ldr	r2, [r7, #16]
 801d2d2:	4313      	orrs	r3, r2
 801d2d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801d2d6:	687b      	ldr	r3, [r7, #4]
 801d2d8:	693a      	ldr	r2, [r7, #16]
 801d2da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801d2dc:	687b      	ldr	r3, [r7, #4]
 801d2de:	68fa      	ldr	r2, [r7, #12]
 801d2e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801d2e2:	683b      	ldr	r3, [r7, #0]
 801d2e4:	685a      	ldr	r2, [r3, #4]
 801d2e6:	687b      	ldr	r3, [r7, #4]
 801d2e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801d2ea:	687b      	ldr	r3, [r7, #4]
 801d2ec:	697a      	ldr	r2, [r7, #20]
 801d2ee:	621a      	str	r2, [r3, #32]
}
 801d2f0:	bf00      	nop
 801d2f2:	371c      	adds	r7, #28
 801d2f4:	46bd      	mov	sp, r7
 801d2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d2fa:	4770      	bx	lr
 801d2fc:	40012c00 	.word	0x40012c00
 801d300:	50012c00 	.word	0x50012c00
 801d304:	40013400 	.word	0x40013400
 801d308:	50013400 	.word	0x50013400
 801d30c:	40014000 	.word	0x40014000
 801d310:	50014000 	.word	0x50014000

0801d314 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801d314:	b480      	push	{r7}
 801d316:	b087      	sub	sp, #28
 801d318:	af00      	add	r7, sp, #0
 801d31a:	6078      	str	r0, [r7, #4]
 801d31c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801d31e:	687b      	ldr	r3, [r7, #4]
 801d320:	6a1b      	ldr	r3, [r3, #32]
 801d322:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801d324:	687b      	ldr	r3, [r7, #4]
 801d326:	6a1b      	ldr	r3, [r3, #32]
 801d328:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801d32c:	687b      	ldr	r3, [r7, #4]
 801d32e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801d330:	687b      	ldr	r3, [r7, #4]
 801d332:	685b      	ldr	r3, [r3, #4]
 801d334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801d336:	687b      	ldr	r3, [r7, #4]
 801d338:	69db      	ldr	r3, [r3, #28]
 801d33a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801d33c:	68fb      	ldr	r3, [r7, #12]
 801d33e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801d342:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801d346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 801d348:	68fb      	ldr	r3, [r7, #12]
 801d34a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801d34e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801d350:	683b      	ldr	r3, [r7, #0]
 801d352:	681b      	ldr	r3, [r3, #0]
 801d354:	021b      	lsls	r3, r3, #8
 801d356:	68fa      	ldr	r2, [r7, #12]
 801d358:	4313      	orrs	r3, r2
 801d35a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801d35c:	697b      	ldr	r3, [r7, #20]
 801d35e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801d362:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801d364:	683b      	ldr	r3, [r7, #0]
 801d366:	689b      	ldr	r3, [r3, #8]
 801d368:	031b      	lsls	r3, r3, #12
 801d36a:	697a      	ldr	r2, [r7, #20]
 801d36c:	4313      	orrs	r3, r2
 801d36e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 801d370:	687b      	ldr	r3, [r7, #4]
 801d372:	4a2e      	ldr	r2, [pc, #184]	@ (801d42c <TIM_OC4_SetConfig+0x118>)
 801d374:	4293      	cmp	r3, r2
 801d376:	d00b      	beq.n	801d390 <TIM_OC4_SetConfig+0x7c>
 801d378:	687b      	ldr	r3, [r7, #4]
 801d37a:	4a2d      	ldr	r2, [pc, #180]	@ (801d430 <TIM_OC4_SetConfig+0x11c>)
 801d37c:	4293      	cmp	r3, r2
 801d37e:	d007      	beq.n	801d390 <TIM_OC4_SetConfig+0x7c>
 801d380:	687b      	ldr	r3, [r7, #4]
 801d382:	4a2c      	ldr	r2, [pc, #176]	@ (801d434 <TIM_OC4_SetConfig+0x120>)
 801d384:	4293      	cmp	r3, r2
 801d386:	d003      	beq.n	801d390 <TIM_OC4_SetConfig+0x7c>
 801d388:	687b      	ldr	r3, [r7, #4]
 801d38a:	4a2b      	ldr	r2, [pc, #172]	@ (801d438 <TIM_OC4_SetConfig+0x124>)
 801d38c:	4293      	cmp	r3, r2
 801d38e:	d10d      	bne.n	801d3ac <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 801d390:	697b      	ldr	r3, [r7, #20]
 801d392:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801d396:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 801d398:	683b      	ldr	r3, [r7, #0]
 801d39a:	68db      	ldr	r3, [r3, #12]
 801d39c:	031b      	lsls	r3, r3, #12
 801d39e:	697a      	ldr	r2, [r7, #20]
 801d3a0:	4313      	orrs	r3, r2
 801d3a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 801d3a4:	697b      	ldr	r3, [r7, #20]
 801d3a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801d3aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801d3ac:	687b      	ldr	r3, [r7, #4]
 801d3ae:	4a1f      	ldr	r2, [pc, #124]	@ (801d42c <TIM_OC4_SetConfig+0x118>)
 801d3b0:	4293      	cmp	r3, r2
 801d3b2:	d013      	beq.n	801d3dc <TIM_OC4_SetConfig+0xc8>
 801d3b4:	687b      	ldr	r3, [r7, #4]
 801d3b6:	4a1e      	ldr	r2, [pc, #120]	@ (801d430 <TIM_OC4_SetConfig+0x11c>)
 801d3b8:	4293      	cmp	r3, r2
 801d3ba:	d00f      	beq.n	801d3dc <TIM_OC4_SetConfig+0xc8>
 801d3bc:	687b      	ldr	r3, [r7, #4]
 801d3be:	4a1d      	ldr	r2, [pc, #116]	@ (801d434 <TIM_OC4_SetConfig+0x120>)
 801d3c0:	4293      	cmp	r3, r2
 801d3c2:	d00b      	beq.n	801d3dc <TIM_OC4_SetConfig+0xc8>
 801d3c4:	687b      	ldr	r3, [r7, #4]
 801d3c6:	4a1c      	ldr	r2, [pc, #112]	@ (801d438 <TIM_OC4_SetConfig+0x124>)
 801d3c8:	4293      	cmp	r3, r2
 801d3ca:	d007      	beq.n	801d3dc <TIM_OC4_SetConfig+0xc8>
 801d3cc:	687b      	ldr	r3, [r7, #4]
 801d3ce:	4a1b      	ldr	r2, [pc, #108]	@ (801d43c <TIM_OC4_SetConfig+0x128>)
 801d3d0:	4293      	cmp	r3, r2
 801d3d2:	d003      	beq.n	801d3dc <TIM_OC4_SetConfig+0xc8>
 801d3d4:	687b      	ldr	r3, [r7, #4]
 801d3d6:	4a1a      	ldr	r2, [pc, #104]	@ (801d440 <TIM_OC4_SetConfig+0x12c>)
 801d3d8:	4293      	cmp	r3, r2
 801d3da:	d113      	bne.n	801d404 <TIM_OC4_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801d3dc:	693b      	ldr	r3, [r7, #16]
 801d3de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801d3e2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 801d3e4:	693b      	ldr	r3, [r7, #16]
 801d3e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801d3ea:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801d3ec:	683b      	ldr	r3, [r7, #0]
 801d3ee:	695b      	ldr	r3, [r3, #20]
 801d3f0:	019b      	lsls	r3, r3, #6
 801d3f2:	693a      	ldr	r2, [r7, #16]
 801d3f4:	4313      	orrs	r3, r2
 801d3f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 801d3f8:	683b      	ldr	r3, [r7, #0]
 801d3fa:	699b      	ldr	r3, [r3, #24]
 801d3fc:	019b      	lsls	r3, r3, #6
 801d3fe:	693a      	ldr	r2, [r7, #16]
 801d400:	4313      	orrs	r3, r2
 801d402:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801d404:	687b      	ldr	r3, [r7, #4]
 801d406:	693a      	ldr	r2, [r7, #16]
 801d408:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801d40a:	687b      	ldr	r3, [r7, #4]
 801d40c:	68fa      	ldr	r2, [r7, #12]
 801d40e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801d410:	683b      	ldr	r3, [r7, #0]
 801d412:	685a      	ldr	r2, [r3, #4]
 801d414:	687b      	ldr	r3, [r7, #4]
 801d416:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801d418:	687b      	ldr	r3, [r7, #4]
 801d41a:	697a      	ldr	r2, [r7, #20]
 801d41c:	621a      	str	r2, [r3, #32]
}
 801d41e:	bf00      	nop
 801d420:	371c      	adds	r7, #28
 801d422:	46bd      	mov	sp, r7
 801d424:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d428:	4770      	bx	lr
 801d42a:	bf00      	nop
 801d42c:	40012c00 	.word	0x40012c00
 801d430:	50012c00 	.word	0x50012c00
 801d434:	40013400 	.word	0x40013400
 801d438:	50013400 	.word	0x50013400
 801d43c:	40014000 	.word	0x40014000
 801d440:	50014000 	.word	0x50014000

0801d444 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801d444:	b480      	push	{r7}
 801d446:	b087      	sub	sp, #28
 801d448:	af00      	add	r7, sp, #0
 801d44a:	6078      	str	r0, [r7, #4]
 801d44c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801d44e:	687b      	ldr	r3, [r7, #4]
 801d450:	6a1b      	ldr	r3, [r3, #32]
 801d452:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 801d454:	687b      	ldr	r3, [r7, #4]
 801d456:	6a1b      	ldr	r3, [r3, #32]
 801d458:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801d45c:	687b      	ldr	r3, [r7, #4]
 801d45e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801d460:	687b      	ldr	r3, [r7, #4]
 801d462:	685b      	ldr	r3, [r3, #4]
 801d464:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801d466:	687b      	ldr	r3, [r7, #4]
 801d468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801d46a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 801d46c:	68fb      	ldr	r3, [r7, #12]
 801d46e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801d472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801d476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801d478:	683b      	ldr	r3, [r7, #0]
 801d47a:	681b      	ldr	r3, [r3, #0]
 801d47c:	68fa      	ldr	r2, [r7, #12]
 801d47e:	4313      	orrs	r3, r2
 801d480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801d482:	693b      	ldr	r3, [r7, #16]
 801d484:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 801d488:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801d48a:	683b      	ldr	r3, [r7, #0]
 801d48c:	689b      	ldr	r3, [r3, #8]
 801d48e:	041b      	lsls	r3, r3, #16
 801d490:	693a      	ldr	r2, [r7, #16]
 801d492:	4313      	orrs	r3, r2
 801d494:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801d496:	687b      	ldr	r3, [r7, #4]
 801d498:	4a19      	ldr	r2, [pc, #100]	@ (801d500 <TIM_OC5_SetConfig+0xbc>)
 801d49a:	4293      	cmp	r3, r2
 801d49c:	d013      	beq.n	801d4c6 <TIM_OC5_SetConfig+0x82>
 801d49e:	687b      	ldr	r3, [r7, #4]
 801d4a0:	4a18      	ldr	r2, [pc, #96]	@ (801d504 <TIM_OC5_SetConfig+0xc0>)
 801d4a2:	4293      	cmp	r3, r2
 801d4a4:	d00f      	beq.n	801d4c6 <TIM_OC5_SetConfig+0x82>
 801d4a6:	687b      	ldr	r3, [r7, #4]
 801d4a8:	4a17      	ldr	r2, [pc, #92]	@ (801d508 <TIM_OC5_SetConfig+0xc4>)
 801d4aa:	4293      	cmp	r3, r2
 801d4ac:	d00b      	beq.n	801d4c6 <TIM_OC5_SetConfig+0x82>
 801d4ae:	687b      	ldr	r3, [r7, #4]
 801d4b0:	4a16      	ldr	r2, [pc, #88]	@ (801d50c <TIM_OC5_SetConfig+0xc8>)
 801d4b2:	4293      	cmp	r3, r2
 801d4b4:	d007      	beq.n	801d4c6 <TIM_OC5_SetConfig+0x82>
 801d4b6:	687b      	ldr	r3, [r7, #4]
 801d4b8:	4a15      	ldr	r2, [pc, #84]	@ (801d510 <TIM_OC5_SetConfig+0xcc>)
 801d4ba:	4293      	cmp	r3, r2
 801d4bc:	d003      	beq.n	801d4c6 <TIM_OC5_SetConfig+0x82>
 801d4be:	687b      	ldr	r3, [r7, #4]
 801d4c0:	4a14      	ldr	r2, [pc, #80]	@ (801d514 <TIM_OC5_SetConfig+0xd0>)
 801d4c2:	4293      	cmp	r3, r2
 801d4c4:	d109      	bne.n	801d4da <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801d4c6:	697b      	ldr	r3, [r7, #20]
 801d4c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801d4cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801d4ce:	683b      	ldr	r3, [r7, #0]
 801d4d0:	695b      	ldr	r3, [r3, #20]
 801d4d2:	021b      	lsls	r3, r3, #8
 801d4d4:	697a      	ldr	r2, [r7, #20]
 801d4d6:	4313      	orrs	r3, r2
 801d4d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801d4da:	687b      	ldr	r3, [r7, #4]
 801d4dc:	697a      	ldr	r2, [r7, #20]
 801d4de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801d4e0:	687b      	ldr	r3, [r7, #4]
 801d4e2:	68fa      	ldr	r2, [r7, #12]
 801d4e4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801d4e6:	683b      	ldr	r3, [r7, #0]
 801d4e8:	685a      	ldr	r2, [r3, #4]
 801d4ea:	687b      	ldr	r3, [r7, #4]
 801d4ec:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801d4ee:	687b      	ldr	r3, [r7, #4]
 801d4f0:	693a      	ldr	r2, [r7, #16]
 801d4f2:	621a      	str	r2, [r3, #32]
}
 801d4f4:	bf00      	nop
 801d4f6:	371c      	adds	r7, #28
 801d4f8:	46bd      	mov	sp, r7
 801d4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4fe:	4770      	bx	lr
 801d500:	40012c00 	.word	0x40012c00
 801d504:	50012c00 	.word	0x50012c00
 801d508:	40013400 	.word	0x40013400
 801d50c:	50013400 	.word	0x50013400
 801d510:	40014000 	.word	0x40014000
 801d514:	50014000 	.word	0x50014000

0801d518 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801d518:	b480      	push	{r7}
 801d51a:	b087      	sub	sp, #28
 801d51c:	af00      	add	r7, sp, #0
 801d51e:	6078      	str	r0, [r7, #4]
 801d520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801d522:	687b      	ldr	r3, [r7, #4]
 801d524:	6a1b      	ldr	r3, [r3, #32]
 801d526:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801d528:	687b      	ldr	r3, [r7, #4]
 801d52a:	6a1b      	ldr	r3, [r3, #32]
 801d52c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 801d530:	687b      	ldr	r3, [r7, #4]
 801d532:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801d534:	687b      	ldr	r3, [r7, #4]
 801d536:	685b      	ldr	r3, [r3, #4]
 801d538:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801d53a:	687b      	ldr	r3, [r7, #4]
 801d53c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801d53e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 801d540:	68fb      	ldr	r3, [r7, #12]
 801d542:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801d546:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801d54a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801d54c:	683b      	ldr	r3, [r7, #0]
 801d54e:	681b      	ldr	r3, [r3, #0]
 801d550:	021b      	lsls	r3, r3, #8
 801d552:	68fa      	ldr	r2, [r7, #12]
 801d554:	4313      	orrs	r3, r2
 801d556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801d558:	693b      	ldr	r3, [r7, #16]
 801d55a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801d55e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801d560:	683b      	ldr	r3, [r7, #0]
 801d562:	689b      	ldr	r3, [r3, #8]
 801d564:	051b      	lsls	r3, r3, #20
 801d566:	693a      	ldr	r2, [r7, #16]
 801d568:	4313      	orrs	r3, r2
 801d56a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801d56c:	687b      	ldr	r3, [r7, #4]
 801d56e:	4a1a      	ldr	r2, [pc, #104]	@ (801d5d8 <TIM_OC6_SetConfig+0xc0>)
 801d570:	4293      	cmp	r3, r2
 801d572:	d013      	beq.n	801d59c <TIM_OC6_SetConfig+0x84>
 801d574:	687b      	ldr	r3, [r7, #4]
 801d576:	4a19      	ldr	r2, [pc, #100]	@ (801d5dc <TIM_OC6_SetConfig+0xc4>)
 801d578:	4293      	cmp	r3, r2
 801d57a:	d00f      	beq.n	801d59c <TIM_OC6_SetConfig+0x84>
 801d57c:	687b      	ldr	r3, [r7, #4]
 801d57e:	4a18      	ldr	r2, [pc, #96]	@ (801d5e0 <TIM_OC6_SetConfig+0xc8>)
 801d580:	4293      	cmp	r3, r2
 801d582:	d00b      	beq.n	801d59c <TIM_OC6_SetConfig+0x84>
 801d584:	687b      	ldr	r3, [r7, #4]
 801d586:	4a17      	ldr	r2, [pc, #92]	@ (801d5e4 <TIM_OC6_SetConfig+0xcc>)
 801d588:	4293      	cmp	r3, r2
 801d58a:	d007      	beq.n	801d59c <TIM_OC6_SetConfig+0x84>
 801d58c:	687b      	ldr	r3, [r7, #4]
 801d58e:	4a16      	ldr	r2, [pc, #88]	@ (801d5e8 <TIM_OC6_SetConfig+0xd0>)
 801d590:	4293      	cmp	r3, r2
 801d592:	d003      	beq.n	801d59c <TIM_OC6_SetConfig+0x84>
 801d594:	687b      	ldr	r3, [r7, #4]
 801d596:	4a15      	ldr	r2, [pc, #84]	@ (801d5ec <TIM_OC6_SetConfig+0xd4>)
 801d598:	4293      	cmp	r3, r2
 801d59a:	d109      	bne.n	801d5b0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 801d59c:	697b      	ldr	r3, [r7, #20]
 801d59e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801d5a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801d5a4:	683b      	ldr	r3, [r7, #0]
 801d5a6:	695b      	ldr	r3, [r3, #20]
 801d5a8:	029b      	lsls	r3, r3, #10
 801d5aa:	697a      	ldr	r2, [r7, #20]
 801d5ac:	4313      	orrs	r3, r2
 801d5ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801d5b0:	687b      	ldr	r3, [r7, #4]
 801d5b2:	697a      	ldr	r2, [r7, #20]
 801d5b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801d5b6:	687b      	ldr	r3, [r7, #4]
 801d5b8:	68fa      	ldr	r2, [r7, #12]
 801d5ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 801d5bc:	683b      	ldr	r3, [r7, #0]
 801d5be:	685a      	ldr	r2, [r3, #4]
 801d5c0:	687b      	ldr	r3, [r7, #4]
 801d5c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801d5c4:	687b      	ldr	r3, [r7, #4]
 801d5c6:	693a      	ldr	r2, [r7, #16]
 801d5c8:	621a      	str	r2, [r3, #32]
}
 801d5ca:	bf00      	nop
 801d5cc:	371c      	adds	r7, #28
 801d5ce:	46bd      	mov	sp, r7
 801d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d5d4:	4770      	bx	lr
 801d5d6:	bf00      	nop
 801d5d8:	40012c00 	.word	0x40012c00
 801d5dc:	50012c00 	.word	0x50012c00
 801d5e0:	40013400 	.word	0x40013400
 801d5e4:	50013400 	.word	0x50013400
 801d5e8:	40014000 	.word	0x40014000
 801d5ec:	50014000 	.word	0x50014000

0801d5f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801d5f0:	b480      	push	{r7}
 801d5f2:	b087      	sub	sp, #28
 801d5f4:	af00      	add	r7, sp, #0
 801d5f6:	60f8      	str	r0, [r7, #12]
 801d5f8:	60b9      	str	r1, [r7, #8]
 801d5fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801d5fc:	68fb      	ldr	r3, [r7, #12]
 801d5fe:	6a1b      	ldr	r3, [r3, #32]
 801d600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801d602:	68fb      	ldr	r3, [r7, #12]
 801d604:	6a1b      	ldr	r3, [r3, #32]
 801d606:	f023 0201 	bic.w	r2, r3, #1
 801d60a:	68fb      	ldr	r3, [r7, #12]
 801d60c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801d60e:	68fb      	ldr	r3, [r7, #12]
 801d610:	699b      	ldr	r3, [r3, #24]
 801d612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801d614:	693b      	ldr	r3, [r7, #16]
 801d616:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801d61a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801d61c:	687b      	ldr	r3, [r7, #4]
 801d61e:	011b      	lsls	r3, r3, #4
 801d620:	693a      	ldr	r2, [r7, #16]
 801d622:	4313      	orrs	r3, r2
 801d624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801d626:	697b      	ldr	r3, [r7, #20]
 801d628:	f023 030a 	bic.w	r3, r3, #10
 801d62c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801d62e:	697a      	ldr	r2, [r7, #20]
 801d630:	68bb      	ldr	r3, [r7, #8]
 801d632:	4313      	orrs	r3, r2
 801d634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801d636:	68fb      	ldr	r3, [r7, #12]
 801d638:	693a      	ldr	r2, [r7, #16]
 801d63a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801d63c:	68fb      	ldr	r3, [r7, #12]
 801d63e:	697a      	ldr	r2, [r7, #20]
 801d640:	621a      	str	r2, [r3, #32]
}
 801d642:	bf00      	nop
 801d644:	371c      	adds	r7, #28
 801d646:	46bd      	mov	sp, r7
 801d648:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d64c:	4770      	bx	lr

0801d64e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801d64e:	b480      	push	{r7}
 801d650:	b087      	sub	sp, #28
 801d652:	af00      	add	r7, sp, #0
 801d654:	60f8      	str	r0, [r7, #12]
 801d656:	60b9      	str	r1, [r7, #8]
 801d658:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801d65a:	68fb      	ldr	r3, [r7, #12]
 801d65c:	6a1b      	ldr	r3, [r3, #32]
 801d65e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801d660:	68fb      	ldr	r3, [r7, #12]
 801d662:	6a1b      	ldr	r3, [r3, #32]
 801d664:	f023 0210 	bic.w	r2, r3, #16
 801d668:	68fb      	ldr	r3, [r7, #12]
 801d66a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801d66c:	68fb      	ldr	r3, [r7, #12]
 801d66e:	699b      	ldr	r3, [r3, #24]
 801d670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801d672:	693b      	ldr	r3, [r7, #16]
 801d674:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801d678:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801d67a:	687b      	ldr	r3, [r7, #4]
 801d67c:	031b      	lsls	r3, r3, #12
 801d67e:	693a      	ldr	r2, [r7, #16]
 801d680:	4313      	orrs	r3, r2
 801d682:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801d684:	697b      	ldr	r3, [r7, #20]
 801d686:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801d68a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801d68c:	68bb      	ldr	r3, [r7, #8]
 801d68e:	011b      	lsls	r3, r3, #4
 801d690:	697a      	ldr	r2, [r7, #20]
 801d692:	4313      	orrs	r3, r2
 801d694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801d696:	68fb      	ldr	r3, [r7, #12]
 801d698:	693a      	ldr	r2, [r7, #16]
 801d69a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801d69c:	68fb      	ldr	r3, [r7, #12]
 801d69e:	697a      	ldr	r2, [r7, #20]
 801d6a0:	621a      	str	r2, [r3, #32]
}
 801d6a2:	bf00      	nop
 801d6a4:	371c      	adds	r7, #28
 801d6a6:	46bd      	mov	sp, r7
 801d6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d6ac:	4770      	bx	lr

0801d6ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801d6ae:	b480      	push	{r7}
 801d6b0:	b085      	sub	sp, #20
 801d6b2:	af00      	add	r7, sp, #0
 801d6b4:	6078      	str	r0, [r7, #4]
 801d6b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801d6b8:	687b      	ldr	r3, [r7, #4]
 801d6ba:	689b      	ldr	r3, [r3, #8]
 801d6bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801d6be:	68fb      	ldr	r3, [r7, #12]
 801d6c0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 801d6c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801d6c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801d6ca:	683a      	ldr	r2, [r7, #0]
 801d6cc:	68fb      	ldr	r3, [r7, #12]
 801d6ce:	4313      	orrs	r3, r2
 801d6d0:	f043 0307 	orr.w	r3, r3, #7
 801d6d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801d6d6:	687b      	ldr	r3, [r7, #4]
 801d6d8:	68fa      	ldr	r2, [r7, #12]
 801d6da:	609a      	str	r2, [r3, #8]
}
 801d6dc:	bf00      	nop
 801d6de:	3714      	adds	r7, #20
 801d6e0:	46bd      	mov	sp, r7
 801d6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d6e6:	4770      	bx	lr

0801d6e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801d6e8:	b480      	push	{r7}
 801d6ea:	b087      	sub	sp, #28
 801d6ec:	af00      	add	r7, sp, #0
 801d6ee:	60f8      	str	r0, [r7, #12]
 801d6f0:	60b9      	str	r1, [r7, #8]
 801d6f2:	607a      	str	r2, [r7, #4]
 801d6f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801d6f6:	68fb      	ldr	r3, [r7, #12]
 801d6f8:	689b      	ldr	r3, [r3, #8]
 801d6fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801d6fc:	697b      	ldr	r3, [r7, #20]
 801d6fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801d702:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801d704:	683b      	ldr	r3, [r7, #0]
 801d706:	021a      	lsls	r2, r3, #8
 801d708:	687b      	ldr	r3, [r7, #4]
 801d70a:	431a      	orrs	r2, r3
 801d70c:	68bb      	ldr	r3, [r7, #8]
 801d70e:	4313      	orrs	r3, r2
 801d710:	697a      	ldr	r2, [r7, #20]
 801d712:	4313      	orrs	r3, r2
 801d714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801d716:	68fb      	ldr	r3, [r7, #12]
 801d718:	697a      	ldr	r2, [r7, #20]
 801d71a:	609a      	str	r2, [r3, #8]
}
 801d71c:	bf00      	nop
 801d71e:	371c      	adds	r7, #28
 801d720:	46bd      	mov	sp, r7
 801d722:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d726:	4770      	bx	lr

0801d728 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 801d728:	b480      	push	{r7}
 801d72a:	b087      	sub	sp, #28
 801d72c:	af00      	add	r7, sp, #0
 801d72e:	60f8      	str	r0, [r7, #12]
 801d730:	60b9      	str	r1, [r7, #8]
 801d732:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801d734:	68bb      	ldr	r3, [r7, #8]
 801d736:	f003 031f 	and.w	r3, r3, #31
 801d73a:	2201      	movs	r2, #1
 801d73c:	fa02 f303 	lsl.w	r3, r2, r3
 801d740:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801d742:	68fb      	ldr	r3, [r7, #12]
 801d744:	6a1a      	ldr	r2, [r3, #32]
 801d746:	697b      	ldr	r3, [r7, #20]
 801d748:	43db      	mvns	r3, r3
 801d74a:	401a      	ands	r2, r3
 801d74c:	68fb      	ldr	r3, [r7, #12]
 801d74e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801d750:	68fb      	ldr	r3, [r7, #12]
 801d752:	6a1a      	ldr	r2, [r3, #32]
 801d754:	68bb      	ldr	r3, [r7, #8]
 801d756:	f003 031f 	and.w	r3, r3, #31
 801d75a:	6879      	ldr	r1, [r7, #4]
 801d75c:	fa01 f303 	lsl.w	r3, r1, r3
 801d760:	431a      	orrs	r2, r3
 801d762:	68fb      	ldr	r3, [r7, #12]
 801d764:	621a      	str	r2, [r3, #32]
}
 801d766:	bf00      	nop
 801d768:	371c      	adds	r7, #28
 801d76a:	46bd      	mov	sp, r7
 801d76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d770:	4770      	bx	lr
	...

0801d774 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801d774:	b580      	push	{r7, lr}
 801d776:	b084      	sub	sp, #16
 801d778:	af00      	add	r7, sp, #0
 801d77a:	6078      	str	r0, [r7, #4]
 801d77c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801d77e:	683b      	ldr	r3, [r7, #0]
 801d780:	2b00      	cmp	r3, #0
 801d782:	d109      	bne.n	801d798 <HAL_TIMEx_PWMN_Start+0x24>
 801d784:	687b      	ldr	r3, [r7, #4]
 801d786:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801d78a:	b2db      	uxtb	r3, r3
 801d78c:	2b01      	cmp	r3, #1
 801d78e:	bf14      	ite	ne
 801d790:	2301      	movne	r3, #1
 801d792:	2300      	moveq	r3, #0
 801d794:	b2db      	uxtb	r3, r3
 801d796:	e022      	b.n	801d7de <HAL_TIMEx_PWMN_Start+0x6a>
 801d798:	683b      	ldr	r3, [r7, #0]
 801d79a:	2b04      	cmp	r3, #4
 801d79c:	d109      	bne.n	801d7b2 <HAL_TIMEx_PWMN_Start+0x3e>
 801d79e:	687b      	ldr	r3, [r7, #4]
 801d7a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801d7a4:	b2db      	uxtb	r3, r3
 801d7a6:	2b01      	cmp	r3, #1
 801d7a8:	bf14      	ite	ne
 801d7aa:	2301      	movne	r3, #1
 801d7ac:	2300      	moveq	r3, #0
 801d7ae:	b2db      	uxtb	r3, r3
 801d7b0:	e015      	b.n	801d7de <HAL_TIMEx_PWMN_Start+0x6a>
 801d7b2:	683b      	ldr	r3, [r7, #0]
 801d7b4:	2b08      	cmp	r3, #8
 801d7b6:	d109      	bne.n	801d7cc <HAL_TIMEx_PWMN_Start+0x58>
 801d7b8:	687b      	ldr	r3, [r7, #4]
 801d7ba:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801d7be:	b2db      	uxtb	r3, r3
 801d7c0:	2b01      	cmp	r3, #1
 801d7c2:	bf14      	ite	ne
 801d7c4:	2301      	movne	r3, #1
 801d7c6:	2300      	moveq	r3, #0
 801d7c8:	b2db      	uxtb	r3, r3
 801d7ca:	e008      	b.n	801d7de <HAL_TIMEx_PWMN_Start+0x6a>
 801d7cc:	687b      	ldr	r3, [r7, #4]
 801d7ce:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 801d7d2:	b2db      	uxtb	r3, r3
 801d7d4:	2b01      	cmp	r3, #1
 801d7d6:	bf14      	ite	ne
 801d7d8:	2301      	movne	r3, #1
 801d7da:	2300      	moveq	r3, #0
 801d7dc:	b2db      	uxtb	r3, r3
 801d7de:	2b00      	cmp	r3, #0
 801d7e0:	d001      	beq.n	801d7e6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 801d7e2:	2301      	movs	r3, #1
 801d7e4:	e09b      	b.n	801d91e <HAL_TIMEx_PWMN_Start+0x1aa>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801d7e6:	683b      	ldr	r3, [r7, #0]
 801d7e8:	2b00      	cmp	r3, #0
 801d7ea:	d104      	bne.n	801d7f6 <HAL_TIMEx_PWMN_Start+0x82>
 801d7ec:	687b      	ldr	r3, [r7, #4]
 801d7ee:	2202      	movs	r2, #2
 801d7f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801d7f4:	e013      	b.n	801d81e <HAL_TIMEx_PWMN_Start+0xaa>
 801d7f6:	683b      	ldr	r3, [r7, #0]
 801d7f8:	2b04      	cmp	r3, #4
 801d7fa:	d104      	bne.n	801d806 <HAL_TIMEx_PWMN_Start+0x92>
 801d7fc:	687b      	ldr	r3, [r7, #4]
 801d7fe:	2202      	movs	r2, #2
 801d800:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801d804:	e00b      	b.n	801d81e <HAL_TIMEx_PWMN_Start+0xaa>
 801d806:	683b      	ldr	r3, [r7, #0]
 801d808:	2b08      	cmp	r3, #8
 801d80a:	d104      	bne.n	801d816 <HAL_TIMEx_PWMN_Start+0xa2>
 801d80c:	687b      	ldr	r3, [r7, #4]
 801d80e:	2202      	movs	r2, #2
 801d810:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801d814:	e003      	b.n	801d81e <HAL_TIMEx_PWMN_Start+0xaa>
 801d816:	687b      	ldr	r3, [r7, #4]
 801d818:	2202      	movs	r2, #2
 801d81a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 801d81e:	687b      	ldr	r3, [r7, #4]
 801d820:	681b      	ldr	r3, [r3, #0]
 801d822:	2204      	movs	r2, #4
 801d824:	6839      	ldr	r1, [r7, #0]
 801d826:	4618      	mov	r0, r3
 801d828:	f000 fa4c 	bl	801dcc4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 801d82c:	687b      	ldr	r3, [r7, #4]
 801d82e:	681b      	ldr	r3, [r3, #0]
 801d830:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801d832:	687b      	ldr	r3, [r7, #4]
 801d834:	681b      	ldr	r3, [r3, #0]
 801d836:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801d83a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801d83c:	687b      	ldr	r3, [r7, #4]
 801d83e:	681b      	ldr	r3, [r3, #0]
 801d840:	4a39      	ldr	r2, [pc, #228]	@ (801d928 <HAL_TIMEx_PWMN_Start+0x1b4>)
 801d842:	4293      	cmp	r3, r2
 801d844:	d04a      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d846:	687b      	ldr	r3, [r7, #4]
 801d848:	681b      	ldr	r3, [r3, #0]
 801d84a:	4a38      	ldr	r2, [pc, #224]	@ (801d92c <HAL_TIMEx_PWMN_Start+0x1b8>)
 801d84c:	4293      	cmp	r3, r2
 801d84e:	d045      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d850:	687b      	ldr	r3, [r7, #4]
 801d852:	681b      	ldr	r3, [r3, #0]
 801d854:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d858:	d040      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d85a:	687b      	ldr	r3, [r7, #4]
 801d85c:	681b      	ldr	r3, [r3, #0]
 801d85e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801d862:	d03b      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d864:	687b      	ldr	r3, [r7, #4]
 801d866:	681b      	ldr	r3, [r3, #0]
 801d868:	4a31      	ldr	r2, [pc, #196]	@ (801d930 <HAL_TIMEx_PWMN_Start+0x1bc>)
 801d86a:	4293      	cmp	r3, r2
 801d86c:	d036      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d86e:	687b      	ldr	r3, [r7, #4]
 801d870:	681b      	ldr	r3, [r3, #0]
 801d872:	4a30      	ldr	r2, [pc, #192]	@ (801d934 <HAL_TIMEx_PWMN_Start+0x1c0>)
 801d874:	4293      	cmp	r3, r2
 801d876:	d031      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d878:	687b      	ldr	r3, [r7, #4]
 801d87a:	681b      	ldr	r3, [r3, #0]
 801d87c:	4a2e      	ldr	r2, [pc, #184]	@ (801d938 <HAL_TIMEx_PWMN_Start+0x1c4>)
 801d87e:	4293      	cmp	r3, r2
 801d880:	d02c      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d882:	687b      	ldr	r3, [r7, #4]
 801d884:	681b      	ldr	r3, [r3, #0]
 801d886:	4a2d      	ldr	r2, [pc, #180]	@ (801d93c <HAL_TIMEx_PWMN_Start+0x1c8>)
 801d888:	4293      	cmp	r3, r2
 801d88a:	d027      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d88c:	687b      	ldr	r3, [r7, #4]
 801d88e:	681b      	ldr	r3, [r3, #0]
 801d890:	4a2b      	ldr	r2, [pc, #172]	@ (801d940 <HAL_TIMEx_PWMN_Start+0x1cc>)
 801d892:	4293      	cmp	r3, r2
 801d894:	d022      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d896:	687b      	ldr	r3, [r7, #4]
 801d898:	681b      	ldr	r3, [r3, #0]
 801d89a:	4a2a      	ldr	r2, [pc, #168]	@ (801d944 <HAL_TIMEx_PWMN_Start+0x1d0>)
 801d89c:	4293      	cmp	r3, r2
 801d89e:	d01d      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d8a0:	687b      	ldr	r3, [r7, #4]
 801d8a2:	681b      	ldr	r3, [r3, #0]
 801d8a4:	4a28      	ldr	r2, [pc, #160]	@ (801d948 <HAL_TIMEx_PWMN_Start+0x1d4>)
 801d8a6:	4293      	cmp	r3, r2
 801d8a8:	d018      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d8aa:	687b      	ldr	r3, [r7, #4]
 801d8ac:	681b      	ldr	r3, [r3, #0]
 801d8ae:	4a27      	ldr	r2, [pc, #156]	@ (801d94c <HAL_TIMEx_PWMN_Start+0x1d8>)
 801d8b0:	4293      	cmp	r3, r2
 801d8b2:	d013      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d8b4:	687b      	ldr	r3, [r7, #4]
 801d8b6:	681b      	ldr	r3, [r3, #0]
 801d8b8:	4a25      	ldr	r2, [pc, #148]	@ (801d950 <HAL_TIMEx_PWMN_Start+0x1dc>)
 801d8ba:	4293      	cmp	r3, r2
 801d8bc:	d00e      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d8be:	687b      	ldr	r3, [r7, #4]
 801d8c0:	681b      	ldr	r3, [r3, #0]
 801d8c2:	4a24      	ldr	r2, [pc, #144]	@ (801d954 <HAL_TIMEx_PWMN_Start+0x1e0>)
 801d8c4:	4293      	cmp	r3, r2
 801d8c6:	d009      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d8c8:	687b      	ldr	r3, [r7, #4]
 801d8ca:	681b      	ldr	r3, [r3, #0]
 801d8cc:	4a22      	ldr	r2, [pc, #136]	@ (801d958 <HAL_TIMEx_PWMN_Start+0x1e4>)
 801d8ce:	4293      	cmp	r3, r2
 801d8d0:	d004      	beq.n	801d8dc <HAL_TIMEx_PWMN_Start+0x168>
 801d8d2:	687b      	ldr	r3, [r7, #4]
 801d8d4:	681b      	ldr	r3, [r3, #0]
 801d8d6:	4a21      	ldr	r2, [pc, #132]	@ (801d95c <HAL_TIMEx_PWMN_Start+0x1e8>)
 801d8d8:	4293      	cmp	r3, r2
 801d8da:	d115      	bne.n	801d908 <HAL_TIMEx_PWMN_Start+0x194>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801d8dc:	687b      	ldr	r3, [r7, #4]
 801d8de:	681b      	ldr	r3, [r3, #0]
 801d8e0:	689a      	ldr	r2, [r3, #8]
 801d8e2:	4b1f      	ldr	r3, [pc, #124]	@ (801d960 <HAL_TIMEx_PWMN_Start+0x1ec>)
 801d8e4:	4013      	ands	r3, r2
 801d8e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801d8e8:	68fb      	ldr	r3, [r7, #12]
 801d8ea:	2b06      	cmp	r3, #6
 801d8ec:	d015      	beq.n	801d91a <HAL_TIMEx_PWMN_Start+0x1a6>
 801d8ee:	68fb      	ldr	r3, [r7, #12]
 801d8f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d8f4:	d011      	beq.n	801d91a <HAL_TIMEx_PWMN_Start+0x1a6>
    {
      __HAL_TIM_ENABLE(htim);
 801d8f6:	687b      	ldr	r3, [r7, #4]
 801d8f8:	681b      	ldr	r3, [r3, #0]
 801d8fa:	681a      	ldr	r2, [r3, #0]
 801d8fc:	687b      	ldr	r3, [r7, #4]
 801d8fe:	681b      	ldr	r3, [r3, #0]
 801d900:	f042 0201 	orr.w	r2, r2, #1
 801d904:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801d906:	e008      	b.n	801d91a <HAL_TIMEx_PWMN_Start+0x1a6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801d908:	687b      	ldr	r3, [r7, #4]
 801d90a:	681b      	ldr	r3, [r3, #0]
 801d90c:	681a      	ldr	r2, [r3, #0]
 801d90e:	687b      	ldr	r3, [r7, #4]
 801d910:	681b      	ldr	r3, [r3, #0]
 801d912:	f042 0201 	orr.w	r2, r2, #1
 801d916:	601a      	str	r2, [r3, #0]
 801d918:	e000      	b.n	801d91c <HAL_TIMEx_PWMN_Start+0x1a8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801d91a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801d91c:	2300      	movs	r3, #0
}
 801d91e:	4618      	mov	r0, r3
 801d920:	3710      	adds	r7, #16
 801d922:	46bd      	mov	sp, r7
 801d924:	bd80      	pop	{r7, pc}
 801d926:	bf00      	nop
 801d928:	40012c00 	.word	0x40012c00
 801d92c:	50012c00 	.word	0x50012c00
 801d930:	40000400 	.word	0x40000400
 801d934:	50000400 	.word	0x50000400
 801d938:	40000800 	.word	0x40000800
 801d93c:	50000800 	.word	0x50000800
 801d940:	40000c00 	.word	0x40000c00
 801d944:	50000c00 	.word	0x50000c00
 801d948:	40013400 	.word	0x40013400
 801d94c:	50013400 	.word	0x50013400
 801d950:	40001800 	.word	0x40001800
 801d954:	50001800 	.word	0x50001800
 801d958:	40014000 	.word	0x40014000
 801d95c:	50014000 	.word	0x50014000
 801d960:	00010007 	.word	0x00010007

0801d964 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801d964:	b480      	push	{r7}
 801d966:	b085      	sub	sp, #20
 801d968:	af00      	add	r7, sp, #0
 801d96a:	6078      	str	r0, [r7, #4]
 801d96c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801d96e:	687b      	ldr	r3, [r7, #4]
 801d970:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801d974:	2b01      	cmp	r3, #1
 801d976:	d101      	bne.n	801d97c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801d978:	2302      	movs	r3, #2
 801d97a:	e0a1      	b.n	801dac0 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 801d97c:	687b      	ldr	r3, [r7, #4]
 801d97e:	2201      	movs	r2, #1
 801d980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801d984:	687b      	ldr	r3, [r7, #4]
 801d986:	2202      	movs	r2, #2
 801d988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801d98c:	687b      	ldr	r3, [r7, #4]
 801d98e:	681b      	ldr	r3, [r3, #0]
 801d990:	685b      	ldr	r3, [r3, #4]
 801d992:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801d994:	687b      	ldr	r3, [r7, #4]
 801d996:	681b      	ldr	r3, [r3, #0]
 801d998:	689b      	ldr	r3, [r3, #8]
 801d99a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801d99c:	687b      	ldr	r3, [r7, #4]
 801d99e:	681b      	ldr	r3, [r3, #0]
 801d9a0:	4a4a      	ldr	r2, [pc, #296]	@ (801dacc <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 801d9a2:	4293      	cmp	r3, r2
 801d9a4:	d00e      	beq.n	801d9c4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 801d9a6:	687b      	ldr	r3, [r7, #4]
 801d9a8:	681b      	ldr	r3, [r3, #0]
 801d9aa:	4a49      	ldr	r2, [pc, #292]	@ (801dad0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 801d9ac:	4293      	cmp	r3, r2
 801d9ae:	d009      	beq.n	801d9c4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 801d9b0:	687b      	ldr	r3, [r7, #4]
 801d9b2:	681b      	ldr	r3, [r3, #0]
 801d9b4:	4a47      	ldr	r2, [pc, #284]	@ (801dad4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 801d9b6:	4293      	cmp	r3, r2
 801d9b8:	d004      	beq.n	801d9c4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 801d9ba:	687b      	ldr	r3, [r7, #4]
 801d9bc:	681b      	ldr	r3, [r3, #0]
 801d9be:	4a46      	ldr	r2, [pc, #280]	@ (801dad8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 801d9c0:	4293      	cmp	r3, r2
 801d9c2:	d108      	bne.n	801d9d6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801d9c4:	68fb      	ldr	r3, [r7, #12]
 801d9c6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801d9ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801d9cc:	683b      	ldr	r3, [r7, #0]
 801d9ce:	685b      	ldr	r3, [r3, #4]
 801d9d0:	68fa      	ldr	r2, [r7, #12]
 801d9d2:	4313      	orrs	r3, r2
 801d9d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801d9d6:	68fb      	ldr	r3, [r7, #12]
 801d9d8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 801d9dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801d9e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801d9e2:	683b      	ldr	r3, [r7, #0]
 801d9e4:	681b      	ldr	r3, [r3, #0]
 801d9e6:	68fa      	ldr	r2, [r7, #12]
 801d9e8:	4313      	orrs	r3, r2
 801d9ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801d9ec:	687b      	ldr	r3, [r7, #4]
 801d9ee:	681b      	ldr	r3, [r3, #0]
 801d9f0:	68fa      	ldr	r2, [r7, #12]
 801d9f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801d9f4:	687b      	ldr	r3, [r7, #4]
 801d9f6:	681b      	ldr	r3, [r3, #0]
 801d9f8:	4a34      	ldr	r2, [pc, #208]	@ (801dacc <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 801d9fa:	4293      	cmp	r3, r2
 801d9fc:	d04a      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801d9fe:	687b      	ldr	r3, [r7, #4]
 801da00:	681b      	ldr	r3, [r3, #0]
 801da02:	4a33      	ldr	r2, [pc, #204]	@ (801dad0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 801da04:	4293      	cmp	r3, r2
 801da06:	d045      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da08:	687b      	ldr	r3, [r7, #4]
 801da0a:	681b      	ldr	r3, [r3, #0]
 801da0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801da10:	d040      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da12:	687b      	ldr	r3, [r7, #4]
 801da14:	681b      	ldr	r3, [r3, #0]
 801da16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801da1a:	d03b      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da1c:	687b      	ldr	r3, [r7, #4]
 801da1e:	681b      	ldr	r3, [r3, #0]
 801da20:	4a2e      	ldr	r2, [pc, #184]	@ (801dadc <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 801da22:	4293      	cmp	r3, r2
 801da24:	d036      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da26:	687b      	ldr	r3, [r7, #4]
 801da28:	681b      	ldr	r3, [r3, #0]
 801da2a:	4a2d      	ldr	r2, [pc, #180]	@ (801dae0 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 801da2c:	4293      	cmp	r3, r2
 801da2e:	d031      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da30:	687b      	ldr	r3, [r7, #4]
 801da32:	681b      	ldr	r3, [r3, #0]
 801da34:	4a2b      	ldr	r2, [pc, #172]	@ (801dae4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 801da36:	4293      	cmp	r3, r2
 801da38:	d02c      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da3a:	687b      	ldr	r3, [r7, #4]
 801da3c:	681b      	ldr	r3, [r3, #0]
 801da3e:	4a2a      	ldr	r2, [pc, #168]	@ (801dae8 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 801da40:	4293      	cmp	r3, r2
 801da42:	d027      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da44:	687b      	ldr	r3, [r7, #4]
 801da46:	681b      	ldr	r3, [r3, #0]
 801da48:	4a28      	ldr	r2, [pc, #160]	@ (801daec <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 801da4a:	4293      	cmp	r3, r2
 801da4c:	d022      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da4e:	687b      	ldr	r3, [r7, #4]
 801da50:	681b      	ldr	r3, [r3, #0]
 801da52:	4a27      	ldr	r2, [pc, #156]	@ (801daf0 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 801da54:	4293      	cmp	r3, r2
 801da56:	d01d      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da58:	687b      	ldr	r3, [r7, #4]
 801da5a:	681b      	ldr	r3, [r3, #0]
 801da5c:	4a1d      	ldr	r2, [pc, #116]	@ (801dad4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 801da5e:	4293      	cmp	r3, r2
 801da60:	d018      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da62:	687b      	ldr	r3, [r7, #4]
 801da64:	681b      	ldr	r3, [r3, #0]
 801da66:	4a1c      	ldr	r2, [pc, #112]	@ (801dad8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 801da68:	4293      	cmp	r3, r2
 801da6a:	d013      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da6c:	687b      	ldr	r3, [r7, #4]
 801da6e:	681b      	ldr	r3, [r3, #0]
 801da70:	4a20      	ldr	r2, [pc, #128]	@ (801daf4 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 801da72:	4293      	cmp	r3, r2
 801da74:	d00e      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da76:	687b      	ldr	r3, [r7, #4]
 801da78:	681b      	ldr	r3, [r3, #0]
 801da7a:	4a1f      	ldr	r2, [pc, #124]	@ (801daf8 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 801da7c:	4293      	cmp	r3, r2
 801da7e:	d009      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da80:	687b      	ldr	r3, [r7, #4]
 801da82:	681b      	ldr	r3, [r3, #0]
 801da84:	4a1d      	ldr	r2, [pc, #116]	@ (801dafc <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 801da86:	4293      	cmp	r3, r2
 801da88:	d004      	beq.n	801da94 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 801da8a:	687b      	ldr	r3, [r7, #4]
 801da8c:	681b      	ldr	r3, [r3, #0]
 801da8e:	4a1c      	ldr	r2, [pc, #112]	@ (801db00 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 801da90:	4293      	cmp	r3, r2
 801da92:	d10c      	bne.n	801daae <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801da94:	68bb      	ldr	r3, [r7, #8]
 801da96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801da9a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801da9c:	683b      	ldr	r3, [r7, #0]
 801da9e:	689b      	ldr	r3, [r3, #8]
 801daa0:	68ba      	ldr	r2, [r7, #8]
 801daa2:	4313      	orrs	r3, r2
 801daa4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801daa6:	687b      	ldr	r3, [r7, #4]
 801daa8:	681b      	ldr	r3, [r3, #0]
 801daaa:	68ba      	ldr	r2, [r7, #8]
 801daac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801daae:	687b      	ldr	r3, [r7, #4]
 801dab0:	2201      	movs	r2, #1
 801dab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801dab6:	687b      	ldr	r3, [r7, #4]
 801dab8:	2200      	movs	r2, #0
 801daba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801dabe:	2300      	movs	r3, #0
}
 801dac0:	4618      	mov	r0, r3
 801dac2:	3714      	adds	r7, #20
 801dac4:	46bd      	mov	sp, r7
 801dac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801daca:	4770      	bx	lr
 801dacc:	40012c00 	.word	0x40012c00
 801dad0:	50012c00 	.word	0x50012c00
 801dad4:	40013400 	.word	0x40013400
 801dad8:	50013400 	.word	0x50013400
 801dadc:	40000400 	.word	0x40000400
 801dae0:	50000400 	.word	0x50000400
 801dae4:	40000800 	.word	0x40000800
 801dae8:	50000800 	.word	0x50000800
 801daec:	40000c00 	.word	0x40000c00
 801daf0:	50000c00 	.word	0x50000c00
 801daf4:	40001800 	.word	0x40001800
 801daf8:	50001800 	.word	0x50001800
 801dafc:	40014000 	.word	0x40014000
 801db00:	50014000 	.word	0x50014000

0801db04 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 801db04:	b480      	push	{r7}
 801db06:	b085      	sub	sp, #20
 801db08:	af00      	add	r7, sp, #0
 801db0a:	6078      	str	r0, [r7, #4]
 801db0c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801db0e:	2300      	movs	r3, #0
 801db10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801db12:	687b      	ldr	r3, [r7, #4]
 801db14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801db18:	2b01      	cmp	r3, #1
 801db1a:	d101      	bne.n	801db20 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 801db1c:	2302      	movs	r3, #2
 801db1e:	e07d      	b.n	801dc1c <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 801db20:	687b      	ldr	r3, [r7, #4]
 801db22:	2201      	movs	r2, #1
 801db24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801db28:	68fb      	ldr	r3, [r7, #12]
 801db2a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801db2e:	683b      	ldr	r3, [r7, #0]
 801db30:	68db      	ldr	r3, [r3, #12]
 801db32:	4313      	orrs	r3, r2
 801db34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801db36:	68fb      	ldr	r3, [r7, #12]
 801db38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801db3c:	683b      	ldr	r3, [r7, #0]
 801db3e:	689b      	ldr	r3, [r3, #8]
 801db40:	4313      	orrs	r3, r2
 801db42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801db44:	68fb      	ldr	r3, [r7, #12]
 801db46:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801db4a:	683b      	ldr	r3, [r7, #0]
 801db4c:	685b      	ldr	r3, [r3, #4]
 801db4e:	4313      	orrs	r3, r2
 801db50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801db52:	68fb      	ldr	r3, [r7, #12]
 801db54:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801db58:	683b      	ldr	r3, [r7, #0]
 801db5a:	681b      	ldr	r3, [r3, #0]
 801db5c:	4313      	orrs	r3, r2
 801db5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801db60:	68fb      	ldr	r3, [r7, #12]
 801db62:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801db66:	683b      	ldr	r3, [r7, #0]
 801db68:	691b      	ldr	r3, [r3, #16]
 801db6a:	4313      	orrs	r3, r2
 801db6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801db6e:	68fb      	ldr	r3, [r7, #12]
 801db70:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 801db74:	683b      	ldr	r3, [r7, #0]
 801db76:	695b      	ldr	r3, [r3, #20]
 801db78:	4313      	orrs	r3, r2
 801db7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801db7c:	68fb      	ldr	r3, [r7, #12]
 801db7e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801db82:	683b      	ldr	r3, [r7, #0]
 801db84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801db86:	4313      	orrs	r3, r2
 801db88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801db8a:	68fb      	ldr	r3, [r7, #12]
 801db8c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 801db90:	683b      	ldr	r3, [r7, #0]
 801db92:	699b      	ldr	r3, [r3, #24]
 801db94:	041b      	lsls	r3, r3, #16
 801db96:	4313      	orrs	r3, r2
 801db98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 801db9a:	68fb      	ldr	r3, [r7, #12]
 801db9c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 801dba0:	683b      	ldr	r3, [r7, #0]
 801dba2:	69db      	ldr	r3, [r3, #28]
 801dba4:	4313      	orrs	r3, r2
 801dba6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 801dba8:	687b      	ldr	r3, [r7, #4]
 801dbaa:	681b      	ldr	r3, [r3, #0]
 801dbac:	4a1e      	ldr	r2, [pc, #120]	@ (801dc28 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 801dbae:	4293      	cmp	r3, r2
 801dbb0:	d00e      	beq.n	801dbd0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 801dbb2:	687b      	ldr	r3, [r7, #4]
 801dbb4:	681b      	ldr	r3, [r3, #0]
 801dbb6:	4a1d      	ldr	r2, [pc, #116]	@ (801dc2c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 801dbb8:	4293      	cmp	r3, r2
 801dbba:	d009      	beq.n	801dbd0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 801dbbc:	687b      	ldr	r3, [r7, #4]
 801dbbe:	681b      	ldr	r3, [r3, #0]
 801dbc0:	4a1b      	ldr	r2, [pc, #108]	@ (801dc30 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 801dbc2:	4293      	cmp	r3, r2
 801dbc4:	d004      	beq.n	801dbd0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 801dbc6:	687b      	ldr	r3, [r7, #4]
 801dbc8:	681b      	ldr	r3, [r3, #0]
 801dbca:	4a1a      	ldr	r2, [pc, #104]	@ (801dc34 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 801dbcc:	4293      	cmp	r3, r2
 801dbce:	d11c      	bne.n	801dc0a <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801dbd0:	68fb      	ldr	r3, [r7, #12]
 801dbd2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 801dbd6:	683b      	ldr	r3, [r7, #0]
 801dbd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801dbda:	051b      	lsls	r3, r3, #20
 801dbdc:	4313      	orrs	r3, r2
 801dbde:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801dbe0:	68fb      	ldr	r3, [r7, #12]
 801dbe2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 801dbe6:	683b      	ldr	r3, [r7, #0]
 801dbe8:	6a1b      	ldr	r3, [r3, #32]
 801dbea:	4313      	orrs	r3, r2
 801dbec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801dbee:	68fb      	ldr	r3, [r7, #12]
 801dbf0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 801dbf4:	683b      	ldr	r3, [r7, #0]
 801dbf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801dbf8:	4313      	orrs	r3, r2
 801dbfa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 801dbfc:	68fb      	ldr	r3, [r7, #12]
 801dbfe:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 801dc02:	683b      	ldr	r3, [r7, #0]
 801dc04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801dc06:	4313      	orrs	r3, r2
 801dc08:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801dc0a:	687b      	ldr	r3, [r7, #4]
 801dc0c:	681b      	ldr	r3, [r3, #0]
 801dc0e:	68fa      	ldr	r2, [r7, #12]
 801dc10:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 801dc12:	687b      	ldr	r3, [r7, #4]
 801dc14:	2200      	movs	r2, #0
 801dc16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801dc1a:	2300      	movs	r3, #0
}
 801dc1c:	4618      	mov	r0, r3
 801dc1e:	3714      	adds	r7, #20
 801dc20:	46bd      	mov	sp, r7
 801dc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc26:	4770      	bx	lr
 801dc28:	40012c00 	.word	0x40012c00
 801dc2c:	50012c00 	.word	0x50012c00
 801dc30:	40013400 	.word	0x40013400
 801dc34:	50013400 	.word	0x50013400

0801dc38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801dc38:	b480      	push	{r7}
 801dc3a:	b083      	sub	sp, #12
 801dc3c:	af00      	add	r7, sp, #0
 801dc3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801dc40:	bf00      	nop
 801dc42:	370c      	adds	r7, #12
 801dc44:	46bd      	mov	sp, r7
 801dc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc4a:	4770      	bx	lr

0801dc4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801dc4c:	b480      	push	{r7}
 801dc4e:	b083      	sub	sp, #12
 801dc50:	af00      	add	r7, sp, #0
 801dc52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801dc54:	bf00      	nop
 801dc56:	370c      	adds	r7, #12
 801dc58:	46bd      	mov	sp, r7
 801dc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc5e:	4770      	bx	lr

0801dc60 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801dc60:	b480      	push	{r7}
 801dc62:	b083      	sub	sp, #12
 801dc64:	af00      	add	r7, sp, #0
 801dc66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801dc68:	bf00      	nop
 801dc6a:	370c      	adds	r7, #12
 801dc6c:	46bd      	mov	sp, r7
 801dc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc72:	4770      	bx	lr

0801dc74 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 801dc74:	b480      	push	{r7}
 801dc76:	b083      	sub	sp, #12
 801dc78:	af00      	add	r7, sp, #0
 801dc7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 801dc7c:	bf00      	nop
 801dc7e:	370c      	adds	r7, #12
 801dc80:	46bd      	mov	sp, r7
 801dc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc86:	4770      	bx	lr

0801dc88 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 801dc88:	b480      	push	{r7}
 801dc8a:	b083      	sub	sp, #12
 801dc8c:	af00      	add	r7, sp, #0
 801dc8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 801dc90:	bf00      	nop
 801dc92:	370c      	adds	r7, #12
 801dc94:	46bd      	mov	sp, r7
 801dc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc9a:	4770      	bx	lr

0801dc9c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 801dc9c:	b480      	push	{r7}
 801dc9e:	b083      	sub	sp, #12
 801dca0:	af00      	add	r7, sp, #0
 801dca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 801dca4:	bf00      	nop
 801dca6:	370c      	adds	r7, #12
 801dca8:	46bd      	mov	sp, r7
 801dcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dcae:	4770      	bx	lr

0801dcb0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 801dcb0:	b480      	push	{r7}
 801dcb2:	b083      	sub	sp, #12
 801dcb4:	af00      	add	r7, sp, #0
 801dcb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 801dcb8:	bf00      	nop
 801dcba:	370c      	adds	r7, #12
 801dcbc:	46bd      	mov	sp, r7
 801dcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dcc2:	4770      	bx	lr

0801dcc4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 801dcc4:	b480      	push	{r7}
 801dcc6:	b087      	sub	sp, #28
 801dcc8:	af00      	add	r7, sp, #0
 801dcca:	60f8      	str	r0, [r7, #12]
 801dccc:	60b9      	str	r1, [r7, #8]
 801dcce:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 801dcd0:	68bb      	ldr	r3, [r7, #8]
 801dcd2:	f003 030f 	and.w	r3, r3, #15
 801dcd6:	2204      	movs	r2, #4
 801dcd8:	fa02 f303 	lsl.w	r3, r2, r3
 801dcdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 801dcde:	68fb      	ldr	r3, [r7, #12]
 801dce0:	6a1a      	ldr	r2, [r3, #32]
 801dce2:	697b      	ldr	r3, [r7, #20]
 801dce4:	43db      	mvns	r3, r3
 801dce6:	401a      	ands	r2, r3
 801dce8:	68fb      	ldr	r3, [r7, #12]
 801dcea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 801dcec:	68fb      	ldr	r3, [r7, #12]
 801dcee:	6a1a      	ldr	r2, [r3, #32]
 801dcf0:	68bb      	ldr	r3, [r7, #8]
 801dcf2:	f003 030f 	and.w	r3, r3, #15
 801dcf6:	6879      	ldr	r1, [r7, #4]
 801dcf8:	fa01 f303 	lsl.w	r3, r1, r3
 801dcfc:	431a      	orrs	r2, r3
 801dcfe:	68fb      	ldr	r3, [r7, #12]
 801dd00:	621a      	str	r2, [r3, #32]
}
 801dd02:	bf00      	nop
 801dd04:	371c      	adds	r7, #28
 801dd06:	46bd      	mov	sp, r7
 801dd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd0c:	4770      	bx	lr
	...

0801dd10 <Sensor_Init>:
VL53L4CX_ITConfig_t TOF_ITConfig[4];
bool isTofReady[4];

const uint16_t sensor_address[4] = { 0x54, 0x56, 0x58, 0x5A };

VL53LX_Error Sensor_Init() {
 801dd10:	b580      	push	{r7, lr}
 801dd12:	b086      	sub	sp, #24
 801dd14:	af00      	add	r7, sp, #0
	SENSOR_MUX_XSHUT;
 801dd16:	4b63      	ldr	r3, [pc, #396]	@ (801dea4 <Sensor_Init+0x194>)
 801dd18:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801dd1c:	629a      	str	r2, [r3, #40]	@ 0x28
	SENSOR_XSHUT0_OFF;
 801dd1e:	4b62      	ldr	r3, [pc, #392]	@ (801dea8 <Sensor_Init+0x198>)
 801dd20:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801dd24:	629a      	str	r2, [r3, #40]	@ 0x28
	SENSOR_XSHUT1_OFF;
 801dd26:	4b60      	ldr	r3, [pc, #384]	@ (801dea8 <Sensor_Init+0x198>)
 801dd28:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801dd2c:	629a      	str	r2, [r3, #40]	@ 0x28
	SENSOR_XSHUT2_OFF;
 801dd2e:	4b5d      	ldr	r3, [pc, #372]	@ (801dea4 <Sensor_Init+0x194>)
 801dd30:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 801dd34:	629a      	str	r2, [r3, #40]	@ 0x28
	SENSOR_XSHUT3_OFF;
 801dd36:	4b5b      	ldr	r3, [pc, #364]	@ (801dea4 <Sensor_Init+0x194>)
 801dd38:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801dd3c:	629a      	str	r2, [r3, #40]	@ 0x28

	for (uint8_t i = 0; i < 4; i++) {
 801dd3e:	2300      	movs	r3, #0
 801dd40:	75fb      	strb	r3, [r7, #23]
 801dd42:	e047      	b.n	801ddd4 <Sensor_Init+0xc4>
		switch (i) {
 801dd44:	7dfb      	ldrb	r3, [r7, #23]
 801dd46:	2b03      	cmp	r3, #3
 801dd48:	d81e      	bhi.n	801dd88 <Sensor_Init+0x78>
 801dd4a:	a201      	add	r2, pc, #4	@ (adr r2, 801dd50 <Sensor_Init+0x40>)
 801dd4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dd50:	0801dd61 	.word	0x0801dd61
 801dd54:	0801dd6b 	.word	0x0801dd6b
 801dd58:	0801dd75 	.word	0x0801dd75
 801dd5c:	0801dd7f 	.word	0x0801dd7f
		case 0:
			SENSOR_XSHUT0_ON;
 801dd60:	4b51      	ldr	r3, [pc, #324]	@ (801dea8 <Sensor_Init+0x198>)
 801dd62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801dd66:	619a      	str	r2, [r3, #24]
			break;
 801dd68:	e00e      	b.n	801dd88 <Sensor_Init+0x78>
		case 1:
			SENSOR_XSHUT1_ON;
 801dd6a:	4b4f      	ldr	r3, [pc, #316]	@ (801dea8 <Sensor_Init+0x198>)
 801dd6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801dd70:	619a      	str	r2, [r3, #24]
			break;
 801dd72:	e009      	b.n	801dd88 <Sensor_Init+0x78>
		case 2:
			SENSOR_XSHUT2_ON;
 801dd74:	4b4b      	ldr	r3, [pc, #300]	@ (801dea4 <Sensor_Init+0x194>)
 801dd76:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 801dd7a:	619a      	str	r2, [r3, #24]
			break;
 801dd7c:	e004      	b.n	801dd88 <Sensor_Init+0x78>
		case 3:
			SENSOR_XSHUT3_ON;
 801dd7e:	4b49      	ldr	r3, [pc, #292]	@ (801dea4 <Sensor_Init+0x194>)
 801dd80:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801dd84:	619a      	str	r2, [r3, #24]
			break;
 801dd86:	bf00      	nop
		}
		HAL_Delay(10);
 801dd88:	200a      	movs	r0, #10
 801dd8a:	f7f8 fbeb 	bl	8016564 <HAL_Delay>
		if (VL53L4A2_RANGING_SENSOR_Init(i) != BSP_ERROR_NONE) {
 801dd8e:	7dfb      	ldrb	r3, [r7, #23]
 801dd90:	4618      	mov	r0, r3
 801dd92:	f7e5 fc75 	bl	8003680 <VL53L4A2_RANGING_SENSOR_Init>
 801dd96:	4603      	mov	r3, r0
 801dd98:	2b00      	cmp	r3, #0
 801dd9a:	d006      	beq.n	801ddaa <Sensor_Init+0x9a>
			Custom_LCD_Printf(0, i, "Init Fail %d", i);
 801dd9c:	7df9      	ldrb	r1, [r7, #23]
 801dd9e:	7dfb      	ldrb	r3, [r7, #23]
 801dda0:	4a42      	ldr	r2, [pc, #264]	@ (801deac <Sensor_Init+0x19c>)
 801dda2:	2000      	movs	r0, #0
 801dda4:	f7f6 ff64 	bl	8014c70 <Custom_LCD_Printf>
			continue;
 801dda8:	e011      	b.n	801ddce <Sensor_Init+0xbe>
		}
		if (VL53L4A2_RANGING_SENSOR_SetAddress(i, sensor_address[i]) != BSP_ERROR_NONE) {
 801ddaa:	7dfa      	ldrb	r2, [r7, #23]
 801ddac:	7dfb      	ldrb	r3, [r7, #23]
 801ddae:	4940      	ldr	r1, [pc, #256]	@ (801deb0 <Sensor_Init+0x1a0>)
 801ddb0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801ddb4:	4619      	mov	r1, r3
 801ddb6:	4610      	mov	r0, r2
 801ddb8:	f7e5 fc9e 	bl	80036f8 <VL53L4A2_RANGING_SENSOR_SetAddress>
 801ddbc:	4603      	mov	r3, r0
 801ddbe:	2b00      	cmp	r3, #0
 801ddc0:	d005      	beq.n	801ddce <Sensor_Init+0xbe>
			Custom_LCD_Printf(80, i, "Addr Fail %d", i);
 801ddc2:	7df9      	ldrb	r1, [r7, #23]
 801ddc4:	7dfb      	ldrb	r3, [r7, #23]
 801ddc6:	4a3b      	ldr	r2, [pc, #236]	@ (801deb4 <Sensor_Init+0x1a4>)
 801ddc8:	2050      	movs	r0, #80	@ 0x50
 801ddca:	f7f6 ff51 	bl	8014c70 <Custom_LCD_Printf>
	for (uint8_t i = 0; i < 4; i++) {
 801ddce:	7dfb      	ldrb	r3, [r7, #23]
 801ddd0:	3301      	adds	r3, #1
 801ddd2:	75fb      	strb	r3, [r7, #23]
 801ddd4:	7dfb      	ldrb	r3, [r7, #23]
 801ddd6:	2b03      	cmp	r3, #3
 801ddd8:	d9b4      	bls.n	801dd44 <Sensor_Init+0x34>
		}
	}

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 801ddda:	463b      	mov	r3, r7
 801dddc:	2200      	movs	r2, #0
 801ddde:	601a      	str	r2, [r3, #0]
 801dde0:	605a      	str	r2, [r3, #4]
 801dde2:	609a      	str	r2, [r3, #8]
 801dde4:	60da      	str	r2, [r3, #12]
 801dde6:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = SNR0_Pin;
 801dde8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801ddec:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 801ddee:	4b32      	ldr	r3, [pc, #200]	@ (801deb8 <Sensor_Init+0x1a8>)
 801ddf0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 801ddf2:	2301      	movs	r3, #1
 801ddf4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801ddf6:	2300      	movs	r3, #0
 801ddf8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(SNR0_GPIO_Port, &GPIO_InitStruct);
 801ddfa:	463b      	mov	r3, r7
 801ddfc:	4619      	mov	r1, r3
 801ddfe:	482a      	ldr	r0, [pc, #168]	@ (801dea8 <Sensor_Init+0x198>)
 801de00:	f7f9 fcc4 	bl	801778c <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI11_IRQn, 5, 0);
 801de04:	2200      	movs	r2, #0
 801de06:	2105      	movs	r1, #5
 801de08:	2016      	movs	r0, #22
 801de0a:	f7f9 fbe7 	bl	80175dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI11_IRQn);
 801de0e:	2016      	movs	r0, #22
 801de10:	f7f9 fbfe 	bl	8017610 <HAL_NVIC_EnableIRQ>

	GPIO_InitStruct.Pin = SNR1_Pin;
 801de14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801de18:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 801de1a:	4b27      	ldr	r3, [pc, #156]	@ (801deb8 <Sensor_Init+0x1a8>)
 801de1c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 801de1e:	2301      	movs	r3, #1
 801de20:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801de22:	2300      	movs	r3, #0
 801de24:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(SNR1_GPIO_Port, &GPIO_InitStruct);
 801de26:	463b      	mov	r3, r7
 801de28:	4619      	mov	r1, r3
 801de2a:	481f      	ldr	r0, [pc, #124]	@ (801dea8 <Sensor_Init+0x198>)
 801de2c:	f7f9 fcae 	bl	801778c <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI11_IRQn, 5, 0);
 801de30:	2200      	movs	r2, #0
 801de32:	2105      	movs	r1, #5
 801de34:	2016      	movs	r0, #22
 801de36:	f7f9 fbd1 	bl	80175dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI11_IRQn);
 801de3a:	2016      	movs	r0, #22
 801de3c:	f7f9 fbe8 	bl	8017610 <HAL_NVIC_EnableIRQ>

	GPIO_InitStruct.Pin = SNR2_Pin;
 801de40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801de44:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 801de46:	4b1c      	ldr	r3, [pc, #112]	@ (801deb8 <Sensor_Init+0x1a8>)
 801de48:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 801de4a:	2301      	movs	r3, #1
 801de4c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801de4e:	2300      	movs	r3, #0
 801de50:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(SNR2_GPIO_Port, &GPIO_InitStruct);
 801de52:	463b      	mov	r3, r7
 801de54:	4619      	mov	r1, r3
 801de56:	4813      	ldr	r0, [pc, #76]	@ (801dea4 <Sensor_Init+0x194>)
 801de58:	f7f9 fc98 	bl	801778c <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI11_IRQn, 5, 0);
 801de5c:	2200      	movs	r2, #0
 801de5e:	2105      	movs	r1, #5
 801de60:	2016      	movs	r0, #22
 801de62:	f7f9 fbbb 	bl	80175dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI11_IRQn);
 801de66:	2016      	movs	r0, #22
 801de68:	f7f9 fbd2 	bl	8017610 <HAL_NVIC_EnableIRQ>

	GPIO_InitStruct.Pin = SNR3_Pin;
 801de6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801de70:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 801de72:	4b11      	ldr	r3, [pc, #68]	@ (801deb8 <Sensor_Init+0x1a8>)
 801de74:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 801de76:	2301      	movs	r3, #1
 801de78:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801de7a:	2300      	movs	r3, #0
 801de7c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(SNR3_GPIO_Port, &GPIO_InitStruct);
 801de7e:	463b      	mov	r3, r7
 801de80:	4619      	mov	r1, r3
 801de82:	4808      	ldr	r0, [pc, #32]	@ (801dea4 <Sensor_Init+0x194>)
 801de84:	f7f9 fc82 	bl	801778c <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI11_IRQn, 5, 0);
 801de88:	2200      	movs	r2, #0
 801de8a:	2105      	movs	r1, #5
 801de8c:	2016      	movs	r0, #22
 801de8e:	f7f9 fba5 	bl	80175dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI11_IRQn);
 801de92:	2016      	movs	r0, #22
 801de94:	f7f9 fbbc 	bl	8017610 <HAL_NVIC_EnableIRQ>

	return VL53L4CX_OK;
 801de98:	2300      	movs	r3, #0
}
 801de9a:	4618      	mov	r0, r3
 801de9c:	3718      	adds	r7, #24
 801de9e:	46bd      	mov	sp, r7
 801dea0:	bd80      	pop	{r7, pc}
 801dea2:	bf00      	nop
 801dea4:	42020000 	.word	0x42020000
 801dea8:	42020800 	.word	0x42020800
 801deac:	08020da4 	.word	0x08020da4
 801deb0:	08027c80 	.word	0x08027c80
 801deb4:	08020db4 	.word	0x08020db4
 801deb8:	10210000 	.word	0x10210000

0801debc <Sensor_Start>:

void Sensor_Start() {
 801debc:	b580      	push	{r7, lr}
 801debe:	af00      	add	r7, sp, #0
	VL53L4A2_RANGING_SENSOR_Start(0, RS_MODE_ASYNC_CONTINUOUS);
 801dec0:	2103      	movs	r1, #3
 801dec2:	2000      	movs	r0, #0
 801dec4:	f7e5 fbf0 	bl	80036a8 <VL53L4A2_RANGING_SENSOR_Start>
	VL53L4A2_RANGING_SENSOR_Start(1, RS_MODE_ASYNC_CONTINUOUS);
 801dec8:	2103      	movs	r1, #3
 801deca:	2001      	movs	r0, #1
 801decc:	f7e5 fbec 	bl	80036a8 <VL53L4A2_RANGING_SENSOR_Start>
	VL53L4A2_RANGING_SENSOR_Start(2, RS_MODE_ASYNC_CONTINUOUS);
 801ded0:	2103      	movs	r1, #3
 801ded2:	2002      	movs	r0, #2
 801ded4:	f7e5 fbe8 	bl	80036a8 <VL53L4A2_RANGING_SENSOR_Start>
	VL53L4A2_RANGING_SENSOR_Start(3, RS_MODE_ASYNC_CONTINUOUS);
 801ded8:	2103      	movs	r1, #3
 801deda:	2003      	movs	r0, #3
 801dedc:	f7e5 fbe4 	bl	80036a8 <VL53L4A2_RANGING_SENSOR_Start>
}
 801dee0:	bf00      	nop
 801dee2:	bd80      	pop	{r7, pc}

0801dee4 <malloc>:
 801dee4:	4b02      	ldr	r3, [pc, #8]	@ (801def0 <malloc+0xc>)
 801dee6:	4601      	mov	r1, r0
 801dee8:	6818      	ldr	r0, [r3, #0]
 801deea:	f000 b82d 	b.w	801df48 <_malloc_r>
 801deee:	bf00      	nop
 801def0:	20000110 	.word	0x20000110

0801def4 <free>:
 801def4:	4b02      	ldr	r3, [pc, #8]	@ (801df00 <free+0xc>)
 801def6:	4601      	mov	r1, r0
 801def8:	6818      	ldr	r0, [r3, #0]
 801defa:	f001 bd6f 	b.w	801f9dc <_free_r>
 801defe:	bf00      	nop
 801df00:	20000110 	.word	0x20000110

0801df04 <sbrk_aligned>:
 801df04:	b570      	push	{r4, r5, r6, lr}
 801df06:	4e0f      	ldr	r6, [pc, #60]	@ (801df44 <sbrk_aligned+0x40>)
 801df08:	460c      	mov	r4, r1
 801df0a:	4605      	mov	r5, r0
 801df0c:	6831      	ldr	r1, [r6, #0]
 801df0e:	b911      	cbnz	r1, 801df16 <sbrk_aligned+0x12>
 801df10:	f000 fe9a 	bl	801ec48 <_sbrk_r>
 801df14:	6030      	str	r0, [r6, #0]
 801df16:	4621      	mov	r1, r4
 801df18:	4628      	mov	r0, r5
 801df1a:	f000 fe95 	bl	801ec48 <_sbrk_r>
 801df1e:	1c43      	adds	r3, r0, #1
 801df20:	d103      	bne.n	801df2a <sbrk_aligned+0x26>
 801df22:	f04f 34ff 	mov.w	r4, #4294967295
 801df26:	4620      	mov	r0, r4
 801df28:	bd70      	pop	{r4, r5, r6, pc}
 801df2a:	1cc4      	adds	r4, r0, #3
 801df2c:	f024 0403 	bic.w	r4, r4, #3
 801df30:	42a0      	cmp	r0, r4
 801df32:	d0f8      	beq.n	801df26 <sbrk_aligned+0x22>
 801df34:	1a21      	subs	r1, r4, r0
 801df36:	4628      	mov	r0, r5
 801df38:	f000 fe86 	bl	801ec48 <_sbrk_r>
 801df3c:	3001      	adds	r0, #1
 801df3e:	d1f2      	bne.n	801df26 <sbrk_aligned+0x22>
 801df40:	e7ef      	b.n	801df22 <sbrk_aligned+0x1e>
 801df42:	bf00      	nop
 801df44:	20007e70 	.word	0x20007e70

0801df48 <_malloc_r>:
 801df48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801df4c:	1ccd      	adds	r5, r1, #3
 801df4e:	4606      	mov	r6, r0
 801df50:	f025 0503 	bic.w	r5, r5, #3
 801df54:	3508      	adds	r5, #8
 801df56:	2d0c      	cmp	r5, #12
 801df58:	bf38      	it	cc
 801df5a:	250c      	movcc	r5, #12
 801df5c:	2d00      	cmp	r5, #0
 801df5e:	db01      	blt.n	801df64 <_malloc_r+0x1c>
 801df60:	42a9      	cmp	r1, r5
 801df62:	d904      	bls.n	801df6e <_malloc_r+0x26>
 801df64:	230c      	movs	r3, #12
 801df66:	6033      	str	r3, [r6, #0]
 801df68:	2000      	movs	r0, #0
 801df6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801df6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801e044 <_malloc_r+0xfc>
 801df72:	f000 f869 	bl	801e048 <__malloc_lock>
 801df76:	f8d8 3000 	ldr.w	r3, [r8]
 801df7a:	461c      	mov	r4, r3
 801df7c:	bb44      	cbnz	r4, 801dfd0 <_malloc_r+0x88>
 801df7e:	4629      	mov	r1, r5
 801df80:	4630      	mov	r0, r6
 801df82:	f7ff ffbf 	bl	801df04 <sbrk_aligned>
 801df86:	1c43      	adds	r3, r0, #1
 801df88:	4604      	mov	r4, r0
 801df8a:	d158      	bne.n	801e03e <_malloc_r+0xf6>
 801df8c:	f8d8 4000 	ldr.w	r4, [r8]
 801df90:	4627      	mov	r7, r4
 801df92:	2f00      	cmp	r7, #0
 801df94:	d143      	bne.n	801e01e <_malloc_r+0xd6>
 801df96:	2c00      	cmp	r4, #0
 801df98:	d04b      	beq.n	801e032 <_malloc_r+0xea>
 801df9a:	6823      	ldr	r3, [r4, #0]
 801df9c:	4639      	mov	r1, r7
 801df9e:	4630      	mov	r0, r6
 801dfa0:	eb04 0903 	add.w	r9, r4, r3
 801dfa4:	f000 fe50 	bl	801ec48 <_sbrk_r>
 801dfa8:	4581      	cmp	r9, r0
 801dfaa:	d142      	bne.n	801e032 <_malloc_r+0xea>
 801dfac:	6821      	ldr	r1, [r4, #0]
 801dfae:	4630      	mov	r0, r6
 801dfb0:	1a6d      	subs	r5, r5, r1
 801dfb2:	4629      	mov	r1, r5
 801dfb4:	f7ff ffa6 	bl	801df04 <sbrk_aligned>
 801dfb8:	3001      	adds	r0, #1
 801dfba:	d03a      	beq.n	801e032 <_malloc_r+0xea>
 801dfbc:	6823      	ldr	r3, [r4, #0]
 801dfbe:	442b      	add	r3, r5
 801dfc0:	6023      	str	r3, [r4, #0]
 801dfc2:	f8d8 3000 	ldr.w	r3, [r8]
 801dfc6:	685a      	ldr	r2, [r3, #4]
 801dfc8:	bb62      	cbnz	r2, 801e024 <_malloc_r+0xdc>
 801dfca:	f8c8 7000 	str.w	r7, [r8]
 801dfce:	e00f      	b.n	801dff0 <_malloc_r+0xa8>
 801dfd0:	6822      	ldr	r2, [r4, #0]
 801dfd2:	1b52      	subs	r2, r2, r5
 801dfd4:	d420      	bmi.n	801e018 <_malloc_r+0xd0>
 801dfd6:	2a0b      	cmp	r2, #11
 801dfd8:	d917      	bls.n	801e00a <_malloc_r+0xc2>
 801dfda:	1961      	adds	r1, r4, r5
 801dfdc:	42a3      	cmp	r3, r4
 801dfde:	6025      	str	r5, [r4, #0]
 801dfe0:	bf18      	it	ne
 801dfe2:	6059      	strne	r1, [r3, #4]
 801dfe4:	6863      	ldr	r3, [r4, #4]
 801dfe6:	bf08      	it	eq
 801dfe8:	f8c8 1000 	streq.w	r1, [r8]
 801dfec:	5162      	str	r2, [r4, r5]
 801dfee:	604b      	str	r3, [r1, #4]
 801dff0:	4630      	mov	r0, r6
 801dff2:	f000 f82f 	bl	801e054 <__malloc_unlock>
 801dff6:	f104 000b 	add.w	r0, r4, #11
 801dffa:	1d23      	adds	r3, r4, #4
 801dffc:	f020 0007 	bic.w	r0, r0, #7
 801e000:	1ac2      	subs	r2, r0, r3
 801e002:	bf1c      	itt	ne
 801e004:	1a1b      	subne	r3, r3, r0
 801e006:	50a3      	strne	r3, [r4, r2]
 801e008:	e7af      	b.n	801df6a <_malloc_r+0x22>
 801e00a:	6862      	ldr	r2, [r4, #4]
 801e00c:	42a3      	cmp	r3, r4
 801e00e:	bf0c      	ite	eq
 801e010:	f8c8 2000 	streq.w	r2, [r8]
 801e014:	605a      	strne	r2, [r3, #4]
 801e016:	e7eb      	b.n	801dff0 <_malloc_r+0xa8>
 801e018:	4623      	mov	r3, r4
 801e01a:	6864      	ldr	r4, [r4, #4]
 801e01c:	e7ae      	b.n	801df7c <_malloc_r+0x34>
 801e01e:	463c      	mov	r4, r7
 801e020:	687f      	ldr	r7, [r7, #4]
 801e022:	e7b6      	b.n	801df92 <_malloc_r+0x4a>
 801e024:	461a      	mov	r2, r3
 801e026:	685b      	ldr	r3, [r3, #4]
 801e028:	42a3      	cmp	r3, r4
 801e02a:	d1fb      	bne.n	801e024 <_malloc_r+0xdc>
 801e02c:	2300      	movs	r3, #0
 801e02e:	6053      	str	r3, [r2, #4]
 801e030:	e7de      	b.n	801dff0 <_malloc_r+0xa8>
 801e032:	230c      	movs	r3, #12
 801e034:	4630      	mov	r0, r6
 801e036:	6033      	str	r3, [r6, #0]
 801e038:	f000 f80c 	bl	801e054 <__malloc_unlock>
 801e03c:	e794      	b.n	801df68 <_malloc_r+0x20>
 801e03e:	6005      	str	r5, [r0, #0]
 801e040:	e7d6      	b.n	801dff0 <_malloc_r+0xa8>
 801e042:	bf00      	nop
 801e044:	20007e74 	.word	0x20007e74

0801e048 <__malloc_lock>:
 801e048:	4801      	ldr	r0, [pc, #4]	@ (801e050 <__malloc_lock+0x8>)
 801e04a:	f000 be4a 	b.w	801ece2 <__retarget_lock_acquire_recursive>
 801e04e:	bf00      	nop
 801e050:	20007fb8 	.word	0x20007fb8

0801e054 <__malloc_unlock>:
 801e054:	4801      	ldr	r0, [pc, #4]	@ (801e05c <__malloc_unlock+0x8>)
 801e056:	f000 be45 	b.w	801ece4 <__retarget_lock_release_recursive>
 801e05a:	bf00      	nop
 801e05c:	20007fb8 	.word	0x20007fb8

0801e060 <__cvt>:
 801e060:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e064:	ec57 6b10 	vmov	r6, r7, d0
 801e068:	2f00      	cmp	r7, #0
 801e06a:	460c      	mov	r4, r1
 801e06c:	4619      	mov	r1, r3
 801e06e:	463b      	mov	r3, r7
 801e070:	bfb4      	ite	lt
 801e072:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801e076:	2300      	movge	r3, #0
 801e078:	4691      	mov	r9, r2
 801e07a:	bfbf      	itttt	lt
 801e07c:	4632      	movlt	r2, r6
 801e07e:	461f      	movlt	r7, r3
 801e080:	232d      	movlt	r3, #45	@ 0x2d
 801e082:	4616      	movlt	r6, r2
 801e084:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801e088:	700b      	strb	r3, [r1, #0]
 801e08a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801e08c:	f023 0820 	bic.w	r8, r3, #32
 801e090:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801e094:	d005      	beq.n	801e0a2 <__cvt+0x42>
 801e096:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801e09a:	d100      	bne.n	801e09e <__cvt+0x3e>
 801e09c:	3401      	adds	r4, #1
 801e09e:	2102      	movs	r1, #2
 801e0a0:	e000      	b.n	801e0a4 <__cvt+0x44>
 801e0a2:	2103      	movs	r1, #3
 801e0a4:	ab03      	add	r3, sp, #12
 801e0a6:	4622      	mov	r2, r4
 801e0a8:	9301      	str	r3, [sp, #4]
 801e0aa:	ab02      	add	r3, sp, #8
 801e0ac:	ec47 6b10 	vmov	d0, r6, r7
 801e0b0:	9300      	str	r3, [sp, #0]
 801e0b2:	4653      	mov	r3, sl
 801e0b4:	f000 fec0 	bl	801ee38 <_dtoa_r>
 801e0b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801e0bc:	4605      	mov	r5, r0
 801e0be:	d119      	bne.n	801e0f4 <__cvt+0x94>
 801e0c0:	f019 0f01 	tst.w	r9, #1
 801e0c4:	d00e      	beq.n	801e0e4 <__cvt+0x84>
 801e0c6:	eb00 0904 	add.w	r9, r0, r4
 801e0ca:	2200      	movs	r2, #0
 801e0cc:	2300      	movs	r3, #0
 801e0ce:	4630      	mov	r0, r6
 801e0d0:	4639      	mov	r1, r7
 801e0d2:	f7e2 fd0d 	bl	8000af0 <__aeabi_dcmpeq>
 801e0d6:	b108      	cbz	r0, 801e0dc <__cvt+0x7c>
 801e0d8:	f8cd 900c 	str.w	r9, [sp, #12]
 801e0dc:	2230      	movs	r2, #48	@ 0x30
 801e0de:	9b03      	ldr	r3, [sp, #12]
 801e0e0:	454b      	cmp	r3, r9
 801e0e2:	d31e      	bcc.n	801e122 <__cvt+0xc2>
 801e0e4:	9b03      	ldr	r3, [sp, #12]
 801e0e6:	4628      	mov	r0, r5
 801e0e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e0ea:	1b5b      	subs	r3, r3, r5
 801e0ec:	6013      	str	r3, [r2, #0]
 801e0ee:	b004      	add	sp, #16
 801e0f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e0f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801e0f8:	eb00 0904 	add.w	r9, r0, r4
 801e0fc:	d1e5      	bne.n	801e0ca <__cvt+0x6a>
 801e0fe:	7803      	ldrb	r3, [r0, #0]
 801e100:	2b30      	cmp	r3, #48	@ 0x30
 801e102:	d10a      	bne.n	801e11a <__cvt+0xba>
 801e104:	2200      	movs	r2, #0
 801e106:	2300      	movs	r3, #0
 801e108:	4630      	mov	r0, r6
 801e10a:	4639      	mov	r1, r7
 801e10c:	f7e2 fcf0 	bl	8000af0 <__aeabi_dcmpeq>
 801e110:	b918      	cbnz	r0, 801e11a <__cvt+0xba>
 801e112:	f1c4 0401 	rsb	r4, r4, #1
 801e116:	f8ca 4000 	str.w	r4, [sl]
 801e11a:	f8da 3000 	ldr.w	r3, [sl]
 801e11e:	4499      	add	r9, r3
 801e120:	e7d3      	b.n	801e0ca <__cvt+0x6a>
 801e122:	1c59      	adds	r1, r3, #1
 801e124:	9103      	str	r1, [sp, #12]
 801e126:	701a      	strb	r2, [r3, #0]
 801e128:	e7d9      	b.n	801e0de <__cvt+0x7e>

0801e12a <__exponent>:
 801e12a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e12c:	2900      	cmp	r1, #0
 801e12e:	7002      	strb	r2, [r0, #0]
 801e130:	bfba      	itte	lt
 801e132:	4249      	neglt	r1, r1
 801e134:	232d      	movlt	r3, #45	@ 0x2d
 801e136:	232b      	movge	r3, #43	@ 0x2b
 801e138:	2909      	cmp	r1, #9
 801e13a:	7043      	strb	r3, [r0, #1]
 801e13c:	dd28      	ble.n	801e190 <__exponent+0x66>
 801e13e:	f10d 0307 	add.w	r3, sp, #7
 801e142:	270a      	movs	r7, #10
 801e144:	461d      	mov	r5, r3
 801e146:	461a      	mov	r2, r3
 801e148:	3b01      	subs	r3, #1
 801e14a:	fbb1 f6f7 	udiv	r6, r1, r7
 801e14e:	fb07 1416 	mls	r4, r7, r6, r1
 801e152:	3430      	adds	r4, #48	@ 0x30
 801e154:	f802 4c01 	strb.w	r4, [r2, #-1]
 801e158:	460c      	mov	r4, r1
 801e15a:	4631      	mov	r1, r6
 801e15c:	2c63      	cmp	r4, #99	@ 0x63
 801e15e:	dcf2      	bgt.n	801e146 <__exponent+0x1c>
 801e160:	3130      	adds	r1, #48	@ 0x30
 801e162:	1e94      	subs	r4, r2, #2
 801e164:	f803 1c01 	strb.w	r1, [r3, #-1]
 801e168:	1c41      	adds	r1, r0, #1
 801e16a:	4623      	mov	r3, r4
 801e16c:	42ab      	cmp	r3, r5
 801e16e:	d30a      	bcc.n	801e186 <__exponent+0x5c>
 801e170:	f10d 0309 	add.w	r3, sp, #9
 801e174:	1a9b      	subs	r3, r3, r2
 801e176:	42ac      	cmp	r4, r5
 801e178:	bf88      	it	hi
 801e17a:	2300      	movhi	r3, #0
 801e17c:	3302      	adds	r3, #2
 801e17e:	4403      	add	r3, r0
 801e180:	1a18      	subs	r0, r3, r0
 801e182:	b003      	add	sp, #12
 801e184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e186:	f813 6b01 	ldrb.w	r6, [r3], #1
 801e18a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801e18e:	e7ed      	b.n	801e16c <__exponent+0x42>
 801e190:	2330      	movs	r3, #48	@ 0x30
 801e192:	3130      	adds	r1, #48	@ 0x30
 801e194:	7083      	strb	r3, [r0, #2]
 801e196:	1d03      	adds	r3, r0, #4
 801e198:	70c1      	strb	r1, [r0, #3]
 801e19a:	e7f1      	b.n	801e180 <__exponent+0x56>

0801e19c <_printf_float>:
 801e19c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e1a0:	b08d      	sub	sp, #52	@ 0x34
 801e1a2:	460c      	mov	r4, r1
 801e1a4:	4616      	mov	r6, r2
 801e1a6:	461f      	mov	r7, r3
 801e1a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801e1ac:	4605      	mov	r5, r0
 801e1ae:	f000 fd13 	bl	801ebd8 <_localeconv_r>
 801e1b2:	6803      	ldr	r3, [r0, #0]
 801e1b4:	4618      	mov	r0, r3
 801e1b6:	9304      	str	r3, [sp, #16]
 801e1b8:	f7e2 f86e 	bl	8000298 <strlen>
 801e1bc:	2300      	movs	r3, #0
 801e1be:	9005      	str	r0, [sp, #20]
 801e1c0:	930a      	str	r3, [sp, #40]	@ 0x28
 801e1c2:	f8d8 3000 	ldr.w	r3, [r8]
 801e1c6:	f894 a018 	ldrb.w	sl, [r4, #24]
 801e1ca:	3307      	adds	r3, #7
 801e1cc:	f8d4 b000 	ldr.w	fp, [r4]
 801e1d0:	f023 0307 	bic.w	r3, r3, #7
 801e1d4:	f103 0208 	add.w	r2, r3, #8
 801e1d8:	f8c8 2000 	str.w	r2, [r8]
 801e1dc:	f04f 32ff 	mov.w	r2, #4294967295
 801e1e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 801e1e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801e1e8:	f8cd 8018 	str.w	r8, [sp, #24]
 801e1ec:	9307      	str	r3, [sp, #28]
 801e1ee:	4b9d      	ldr	r3, [pc, #628]	@ (801e464 <_printf_float+0x2c8>)
 801e1f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801e1f4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801e1f8:	f7e2 fcac 	bl	8000b54 <__aeabi_dcmpun>
 801e1fc:	bb70      	cbnz	r0, 801e25c <_printf_float+0xc0>
 801e1fe:	f04f 32ff 	mov.w	r2, #4294967295
 801e202:	4b98      	ldr	r3, [pc, #608]	@ (801e464 <_printf_float+0x2c8>)
 801e204:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801e208:	f7e2 fc86 	bl	8000b18 <__aeabi_dcmple>
 801e20c:	bb30      	cbnz	r0, 801e25c <_printf_float+0xc0>
 801e20e:	2200      	movs	r2, #0
 801e210:	2300      	movs	r3, #0
 801e212:	4640      	mov	r0, r8
 801e214:	4649      	mov	r1, r9
 801e216:	f7e2 fc75 	bl	8000b04 <__aeabi_dcmplt>
 801e21a:	b110      	cbz	r0, 801e222 <_printf_float+0x86>
 801e21c:	232d      	movs	r3, #45	@ 0x2d
 801e21e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e222:	4a91      	ldr	r2, [pc, #580]	@ (801e468 <_printf_float+0x2cc>)
 801e224:	4b91      	ldr	r3, [pc, #580]	@ (801e46c <_printf_float+0x2d0>)
 801e226:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801e22a:	bf8c      	ite	hi
 801e22c:	4690      	movhi	r8, r2
 801e22e:	4698      	movls	r8, r3
 801e230:	2303      	movs	r3, #3
 801e232:	f04f 0900 	mov.w	r9, #0
 801e236:	6123      	str	r3, [r4, #16]
 801e238:	f02b 0304 	bic.w	r3, fp, #4
 801e23c:	6023      	str	r3, [r4, #0]
 801e23e:	4633      	mov	r3, r6
 801e240:	aa0b      	add	r2, sp, #44	@ 0x2c
 801e242:	4621      	mov	r1, r4
 801e244:	4628      	mov	r0, r5
 801e246:	9700      	str	r7, [sp, #0]
 801e248:	f000 f9d2 	bl	801e5f0 <_printf_common>
 801e24c:	3001      	adds	r0, #1
 801e24e:	f040 808d 	bne.w	801e36c <_printf_float+0x1d0>
 801e252:	f04f 30ff 	mov.w	r0, #4294967295
 801e256:	b00d      	add	sp, #52	@ 0x34
 801e258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e25c:	4642      	mov	r2, r8
 801e25e:	464b      	mov	r3, r9
 801e260:	4640      	mov	r0, r8
 801e262:	4649      	mov	r1, r9
 801e264:	f7e2 fc76 	bl	8000b54 <__aeabi_dcmpun>
 801e268:	b140      	cbz	r0, 801e27c <_printf_float+0xe0>
 801e26a:	464b      	mov	r3, r9
 801e26c:	4a80      	ldr	r2, [pc, #512]	@ (801e470 <_printf_float+0x2d4>)
 801e26e:	2b00      	cmp	r3, #0
 801e270:	bfbc      	itt	lt
 801e272:	232d      	movlt	r3, #45	@ 0x2d
 801e274:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801e278:	4b7e      	ldr	r3, [pc, #504]	@ (801e474 <_printf_float+0x2d8>)
 801e27a:	e7d4      	b.n	801e226 <_printf_float+0x8a>
 801e27c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801e280:	6863      	ldr	r3, [r4, #4]
 801e282:	9206      	str	r2, [sp, #24]
 801e284:	1c5a      	adds	r2, r3, #1
 801e286:	d13b      	bne.n	801e300 <_printf_float+0x164>
 801e288:	2306      	movs	r3, #6
 801e28a:	6063      	str	r3, [r4, #4]
 801e28c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801e290:	2300      	movs	r3, #0
 801e292:	4628      	mov	r0, r5
 801e294:	6022      	str	r2, [r4, #0]
 801e296:	9303      	str	r3, [sp, #12]
 801e298:	ab0a      	add	r3, sp, #40	@ 0x28
 801e29a:	e9cd a301 	strd	sl, r3, [sp, #4]
 801e29e:	ab09      	add	r3, sp, #36	@ 0x24
 801e2a0:	ec49 8b10 	vmov	d0, r8, r9
 801e2a4:	9300      	str	r3, [sp, #0]
 801e2a6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801e2aa:	6861      	ldr	r1, [r4, #4]
 801e2ac:	f7ff fed8 	bl	801e060 <__cvt>
 801e2b0:	9b06      	ldr	r3, [sp, #24]
 801e2b2:	4680      	mov	r8, r0
 801e2b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801e2b6:	2b47      	cmp	r3, #71	@ 0x47
 801e2b8:	d129      	bne.n	801e30e <_printf_float+0x172>
 801e2ba:	1cc8      	adds	r0, r1, #3
 801e2bc:	db02      	blt.n	801e2c4 <_printf_float+0x128>
 801e2be:	6863      	ldr	r3, [r4, #4]
 801e2c0:	4299      	cmp	r1, r3
 801e2c2:	dd41      	ble.n	801e348 <_printf_float+0x1ac>
 801e2c4:	f1aa 0a02 	sub.w	sl, sl, #2
 801e2c8:	fa5f fa8a 	uxtb.w	sl, sl
 801e2cc:	3901      	subs	r1, #1
 801e2ce:	4652      	mov	r2, sl
 801e2d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801e2d4:	9109      	str	r1, [sp, #36]	@ 0x24
 801e2d6:	f7ff ff28 	bl	801e12a <__exponent>
 801e2da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e2dc:	4681      	mov	r9, r0
 801e2de:	1813      	adds	r3, r2, r0
 801e2e0:	2a01      	cmp	r2, #1
 801e2e2:	6123      	str	r3, [r4, #16]
 801e2e4:	dc02      	bgt.n	801e2ec <_printf_float+0x150>
 801e2e6:	6822      	ldr	r2, [r4, #0]
 801e2e8:	07d2      	lsls	r2, r2, #31
 801e2ea:	d501      	bpl.n	801e2f0 <_printf_float+0x154>
 801e2ec:	3301      	adds	r3, #1
 801e2ee:	6123      	str	r3, [r4, #16]
 801e2f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801e2f4:	2b00      	cmp	r3, #0
 801e2f6:	d0a2      	beq.n	801e23e <_printf_float+0xa2>
 801e2f8:	232d      	movs	r3, #45	@ 0x2d
 801e2fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e2fe:	e79e      	b.n	801e23e <_printf_float+0xa2>
 801e300:	9a06      	ldr	r2, [sp, #24]
 801e302:	2a47      	cmp	r2, #71	@ 0x47
 801e304:	d1c2      	bne.n	801e28c <_printf_float+0xf0>
 801e306:	2b00      	cmp	r3, #0
 801e308:	d1c0      	bne.n	801e28c <_printf_float+0xf0>
 801e30a:	2301      	movs	r3, #1
 801e30c:	e7bd      	b.n	801e28a <_printf_float+0xee>
 801e30e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801e312:	d9db      	bls.n	801e2cc <_printf_float+0x130>
 801e314:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801e318:	d118      	bne.n	801e34c <_printf_float+0x1b0>
 801e31a:	2900      	cmp	r1, #0
 801e31c:	6863      	ldr	r3, [r4, #4]
 801e31e:	dd0b      	ble.n	801e338 <_printf_float+0x19c>
 801e320:	6121      	str	r1, [r4, #16]
 801e322:	b913      	cbnz	r3, 801e32a <_printf_float+0x18e>
 801e324:	6822      	ldr	r2, [r4, #0]
 801e326:	07d0      	lsls	r0, r2, #31
 801e328:	d502      	bpl.n	801e330 <_printf_float+0x194>
 801e32a:	3301      	adds	r3, #1
 801e32c:	440b      	add	r3, r1
 801e32e:	6123      	str	r3, [r4, #16]
 801e330:	f04f 0900 	mov.w	r9, #0
 801e334:	65a1      	str	r1, [r4, #88]	@ 0x58
 801e336:	e7db      	b.n	801e2f0 <_printf_float+0x154>
 801e338:	b913      	cbnz	r3, 801e340 <_printf_float+0x1a4>
 801e33a:	6822      	ldr	r2, [r4, #0]
 801e33c:	07d2      	lsls	r2, r2, #31
 801e33e:	d501      	bpl.n	801e344 <_printf_float+0x1a8>
 801e340:	3302      	adds	r3, #2
 801e342:	e7f4      	b.n	801e32e <_printf_float+0x192>
 801e344:	2301      	movs	r3, #1
 801e346:	e7f2      	b.n	801e32e <_printf_float+0x192>
 801e348:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801e34c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e34e:	4299      	cmp	r1, r3
 801e350:	db05      	blt.n	801e35e <_printf_float+0x1c2>
 801e352:	6823      	ldr	r3, [r4, #0]
 801e354:	6121      	str	r1, [r4, #16]
 801e356:	07d8      	lsls	r0, r3, #31
 801e358:	d5ea      	bpl.n	801e330 <_printf_float+0x194>
 801e35a:	1c4b      	adds	r3, r1, #1
 801e35c:	e7e7      	b.n	801e32e <_printf_float+0x192>
 801e35e:	2900      	cmp	r1, #0
 801e360:	bfd4      	ite	le
 801e362:	f1c1 0202 	rsble	r2, r1, #2
 801e366:	2201      	movgt	r2, #1
 801e368:	4413      	add	r3, r2
 801e36a:	e7e0      	b.n	801e32e <_printf_float+0x192>
 801e36c:	6823      	ldr	r3, [r4, #0]
 801e36e:	055a      	lsls	r2, r3, #21
 801e370:	d407      	bmi.n	801e382 <_printf_float+0x1e6>
 801e372:	6923      	ldr	r3, [r4, #16]
 801e374:	4642      	mov	r2, r8
 801e376:	4631      	mov	r1, r6
 801e378:	4628      	mov	r0, r5
 801e37a:	47b8      	blx	r7
 801e37c:	3001      	adds	r0, #1
 801e37e:	d12b      	bne.n	801e3d8 <_printf_float+0x23c>
 801e380:	e767      	b.n	801e252 <_printf_float+0xb6>
 801e382:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801e386:	f240 80dd 	bls.w	801e544 <_printf_float+0x3a8>
 801e38a:	2200      	movs	r2, #0
 801e38c:	2300      	movs	r3, #0
 801e38e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801e392:	f7e2 fbad 	bl	8000af0 <__aeabi_dcmpeq>
 801e396:	2800      	cmp	r0, #0
 801e398:	d033      	beq.n	801e402 <_printf_float+0x266>
 801e39a:	2301      	movs	r3, #1
 801e39c:	4a36      	ldr	r2, [pc, #216]	@ (801e478 <_printf_float+0x2dc>)
 801e39e:	4631      	mov	r1, r6
 801e3a0:	4628      	mov	r0, r5
 801e3a2:	47b8      	blx	r7
 801e3a4:	3001      	adds	r0, #1
 801e3a6:	f43f af54 	beq.w	801e252 <_printf_float+0xb6>
 801e3aa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801e3ae:	4543      	cmp	r3, r8
 801e3b0:	db02      	blt.n	801e3b8 <_printf_float+0x21c>
 801e3b2:	6823      	ldr	r3, [r4, #0]
 801e3b4:	07d8      	lsls	r0, r3, #31
 801e3b6:	d50f      	bpl.n	801e3d8 <_printf_float+0x23c>
 801e3b8:	4631      	mov	r1, r6
 801e3ba:	4628      	mov	r0, r5
 801e3bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e3c0:	47b8      	blx	r7
 801e3c2:	3001      	adds	r0, #1
 801e3c4:	f43f af45 	beq.w	801e252 <_printf_float+0xb6>
 801e3c8:	f04f 0900 	mov.w	r9, #0
 801e3cc:	f108 38ff 	add.w	r8, r8, #4294967295
 801e3d0:	f104 0a1a 	add.w	sl, r4, #26
 801e3d4:	45c8      	cmp	r8, r9
 801e3d6:	dc09      	bgt.n	801e3ec <_printf_float+0x250>
 801e3d8:	6823      	ldr	r3, [r4, #0]
 801e3da:	079b      	lsls	r3, r3, #30
 801e3dc:	f100 8103 	bmi.w	801e5e6 <_printf_float+0x44a>
 801e3e0:	68e0      	ldr	r0, [r4, #12]
 801e3e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e3e4:	4298      	cmp	r0, r3
 801e3e6:	bfb8      	it	lt
 801e3e8:	4618      	movlt	r0, r3
 801e3ea:	e734      	b.n	801e256 <_printf_float+0xba>
 801e3ec:	2301      	movs	r3, #1
 801e3ee:	4652      	mov	r2, sl
 801e3f0:	4631      	mov	r1, r6
 801e3f2:	4628      	mov	r0, r5
 801e3f4:	47b8      	blx	r7
 801e3f6:	3001      	adds	r0, #1
 801e3f8:	f43f af2b 	beq.w	801e252 <_printf_float+0xb6>
 801e3fc:	f109 0901 	add.w	r9, r9, #1
 801e400:	e7e8      	b.n	801e3d4 <_printf_float+0x238>
 801e402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e404:	2b00      	cmp	r3, #0
 801e406:	dc39      	bgt.n	801e47c <_printf_float+0x2e0>
 801e408:	2301      	movs	r3, #1
 801e40a:	4a1b      	ldr	r2, [pc, #108]	@ (801e478 <_printf_float+0x2dc>)
 801e40c:	4631      	mov	r1, r6
 801e40e:	4628      	mov	r0, r5
 801e410:	47b8      	blx	r7
 801e412:	3001      	adds	r0, #1
 801e414:	f43f af1d 	beq.w	801e252 <_printf_float+0xb6>
 801e418:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801e41c:	ea59 0303 	orrs.w	r3, r9, r3
 801e420:	d102      	bne.n	801e428 <_printf_float+0x28c>
 801e422:	6823      	ldr	r3, [r4, #0]
 801e424:	07d9      	lsls	r1, r3, #31
 801e426:	d5d7      	bpl.n	801e3d8 <_printf_float+0x23c>
 801e428:	4631      	mov	r1, r6
 801e42a:	4628      	mov	r0, r5
 801e42c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e430:	47b8      	blx	r7
 801e432:	3001      	adds	r0, #1
 801e434:	f43f af0d 	beq.w	801e252 <_printf_float+0xb6>
 801e438:	f04f 0a00 	mov.w	sl, #0
 801e43c:	f104 0b1a 	add.w	fp, r4, #26
 801e440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e442:	425b      	negs	r3, r3
 801e444:	4553      	cmp	r3, sl
 801e446:	dc01      	bgt.n	801e44c <_printf_float+0x2b0>
 801e448:	464b      	mov	r3, r9
 801e44a:	e793      	b.n	801e374 <_printf_float+0x1d8>
 801e44c:	2301      	movs	r3, #1
 801e44e:	465a      	mov	r2, fp
 801e450:	4631      	mov	r1, r6
 801e452:	4628      	mov	r0, r5
 801e454:	47b8      	blx	r7
 801e456:	3001      	adds	r0, #1
 801e458:	f43f aefb 	beq.w	801e252 <_printf_float+0xb6>
 801e45c:	f10a 0a01 	add.w	sl, sl, #1
 801e460:	e7ee      	b.n	801e440 <_printf_float+0x2a4>
 801e462:	bf00      	nop
 801e464:	7fefffff 	.word	0x7fefffff
 801e468:	08027c8c 	.word	0x08027c8c
 801e46c:	08027c88 	.word	0x08027c88
 801e470:	08027c94 	.word	0x08027c94
 801e474:	08027c90 	.word	0x08027c90
 801e478:	08027c98 	.word	0x08027c98
 801e47c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e47e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801e482:	4553      	cmp	r3, sl
 801e484:	bfa8      	it	ge
 801e486:	4653      	movge	r3, sl
 801e488:	2b00      	cmp	r3, #0
 801e48a:	4699      	mov	r9, r3
 801e48c:	dc36      	bgt.n	801e4fc <_printf_float+0x360>
 801e48e:	f04f 0b00 	mov.w	fp, #0
 801e492:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e496:	f104 021a 	add.w	r2, r4, #26
 801e49a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e49c:	9306      	str	r3, [sp, #24]
 801e49e:	eba3 0309 	sub.w	r3, r3, r9
 801e4a2:	455b      	cmp	r3, fp
 801e4a4:	dc31      	bgt.n	801e50a <_printf_float+0x36e>
 801e4a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e4a8:	459a      	cmp	sl, r3
 801e4aa:	dc3a      	bgt.n	801e522 <_printf_float+0x386>
 801e4ac:	6823      	ldr	r3, [r4, #0]
 801e4ae:	07da      	lsls	r2, r3, #31
 801e4b0:	d437      	bmi.n	801e522 <_printf_float+0x386>
 801e4b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e4b4:	ebaa 0903 	sub.w	r9, sl, r3
 801e4b8:	9b06      	ldr	r3, [sp, #24]
 801e4ba:	ebaa 0303 	sub.w	r3, sl, r3
 801e4be:	4599      	cmp	r9, r3
 801e4c0:	bfa8      	it	ge
 801e4c2:	4699      	movge	r9, r3
 801e4c4:	f1b9 0f00 	cmp.w	r9, #0
 801e4c8:	dc33      	bgt.n	801e532 <_printf_float+0x396>
 801e4ca:	f04f 0800 	mov.w	r8, #0
 801e4ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e4d2:	f104 0b1a 	add.w	fp, r4, #26
 801e4d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e4d8:	ebaa 0303 	sub.w	r3, sl, r3
 801e4dc:	eba3 0309 	sub.w	r3, r3, r9
 801e4e0:	4543      	cmp	r3, r8
 801e4e2:	f77f af79 	ble.w	801e3d8 <_printf_float+0x23c>
 801e4e6:	2301      	movs	r3, #1
 801e4e8:	465a      	mov	r2, fp
 801e4ea:	4631      	mov	r1, r6
 801e4ec:	4628      	mov	r0, r5
 801e4ee:	47b8      	blx	r7
 801e4f0:	3001      	adds	r0, #1
 801e4f2:	f43f aeae 	beq.w	801e252 <_printf_float+0xb6>
 801e4f6:	f108 0801 	add.w	r8, r8, #1
 801e4fa:	e7ec      	b.n	801e4d6 <_printf_float+0x33a>
 801e4fc:	4642      	mov	r2, r8
 801e4fe:	4631      	mov	r1, r6
 801e500:	4628      	mov	r0, r5
 801e502:	47b8      	blx	r7
 801e504:	3001      	adds	r0, #1
 801e506:	d1c2      	bne.n	801e48e <_printf_float+0x2f2>
 801e508:	e6a3      	b.n	801e252 <_printf_float+0xb6>
 801e50a:	2301      	movs	r3, #1
 801e50c:	4631      	mov	r1, r6
 801e50e:	4628      	mov	r0, r5
 801e510:	9206      	str	r2, [sp, #24]
 801e512:	47b8      	blx	r7
 801e514:	3001      	adds	r0, #1
 801e516:	f43f ae9c 	beq.w	801e252 <_printf_float+0xb6>
 801e51a:	f10b 0b01 	add.w	fp, fp, #1
 801e51e:	9a06      	ldr	r2, [sp, #24]
 801e520:	e7bb      	b.n	801e49a <_printf_float+0x2fe>
 801e522:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e526:	4631      	mov	r1, r6
 801e528:	4628      	mov	r0, r5
 801e52a:	47b8      	blx	r7
 801e52c:	3001      	adds	r0, #1
 801e52e:	d1c0      	bne.n	801e4b2 <_printf_float+0x316>
 801e530:	e68f      	b.n	801e252 <_printf_float+0xb6>
 801e532:	9a06      	ldr	r2, [sp, #24]
 801e534:	464b      	mov	r3, r9
 801e536:	4631      	mov	r1, r6
 801e538:	4628      	mov	r0, r5
 801e53a:	4442      	add	r2, r8
 801e53c:	47b8      	blx	r7
 801e53e:	3001      	adds	r0, #1
 801e540:	d1c3      	bne.n	801e4ca <_printf_float+0x32e>
 801e542:	e686      	b.n	801e252 <_printf_float+0xb6>
 801e544:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801e548:	f1ba 0f01 	cmp.w	sl, #1
 801e54c:	dc01      	bgt.n	801e552 <_printf_float+0x3b6>
 801e54e:	07db      	lsls	r3, r3, #31
 801e550:	d536      	bpl.n	801e5c0 <_printf_float+0x424>
 801e552:	2301      	movs	r3, #1
 801e554:	4642      	mov	r2, r8
 801e556:	4631      	mov	r1, r6
 801e558:	4628      	mov	r0, r5
 801e55a:	47b8      	blx	r7
 801e55c:	3001      	adds	r0, #1
 801e55e:	f43f ae78 	beq.w	801e252 <_printf_float+0xb6>
 801e562:	4631      	mov	r1, r6
 801e564:	4628      	mov	r0, r5
 801e566:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e56a:	47b8      	blx	r7
 801e56c:	3001      	adds	r0, #1
 801e56e:	f43f ae70 	beq.w	801e252 <_printf_float+0xb6>
 801e572:	2200      	movs	r2, #0
 801e574:	2300      	movs	r3, #0
 801e576:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e57a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801e57e:	f7e2 fab7 	bl	8000af0 <__aeabi_dcmpeq>
 801e582:	b9c0      	cbnz	r0, 801e5b6 <_printf_float+0x41a>
 801e584:	4653      	mov	r3, sl
 801e586:	f108 0201 	add.w	r2, r8, #1
 801e58a:	4631      	mov	r1, r6
 801e58c:	4628      	mov	r0, r5
 801e58e:	47b8      	blx	r7
 801e590:	3001      	adds	r0, #1
 801e592:	d10c      	bne.n	801e5ae <_printf_float+0x412>
 801e594:	e65d      	b.n	801e252 <_printf_float+0xb6>
 801e596:	2301      	movs	r3, #1
 801e598:	465a      	mov	r2, fp
 801e59a:	4631      	mov	r1, r6
 801e59c:	4628      	mov	r0, r5
 801e59e:	47b8      	blx	r7
 801e5a0:	3001      	adds	r0, #1
 801e5a2:	f43f ae56 	beq.w	801e252 <_printf_float+0xb6>
 801e5a6:	f108 0801 	add.w	r8, r8, #1
 801e5aa:	45d0      	cmp	r8, sl
 801e5ac:	dbf3      	blt.n	801e596 <_printf_float+0x3fa>
 801e5ae:	464b      	mov	r3, r9
 801e5b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801e5b4:	e6df      	b.n	801e376 <_printf_float+0x1da>
 801e5b6:	f04f 0800 	mov.w	r8, #0
 801e5ba:	f104 0b1a 	add.w	fp, r4, #26
 801e5be:	e7f4      	b.n	801e5aa <_printf_float+0x40e>
 801e5c0:	2301      	movs	r3, #1
 801e5c2:	4642      	mov	r2, r8
 801e5c4:	e7e1      	b.n	801e58a <_printf_float+0x3ee>
 801e5c6:	2301      	movs	r3, #1
 801e5c8:	464a      	mov	r2, r9
 801e5ca:	4631      	mov	r1, r6
 801e5cc:	4628      	mov	r0, r5
 801e5ce:	47b8      	blx	r7
 801e5d0:	3001      	adds	r0, #1
 801e5d2:	f43f ae3e 	beq.w	801e252 <_printf_float+0xb6>
 801e5d6:	f108 0801 	add.w	r8, r8, #1
 801e5da:	68e3      	ldr	r3, [r4, #12]
 801e5dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e5de:	1a5b      	subs	r3, r3, r1
 801e5e0:	4543      	cmp	r3, r8
 801e5e2:	dcf0      	bgt.n	801e5c6 <_printf_float+0x42a>
 801e5e4:	e6fc      	b.n	801e3e0 <_printf_float+0x244>
 801e5e6:	f04f 0800 	mov.w	r8, #0
 801e5ea:	f104 0919 	add.w	r9, r4, #25
 801e5ee:	e7f4      	b.n	801e5da <_printf_float+0x43e>

0801e5f0 <_printf_common>:
 801e5f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e5f4:	4616      	mov	r6, r2
 801e5f6:	4698      	mov	r8, r3
 801e5f8:	688a      	ldr	r2, [r1, #8]
 801e5fa:	4607      	mov	r7, r0
 801e5fc:	690b      	ldr	r3, [r1, #16]
 801e5fe:	460c      	mov	r4, r1
 801e600:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e604:	4293      	cmp	r3, r2
 801e606:	bfb8      	it	lt
 801e608:	4613      	movlt	r3, r2
 801e60a:	6033      	str	r3, [r6, #0]
 801e60c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801e610:	b10a      	cbz	r2, 801e616 <_printf_common+0x26>
 801e612:	3301      	adds	r3, #1
 801e614:	6033      	str	r3, [r6, #0]
 801e616:	6823      	ldr	r3, [r4, #0]
 801e618:	0699      	lsls	r1, r3, #26
 801e61a:	bf42      	ittt	mi
 801e61c:	6833      	ldrmi	r3, [r6, #0]
 801e61e:	3302      	addmi	r3, #2
 801e620:	6033      	strmi	r3, [r6, #0]
 801e622:	6825      	ldr	r5, [r4, #0]
 801e624:	f015 0506 	ands.w	r5, r5, #6
 801e628:	d106      	bne.n	801e638 <_printf_common+0x48>
 801e62a:	f104 0a19 	add.w	sl, r4, #25
 801e62e:	68e3      	ldr	r3, [r4, #12]
 801e630:	6832      	ldr	r2, [r6, #0]
 801e632:	1a9b      	subs	r3, r3, r2
 801e634:	42ab      	cmp	r3, r5
 801e636:	dc2b      	bgt.n	801e690 <_printf_common+0xa0>
 801e638:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801e63c:	6822      	ldr	r2, [r4, #0]
 801e63e:	3b00      	subs	r3, #0
 801e640:	bf18      	it	ne
 801e642:	2301      	movne	r3, #1
 801e644:	0692      	lsls	r2, r2, #26
 801e646:	d430      	bmi.n	801e6aa <_printf_common+0xba>
 801e648:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801e64c:	4641      	mov	r1, r8
 801e64e:	4638      	mov	r0, r7
 801e650:	47c8      	blx	r9
 801e652:	3001      	adds	r0, #1
 801e654:	d023      	beq.n	801e69e <_printf_common+0xae>
 801e656:	6823      	ldr	r3, [r4, #0]
 801e658:	341a      	adds	r4, #26
 801e65a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 801e65e:	f003 0306 	and.w	r3, r3, #6
 801e662:	2b04      	cmp	r3, #4
 801e664:	bf0a      	itet	eq
 801e666:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 801e66a:	2500      	movne	r5, #0
 801e66c:	6833      	ldreq	r3, [r6, #0]
 801e66e:	f04f 0600 	mov.w	r6, #0
 801e672:	bf08      	it	eq
 801e674:	1aed      	subeq	r5, r5, r3
 801e676:	f854 3c12 	ldr.w	r3, [r4, #-18]
 801e67a:	bf08      	it	eq
 801e67c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e680:	4293      	cmp	r3, r2
 801e682:	bfc4      	itt	gt
 801e684:	1a9b      	subgt	r3, r3, r2
 801e686:	18ed      	addgt	r5, r5, r3
 801e688:	42b5      	cmp	r5, r6
 801e68a:	d11a      	bne.n	801e6c2 <_printf_common+0xd2>
 801e68c:	2000      	movs	r0, #0
 801e68e:	e008      	b.n	801e6a2 <_printf_common+0xb2>
 801e690:	2301      	movs	r3, #1
 801e692:	4652      	mov	r2, sl
 801e694:	4641      	mov	r1, r8
 801e696:	4638      	mov	r0, r7
 801e698:	47c8      	blx	r9
 801e69a:	3001      	adds	r0, #1
 801e69c:	d103      	bne.n	801e6a6 <_printf_common+0xb6>
 801e69e:	f04f 30ff 	mov.w	r0, #4294967295
 801e6a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e6a6:	3501      	adds	r5, #1
 801e6a8:	e7c1      	b.n	801e62e <_printf_common+0x3e>
 801e6aa:	18e1      	adds	r1, r4, r3
 801e6ac:	1c5a      	adds	r2, r3, #1
 801e6ae:	2030      	movs	r0, #48	@ 0x30
 801e6b0:	3302      	adds	r3, #2
 801e6b2:	4422      	add	r2, r4
 801e6b4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801e6b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801e6bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801e6c0:	e7c2      	b.n	801e648 <_printf_common+0x58>
 801e6c2:	2301      	movs	r3, #1
 801e6c4:	4622      	mov	r2, r4
 801e6c6:	4641      	mov	r1, r8
 801e6c8:	4638      	mov	r0, r7
 801e6ca:	47c8      	blx	r9
 801e6cc:	3001      	adds	r0, #1
 801e6ce:	d0e6      	beq.n	801e69e <_printf_common+0xae>
 801e6d0:	3601      	adds	r6, #1
 801e6d2:	e7d9      	b.n	801e688 <_printf_common+0x98>

0801e6d4 <_printf_i>:
 801e6d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e6d8:	7e0f      	ldrb	r7, [r1, #24]
 801e6da:	4691      	mov	r9, r2
 801e6dc:	4680      	mov	r8, r0
 801e6de:	460c      	mov	r4, r1
 801e6e0:	2f78      	cmp	r7, #120	@ 0x78
 801e6e2:	469a      	mov	sl, r3
 801e6e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e6e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801e6ea:	d807      	bhi.n	801e6fc <_printf_i+0x28>
 801e6ec:	2f62      	cmp	r7, #98	@ 0x62
 801e6ee:	d80a      	bhi.n	801e706 <_printf_i+0x32>
 801e6f0:	2f00      	cmp	r7, #0
 801e6f2:	f000 80d1 	beq.w	801e898 <_printf_i+0x1c4>
 801e6f6:	2f58      	cmp	r7, #88	@ 0x58
 801e6f8:	f000 80b8 	beq.w	801e86c <_printf_i+0x198>
 801e6fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e700:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801e704:	e03a      	b.n	801e77c <_printf_i+0xa8>
 801e706:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801e70a:	2b15      	cmp	r3, #21
 801e70c:	d8f6      	bhi.n	801e6fc <_printf_i+0x28>
 801e70e:	a101      	add	r1, pc, #4	@ (adr r1, 801e714 <_printf_i+0x40>)
 801e710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801e714:	0801e76d 	.word	0x0801e76d
 801e718:	0801e781 	.word	0x0801e781
 801e71c:	0801e6fd 	.word	0x0801e6fd
 801e720:	0801e6fd 	.word	0x0801e6fd
 801e724:	0801e6fd 	.word	0x0801e6fd
 801e728:	0801e6fd 	.word	0x0801e6fd
 801e72c:	0801e781 	.word	0x0801e781
 801e730:	0801e6fd 	.word	0x0801e6fd
 801e734:	0801e6fd 	.word	0x0801e6fd
 801e738:	0801e6fd 	.word	0x0801e6fd
 801e73c:	0801e6fd 	.word	0x0801e6fd
 801e740:	0801e87f 	.word	0x0801e87f
 801e744:	0801e7ab 	.word	0x0801e7ab
 801e748:	0801e839 	.word	0x0801e839
 801e74c:	0801e6fd 	.word	0x0801e6fd
 801e750:	0801e6fd 	.word	0x0801e6fd
 801e754:	0801e8a1 	.word	0x0801e8a1
 801e758:	0801e6fd 	.word	0x0801e6fd
 801e75c:	0801e7ab 	.word	0x0801e7ab
 801e760:	0801e6fd 	.word	0x0801e6fd
 801e764:	0801e6fd 	.word	0x0801e6fd
 801e768:	0801e841 	.word	0x0801e841
 801e76c:	6833      	ldr	r3, [r6, #0]
 801e76e:	1d1a      	adds	r2, r3, #4
 801e770:	681b      	ldr	r3, [r3, #0]
 801e772:	6032      	str	r2, [r6, #0]
 801e774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e778:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801e77c:	2301      	movs	r3, #1
 801e77e:	e09c      	b.n	801e8ba <_printf_i+0x1e6>
 801e780:	6833      	ldr	r3, [r6, #0]
 801e782:	6820      	ldr	r0, [r4, #0]
 801e784:	1d19      	adds	r1, r3, #4
 801e786:	6031      	str	r1, [r6, #0]
 801e788:	0606      	lsls	r6, r0, #24
 801e78a:	d501      	bpl.n	801e790 <_printf_i+0xbc>
 801e78c:	681d      	ldr	r5, [r3, #0]
 801e78e:	e003      	b.n	801e798 <_printf_i+0xc4>
 801e790:	0645      	lsls	r5, r0, #25
 801e792:	d5fb      	bpl.n	801e78c <_printf_i+0xb8>
 801e794:	f9b3 5000 	ldrsh.w	r5, [r3]
 801e798:	2d00      	cmp	r5, #0
 801e79a:	da03      	bge.n	801e7a4 <_printf_i+0xd0>
 801e79c:	232d      	movs	r3, #45	@ 0x2d
 801e79e:	426d      	negs	r5, r5
 801e7a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e7a4:	4858      	ldr	r0, [pc, #352]	@ (801e908 <_printf_i+0x234>)
 801e7a6:	230a      	movs	r3, #10
 801e7a8:	e011      	b.n	801e7ce <_printf_i+0xfa>
 801e7aa:	6821      	ldr	r1, [r4, #0]
 801e7ac:	6833      	ldr	r3, [r6, #0]
 801e7ae:	0608      	lsls	r0, r1, #24
 801e7b0:	f853 5b04 	ldr.w	r5, [r3], #4
 801e7b4:	d402      	bmi.n	801e7bc <_printf_i+0xe8>
 801e7b6:	0649      	lsls	r1, r1, #25
 801e7b8:	bf48      	it	mi
 801e7ba:	b2ad      	uxthmi	r5, r5
 801e7bc:	2f6f      	cmp	r7, #111	@ 0x6f
 801e7be:	6033      	str	r3, [r6, #0]
 801e7c0:	4851      	ldr	r0, [pc, #324]	@ (801e908 <_printf_i+0x234>)
 801e7c2:	bf14      	ite	ne
 801e7c4:	230a      	movne	r3, #10
 801e7c6:	2308      	moveq	r3, #8
 801e7c8:	2100      	movs	r1, #0
 801e7ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801e7ce:	6866      	ldr	r6, [r4, #4]
 801e7d0:	2e00      	cmp	r6, #0
 801e7d2:	60a6      	str	r6, [r4, #8]
 801e7d4:	db05      	blt.n	801e7e2 <_printf_i+0x10e>
 801e7d6:	6821      	ldr	r1, [r4, #0]
 801e7d8:	432e      	orrs	r6, r5
 801e7da:	f021 0104 	bic.w	r1, r1, #4
 801e7de:	6021      	str	r1, [r4, #0]
 801e7e0:	d04b      	beq.n	801e87a <_printf_i+0x1a6>
 801e7e2:	4616      	mov	r6, r2
 801e7e4:	fbb5 f1f3 	udiv	r1, r5, r3
 801e7e8:	fb03 5711 	mls	r7, r3, r1, r5
 801e7ec:	5dc7      	ldrb	r7, [r0, r7]
 801e7ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801e7f2:	462f      	mov	r7, r5
 801e7f4:	460d      	mov	r5, r1
 801e7f6:	42bb      	cmp	r3, r7
 801e7f8:	d9f4      	bls.n	801e7e4 <_printf_i+0x110>
 801e7fa:	2b08      	cmp	r3, #8
 801e7fc:	d10b      	bne.n	801e816 <_printf_i+0x142>
 801e7fe:	6823      	ldr	r3, [r4, #0]
 801e800:	07df      	lsls	r7, r3, #31
 801e802:	d508      	bpl.n	801e816 <_printf_i+0x142>
 801e804:	6923      	ldr	r3, [r4, #16]
 801e806:	6861      	ldr	r1, [r4, #4]
 801e808:	4299      	cmp	r1, r3
 801e80a:	bfde      	ittt	le
 801e80c:	2330      	movle	r3, #48	@ 0x30
 801e80e:	f806 3c01 	strble.w	r3, [r6, #-1]
 801e812:	f106 36ff 	addle.w	r6, r6, #4294967295
 801e816:	1b92      	subs	r2, r2, r6
 801e818:	6122      	str	r2, [r4, #16]
 801e81a:	464b      	mov	r3, r9
 801e81c:	aa03      	add	r2, sp, #12
 801e81e:	4621      	mov	r1, r4
 801e820:	4640      	mov	r0, r8
 801e822:	f8cd a000 	str.w	sl, [sp]
 801e826:	f7ff fee3 	bl	801e5f0 <_printf_common>
 801e82a:	3001      	adds	r0, #1
 801e82c:	d14a      	bne.n	801e8c4 <_printf_i+0x1f0>
 801e82e:	f04f 30ff 	mov.w	r0, #4294967295
 801e832:	b004      	add	sp, #16
 801e834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e838:	6823      	ldr	r3, [r4, #0]
 801e83a:	f043 0320 	orr.w	r3, r3, #32
 801e83e:	6023      	str	r3, [r4, #0]
 801e840:	2778      	movs	r7, #120	@ 0x78
 801e842:	4832      	ldr	r0, [pc, #200]	@ (801e90c <_printf_i+0x238>)
 801e844:	6823      	ldr	r3, [r4, #0]
 801e846:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801e84a:	061f      	lsls	r7, r3, #24
 801e84c:	6831      	ldr	r1, [r6, #0]
 801e84e:	f851 5b04 	ldr.w	r5, [r1], #4
 801e852:	d402      	bmi.n	801e85a <_printf_i+0x186>
 801e854:	065f      	lsls	r7, r3, #25
 801e856:	bf48      	it	mi
 801e858:	b2ad      	uxthmi	r5, r5
 801e85a:	6031      	str	r1, [r6, #0]
 801e85c:	07d9      	lsls	r1, r3, #31
 801e85e:	bf44      	itt	mi
 801e860:	f043 0320 	orrmi.w	r3, r3, #32
 801e864:	6023      	strmi	r3, [r4, #0]
 801e866:	b11d      	cbz	r5, 801e870 <_printf_i+0x19c>
 801e868:	2310      	movs	r3, #16
 801e86a:	e7ad      	b.n	801e7c8 <_printf_i+0xf4>
 801e86c:	4826      	ldr	r0, [pc, #152]	@ (801e908 <_printf_i+0x234>)
 801e86e:	e7e9      	b.n	801e844 <_printf_i+0x170>
 801e870:	6823      	ldr	r3, [r4, #0]
 801e872:	f023 0320 	bic.w	r3, r3, #32
 801e876:	6023      	str	r3, [r4, #0]
 801e878:	e7f6      	b.n	801e868 <_printf_i+0x194>
 801e87a:	4616      	mov	r6, r2
 801e87c:	e7bd      	b.n	801e7fa <_printf_i+0x126>
 801e87e:	6833      	ldr	r3, [r6, #0]
 801e880:	6825      	ldr	r5, [r4, #0]
 801e882:	1d18      	adds	r0, r3, #4
 801e884:	6961      	ldr	r1, [r4, #20]
 801e886:	6030      	str	r0, [r6, #0]
 801e888:	062e      	lsls	r6, r5, #24
 801e88a:	681b      	ldr	r3, [r3, #0]
 801e88c:	d501      	bpl.n	801e892 <_printf_i+0x1be>
 801e88e:	6019      	str	r1, [r3, #0]
 801e890:	e002      	b.n	801e898 <_printf_i+0x1c4>
 801e892:	0668      	lsls	r0, r5, #25
 801e894:	d5fb      	bpl.n	801e88e <_printf_i+0x1ba>
 801e896:	8019      	strh	r1, [r3, #0]
 801e898:	2300      	movs	r3, #0
 801e89a:	4616      	mov	r6, r2
 801e89c:	6123      	str	r3, [r4, #16]
 801e89e:	e7bc      	b.n	801e81a <_printf_i+0x146>
 801e8a0:	6833      	ldr	r3, [r6, #0]
 801e8a2:	2100      	movs	r1, #0
 801e8a4:	1d1a      	adds	r2, r3, #4
 801e8a6:	6032      	str	r2, [r6, #0]
 801e8a8:	681e      	ldr	r6, [r3, #0]
 801e8aa:	6862      	ldr	r2, [r4, #4]
 801e8ac:	4630      	mov	r0, r6
 801e8ae:	f000 fa1a 	bl	801ece6 <memchr>
 801e8b2:	b108      	cbz	r0, 801e8b8 <_printf_i+0x1e4>
 801e8b4:	1b80      	subs	r0, r0, r6
 801e8b6:	6060      	str	r0, [r4, #4]
 801e8b8:	6863      	ldr	r3, [r4, #4]
 801e8ba:	6123      	str	r3, [r4, #16]
 801e8bc:	2300      	movs	r3, #0
 801e8be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e8c2:	e7aa      	b.n	801e81a <_printf_i+0x146>
 801e8c4:	6923      	ldr	r3, [r4, #16]
 801e8c6:	4632      	mov	r2, r6
 801e8c8:	4649      	mov	r1, r9
 801e8ca:	4640      	mov	r0, r8
 801e8cc:	47d0      	blx	sl
 801e8ce:	3001      	adds	r0, #1
 801e8d0:	d0ad      	beq.n	801e82e <_printf_i+0x15a>
 801e8d2:	6823      	ldr	r3, [r4, #0]
 801e8d4:	079b      	lsls	r3, r3, #30
 801e8d6:	d413      	bmi.n	801e900 <_printf_i+0x22c>
 801e8d8:	68e0      	ldr	r0, [r4, #12]
 801e8da:	9b03      	ldr	r3, [sp, #12]
 801e8dc:	4298      	cmp	r0, r3
 801e8de:	bfb8      	it	lt
 801e8e0:	4618      	movlt	r0, r3
 801e8e2:	e7a6      	b.n	801e832 <_printf_i+0x15e>
 801e8e4:	2301      	movs	r3, #1
 801e8e6:	4632      	mov	r2, r6
 801e8e8:	4649      	mov	r1, r9
 801e8ea:	4640      	mov	r0, r8
 801e8ec:	47d0      	blx	sl
 801e8ee:	3001      	adds	r0, #1
 801e8f0:	d09d      	beq.n	801e82e <_printf_i+0x15a>
 801e8f2:	3501      	adds	r5, #1
 801e8f4:	68e3      	ldr	r3, [r4, #12]
 801e8f6:	9903      	ldr	r1, [sp, #12]
 801e8f8:	1a5b      	subs	r3, r3, r1
 801e8fa:	42ab      	cmp	r3, r5
 801e8fc:	dcf2      	bgt.n	801e8e4 <_printf_i+0x210>
 801e8fe:	e7eb      	b.n	801e8d8 <_printf_i+0x204>
 801e900:	2500      	movs	r5, #0
 801e902:	f104 0619 	add.w	r6, r4, #25
 801e906:	e7f5      	b.n	801e8f4 <_printf_i+0x220>
 801e908:	08027c9a 	.word	0x08027c9a
 801e90c:	08027cab 	.word	0x08027cab

0801e910 <std>:
 801e910:	2300      	movs	r3, #0
 801e912:	b510      	push	{r4, lr}
 801e914:	4604      	mov	r4, r0
 801e916:	6083      	str	r3, [r0, #8]
 801e918:	8181      	strh	r1, [r0, #12]
 801e91a:	4619      	mov	r1, r3
 801e91c:	6643      	str	r3, [r0, #100]	@ 0x64
 801e91e:	81c2      	strh	r2, [r0, #14]
 801e920:	2208      	movs	r2, #8
 801e922:	6183      	str	r3, [r0, #24]
 801e924:	e9c0 3300 	strd	r3, r3, [r0]
 801e928:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e92c:	305c      	adds	r0, #92	@ 0x5c
 801e92e:	f000 f937 	bl	801eba0 <memset>
 801e932:	4b0d      	ldr	r3, [pc, #52]	@ (801e968 <std+0x58>)
 801e934:	6224      	str	r4, [r4, #32]
 801e936:	6263      	str	r3, [r4, #36]	@ 0x24
 801e938:	4b0c      	ldr	r3, [pc, #48]	@ (801e96c <std+0x5c>)
 801e93a:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e93c:	4b0c      	ldr	r3, [pc, #48]	@ (801e970 <std+0x60>)
 801e93e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e940:	4b0c      	ldr	r3, [pc, #48]	@ (801e974 <std+0x64>)
 801e942:	6323      	str	r3, [r4, #48]	@ 0x30
 801e944:	4b0c      	ldr	r3, [pc, #48]	@ (801e978 <std+0x68>)
 801e946:	429c      	cmp	r4, r3
 801e948:	d006      	beq.n	801e958 <std+0x48>
 801e94a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e94e:	4294      	cmp	r4, r2
 801e950:	d002      	beq.n	801e958 <std+0x48>
 801e952:	33d0      	adds	r3, #208	@ 0xd0
 801e954:	429c      	cmp	r4, r3
 801e956:	d105      	bne.n	801e964 <std+0x54>
 801e958:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e95c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e960:	f000 b9be 	b.w	801ece0 <__retarget_lock_init_recursive>
 801e964:	bd10      	pop	{r4, pc}
 801e966:	bf00      	nop
 801e968:	0801ead9 	.word	0x0801ead9
 801e96c:	0801eafb 	.word	0x0801eafb
 801e970:	0801eb33 	.word	0x0801eb33
 801e974:	0801eb57 	.word	0x0801eb57
 801e978:	20007e78 	.word	0x20007e78

0801e97c <stdio_exit_handler>:
 801e97c:	4a02      	ldr	r2, [pc, #8]	@ (801e988 <stdio_exit_handler+0xc>)
 801e97e:	4903      	ldr	r1, [pc, #12]	@ (801e98c <stdio_exit_handler+0x10>)
 801e980:	4803      	ldr	r0, [pc, #12]	@ (801e990 <stdio_exit_handler+0x14>)
 801e982:	f000 b869 	b.w	801ea58 <_fwalk_sglue>
 801e986:	bf00      	nop
 801e988:	20000104 	.word	0x20000104
 801e98c:	0802052d 	.word	0x0802052d
 801e990:	20000114 	.word	0x20000114

0801e994 <cleanup_stdio>:
 801e994:	6841      	ldr	r1, [r0, #4]
 801e996:	4b0c      	ldr	r3, [pc, #48]	@ (801e9c8 <cleanup_stdio+0x34>)
 801e998:	4299      	cmp	r1, r3
 801e99a:	b510      	push	{r4, lr}
 801e99c:	4604      	mov	r4, r0
 801e99e:	d001      	beq.n	801e9a4 <cleanup_stdio+0x10>
 801e9a0:	f001 fdc4 	bl	802052c <_fflush_r>
 801e9a4:	68a1      	ldr	r1, [r4, #8]
 801e9a6:	4b09      	ldr	r3, [pc, #36]	@ (801e9cc <cleanup_stdio+0x38>)
 801e9a8:	4299      	cmp	r1, r3
 801e9aa:	d002      	beq.n	801e9b2 <cleanup_stdio+0x1e>
 801e9ac:	4620      	mov	r0, r4
 801e9ae:	f001 fdbd 	bl	802052c <_fflush_r>
 801e9b2:	68e1      	ldr	r1, [r4, #12]
 801e9b4:	4b06      	ldr	r3, [pc, #24]	@ (801e9d0 <cleanup_stdio+0x3c>)
 801e9b6:	4299      	cmp	r1, r3
 801e9b8:	d004      	beq.n	801e9c4 <cleanup_stdio+0x30>
 801e9ba:	4620      	mov	r0, r4
 801e9bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e9c0:	f001 bdb4 	b.w	802052c <_fflush_r>
 801e9c4:	bd10      	pop	{r4, pc}
 801e9c6:	bf00      	nop
 801e9c8:	20007e78 	.word	0x20007e78
 801e9cc:	20007ee0 	.word	0x20007ee0
 801e9d0:	20007f48 	.word	0x20007f48

0801e9d4 <global_stdio_init.part.0>:
 801e9d4:	b510      	push	{r4, lr}
 801e9d6:	4b0b      	ldr	r3, [pc, #44]	@ (801ea04 <global_stdio_init.part.0+0x30>)
 801e9d8:	2104      	movs	r1, #4
 801e9da:	4c0b      	ldr	r4, [pc, #44]	@ (801ea08 <global_stdio_init.part.0+0x34>)
 801e9dc:	4a0b      	ldr	r2, [pc, #44]	@ (801ea0c <global_stdio_init.part.0+0x38>)
 801e9de:	4620      	mov	r0, r4
 801e9e0:	601a      	str	r2, [r3, #0]
 801e9e2:	2200      	movs	r2, #0
 801e9e4:	f7ff ff94 	bl	801e910 <std>
 801e9e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e9ec:	2201      	movs	r2, #1
 801e9ee:	2109      	movs	r1, #9
 801e9f0:	f7ff ff8e 	bl	801e910 <std>
 801e9f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e9f8:	2202      	movs	r2, #2
 801e9fa:	2112      	movs	r1, #18
 801e9fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ea00:	f7ff bf86 	b.w	801e910 <std>
 801ea04:	20007fb0 	.word	0x20007fb0
 801ea08:	20007e78 	.word	0x20007e78
 801ea0c:	0801e97d 	.word	0x0801e97d

0801ea10 <__sfp_lock_acquire>:
 801ea10:	4801      	ldr	r0, [pc, #4]	@ (801ea18 <__sfp_lock_acquire+0x8>)
 801ea12:	f000 b966 	b.w	801ece2 <__retarget_lock_acquire_recursive>
 801ea16:	bf00      	nop
 801ea18:	20007fb9 	.word	0x20007fb9

0801ea1c <__sfp_lock_release>:
 801ea1c:	4801      	ldr	r0, [pc, #4]	@ (801ea24 <__sfp_lock_release+0x8>)
 801ea1e:	f000 b961 	b.w	801ece4 <__retarget_lock_release_recursive>
 801ea22:	bf00      	nop
 801ea24:	20007fb9 	.word	0x20007fb9

0801ea28 <__sinit>:
 801ea28:	b510      	push	{r4, lr}
 801ea2a:	4604      	mov	r4, r0
 801ea2c:	f7ff fff0 	bl	801ea10 <__sfp_lock_acquire>
 801ea30:	6a23      	ldr	r3, [r4, #32]
 801ea32:	b11b      	cbz	r3, 801ea3c <__sinit+0x14>
 801ea34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ea38:	f7ff bff0 	b.w	801ea1c <__sfp_lock_release>
 801ea3c:	4b04      	ldr	r3, [pc, #16]	@ (801ea50 <__sinit+0x28>)
 801ea3e:	6223      	str	r3, [r4, #32]
 801ea40:	4b04      	ldr	r3, [pc, #16]	@ (801ea54 <__sinit+0x2c>)
 801ea42:	681b      	ldr	r3, [r3, #0]
 801ea44:	2b00      	cmp	r3, #0
 801ea46:	d1f5      	bne.n	801ea34 <__sinit+0xc>
 801ea48:	f7ff ffc4 	bl	801e9d4 <global_stdio_init.part.0>
 801ea4c:	e7f2      	b.n	801ea34 <__sinit+0xc>
 801ea4e:	bf00      	nop
 801ea50:	0801e995 	.word	0x0801e995
 801ea54:	20007fb0 	.word	0x20007fb0

0801ea58 <_fwalk_sglue>:
 801ea58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ea5c:	4607      	mov	r7, r0
 801ea5e:	4688      	mov	r8, r1
 801ea60:	4614      	mov	r4, r2
 801ea62:	2600      	movs	r6, #0
 801ea64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801ea68:	f1b9 0901 	subs.w	r9, r9, #1
 801ea6c:	d505      	bpl.n	801ea7a <_fwalk_sglue+0x22>
 801ea6e:	6824      	ldr	r4, [r4, #0]
 801ea70:	2c00      	cmp	r4, #0
 801ea72:	d1f7      	bne.n	801ea64 <_fwalk_sglue+0xc>
 801ea74:	4630      	mov	r0, r6
 801ea76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ea7a:	89ab      	ldrh	r3, [r5, #12]
 801ea7c:	2b01      	cmp	r3, #1
 801ea7e:	d907      	bls.n	801ea90 <_fwalk_sglue+0x38>
 801ea80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801ea84:	3301      	adds	r3, #1
 801ea86:	d003      	beq.n	801ea90 <_fwalk_sglue+0x38>
 801ea88:	4629      	mov	r1, r5
 801ea8a:	4638      	mov	r0, r7
 801ea8c:	47c0      	blx	r8
 801ea8e:	4306      	orrs	r6, r0
 801ea90:	3568      	adds	r5, #104	@ 0x68
 801ea92:	e7e9      	b.n	801ea68 <_fwalk_sglue+0x10>

0801ea94 <siprintf>:
 801ea94:	b40e      	push	{r1, r2, r3}
 801ea96:	b510      	push	{r4, lr}
 801ea98:	b09d      	sub	sp, #116	@ 0x74
 801ea9a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801ea9e:	2400      	movs	r4, #0
 801eaa0:	ab1f      	add	r3, sp, #124	@ 0x7c
 801eaa2:	9002      	str	r0, [sp, #8]
 801eaa4:	9006      	str	r0, [sp, #24]
 801eaa6:	9107      	str	r1, [sp, #28]
 801eaa8:	9104      	str	r1, [sp, #16]
 801eaaa:	4809      	ldr	r0, [pc, #36]	@ (801ead0 <siprintf+0x3c>)
 801eaac:	4909      	ldr	r1, [pc, #36]	@ (801ead4 <siprintf+0x40>)
 801eaae:	f853 2b04 	ldr.w	r2, [r3], #4
 801eab2:	9105      	str	r1, [sp, #20]
 801eab4:	a902      	add	r1, sp, #8
 801eab6:	6800      	ldr	r0, [r0, #0]
 801eab8:	9301      	str	r3, [sp, #4]
 801eaba:	941b      	str	r4, [sp, #108]	@ 0x6c
 801eabc:	f001 fbb6 	bl	802022c <_svfiprintf_r>
 801eac0:	9b02      	ldr	r3, [sp, #8]
 801eac2:	701c      	strb	r4, [r3, #0]
 801eac4:	b01d      	add	sp, #116	@ 0x74
 801eac6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801eaca:	b003      	add	sp, #12
 801eacc:	4770      	bx	lr
 801eace:	bf00      	nop
 801ead0:	20000110 	.word	0x20000110
 801ead4:	ffff0208 	.word	0xffff0208

0801ead8 <__sread>:
 801ead8:	b510      	push	{r4, lr}
 801eada:	460c      	mov	r4, r1
 801eadc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eae0:	f000 f8a0 	bl	801ec24 <_read_r>
 801eae4:	2800      	cmp	r0, #0
 801eae6:	bfab      	itete	ge
 801eae8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801eaea:	89a3      	ldrhlt	r3, [r4, #12]
 801eaec:	181b      	addge	r3, r3, r0
 801eaee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801eaf2:	bfac      	ite	ge
 801eaf4:	6563      	strge	r3, [r4, #84]	@ 0x54
 801eaf6:	81a3      	strhlt	r3, [r4, #12]
 801eaf8:	bd10      	pop	{r4, pc}

0801eafa <__swrite>:
 801eafa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eafe:	461f      	mov	r7, r3
 801eb00:	898b      	ldrh	r3, [r1, #12]
 801eb02:	4605      	mov	r5, r0
 801eb04:	460c      	mov	r4, r1
 801eb06:	05db      	lsls	r3, r3, #23
 801eb08:	4616      	mov	r6, r2
 801eb0a:	d505      	bpl.n	801eb18 <__swrite+0x1e>
 801eb0c:	2302      	movs	r3, #2
 801eb0e:	2200      	movs	r2, #0
 801eb10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eb14:	f000 f874 	bl	801ec00 <_lseek_r>
 801eb18:	89a3      	ldrh	r3, [r4, #12]
 801eb1a:	4632      	mov	r2, r6
 801eb1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801eb20:	4628      	mov	r0, r5
 801eb22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801eb26:	81a3      	strh	r3, [r4, #12]
 801eb28:	463b      	mov	r3, r7
 801eb2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801eb2e:	f000 b89b 	b.w	801ec68 <_write_r>

0801eb32 <__sseek>:
 801eb32:	b510      	push	{r4, lr}
 801eb34:	460c      	mov	r4, r1
 801eb36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eb3a:	f000 f861 	bl	801ec00 <_lseek_r>
 801eb3e:	1c43      	adds	r3, r0, #1
 801eb40:	89a3      	ldrh	r3, [r4, #12]
 801eb42:	bf15      	itete	ne
 801eb44:	6560      	strne	r0, [r4, #84]	@ 0x54
 801eb46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801eb4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801eb4e:	81a3      	strheq	r3, [r4, #12]
 801eb50:	bf18      	it	ne
 801eb52:	81a3      	strhne	r3, [r4, #12]
 801eb54:	bd10      	pop	{r4, pc}

0801eb56 <__sclose>:
 801eb56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eb5a:	f000 b841 	b.w	801ebe0 <_close_r>
	...

0801eb60 <_vsiprintf_r>:
 801eb60:	b510      	push	{r4, lr}
 801eb62:	b09a      	sub	sp, #104	@ 0x68
 801eb64:	2400      	movs	r4, #0
 801eb66:	9100      	str	r1, [sp, #0]
 801eb68:	9104      	str	r1, [sp, #16]
 801eb6a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801eb6e:	9419      	str	r4, [sp, #100]	@ 0x64
 801eb70:	9105      	str	r1, [sp, #20]
 801eb72:	9102      	str	r1, [sp, #8]
 801eb74:	4904      	ldr	r1, [pc, #16]	@ (801eb88 <_vsiprintf_r+0x28>)
 801eb76:	9103      	str	r1, [sp, #12]
 801eb78:	4669      	mov	r1, sp
 801eb7a:	f001 fb57 	bl	802022c <_svfiprintf_r>
 801eb7e:	9b00      	ldr	r3, [sp, #0]
 801eb80:	701c      	strb	r4, [r3, #0]
 801eb82:	b01a      	add	sp, #104	@ 0x68
 801eb84:	bd10      	pop	{r4, pc}
 801eb86:	bf00      	nop
 801eb88:	ffff0208 	.word	0xffff0208

0801eb8c <vsiprintf>:
 801eb8c:	4613      	mov	r3, r2
 801eb8e:	460a      	mov	r2, r1
 801eb90:	4601      	mov	r1, r0
 801eb92:	4802      	ldr	r0, [pc, #8]	@ (801eb9c <vsiprintf+0x10>)
 801eb94:	6800      	ldr	r0, [r0, #0]
 801eb96:	f7ff bfe3 	b.w	801eb60 <_vsiprintf_r>
 801eb9a:	bf00      	nop
 801eb9c:	20000110 	.word	0x20000110

0801eba0 <memset>:
 801eba0:	4402      	add	r2, r0
 801eba2:	4603      	mov	r3, r0
 801eba4:	4293      	cmp	r3, r2
 801eba6:	d100      	bne.n	801ebaa <memset+0xa>
 801eba8:	4770      	bx	lr
 801ebaa:	f803 1b01 	strb.w	r1, [r3], #1
 801ebae:	e7f9      	b.n	801eba4 <memset+0x4>

0801ebb0 <strncpy>:
 801ebb0:	3901      	subs	r1, #1
 801ebb2:	4603      	mov	r3, r0
 801ebb4:	b510      	push	{r4, lr}
 801ebb6:	b132      	cbz	r2, 801ebc6 <strncpy+0x16>
 801ebb8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ebbc:	3a01      	subs	r2, #1
 801ebbe:	f803 4b01 	strb.w	r4, [r3], #1
 801ebc2:	2c00      	cmp	r4, #0
 801ebc4:	d1f7      	bne.n	801ebb6 <strncpy+0x6>
 801ebc6:	441a      	add	r2, r3
 801ebc8:	2100      	movs	r1, #0
 801ebca:	4293      	cmp	r3, r2
 801ebcc:	d100      	bne.n	801ebd0 <strncpy+0x20>
 801ebce:	bd10      	pop	{r4, pc}
 801ebd0:	f803 1b01 	strb.w	r1, [r3], #1
 801ebd4:	e7f9      	b.n	801ebca <strncpy+0x1a>
	...

0801ebd8 <_localeconv_r>:
 801ebd8:	4800      	ldr	r0, [pc, #0]	@ (801ebdc <_localeconv_r+0x4>)
 801ebda:	4770      	bx	lr
 801ebdc:	20000250 	.word	0x20000250

0801ebe0 <_close_r>:
 801ebe0:	b538      	push	{r3, r4, r5, lr}
 801ebe2:	2300      	movs	r3, #0
 801ebe4:	4d05      	ldr	r5, [pc, #20]	@ (801ebfc <_close_r+0x1c>)
 801ebe6:	4604      	mov	r4, r0
 801ebe8:	4608      	mov	r0, r1
 801ebea:	602b      	str	r3, [r5, #0]
 801ebec:	f7e3 fa7a 	bl	80020e4 <_close>
 801ebf0:	1c43      	adds	r3, r0, #1
 801ebf2:	d102      	bne.n	801ebfa <_close_r+0x1a>
 801ebf4:	682b      	ldr	r3, [r5, #0]
 801ebf6:	b103      	cbz	r3, 801ebfa <_close_r+0x1a>
 801ebf8:	6023      	str	r3, [r4, #0]
 801ebfa:	bd38      	pop	{r3, r4, r5, pc}
 801ebfc:	20007fb4 	.word	0x20007fb4

0801ec00 <_lseek_r>:
 801ec00:	b538      	push	{r3, r4, r5, lr}
 801ec02:	4604      	mov	r4, r0
 801ec04:	4d06      	ldr	r5, [pc, #24]	@ (801ec20 <_lseek_r+0x20>)
 801ec06:	4608      	mov	r0, r1
 801ec08:	4611      	mov	r1, r2
 801ec0a:	2200      	movs	r2, #0
 801ec0c:	602a      	str	r2, [r5, #0]
 801ec0e:	461a      	mov	r2, r3
 801ec10:	f7e3 fa8f 	bl	8002132 <_lseek>
 801ec14:	1c43      	adds	r3, r0, #1
 801ec16:	d102      	bne.n	801ec1e <_lseek_r+0x1e>
 801ec18:	682b      	ldr	r3, [r5, #0]
 801ec1a:	b103      	cbz	r3, 801ec1e <_lseek_r+0x1e>
 801ec1c:	6023      	str	r3, [r4, #0]
 801ec1e:	bd38      	pop	{r3, r4, r5, pc}
 801ec20:	20007fb4 	.word	0x20007fb4

0801ec24 <_read_r>:
 801ec24:	b538      	push	{r3, r4, r5, lr}
 801ec26:	4604      	mov	r4, r0
 801ec28:	4d06      	ldr	r5, [pc, #24]	@ (801ec44 <_read_r+0x20>)
 801ec2a:	4608      	mov	r0, r1
 801ec2c:	4611      	mov	r1, r2
 801ec2e:	2200      	movs	r2, #0
 801ec30:	602a      	str	r2, [r5, #0]
 801ec32:	461a      	mov	r2, r3
 801ec34:	f7e3 fa1d 	bl	8002072 <_read>
 801ec38:	1c43      	adds	r3, r0, #1
 801ec3a:	d102      	bne.n	801ec42 <_read_r+0x1e>
 801ec3c:	682b      	ldr	r3, [r5, #0]
 801ec3e:	b103      	cbz	r3, 801ec42 <_read_r+0x1e>
 801ec40:	6023      	str	r3, [r4, #0]
 801ec42:	bd38      	pop	{r3, r4, r5, pc}
 801ec44:	20007fb4 	.word	0x20007fb4

0801ec48 <_sbrk_r>:
 801ec48:	b538      	push	{r3, r4, r5, lr}
 801ec4a:	2300      	movs	r3, #0
 801ec4c:	4d05      	ldr	r5, [pc, #20]	@ (801ec64 <_sbrk_r+0x1c>)
 801ec4e:	4604      	mov	r4, r0
 801ec50:	4608      	mov	r0, r1
 801ec52:	602b      	str	r3, [r5, #0]
 801ec54:	f7e3 fa7a 	bl	800214c <_sbrk>
 801ec58:	1c43      	adds	r3, r0, #1
 801ec5a:	d102      	bne.n	801ec62 <_sbrk_r+0x1a>
 801ec5c:	682b      	ldr	r3, [r5, #0]
 801ec5e:	b103      	cbz	r3, 801ec62 <_sbrk_r+0x1a>
 801ec60:	6023      	str	r3, [r4, #0]
 801ec62:	bd38      	pop	{r3, r4, r5, pc}
 801ec64:	20007fb4 	.word	0x20007fb4

0801ec68 <_write_r>:
 801ec68:	b538      	push	{r3, r4, r5, lr}
 801ec6a:	4604      	mov	r4, r0
 801ec6c:	4d06      	ldr	r5, [pc, #24]	@ (801ec88 <_write_r+0x20>)
 801ec6e:	4608      	mov	r0, r1
 801ec70:	4611      	mov	r1, r2
 801ec72:	2200      	movs	r2, #0
 801ec74:	602a      	str	r2, [r5, #0]
 801ec76:	461a      	mov	r2, r3
 801ec78:	f7e3 fa18 	bl	80020ac <_write>
 801ec7c:	1c43      	adds	r3, r0, #1
 801ec7e:	d102      	bne.n	801ec86 <_write_r+0x1e>
 801ec80:	682b      	ldr	r3, [r5, #0]
 801ec82:	b103      	cbz	r3, 801ec86 <_write_r+0x1e>
 801ec84:	6023      	str	r3, [r4, #0]
 801ec86:	bd38      	pop	{r3, r4, r5, pc}
 801ec88:	20007fb4 	.word	0x20007fb4

0801ec8c <__errno>:
 801ec8c:	4b01      	ldr	r3, [pc, #4]	@ (801ec94 <__errno+0x8>)
 801ec8e:	6818      	ldr	r0, [r3, #0]
 801ec90:	4770      	bx	lr
 801ec92:	bf00      	nop
 801ec94:	20000110 	.word	0x20000110

0801ec98 <__libc_init_array>:
 801ec98:	b570      	push	{r4, r5, r6, lr}
 801ec9a:	4d0d      	ldr	r5, [pc, #52]	@ (801ecd0 <__libc_init_array+0x38>)
 801ec9c:	2600      	movs	r6, #0
 801ec9e:	4c0d      	ldr	r4, [pc, #52]	@ (801ecd4 <__libc_init_array+0x3c>)
 801eca0:	1b64      	subs	r4, r4, r5
 801eca2:	10a4      	asrs	r4, r4, #2
 801eca4:	42a6      	cmp	r6, r4
 801eca6:	d109      	bne.n	801ecbc <__libc_init_array+0x24>
 801eca8:	4d0b      	ldr	r5, [pc, #44]	@ (801ecd8 <__libc_init_array+0x40>)
 801ecaa:	2600      	movs	r6, #0
 801ecac:	4c0b      	ldr	r4, [pc, #44]	@ (801ecdc <__libc_init_array+0x44>)
 801ecae:	f002 f861 	bl	8020d74 <_init>
 801ecb2:	1b64      	subs	r4, r4, r5
 801ecb4:	10a4      	asrs	r4, r4, #2
 801ecb6:	42a6      	cmp	r6, r4
 801ecb8:	d105      	bne.n	801ecc6 <__libc_init_array+0x2e>
 801ecba:	bd70      	pop	{r4, r5, r6, pc}
 801ecbc:	f855 3b04 	ldr.w	r3, [r5], #4
 801ecc0:	3601      	adds	r6, #1
 801ecc2:	4798      	blx	r3
 801ecc4:	e7ee      	b.n	801eca4 <__libc_init_array+0xc>
 801ecc6:	f855 3b04 	ldr.w	r3, [r5], #4
 801ecca:	3601      	adds	r6, #1
 801eccc:	4798      	blx	r3
 801ecce:	e7f2      	b.n	801ecb6 <__libc_init_array+0x1e>
 801ecd0:	0802800c 	.word	0x0802800c
 801ecd4:	0802800c 	.word	0x0802800c
 801ecd8:	0802800c 	.word	0x0802800c
 801ecdc:	08028010 	.word	0x08028010

0801ece0 <__retarget_lock_init_recursive>:
 801ece0:	4770      	bx	lr

0801ece2 <__retarget_lock_acquire_recursive>:
 801ece2:	4770      	bx	lr

0801ece4 <__retarget_lock_release_recursive>:
 801ece4:	4770      	bx	lr

0801ece6 <memchr>:
 801ece6:	b2c9      	uxtb	r1, r1
 801ece8:	4603      	mov	r3, r0
 801ecea:	4402      	add	r2, r0
 801ecec:	b510      	push	{r4, lr}
 801ecee:	4293      	cmp	r3, r2
 801ecf0:	4618      	mov	r0, r3
 801ecf2:	d101      	bne.n	801ecf8 <memchr+0x12>
 801ecf4:	2000      	movs	r0, #0
 801ecf6:	e003      	b.n	801ed00 <memchr+0x1a>
 801ecf8:	7804      	ldrb	r4, [r0, #0]
 801ecfa:	3301      	adds	r3, #1
 801ecfc:	428c      	cmp	r4, r1
 801ecfe:	d1f6      	bne.n	801ecee <memchr+0x8>
 801ed00:	bd10      	pop	{r4, pc}

0801ed02 <memcpy>:
 801ed02:	440a      	add	r2, r1
 801ed04:	1e43      	subs	r3, r0, #1
 801ed06:	4291      	cmp	r1, r2
 801ed08:	d100      	bne.n	801ed0c <memcpy+0xa>
 801ed0a:	4770      	bx	lr
 801ed0c:	b510      	push	{r4, lr}
 801ed0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ed12:	4291      	cmp	r1, r2
 801ed14:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ed18:	d1f9      	bne.n	801ed0e <memcpy+0xc>
 801ed1a:	bd10      	pop	{r4, pc}

0801ed1c <quorem>:
 801ed1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed20:	6903      	ldr	r3, [r0, #16]
 801ed22:	4607      	mov	r7, r0
 801ed24:	690c      	ldr	r4, [r1, #16]
 801ed26:	42a3      	cmp	r3, r4
 801ed28:	f2c0 8083 	blt.w	801ee32 <quorem+0x116>
 801ed2c:	3c01      	subs	r4, #1
 801ed2e:	f100 0514 	add.w	r5, r0, #20
 801ed32:	f101 0814 	add.w	r8, r1, #20
 801ed36:	00a3      	lsls	r3, r4, #2
 801ed38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801ed3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801ed40:	9300      	str	r3, [sp, #0]
 801ed42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801ed46:	9301      	str	r3, [sp, #4]
 801ed48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801ed4c:	3301      	adds	r3, #1
 801ed4e:	429a      	cmp	r2, r3
 801ed50:	fbb2 f6f3 	udiv	r6, r2, r3
 801ed54:	d331      	bcc.n	801edba <quorem+0x9e>
 801ed56:	f04f 0a00 	mov.w	sl, #0
 801ed5a:	46c4      	mov	ip, r8
 801ed5c:	46ae      	mov	lr, r5
 801ed5e:	46d3      	mov	fp, sl
 801ed60:	f85c 3b04 	ldr.w	r3, [ip], #4
 801ed64:	b298      	uxth	r0, r3
 801ed66:	45e1      	cmp	r9, ip
 801ed68:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801ed6c:	fb06 a000 	mla	r0, r6, r0, sl
 801ed70:	ea4f 4210 	mov.w	r2, r0, lsr #16
 801ed74:	b280      	uxth	r0, r0
 801ed76:	fb06 2303 	mla	r3, r6, r3, r2
 801ed7a:	f8de 2000 	ldr.w	r2, [lr]
 801ed7e:	b292      	uxth	r2, r2
 801ed80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ed84:	eba2 0200 	sub.w	r2, r2, r0
 801ed88:	b29b      	uxth	r3, r3
 801ed8a:	f8de 0000 	ldr.w	r0, [lr]
 801ed8e:	445a      	add	r2, fp
 801ed90:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801ed94:	b292      	uxth	r2, r2
 801ed96:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801ed9a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801ed9e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801eda2:	f84e 2b04 	str.w	r2, [lr], #4
 801eda6:	d2db      	bcs.n	801ed60 <quorem+0x44>
 801eda8:	9b00      	ldr	r3, [sp, #0]
 801edaa:	58eb      	ldr	r3, [r5, r3]
 801edac:	b92b      	cbnz	r3, 801edba <quorem+0x9e>
 801edae:	9b01      	ldr	r3, [sp, #4]
 801edb0:	3b04      	subs	r3, #4
 801edb2:	429d      	cmp	r5, r3
 801edb4:	461a      	mov	r2, r3
 801edb6:	d330      	bcc.n	801ee1a <quorem+0xfe>
 801edb8:	613c      	str	r4, [r7, #16]
 801edba:	4638      	mov	r0, r7
 801edbc:	f001 f8ce 	bl	801ff5c <__mcmp>
 801edc0:	2800      	cmp	r0, #0
 801edc2:	db26      	blt.n	801ee12 <quorem+0xf6>
 801edc4:	4629      	mov	r1, r5
 801edc6:	2000      	movs	r0, #0
 801edc8:	f858 2b04 	ldr.w	r2, [r8], #4
 801edcc:	f8d1 c000 	ldr.w	ip, [r1]
 801edd0:	fa1f fe82 	uxth.w	lr, r2
 801edd4:	45c1      	cmp	r9, r8
 801edd6:	fa1f f38c 	uxth.w	r3, ip
 801edda:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801edde:	eba3 030e 	sub.w	r3, r3, lr
 801ede2:	4403      	add	r3, r0
 801ede4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801ede8:	b29b      	uxth	r3, r3
 801edea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801edee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801edf2:	ea4f 4022 	mov.w	r0, r2, asr #16
 801edf6:	f841 3b04 	str.w	r3, [r1], #4
 801edfa:	d2e5      	bcs.n	801edc8 <quorem+0xac>
 801edfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801ee00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801ee04:	b922      	cbnz	r2, 801ee10 <quorem+0xf4>
 801ee06:	3b04      	subs	r3, #4
 801ee08:	429d      	cmp	r5, r3
 801ee0a:	461a      	mov	r2, r3
 801ee0c:	d30b      	bcc.n	801ee26 <quorem+0x10a>
 801ee0e:	613c      	str	r4, [r7, #16]
 801ee10:	3601      	adds	r6, #1
 801ee12:	4630      	mov	r0, r6
 801ee14:	b003      	add	sp, #12
 801ee16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee1a:	6812      	ldr	r2, [r2, #0]
 801ee1c:	3b04      	subs	r3, #4
 801ee1e:	2a00      	cmp	r2, #0
 801ee20:	d1ca      	bne.n	801edb8 <quorem+0x9c>
 801ee22:	3c01      	subs	r4, #1
 801ee24:	e7c5      	b.n	801edb2 <quorem+0x96>
 801ee26:	6812      	ldr	r2, [r2, #0]
 801ee28:	3b04      	subs	r3, #4
 801ee2a:	2a00      	cmp	r2, #0
 801ee2c:	d1ef      	bne.n	801ee0e <quorem+0xf2>
 801ee2e:	3c01      	subs	r4, #1
 801ee30:	e7ea      	b.n	801ee08 <quorem+0xec>
 801ee32:	2000      	movs	r0, #0
 801ee34:	e7ee      	b.n	801ee14 <quorem+0xf8>
	...

0801ee38 <_dtoa_r>:
 801ee38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ee3c:	69c7      	ldr	r7, [r0, #28]
 801ee3e:	b097      	sub	sp, #92	@ 0x5c
 801ee40:	4681      	mov	r9, r0
 801ee42:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801ee44:	9107      	str	r1, [sp, #28]
 801ee46:	920c      	str	r2, [sp, #48]	@ 0x30
 801ee48:	9311      	str	r3, [sp, #68]	@ 0x44
 801ee4a:	ec55 4b10 	vmov	r4, r5, d0
 801ee4e:	ed8d 0b04 	vstr	d0, [sp, #16]
 801ee52:	b97f      	cbnz	r7, 801ee74 <_dtoa_r+0x3c>
 801ee54:	2010      	movs	r0, #16
 801ee56:	f7ff f845 	bl	801dee4 <malloc>
 801ee5a:	4602      	mov	r2, r0
 801ee5c:	f8c9 001c 	str.w	r0, [r9, #28]
 801ee60:	b920      	cbnz	r0, 801ee6c <_dtoa_r+0x34>
 801ee62:	4ba9      	ldr	r3, [pc, #676]	@ (801f108 <_dtoa_r+0x2d0>)
 801ee64:	21ef      	movs	r1, #239	@ 0xef
 801ee66:	48a9      	ldr	r0, [pc, #676]	@ (801f10c <_dtoa_r+0x2d4>)
 801ee68:	f001 fba2 	bl	80205b0 <__assert_func>
 801ee6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801ee70:	6007      	str	r7, [r0, #0]
 801ee72:	60c7      	str	r7, [r0, #12]
 801ee74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801ee78:	6819      	ldr	r1, [r3, #0]
 801ee7a:	b159      	cbz	r1, 801ee94 <_dtoa_r+0x5c>
 801ee7c:	685a      	ldr	r2, [r3, #4]
 801ee7e:	2301      	movs	r3, #1
 801ee80:	4648      	mov	r0, r9
 801ee82:	4093      	lsls	r3, r2
 801ee84:	604a      	str	r2, [r1, #4]
 801ee86:	608b      	str	r3, [r1, #8]
 801ee88:	f000 fe32 	bl	801faf0 <_Bfree>
 801ee8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801ee90:	2200      	movs	r2, #0
 801ee92:	601a      	str	r2, [r3, #0]
 801ee94:	1e2b      	subs	r3, r5, #0
 801ee96:	bfb7      	itett	lt
 801ee98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801ee9c:	2300      	movge	r3, #0
 801ee9e:	2201      	movlt	r2, #1
 801eea0:	9305      	strlt	r3, [sp, #20]
 801eea2:	bfa8      	it	ge
 801eea4:	6033      	strge	r3, [r6, #0]
 801eea6:	9f05      	ldr	r7, [sp, #20]
 801eea8:	4b99      	ldr	r3, [pc, #612]	@ (801f110 <_dtoa_r+0x2d8>)
 801eeaa:	bfb8      	it	lt
 801eeac:	6032      	strlt	r2, [r6, #0]
 801eeae:	43bb      	bics	r3, r7
 801eeb0:	d112      	bne.n	801eed8 <_dtoa_r+0xa0>
 801eeb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 801eeb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801eeb8:	6013      	str	r3, [r2, #0]
 801eeba:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801eebe:	4323      	orrs	r3, r4
 801eec0:	f000 855a 	beq.w	801f978 <_dtoa_r+0xb40>
 801eec4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801eec6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801f124 <_dtoa_r+0x2ec>
 801eeca:	2b00      	cmp	r3, #0
 801eecc:	f000 855c 	beq.w	801f988 <_dtoa_r+0xb50>
 801eed0:	f10a 0303 	add.w	r3, sl, #3
 801eed4:	f000 bd56 	b.w	801f984 <_dtoa_r+0xb4c>
 801eed8:	ed9d 7b04 	vldr	d7, [sp, #16]
 801eedc:	2200      	movs	r2, #0
 801eede:	2300      	movs	r3, #0
 801eee0:	ec51 0b17 	vmov	r0, r1, d7
 801eee4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801eee8:	f7e1 fe02 	bl	8000af0 <__aeabi_dcmpeq>
 801eeec:	4680      	mov	r8, r0
 801eeee:	b158      	cbz	r0, 801ef08 <_dtoa_r+0xd0>
 801eef0:	2301      	movs	r3, #1
 801eef2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801eef4:	6013      	str	r3, [r2, #0]
 801eef6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801eef8:	b113      	cbz	r3, 801ef00 <_dtoa_r+0xc8>
 801eefa:	4b86      	ldr	r3, [pc, #536]	@ (801f114 <_dtoa_r+0x2dc>)
 801eefc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801eefe:	6013      	str	r3, [r2, #0]
 801ef00:	f8df a224 	ldr.w	sl, [pc, #548]	@ 801f128 <_dtoa_r+0x2f0>
 801ef04:	f000 bd40 	b.w	801f988 <_dtoa_r+0xb50>
 801ef08:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801ef0c:	aa14      	add	r2, sp, #80	@ 0x50
 801ef0e:	a915      	add	r1, sp, #84	@ 0x54
 801ef10:	4648      	mov	r0, r9
 801ef12:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801ef16:	f001 f8d5 	bl	80200c4 <__d2b>
 801ef1a:	9002      	str	r0, [sp, #8]
 801ef1c:	2e00      	cmp	r6, #0
 801ef1e:	d076      	beq.n	801f00e <_dtoa_r+0x1d6>
 801ef20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ef22:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801ef26:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801ef2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801ef2e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801ef32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801ef36:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801ef3a:	4619      	mov	r1, r3
 801ef3c:	2200      	movs	r2, #0
 801ef3e:	4b76      	ldr	r3, [pc, #472]	@ (801f118 <_dtoa_r+0x2e0>)
 801ef40:	f7e1 f9b6 	bl	80002b0 <__aeabi_dsub>
 801ef44:	a36a      	add	r3, pc, #424	@ (adr r3, 801f0f0 <_dtoa_r+0x2b8>)
 801ef46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ef4a:	f7e1 fb69 	bl	8000620 <__aeabi_dmul>
 801ef4e:	a36a      	add	r3, pc, #424	@ (adr r3, 801f0f8 <_dtoa_r+0x2c0>)
 801ef50:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ef54:	f7e1 f9ae 	bl	80002b4 <__adddf3>
 801ef58:	4604      	mov	r4, r0
 801ef5a:	460d      	mov	r5, r1
 801ef5c:	4630      	mov	r0, r6
 801ef5e:	f7e1 faf5 	bl	800054c <__aeabi_i2d>
 801ef62:	a367      	add	r3, pc, #412	@ (adr r3, 801f100 <_dtoa_r+0x2c8>)
 801ef64:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ef68:	f7e1 fb5a 	bl	8000620 <__aeabi_dmul>
 801ef6c:	4602      	mov	r2, r0
 801ef6e:	460b      	mov	r3, r1
 801ef70:	4620      	mov	r0, r4
 801ef72:	4629      	mov	r1, r5
 801ef74:	f7e1 f99e 	bl	80002b4 <__adddf3>
 801ef78:	4604      	mov	r4, r0
 801ef7a:	460d      	mov	r5, r1
 801ef7c:	f7e1 fe00 	bl	8000b80 <__aeabi_d2iz>
 801ef80:	2200      	movs	r2, #0
 801ef82:	4607      	mov	r7, r0
 801ef84:	2300      	movs	r3, #0
 801ef86:	4620      	mov	r0, r4
 801ef88:	4629      	mov	r1, r5
 801ef8a:	f7e1 fdbb 	bl	8000b04 <__aeabi_dcmplt>
 801ef8e:	b140      	cbz	r0, 801efa2 <_dtoa_r+0x16a>
 801ef90:	4638      	mov	r0, r7
 801ef92:	f7e1 fadb 	bl	800054c <__aeabi_i2d>
 801ef96:	4622      	mov	r2, r4
 801ef98:	462b      	mov	r3, r5
 801ef9a:	f7e1 fda9 	bl	8000af0 <__aeabi_dcmpeq>
 801ef9e:	b900      	cbnz	r0, 801efa2 <_dtoa_r+0x16a>
 801efa0:	3f01      	subs	r7, #1
 801efa2:	2f16      	cmp	r7, #22
 801efa4:	d852      	bhi.n	801f04c <_dtoa_r+0x214>
 801efa6:	4b5d      	ldr	r3, [pc, #372]	@ (801f11c <_dtoa_r+0x2e4>)
 801efa8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801efac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801efb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801efb4:	f7e1 fda6 	bl	8000b04 <__aeabi_dcmplt>
 801efb8:	2800      	cmp	r0, #0
 801efba:	d049      	beq.n	801f050 <_dtoa_r+0x218>
 801efbc:	3f01      	subs	r7, #1
 801efbe:	2300      	movs	r3, #0
 801efc0:	9310      	str	r3, [sp, #64]	@ 0x40
 801efc2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801efc4:	1b9b      	subs	r3, r3, r6
 801efc6:	1e5a      	subs	r2, r3, #1
 801efc8:	bf4c      	ite	mi
 801efca:	f1c3 0301 	rsbmi	r3, r3, #1
 801efce:	2300      	movpl	r3, #0
 801efd0:	9206      	str	r2, [sp, #24]
 801efd2:	bf45      	ittet	mi
 801efd4:	9300      	strmi	r3, [sp, #0]
 801efd6:	2300      	movmi	r3, #0
 801efd8:	9300      	strpl	r3, [sp, #0]
 801efda:	9306      	strmi	r3, [sp, #24]
 801efdc:	2f00      	cmp	r7, #0
 801efde:	db39      	blt.n	801f054 <_dtoa_r+0x21c>
 801efe0:	9b06      	ldr	r3, [sp, #24]
 801efe2:	970d      	str	r7, [sp, #52]	@ 0x34
 801efe4:	443b      	add	r3, r7
 801efe6:	9306      	str	r3, [sp, #24]
 801efe8:	2300      	movs	r3, #0
 801efea:	9308      	str	r3, [sp, #32]
 801efec:	9b07      	ldr	r3, [sp, #28]
 801efee:	2b09      	cmp	r3, #9
 801eff0:	d863      	bhi.n	801f0ba <_dtoa_r+0x282>
 801eff2:	2b05      	cmp	r3, #5
 801eff4:	bfc5      	ittet	gt
 801eff6:	3b04      	subgt	r3, #4
 801eff8:	2400      	movgt	r4, #0
 801effa:	2401      	movle	r4, #1
 801effc:	9307      	strgt	r3, [sp, #28]
 801effe:	9b07      	ldr	r3, [sp, #28]
 801f000:	3b02      	subs	r3, #2
 801f002:	2b03      	cmp	r3, #3
 801f004:	d865      	bhi.n	801f0d2 <_dtoa_r+0x29a>
 801f006:	e8df f003 	tbb	[pc, r3]
 801f00a:	5654      	.short	0x5654
 801f00c:	2d39      	.short	0x2d39
 801f00e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801f012:	441e      	add	r6, r3
 801f014:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801f018:	2b20      	cmp	r3, #32
 801f01a:	bfc9      	itett	gt
 801f01c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801f020:	f1c3 0320 	rsble	r3, r3, #32
 801f024:	409f      	lslgt	r7, r3
 801f026:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801f02a:	bfd8      	it	le
 801f02c:	fa04 f003 	lslle.w	r0, r4, r3
 801f030:	f106 36ff 	add.w	r6, r6, #4294967295
 801f034:	bfc4      	itt	gt
 801f036:	fa24 f303 	lsrgt.w	r3, r4, r3
 801f03a:	ea47 0003 	orrgt.w	r0, r7, r3
 801f03e:	f7e1 fa75 	bl	800052c <__aeabi_ui2d>
 801f042:	2201      	movs	r2, #1
 801f044:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801f048:	9212      	str	r2, [sp, #72]	@ 0x48
 801f04a:	e776      	b.n	801ef3a <_dtoa_r+0x102>
 801f04c:	2301      	movs	r3, #1
 801f04e:	e7b7      	b.n	801efc0 <_dtoa_r+0x188>
 801f050:	9010      	str	r0, [sp, #64]	@ 0x40
 801f052:	e7b6      	b.n	801efc2 <_dtoa_r+0x18a>
 801f054:	9b00      	ldr	r3, [sp, #0]
 801f056:	1bdb      	subs	r3, r3, r7
 801f058:	9300      	str	r3, [sp, #0]
 801f05a:	427b      	negs	r3, r7
 801f05c:	9308      	str	r3, [sp, #32]
 801f05e:	2300      	movs	r3, #0
 801f060:	930d      	str	r3, [sp, #52]	@ 0x34
 801f062:	e7c3      	b.n	801efec <_dtoa_r+0x1b4>
 801f064:	2301      	movs	r3, #1
 801f066:	9309      	str	r3, [sp, #36]	@ 0x24
 801f068:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f06a:	eb07 0b03 	add.w	fp, r7, r3
 801f06e:	f10b 0301 	add.w	r3, fp, #1
 801f072:	2b01      	cmp	r3, #1
 801f074:	9303      	str	r3, [sp, #12]
 801f076:	bfb8      	it	lt
 801f078:	2301      	movlt	r3, #1
 801f07a:	e006      	b.n	801f08a <_dtoa_r+0x252>
 801f07c:	2301      	movs	r3, #1
 801f07e:	9309      	str	r3, [sp, #36]	@ 0x24
 801f080:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f082:	2b00      	cmp	r3, #0
 801f084:	dd28      	ble.n	801f0d8 <_dtoa_r+0x2a0>
 801f086:	469b      	mov	fp, r3
 801f088:	9303      	str	r3, [sp, #12]
 801f08a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801f08e:	2100      	movs	r1, #0
 801f090:	2204      	movs	r2, #4
 801f092:	f102 0514 	add.w	r5, r2, #20
 801f096:	429d      	cmp	r5, r3
 801f098:	d926      	bls.n	801f0e8 <_dtoa_r+0x2b0>
 801f09a:	6041      	str	r1, [r0, #4]
 801f09c:	4648      	mov	r0, r9
 801f09e:	f000 fce7 	bl	801fa70 <_Balloc>
 801f0a2:	4682      	mov	sl, r0
 801f0a4:	2800      	cmp	r0, #0
 801f0a6:	d141      	bne.n	801f12c <_dtoa_r+0x2f4>
 801f0a8:	4b1d      	ldr	r3, [pc, #116]	@ (801f120 <_dtoa_r+0x2e8>)
 801f0aa:	4602      	mov	r2, r0
 801f0ac:	f240 11af 	movw	r1, #431	@ 0x1af
 801f0b0:	e6d9      	b.n	801ee66 <_dtoa_r+0x2e>
 801f0b2:	2300      	movs	r3, #0
 801f0b4:	e7e3      	b.n	801f07e <_dtoa_r+0x246>
 801f0b6:	2300      	movs	r3, #0
 801f0b8:	e7d5      	b.n	801f066 <_dtoa_r+0x22e>
 801f0ba:	2401      	movs	r4, #1
 801f0bc:	2300      	movs	r3, #0
 801f0be:	9409      	str	r4, [sp, #36]	@ 0x24
 801f0c0:	9307      	str	r3, [sp, #28]
 801f0c2:	f04f 3bff 	mov.w	fp, #4294967295
 801f0c6:	2200      	movs	r2, #0
 801f0c8:	2312      	movs	r3, #18
 801f0ca:	f8cd b00c 	str.w	fp, [sp, #12]
 801f0ce:	920c      	str	r2, [sp, #48]	@ 0x30
 801f0d0:	e7db      	b.n	801f08a <_dtoa_r+0x252>
 801f0d2:	2301      	movs	r3, #1
 801f0d4:	9309      	str	r3, [sp, #36]	@ 0x24
 801f0d6:	e7f4      	b.n	801f0c2 <_dtoa_r+0x28a>
 801f0d8:	f04f 0b01 	mov.w	fp, #1
 801f0dc:	465b      	mov	r3, fp
 801f0de:	f8cd b00c 	str.w	fp, [sp, #12]
 801f0e2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801f0e6:	e7d0      	b.n	801f08a <_dtoa_r+0x252>
 801f0e8:	3101      	adds	r1, #1
 801f0ea:	0052      	lsls	r2, r2, #1
 801f0ec:	e7d1      	b.n	801f092 <_dtoa_r+0x25a>
 801f0ee:	bf00      	nop
 801f0f0:	636f4361 	.word	0x636f4361
 801f0f4:	3fd287a7 	.word	0x3fd287a7
 801f0f8:	8b60c8b3 	.word	0x8b60c8b3
 801f0fc:	3fc68a28 	.word	0x3fc68a28
 801f100:	509f79fb 	.word	0x509f79fb
 801f104:	3fd34413 	.word	0x3fd34413
 801f108:	08027cc9 	.word	0x08027cc9
 801f10c:	08027ce0 	.word	0x08027ce0
 801f110:	7ff00000 	.word	0x7ff00000
 801f114:	08027c99 	.word	0x08027c99
 801f118:	3ff80000 	.word	0x3ff80000
 801f11c:	08027e30 	.word	0x08027e30
 801f120:	08027d38 	.word	0x08027d38
 801f124:	08027cc5 	.word	0x08027cc5
 801f128:	08027c98 	.word	0x08027c98
 801f12c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f130:	6018      	str	r0, [r3, #0]
 801f132:	9b03      	ldr	r3, [sp, #12]
 801f134:	2b0e      	cmp	r3, #14
 801f136:	f200 80a1 	bhi.w	801f27c <_dtoa_r+0x444>
 801f13a:	2c00      	cmp	r4, #0
 801f13c:	f000 809e 	beq.w	801f27c <_dtoa_r+0x444>
 801f140:	2f00      	cmp	r7, #0
 801f142:	dd33      	ble.n	801f1ac <_dtoa_r+0x374>
 801f144:	f007 020f 	and.w	r2, r7, #15
 801f148:	4b9b      	ldr	r3, [pc, #620]	@ (801f3b8 <_dtoa_r+0x580>)
 801f14a:	05f8      	lsls	r0, r7, #23
 801f14c:	ea4f 1427 	mov.w	r4, r7, asr #4
 801f150:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801f154:	ed93 7b00 	vldr	d7, [r3]
 801f158:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 801f15c:	d516      	bpl.n	801f18c <_dtoa_r+0x354>
 801f15e:	4b97      	ldr	r3, [pc, #604]	@ (801f3bc <_dtoa_r+0x584>)
 801f160:	f004 040f 	and.w	r4, r4, #15
 801f164:	2603      	movs	r6, #3
 801f166:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801f16a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801f16e:	f7e1 fb81 	bl	8000874 <__aeabi_ddiv>
 801f172:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f176:	4d91      	ldr	r5, [pc, #580]	@ (801f3bc <_dtoa_r+0x584>)
 801f178:	b954      	cbnz	r4, 801f190 <_dtoa_r+0x358>
 801f17a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801f17e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f182:	f7e1 fb77 	bl	8000874 <__aeabi_ddiv>
 801f186:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f18a:	e028      	b.n	801f1de <_dtoa_r+0x3a6>
 801f18c:	2602      	movs	r6, #2
 801f18e:	e7f2      	b.n	801f176 <_dtoa_r+0x33e>
 801f190:	07e1      	lsls	r1, r4, #31
 801f192:	d508      	bpl.n	801f1a6 <_dtoa_r+0x36e>
 801f194:	3601      	adds	r6, #1
 801f196:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801f19a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801f19e:	f7e1 fa3f 	bl	8000620 <__aeabi_dmul>
 801f1a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801f1a6:	1064      	asrs	r4, r4, #1
 801f1a8:	3508      	adds	r5, #8
 801f1aa:	e7e5      	b.n	801f178 <_dtoa_r+0x340>
 801f1ac:	f000 80af 	beq.w	801f30e <_dtoa_r+0x4d6>
 801f1b0:	427c      	negs	r4, r7
 801f1b2:	4b81      	ldr	r3, [pc, #516]	@ (801f3b8 <_dtoa_r+0x580>)
 801f1b4:	4d81      	ldr	r5, [pc, #516]	@ (801f3bc <_dtoa_r+0x584>)
 801f1b6:	2602      	movs	r6, #2
 801f1b8:	f004 020f 	and.w	r2, r4, #15
 801f1bc:	1124      	asrs	r4, r4, #4
 801f1be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801f1c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801f1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1ca:	f7e1 fa29 	bl	8000620 <__aeabi_dmul>
 801f1ce:	2300      	movs	r3, #0
 801f1d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f1d4:	2c00      	cmp	r4, #0
 801f1d6:	f040 808f 	bne.w	801f2f8 <_dtoa_r+0x4c0>
 801f1da:	2b00      	cmp	r3, #0
 801f1dc:	d1d3      	bne.n	801f186 <_dtoa_r+0x34e>
 801f1de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801f1e0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801f1e4:	2b00      	cmp	r3, #0
 801f1e6:	f000 8094 	beq.w	801f312 <_dtoa_r+0x4da>
 801f1ea:	2200      	movs	r2, #0
 801f1ec:	4b74      	ldr	r3, [pc, #464]	@ (801f3c0 <_dtoa_r+0x588>)
 801f1ee:	4620      	mov	r0, r4
 801f1f0:	4629      	mov	r1, r5
 801f1f2:	f7e1 fc87 	bl	8000b04 <__aeabi_dcmplt>
 801f1f6:	2800      	cmp	r0, #0
 801f1f8:	f000 808b 	beq.w	801f312 <_dtoa_r+0x4da>
 801f1fc:	9b03      	ldr	r3, [sp, #12]
 801f1fe:	2b00      	cmp	r3, #0
 801f200:	f000 8087 	beq.w	801f312 <_dtoa_r+0x4da>
 801f204:	f1bb 0f00 	cmp.w	fp, #0
 801f208:	dd34      	ble.n	801f274 <_dtoa_r+0x43c>
 801f20a:	4620      	mov	r0, r4
 801f20c:	f107 38ff 	add.w	r8, r7, #4294967295
 801f210:	3601      	adds	r6, #1
 801f212:	465c      	mov	r4, fp
 801f214:	2200      	movs	r2, #0
 801f216:	4b6b      	ldr	r3, [pc, #428]	@ (801f3c4 <_dtoa_r+0x58c>)
 801f218:	4629      	mov	r1, r5
 801f21a:	f7e1 fa01 	bl	8000620 <__aeabi_dmul>
 801f21e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f222:	4630      	mov	r0, r6
 801f224:	f7e1 f992 	bl	800054c <__aeabi_i2d>
 801f228:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801f22c:	f7e1 f9f8 	bl	8000620 <__aeabi_dmul>
 801f230:	2200      	movs	r2, #0
 801f232:	4b65      	ldr	r3, [pc, #404]	@ (801f3c8 <_dtoa_r+0x590>)
 801f234:	f7e1 f83e 	bl	80002b4 <__adddf3>
 801f238:	4605      	mov	r5, r0
 801f23a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801f23e:	2c00      	cmp	r4, #0
 801f240:	d16a      	bne.n	801f318 <_dtoa_r+0x4e0>
 801f242:	2200      	movs	r2, #0
 801f244:	4b61      	ldr	r3, [pc, #388]	@ (801f3cc <_dtoa_r+0x594>)
 801f246:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f24a:	f7e1 f831 	bl	80002b0 <__aeabi_dsub>
 801f24e:	4602      	mov	r2, r0
 801f250:	460b      	mov	r3, r1
 801f252:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801f256:	462a      	mov	r2, r5
 801f258:	4633      	mov	r3, r6
 801f25a:	f7e1 fc71 	bl	8000b40 <__aeabi_dcmpgt>
 801f25e:	2800      	cmp	r0, #0
 801f260:	f040 8298 	bne.w	801f794 <_dtoa_r+0x95c>
 801f264:	462a      	mov	r2, r5
 801f266:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801f26a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f26e:	f7e1 fc49 	bl	8000b04 <__aeabi_dcmplt>
 801f272:	bb38      	cbnz	r0, 801f2c4 <_dtoa_r+0x48c>
 801f274:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 801f278:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801f27c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801f27e:	2b00      	cmp	r3, #0
 801f280:	f2c0 8157 	blt.w	801f532 <_dtoa_r+0x6fa>
 801f284:	2f0e      	cmp	r7, #14
 801f286:	f300 8154 	bgt.w	801f532 <_dtoa_r+0x6fa>
 801f28a:	4b4b      	ldr	r3, [pc, #300]	@ (801f3b8 <_dtoa_r+0x580>)
 801f28c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801f290:	ed93 7b00 	vldr	d7, [r3]
 801f294:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f296:	2b00      	cmp	r3, #0
 801f298:	ed8d 7b00 	vstr	d7, [sp]
 801f29c:	f280 80e5 	bge.w	801f46a <_dtoa_r+0x632>
 801f2a0:	9b03      	ldr	r3, [sp, #12]
 801f2a2:	2b00      	cmp	r3, #0
 801f2a4:	f300 80e1 	bgt.w	801f46a <_dtoa_r+0x632>
 801f2a8:	d10c      	bne.n	801f2c4 <_dtoa_r+0x48c>
 801f2aa:	2200      	movs	r2, #0
 801f2ac:	4b47      	ldr	r3, [pc, #284]	@ (801f3cc <_dtoa_r+0x594>)
 801f2ae:	ec51 0b17 	vmov	r0, r1, d7
 801f2b2:	f7e1 f9b5 	bl	8000620 <__aeabi_dmul>
 801f2b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801f2ba:	f7e1 fc37 	bl	8000b2c <__aeabi_dcmpge>
 801f2be:	2800      	cmp	r0, #0
 801f2c0:	f000 8266 	beq.w	801f790 <_dtoa_r+0x958>
 801f2c4:	2400      	movs	r4, #0
 801f2c6:	4625      	mov	r5, r4
 801f2c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f2ca:	4656      	mov	r6, sl
 801f2cc:	ea6f 0803 	mvn.w	r8, r3
 801f2d0:	2700      	movs	r7, #0
 801f2d2:	4621      	mov	r1, r4
 801f2d4:	4648      	mov	r0, r9
 801f2d6:	f000 fc0b 	bl	801faf0 <_Bfree>
 801f2da:	2d00      	cmp	r5, #0
 801f2dc:	f000 80bd 	beq.w	801f45a <_dtoa_r+0x622>
 801f2e0:	b12f      	cbz	r7, 801f2ee <_dtoa_r+0x4b6>
 801f2e2:	42af      	cmp	r7, r5
 801f2e4:	d003      	beq.n	801f2ee <_dtoa_r+0x4b6>
 801f2e6:	4639      	mov	r1, r7
 801f2e8:	4648      	mov	r0, r9
 801f2ea:	f000 fc01 	bl	801faf0 <_Bfree>
 801f2ee:	4629      	mov	r1, r5
 801f2f0:	4648      	mov	r0, r9
 801f2f2:	f000 fbfd 	bl	801faf0 <_Bfree>
 801f2f6:	e0b0      	b.n	801f45a <_dtoa_r+0x622>
 801f2f8:	07e2      	lsls	r2, r4, #31
 801f2fa:	d505      	bpl.n	801f308 <_dtoa_r+0x4d0>
 801f2fc:	3601      	adds	r6, #1
 801f2fe:	e9d5 2300 	ldrd	r2, r3, [r5]
 801f302:	f7e1 f98d 	bl	8000620 <__aeabi_dmul>
 801f306:	2301      	movs	r3, #1
 801f308:	1064      	asrs	r4, r4, #1
 801f30a:	3508      	adds	r5, #8
 801f30c:	e762      	b.n	801f1d4 <_dtoa_r+0x39c>
 801f30e:	2602      	movs	r6, #2
 801f310:	e765      	b.n	801f1de <_dtoa_r+0x3a6>
 801f312:	46b8      	mov	r8, r7
 801f314:	9c03      	ldr	r4, [sp, #12]
 801f316:	e784      	b.n	801f222 <_dtoa_r+0x3ea>
 801f318:	4b27      	ldr	r3, [pc, #156]	@ (801f3b8 <_dtoa_r+0x580>)
 801f31a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801f31c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801f320:	4454      	add	r4, sl
 801f322:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801f326:	2900      	cmp	r1, #0
 801f328:	d054      	beq.n	801f3d4 <_dtoa_r+0x59c>
 801f32a:	2000      	movs	r0, #0
 801f32c:	4928      	ldr	r1, [pc, #160]	@ (801f3d0 <_dtoa_r+0x598>)
 801f32e:	f7e1 faa1 	bl	8000874 <__aeabi_ddiv>
 801f332:	4633      	mov	r3, r6
 801f334:	4656      	mov	r6, sl
 801f336:	462a      	mov	r2, r5
 801f338:	f7e0 ffba 	bl	80002b0 <__aeabi_dsub>
 801f33c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801f340:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f344:	f7e1 fc1c 	bl	8000b80 <__aeabi_d2iz>
 801f348:	4605      	mov	r5, r0
 801f34a:	f7e1 f8ff 	bl	800054c <__aeabi_i2d>
 801f34e:	4602      	mov	r2, r0
 801f350:	460b      	mov	r3, r1
 801f352:	3530      	adds	r5, #48	@ 0x30
 801f354:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f358:	f7e0 ffaa 	bl	80002b0 <__aeabi_dsub>
 801f35c:	4602      	mov	r2, r0
 801f35e:	460b      	mov	r3, r1
 801f360:	f806 5b01 	strb.w	r5, [r6], #1
 801f364:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801f368:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801f36c:	f7e1 fbca 	bl	8000b04 <__aeabi_dcmplt>
 801f370:	2800      	cmp	r0, #0
 801f372:	d172      	bne.n	801f45a <_dtoa_r+0x622>
 801f374:	2000      	movs	r0, #0
 801f376:	4912      	ldr	r1, [pc, #72]	@ (801f3c0 <_dtoa_r+0x588>)
 801f378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801f37c:	f7e0 ff98 	bl	80002b0 <__aeabi_dsub>
 801f380:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801f384:	f7e1 fbbe 	bl	8000b04 <__aeabi_dcmplt>
 801f388:	2800      	cmp	r0, #0
 801f38a:	f040 80b4 	bne.w	801f4f6 <_dtoa_r+0x6be>
 801f38e:	42a6      	cmp	r6, r4
 801f390:	f43f af70 	beq.w	801f274 <_dtoa_r+0x43c>
 801f394:	2200      	movs	r2, #0
 801f396:	4b0b      	ldr	r3, [pc, #44]	@ (801f3c4 <_dtoa_r+0x58c>)
 801f398:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801f39c:	f7e1 f940 	bl	8000620 <__aeabi_dmul>
 801f3a0:	2200      	movs	r2, #0
 801f3a2:	4b08      	ldr	r3, [pc, #32]	@ (801f3c4 <_dtoa_r+0x58c>)
 801f3a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801f3a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f3ac:	f7e1 f938 	bl	8000620 <__aeabi_dmul>
 801f3b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f3b4:	e7c4      	b.n	801f340 <_dtoa_r+0x508>
 801f3b6:	bf00      	nop
 801f3b8:	08027e30 	.word	0x08027e30
 801f3bc:	08027e08 	.word	0x08027e08
 801f3c0:	3ff00000 	.word	0x3ff00000
 801f3c4:	40240000 	.word	0x40240000
 801f3c8:	401c0000 	.word	0x401c0000
 801f3cc:	40140000 	.word	0x40140000
 801f3d0:	3fe00000 	.word	0x3fe00000
 801f3d4:	4631      	mov	r1, r6
 801f3d6:	4656      	mov	r6, sl
 801f3d8:	4628      	mov	r0, r5
 801f3da:	f7e1 f921 	bl	8000620 <__aeabi_dmul>
 801f3de:	9413      	str	r4, [sp, #76]	@ 0x4c
 801f3e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801f3e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f3e8:	f7e1 fbca 	bl	8000b80 <__aeabi_d2iz>
 801f3ec:	4605      	mov	r5, r0
 801f3ee:	f7e1 f8ad 	bl	800054c <__aeabi_i2d>
 801f3f2:	4602      	mov	r2, r0
 801f3f4:	3530      	adds	r5, #48	@ 0x30
 801f3f6:	460b      	mov	r3, r1
 801f3f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f3fc:	f7e0 ff58 	bl	80002b0 <__aeabi_dsub>
 801f400:	f806 5b01 	strb.w	r5, [r6], #1
 801f404:	4602      	mov	r2, r0
 801f406:	460b      	mov	r3, r1
 801f408:	42a6      	cmp	r6, r4
 801f40a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801f40e:	f04f 0200 	mov.w	r2, #0
 801f412:	d124      	bne.n	801f45e <_dtoa_r+0x626>
 801f414:	4baf      	ldr	r3, [pc, #700]	@ (801f6d4 <_dtoa_r+0x89c>)
 801f416:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801f41a:	f7e0 ff4b 	bl	80002b4 <__adddf3>
 801f41e:	4602      	mov	r2, r0
 801f420:	460b      	mov	r3, r1
 801f422:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f426:	f7e1 fb8b 	bl	8000b40 <__aeabi_dcmpgt>
 801f42a:	2800      	cmp	r0, #0
 801f42c:	d163      	bne.n	801f4f6 <_dtoa_r+0x6be>
 801f42e:	2000      	movs	r0, #0
 801f430:	49a8      	ldr	r1, [pc, #672]	@ (801f6d4 <_dtoa_r+0x89c>)
 801f432:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801f436:	f7e0 ff3b 	bl	80002b0 <__aeabi_dsub>
 801f43a:	4602      	mov	r2, r0
 801f43c:	460b      	mov	r3, r1
 801f43e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801f442:	f7e1 fb5f 	bl	8000b04 <__aeabi_dcmplt>
 801f446:	2800      	cmp	r0, #0
 801f448:	f43f af14 	beq.w	801f274 <_dtoa_r+0x43c>
 801f44c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801f44e:	1e73      	subs	r3, r6, #1
 801f450:	9313      	str	r3, [sp, #76]	@ 0x4c
 801f452:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801f456:	2b30      	cmp	r3, #48	@ 0x30
 801f458:	d0f8      	beq.n	801f44c <_dtoa_r+0x614>
 801f45a:	4647      	mov	r7, r8
 801f45c:	e03b      	b.n	801f4d6 <_dtoa_r+0x69e>
 801f45e:	4b9e      	ldr	r3, [pc, #632]	@ (801f6d8 <_dtoa_r+0x8a0>)
 801f460:	f7e1 f8de 	bl	8000620 <__aeabi_dmul>
 801f464:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801f468:	e7bc      	b.n	801f3e4 <_dtoa_r+0x5ac>
 801f46a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801f46e:	4656      	mov	r6, sl
 801f470:	4620      	mov	r0, r4
 801f472:	4629      	mov	r1, r5
 801f474:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f478:	f7e1 f9fc 	bl	8000874 <__aeabi_ddiv>
 801f47c:	f7e1 fb80 	bl	8000b80 <__aeabi_d2iz>
 801f480:	4680      	mov	r8, r0
 801f482:	f7e1 f863 	bl	800054c <__aeabi_i2d>
 801f486:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f48a:	f7e1 f8c9 	bl	8000620 <__aeabi_dmul>
 801f48e:	4602      	mov	r2, r0
 801f490:	4620      	mov	r0, r4
 801f492:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801f496:	460b      	mov	r3, r1
 801f498:	4629      	mov	r1, r5
 801f49a:	f7e0 ff09 	bl	80002b0 <__aeabi_dsub>
 801f49e:	9d03      	ldr	r5, [sp, #12]
 801f4a0:	f806 4b01 	strb.w	r4, [r6], #1
 801f4a4:	eba6 040a 	sub.w	r4, r6, sl
 801f4a8:	4602      	mov	r2, r0
 801f4aa:	460b      	mov	r3, r1
 801f4ac:	42a5      	cmp	r5, r4
 801f4ae:	d133      	bne.n	801f518 <_dtoa_r+0x6e0>
 801f4b0:	f7e0 ff00 	bl	80002b4 <__adddf3>
 801f4b4:	4604      	mov	r4, r0
 801f4b6:	460d      	mov	r5, r1
 801f4b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f4bc:	f7e1 fb40 	bl	8000b40 <__aeabi_dcmpgt>
 801f4c0:	b9c0      	cbnz	r0, 801f4f4 <_dtoa_r+0x6bc>
 801f4c2:	4620      	mov	r0, r4
 801f4c4:	4629      	mov	r1, r5
 801f4c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f4ca:	f7e1 fb11 	bl	8000af0 <__aeabi_dcmpeq>
 801f4ce:	b110      	cbz	r0, 801f4d6 <_dtoa_r+0x69e>
 801f4d0:	f018 0f01 	tst.w	r8, #1
 801f4d4:	d10e      	bne.n	801f4f4 <_dtoa_r+0x6bc>
 801f4d6:	9902      	ldr	r1, [sp, #8]
 801f4d8:	4648      	mov	r0, r9
 801f4da:	f000 fb09 	bl	801faf0 <_Bfree>
 801f4de:	2300      	movs	r3, #0
 801f4e0:	3701      	adds	r7, #1
 801f4e2:	7033      	strb	r3, [r6, #0]
 801f4e4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801f4e6:	601f      	str	r7, [r3, #0]
 801f4e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801f4ea:	2b00      	cmp	r3, #0
 801f4ec:	f000 824c 	beq.w	801f988 <_dtoa_r+0xb50>
 801f4f0:	601e      	str	r6, [r3, #0]
 801f4f2:	e249      	b.n	801f988 <_dtoa_r+0xb50>
 801f4f4:	46b8      	mov	r8, r7
 801f4f6:	4633      	mov	r3, r6
 801f4f8:	461e      	mov	r6, r3
 801f4fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f4fe:	2a39      	cmp	r2, #57	@ 0x39
 801f500:	d106      	bne.n	801f510 <_dtoa_r+0x6d8>
 801f502:	459a      	cmp	sl, r3
 801f504:	d1f8      	bne.n	801f4f8 <_dtoa_r+0x6c0>
 801f506:	2230      	movs	r2, #48	@ 0x30
 801f508:	f108 0801 	add.w	r8, r8, #1
 801f50c:	f88a 2000 	strb.w	r2, [sl]
 801f510:	781a      	ldrb	r2, [r3, #0]
 801f512:	3201      	adds	r2, #1
 801f514:	701a      	strb	r2, [r3, #0]
 801f516:	e7a0      	b.n	801f45a <_dtoa_r+0x622>
 801f518:	2200      	movs	r2, #0
 801f51a:	4b6f      	ldr	r3, [pc, #444]	@ (801f6d8 <_dtoa_r+0x8a0>)
 801f51c:	f7e1 f880 	bl	8000620 <__aeabi_dmul>
 801f520:	2200      	movs	r2, #0
 801f522:	2300      	movs	r3, #0
 801f524:	4604      	mov	r4, r0
 801f526:	460d      	mov	r5, r1
 801f528:	f7e1 fae2 	bl	8000af0 <__aeabi_dcmpeq>
 801f52c:	2800      	cmp	r0, #0
 801f52e:	d09f      	beq.n	801f470 <_dtoa_r+0x638>
 801f530:	e7d1      	b.n	801f4d6 <_dtoa_r+0x69e>
 801f532:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f534:	2a00      	cmp	r2, #0
 801f536:	f000 80ea 	beq.w	801f70e <_dtoa_r+0x8d6>
 801f53a:	9a07      	ldr	r2, [sp, #28]
 801f53c:	2a01      	cmp	r2, #1
 801f53e:	f300 80cd 	bgt.w	801f6dc <_dtoa_r+0x8a4>
 801f542:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801f544:	2a00      	cmp	r2, #0
 801f546:	f000 80c1 	beq.w	801f6cc <_dtoa_r+0x894>
 801f54a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801f54e:	9c08      	ldr	r4, [sp, #32]
 801f550:	9e00      	ldr	r6, [sp, #0]
 801f552:	9a00      	ldr	r2, [sp, #0]
 801f554:	2101      	movs	r1, #1
 801f556:	4648      	mov	r0, r9
 801f558:	441a      	add	r2, r3
 801f55a:	9200      	str	r2, [sp, #0]
 801f55c:	9a06      	ldr	r2, [sp, #24]
 801f55e:	441a      	add	r2, r3
 801f560:	9206      	str	r2, [sp, #24]
 801f562:	f000 fb7b 	bl	801fc5c <__i2b>
 801f566:	4605      	mov	r5, r0
 801f568:	b166      	cbz	r6, 801f584 <_dtoa_r+0x74c>
 801f56a:	9b06      	ldr	r3, [sp, #24]
 801f56c:	2b00      	cmp	r3, #0
 801f56e:	dd09      	ble.n	801f584 <_dtoa_r+0x74c>
 801f570:	42b3      	cmp	r3, r6
 801f572:	9a00      	ldr	r2, [sp, #0]
 801f574:	bfa8      	it	ge
 801f576:	4633      	movge	r3, r6
 801f578:	1ad2      	subs	r2, r2, r3
 801f57a:	1af6      	subs	r6, r6, r3
 801f57c:	9200      	str	r2, [sp, #0]
 801f57e:	9a06      	ldr	r2, [sp, #24]
 801f580:	1ad3      	subs	r3, r2, r3
 801f582:	9306      	str	r3, [sp, #24]
 801f584:	9b08      	ldr	r3, [sp, #32]
 801f586:	b30b      	cbz	r3, 801f5cc <_dtoa_r+0x794>
 801f588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f58a:	2b00      	cmp	r3, #0
 801f58c:	f000 80c6 	beq.w	801f71c <_dtoa_r+0x8e4>
 801f590:	2c00      	cmp	r4, #0
 801f592:	f000 80c0 	beq.w	801f716 <_dtoa_r+0x8de>
 801f596:	4629      	mov	r1, r5
 801f598:	4622      	mov	r2, r4
 801f59a:	4648      	mov	r0, r9
 801f59c:	f000 fc18 	bl	801fdd0 <__pow5mult>
 801f5a0:	9a02      	ldr	r2, [sp, #8]
 801f5a2:	4601      	mov	r1, r0
 801f5a4:	4605      	mov	r5, r0
 801f5a6:	4648      	mov	r0, r9
 801f5a8:	f000 fb6e 	bl	801fc88 <__multiply>
 801f5ac:	9902      	ldr	r1, [sp, #8]
 801f5ae:	4680      	mov	r8, r0
 801f5b0:	4648      	mov	r0, r9
 801f5b2:	f000 fa9d 	bl	801faf0 <_Bfree>
 801f5b6:	9b08      	ldr	r3, [sp, #32]
 801f5b8:	1b1b      	subs	r3, r3, r4
 801f5ba:	9308      	str	r3, [sp, #32]
 801f5bc:	f000 80b1 	beq.w	801f722 <_dtoa_r+0x8ea>
 801f5c0:	9a08      	ldr	r2, [sp, #32]
 801f5c2:	4641      	mov	r1, r8
 801f5c4:	4648      	mov	r0, r9
 801f5c6:	f000 fc03 	bl	801fdd0 <__pow5mult>
 801f5ca:	9002      	str	r0, [sp, #8]
 801f5cc:	2101      	movs	r1, #1
 801f5ce:	4648      	mov	r0, r9
 801f5d0:	f000 fb44 	bl	801fc5c <__i2b>
 801f5d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801f5d6:	4604      	mov	r4, r0
 801f5d8:	2b00      	cmp	r3, #0
 801f5da:	f000 81d9 	beq.w	801f990 <_dtoa_r+0xb58>
 801f5de:	461a      	mov	r2, r3
 801f5e0:	4601      	mov	r1, r0
 801f5e2:	4648      	mov	r0, r9
 801f5e4:	f000 fbf4 	bl	801fdd0 <__pow5mult>
 801f5e8:	9b07      	ldr	r3, [sp, #28]
 801f5ea:	4604      	mov	r4, r0
 801f5ec:	2b01      	cmp	r3, #1
 801f5ee:	f300 809f 	bgt.w	801f730 <_dtoa_r+0x8f8>
 801f5f2:	9b04      	ldr	r3, [sp, #16]
 801f5f4:	2b00      	cmp	r3, #0
 801f5f6:	f040 8097 	bne.w	801f728 <_dtoa_r+0x8f0>
 801f5fa:	9b05      	ldr	r3, [sp, #20]
 801f5fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801f600:	2b00      	cmp	r3, #0
 801f602:	f040 8093 	bne.w	801f72c <_dtoa_r+0x8f4>
 801f606:	9b05      	ldr	r3, [sp, #20]
 801f608:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801f60c:	0d1b      	lsrs	r3, r3, #20
 801f60e:	051b      	lsls	r3, r3, #20
 801f610:	b133      	cbz	r3, 801f620 <_dtoa_r+0x7e8>
 801f612:	9b00      	ldr	r3, [sp, #0]
 801f614:	3301      	adds	r3, #1
 801f616:	9300      	str	r3, [sp, #0]
 801f618:	9b06      	ldr	r3, [sp, #24]
 801f61a:	3301      	adds	r3, #1
 801f61c:	9306      	str	r3, [sp, #24]
 801f61e:	2301      	movs	r3, #1
 801f620:	9308      	str	r3, [sp, #32]
 801f622:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801f624:	2b00      	cmp	r3, #0
 801f626:	f000 81b9 	beq.w	801f99c <_dtoa_r+0xb64>
 801f62a:	6923      	ldr	r3, [r4, #16]
 801f62c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801f630:	6918      	ldr	r0, [r3, #16]
 801f632:	f000 fac7 	bl	801fbc4 <__hi0bits>
 801f636:	f1c0 0020 	rsb	r0, r0, #32
 801f63a:	9b06      	ldr	r3, [sp, #24]
 801f63c:	4418      	add	r0, r3
 801f63e:	f010 001f 	ands.w	r0, r0, #31
 801f642:	f000 8082 	beq.w	801f74a <_dtoa_r+0x912>
 801f646:	f1c0 0320 	rsb	r3, r0, #32
 801f64a:	2b04      	cmp	r3, #4
 801f64c:	dd73      	ble.n	801f736 <_dtoa_r+0x8fe>
 801f64e:	f1c0 001c 	rsb	r0, r0, #28
 801f652:	9b00      	ldr	r3, [sp, #0]
 801f654:	4403      	add	r3, r0
 801f656:	4406      	add	r6, r0
 801f658:	9300      	str	r3, [sp, #0]
 801f65a:	9b06      	ldr	r3, [sp, #24]
 801f65c:	4403      	add	r3, r0
 801f65e:	9306      	str	r3, [sp, #24]
 801f660:	9b00      	ldr	r3, [sp, #0]
 801f662:	2b00      	cmp	r3, #0
 801f664:	dd05      	ble.n	801f672 <_dtoa_r+0x83a>
 801f666:	461a      	mov	r2, r3
 801f668:	9902      	ldr	r1, [sp, #8]
 801f66a:	4648      	mov	r0, r9
 801f66c:	f000 fc0a 	bl	801fe84 <__lshift>
 801f670:	9002      	str	r0, [sp, #8]
 801f672:	9b06      	ldr	r3, [sp, #24]
 801f674:	2b00      	cmp	r3, #0
 801f676:	dd05      	ble.n	801f684 <_dtoa_r+0x84c>
 801f678:	4621      	mov	r1, r4
 801f67a:	461a      	mov	r2, r3
 801f67c:	4648      	mov	r0, r9
 801f67e:	f000 fc01 	bl	801fe84 <__lshift>
 801f682:	4604      	mov	r4, r0
 801f684:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801f686:	2b00      	cmp	r3, #0
 801f688:	d061      	beq.n	801f74e <_dtoa_r+0x916>
 801f68a:	4621      	mov	r1, r4
 801f68c:	9802      	ldr	r0, [sp, #8]
 801f68e:	f000 fc65 	bl	801ff5c <__mcmp>
 801f692:	2800      	cmp	r0, #0
 801f694:	da5b      	bge.n	801f74e <_dtoa_r+0x916>
 801f696:	2300      	movs	r3, #0
 801f698:	220a      	movs	r2, #10
 801f69a:	9902      	ldr	r1, [sp, #8]
 801f69c:	4648      	mov	r0, r9
 801f69e:	f000 fa49 	bl	801fb34 <__multadd>
 801f6a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f6a4:	f107 38ff 	add.w	r8, r7, #4294967295
 801f6a8:	9002      	str	r0, [sp, #8]
 801f6aa:	2b00      	cmp	r3, #0
 801f6ac:	f000 8178 	beq.w	801f9a0 <_dtoa_r+0xb68>
 801f6b0:	4629      	mov	r1, r5
 801f6b2:	2300      	movs	r3, #0
 801f6b4:	220a      	movs	r2, #10
 801f6b6:	4648      	mov	r0, r9
 801f6b8:	f000 fa3c 	bl	801fb34 <__multadd>
 801f6bc:	f1bb 0f00 	cmp.w	fp, #0
 801f6c0:	4605      	mov	r5, r0
 801f6c2:	dc6f      	bgt.n	801f7a4 <_dtoa_r+0x96c>
 801f6c4:	9b07      	ldr	r3, [sp, #28]
 801f6c6:	2b02      	cmp	r3, #2
 801f6c8:	dc49      	bgt.n	801f75e <_dtoa_r+0x926>
 801f6ca:	e06b      	b.n	801f7a4 <_dtoa_r+0x96c>
 801f6cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801f6ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801f6d2:	e73c      	b.n	801f54e <_dtoa_r+0x716>
 801f6d4:	3fe00000 	.word	0x3fe00000
 801f6d8:	40240000 	.word	0x40240000
 801f6dc:	9b03      	ldr	r3, [sp, #12]
 801f6de:	1e5c      	subs	r4, r3, #1
 801f6e0:	9b08      	ldr	r3, [sp, #32]
 801f6e2:	42a3      	cmp	r3, r4
 801f6e4:	db09      	blt.n	801f6fa <_dtoa_r+0x8c2>
 801f6e6:	1b1c      	subs	r4, r3, r4
 801f6e8:	9b03      	ldr	r3, [sp, #12]
 801f6ea:	2b00      	cmp	r3, #0
 801f6ec:	f6bf af30 	bge.w	801f550 <_dtoa_r+0x718>
 801f6f0:	9b00      	ldr	r3, [sp, #0]
 801f6f2:	9a03      	ldr	r2, [sp, #12]
 801f6f4:	1a9e      	subs	r6, r3, r2
 801f6f6:	2300      	movs	r3, #0
 801f6f8:	e72b      	b.n	801f552 <_dtoa_r+0x71a>
 801f6fa:	9b08      	ldr	r3, [sp, #32]
 801f6fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f6fe:	1ae3      	subs	r3, r4, r3
 801f700:	9408      	str	r4, [sp, #32]
 801f702:	9e00      	ldr	r6, [sp, #0]
 801f704:	2400      	movs	r4, #0
 801f706:	441a      	add	r2, r3
 801f708:	9b03      	ldr	r3, [sp, #12]
 801f70a:	920d      	str	r2, [sp, #52]	@ 0x34
 801f70c:	e721      	b.n	801f552 <_dtoa_r+0x71a>
 801f70e:	9c08      	ldr	r4, [sp, #32]
 801f710:	9e00      	ldr	r6, [sp, #0]
 801f712:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801f714:	e728      	b.n	801f568 <_dtoa_r+0x730>
 801f716:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801f71a:	e751      	b.n	801f5c0 <_dtoa_r+0x788>
 801f71c:	9a08      	ldr	r2, [sp, #32]
 801f71e:	9902      	ldr	r1, [sp, #8]
 801f720:	e750      	b.n	801f5c4 <_dtoa_r+0x78c>
 801f722:	f8cd 8008 	str.w	r8, [sp, #8]
 801f726:	e751      	b.n	801f5cc <_dtoa_r+0x794>
 801f728:	2300      	movs	r3, #0
 801f72a:	e779      	b.n	801f620 <_dtoa_r+0x7e8>
 801f72c:	9b04      	ldr	r3, [sp, #16]
 801f72e:	e777      	b.n	801f620 <_dtoa_r+0x7e8>
 801f730:	2300      	movs	r3, #0
 801f732:	9308      	str	r3, [sp, #32]
 801f734:	e779      	b.n	801f62a <_dtoa_r+0x7f2>
 801f736:	d093      	beq.n	801f660 <_dtoa_r+0x828>
 801f738:	331c      	adds	r3, #28
 801f73a:	9a00      	ldr	r2, [sp, #0]
 801f73c:	441a      	add	r2, r3
 801f73e:	441e      	add	r6, r3
 801f740:	9200      	str	r2, [sp, #0]
 801f742:	9a06      	ldr	r2, [sp, #24]
 801f744:	441a      	add	r2, r3
 801f746:	9206      	str	r2, [sp, #24]
 801f748:	e78a      	b.n	801f660 <_dtoa_r+0x828>
 801f74a:	4603      	mov	r3, r0
 801f74c:	e7f4      	b.n	801f738 <_dtoa_r+0x900>
 801f74e:	9b03      	ldr	r3, [sp, #12]
 801f750:	46b8      	mov	r8, r7
 801f752:	2b00      	cmp	r3, #0
 801f754:	dc20      	bgt.n	801f798 <_dtoa_r+0x960>
 801f756:	469b      	mov	fp, r3
 801f758:	9b07      	ldr	r3, [sp, #28]
 801f75a:	2b02      	cmp	r3, #2
 801f75c:	dd1e      	ble.n	801f79c <_dtoa_r+0x964>
 801f75e:	f1bb 0f00 	cmp.w	fp, #0
 801f762:	f47f adb1 	bne.w	801f2c8 <_dtoa_r+0x490>
 801f766:	4621      	mov	r1, r4
 801f768:	465b      	mov	r3, fp
 801f76a:	2205      	movs	r2, #5
 801f76c:	4648      	mov	r0, r9
 801f76e:	f000 f9e1 	bl	801fb34 <__multadd>
 801f772:	4601      	mov	r1, r0
 801f774:	4604      	mov	r4, r0
 801f776:	9802      	ldr	r0, [sp, #8]
 801f778:	f000 fbf0 	bl	801ff5c <__mcmp>
 801f77c:	2800      	cmp	r0, #0
 801f77e:	f77f ada3 	ble.w	801f2c8 <_dtoa_r+0x490>
 801f782:	4656      	mov	r6, sl
 801f784:	2331      	movs	r3, #49	@ 0x31
 801f786:	f108 0801 	add.w	r8, r8, #1
 801f78a:	f806 3b01 	strb.w	r3, [r6], #1
 801f78e:	e59f      	b.n	801f2d0 <_dtoa_r+0x498>
 801f790:	46b8      	mov	r8, r7
 801f792:	9c03      	ldr	r4, [sp, #12]
 801f794:	4625      	mov	r5, r4
 801f796:	e7f4      	b.n	801f782 <_dtoa_r+0x94a>
 801f798:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801f79c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f79e:	2b00      	cmp	r3, #0
 801f7a0:	f000 8102 	beq.w	801f9a8 <_dtoa_r+0xb70>
 801f7a4:	2e00      	cmp	r6, #0
 801f7a6:	dd05      	ble.n	801f7b4 <_dtoa_r+0x97c>
 801f7a8:	4629      	mov	r1, r5
 801f7aa:	4632      	mov	r2, r6
 801f7ac:	4648      	mov	r0, r9
 801f7ae:	f000 fb69 	bl	801fe84 <__lshift>
 801f7b2:	4605      	mov	r5, r0
 801f7b4:	9b08      	ldr	r3, [sp, #32]
 801f7b6:	2b00      	cmp	r3, #0
 801f7b8:	d05c      	beq.n	801f874 <_dtoa_r+0xa3c>
 801f7ba:	6869      	ldr	r1, [r5, #4]
 801f7bc:	4648      	mov	r0, r9
 801f7be:	f000 f957 	bl	801fa70 <_Balloc>
 801f7c2:	4606      	mov	r6, r0
 801f7c4:	b928      	cbnz	r0, 801f7d2 <_dtoa_r+0x99a>
 801f7c6:	4b83      	ldr	r3, [pc, #524]	@ (801f9d4 <_dtoa_r+0xb9c>)
 801f7c8:	4602      	mov	r2, r0
 801f7ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801f7ce:	f7ff bb4a 	b.w	801ee66 <_dtoa_r+0x2e>
 801f7d2:	692a      	ldr	r2, [r5, #16]
 801f7d4:	f105 010c 	add.w	r1, r5, #12
 801f7d8:	300c      	adds	r0, #12
 801f7da:	3202      	adds	r2, #2
 801f7dc:	0092      	lsls	r2, r2, #2
 801f7de:	f7ff fa90 	bl	801ed02 <memcpy>
 801f7e2:	2201      	movs	r2, #1
 801f7e4:	4631      	mov	r1, r6
 801f7e6:	4648      	mov	r0, r9
 801f7e8:	f000 fb4c 	bl	801fe84 <__lshift>
 801f7ec:	f10a 0301 	add.w	r3, sl, #1
 801f7f0:	462f      	mov	r7, r5
 801f7f2:	4605      	mov	r5, r0
 801f7f4:	9300      	str	r3, [sp, #0]
 801f7f6:	eb0a 030b 	add.w	r3, sl, fp
 801f7fa:	9308      	str	r3, [sp, #32]
 801f7fc:	9b04      	ldr	r3, [sp, #16]
 801f7fe:	f003 0301 	and.w	r3, r3, #1
 801f802:	9306      	str	r3, [sp, #24]
 801f804:	9b00      	ldr	r3, [sp, #0]
 801f806:	4621      	mov	r1, r4
 801f808:	9802      	ldr	r0, [sp, #8]
 801f80a:	f103 3bff 	add.w	fp, r3, #4294967295
 801f80e:	f7ff fa85 	bl	801ed1c <quorem>
 801f812:	4603      	mov	r3, r0
 801f814:	4639      	mov	r1, r7
 801f816:	9003      	str	r0, [sp, #12]
 801f818:	3330      	adds	r3, #48	@ 0x30
 801f81a:	9802      	ldr	r0, [sp, #8]
 801f81c:	9309      	str	r3, [sp, #36]	@ 0x24
 801f81e:	f000 fb9d 	bl	801ff5c <__mcmp>
 801f822:	462a      	mov	r2, r5
 801f824:	9004      	str	r0, [sp, #16]
 801f826:	4621      	mov	r1, r4
 801f828:	4648      	mov	r0, r9
 801f82a:	f000 fbb3 	bl	801ff94 <__mdiff>
 801f82e:	68c2      	ldr	r2, [r0, #12]
 801f830:	4606      	mov	r6, r0
 801f832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f834:	bb02      	cbnz	r2, 801f878 <_dtoa_r+0xa40>
 801f836:	4601      	mov	r1, r0
 801f838:	9802      	ldr	r0, [sp, #8]
 801f83a:	f000 fb8f 	bl	801ff5c <__mcmp>
 801f83e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f840:	4602      	mov	r2, r0
 801f842:	4631      	mov	r1, r6
 801f844:	4648      	mov	r0, r9
 801f846:	920c      	str	r2, [sp, #48]	@ 0x30
 801f848:	9309      	str	r3, [sp, #36]	@ 0x24
 801f84a:	f000 f951 	bl	801faf0 <_Bfree>
 801f84e:	9b07      	ldr	r3, [sp, #28]
 801f850:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801f852:	9e00      	ldr	r6, [sp, #0]
 801f854:	ea42 0103 	orr.w	r1, r2, r3
 801f858:	9b06      	ldr	r3, [sp, #24]
 801f85a:	4319      	orrs	r1, r3
 801f85c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f85e:	d10d      	bne.n	801f87c <_dtoa_r+0xa44>
 801f860:	2b39      	cmp	r3, #57	@ 0x39
 801f862:	d027      	beq.n	801f8b4 <_dtoa_r+0xa7c>
 801f864:	9a04      	ldr	r2, [sp, #16]
 801f866:	2a00      	cmp	r2, #0
 801f868:	dd01      	ble.n	801f86e <_dtoa_r+0xa36>
 801f86a:	9b03      	ldr	r3, [sp, #12]
 801f86c:	3331      	adds	r3, #49	@ 0x31
 801f86e:	f88b 3000 	strb.w	r3, [fp]
 801f872:	e52e      	b.n	801f2d2 <_dtoa_r+0x49a>
 801f874:	4628      	mov	r0, r5
 801f876:	e7b9      	b.n	801f7ec <_dtoa_r+0x9b4>
 801f878:	2201      	movs	r2, #1
 801f87a:	e7e2      	b.n	801f842 <_dtoa_r+0xa0a>
 801f87c:	9904      	ldr	r1, [sp, #16]
 801f87e:	2900      	cmp	r1, #0
 801f880:	db04      	blt.n	801f88c <_dtoa_r+0xa54>
 801f882:	9807      	ldr	r0, [sp, #28]
 801f884:	4301      	orrs	r1, r0
 801f886:	9806      	ldr	r0, [sp, #24]
 801f888:	4301      	orrs	r1, r0
 801f88a:	d120      	bne.n	801f8ce <_dtoa_r+0xa96>
 801f88c:	2a00      	cmp	r2, #0
 801f88e:	ddee      	ble.n	801f86e <_dtoa_r+0xa36>
 801f890:	2201      	movs	r2, #1
 801f892:	9902      	ldr	r1, [sp, #8]
 801f894:	4648      	mov	r0, r9
 801f896:	9300      	str	r3, [sp, #0]
 801f898:	f000 faf4 	bl	801fe84 <__lshift>
 801f89c:	4621      	mov	r1, r4
 801f89e:	9002      	str	r0, [sp, #8]
 801f8a0:	f000 fb5c 	bl	801ff5c <__mcmp>
 801f8a4:	2800      	cmp	r0, #0
 801f8a6:	9b00      	ldr	r3, [sp, #0]
 801f8a8:	dc02      	bgt.n	801f8b0 <_dtoa_r+0xa78>
 801f8aa:	d1e0      	bne.n	801f86e <_dtoa_r+0xa36>
 801f8ac:	07da      	lsls	r2, r3, #31
 801f8ae:	d5de      	bpl.n	801f86e <_dtoa_r+0xa36>
 801f8b0:	2b39      	cmp	r3, #57	@ 0x39
 801f8b2:	d1da      	bne.n	801f86a <_dtoa_r+0xa32>
 801f8b4:	2339      	movs	r3, #57	@ 0x39
 801f8b6:	f88b 3000 	strb.w	r3, [fp]
 801f8ba:	4633      	mov	r3, r6
 801f8bc:	461e      	mov	r6, r3
 801f8be:	3b01      	subs	r3, #1
 801f8c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801f8c4:	2a39      	cmp	r2, #57	@ 0x39
 801f8c6:	d04f      	beq.n	801f968 <_dtoa_r+0xb30>
 801f8c8:	3201      	adds	r2, #1
 801f8ca:	701a      	strb	r2, [r3, #0]
 801f8cc:	e501      	b.n	801f2d2 <_dtoa_r+0x49a>
 801f8ce:	2a00      	cmp	r2, #0
 801f8d0:	dd03      	ble.n	801f8da <_dtoa_r+0xaa2>
 801f8d2:	2b39      	cmp	r3, #57	@ 0x39
 801f8d4:	d0ee      	beq.n	801f8b4 <_dtoa_r+0xa7c>
 801f8d6:	3301      	adds	r3, #1
 801f8d8:	e7c9      	b.n	801f86e <_dtoa_r+0xa36>
 801f8da:	9a00      	ldr	r2, [sp, #0]
 801f8dc:	9908      	ldr	r1, [sp, #32]
 801f8de:	f802 3c01 	strb.w	r3, [r2, #-1]
 801f8e2:	428a      	cmp	r2, r1
 801f8e4:	d029      	beq.n	801f93a <_dtoa_r+0xb02>
 801f8e6:	2300      	movs	r3, #0
 801f8e8:	220a      	movs	r2, #10
 801f8ea:	9902      	ldr	r1, [sp, #8]
 801f8ec:	4648      	mov	r0, r9
 801f8ee:	f000 f921 	bl	801fb34 <__multadd>
 801f8f2:	42af      	cmp	r7, r5
 801f8f4:	9002      	str	r0, [sp, #8]
 801f8f6:	f04f 0300 	mov.w	r3, #0
 801f8fa:	f04f 020a 	mov.w	r2, #10
 801f8fe:	4639      	mov	r1, r7
 801f900:	4648      	mov	r0, r9
 801f902:	d107      	bne.n	801f914 <_dtoa_r+0xadc>
 801f904:	f000 f916 	bl	801fb34 <__multadd>
 801f908:	4607      	mov	r7, r0
 801f90a:	4605      	mov	r5, r0
 801f90c:	9b00      	ldr	r3, [sp, #0]
 801f90e:	3301      	adds	r3, #1
 801f910:	9300      	str	r3, [sp, #0]
 801f912:	e777      	b.n	801f804 <_dtoa_r+0x9cc>
 801f914:	f000 f90e 	bl	801fb34 <__multadd>
 801f918:	4629      	mov	r1, r5
 801f91a:	4607      	mov	r7, r0
 801f91c:	2300      	movs	r3, #0
 801f91e:	220a      	movs	r2, #10
 801f920:	4648      	mov	r0, r9
 801f922:	f000 f907 	bl	801fb34 <__multadd>
 801f926:	4605      	mov	r5, r0
 801f928:	e7f0      	b.n	801f90c <_dtoa_r+0xad4>
 801f92a:	f1bb 0f00 	cmp.w	fp, #0
 801f92e:	f04f 0700 	mov.w	r7, #0
 801f932:	bfcc      	ite	gt
 801f934:	465e      	movgt	r6, fp
 801f936:	2601      	movle	r6, #1
 801f938:	4456      	add	r6, sl
 801f93a:	2201      	movs	r2, #1
 801f93c:	9902      	ldr	r1, [sp, #8]
 801f93e:	4648      	mov	r0, r9
 801f940:	9300      	str	r3, [sp, #0]
 801f942:	f000 fa9f 	bl	801fe84 <__lshift>
 801f946:	4621      	mov	r1, r4
 801f948:	9002      	str	r0, [sp, #8]
 801f94a:	f000 fb07 	bl	801ff5c <__mcmp>
 801f94e:	2800      	cmp	r0, #0
 801f950:	dcb3      	bgt.n	801f8ba <_dtoa_r+0xa82>
 801f952:	d102      	bne.n	801f95a <_dtoa_r+0xb22>
 801f954:	9b00      	ldr	r3, [sp, #0]
 801f956:	07db      	lsls	r3, r3, #31
 801f958:	d4af      	bmi.n	801f8ba <_dtoa_r+0xa82>
 801f95a:	4633      	mov	r3, r6
 801f95c:	461e      	mov	r6, r3
 801f95e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f962:	2a30      	cmp	r2, #48	@ 0x30
 801f964:	d0fa      	beq.n	801f95c <_dtoa_r+0xb24>
 801f966:	e4b4      	b.n	801f2d2 <_dtoa_r+0x49a>
 801f968:	459a      	cmp	sl, r3
 801f96a:	d1a7      	bne.n	801f8bc <_dtoa_r+0xa84>
 801f96c:	2331      	movs	r3, #49	@ 0x31
 801f96e:	f108 0801 	add.w	r8, r8, #1
 801f972:	f88a 3000 	strb.w	r3, [sl]
 801f976:	e4ac      	b.n	801f2d2 <_dtoa_r+0x49a>
 801f978:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801f97a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801f9d8 <_dtoa_r+0xba0>
 801f97e:	b11b      	cbz	r3, 801f988 <_dtoa_r+0xb50>
 801f980:	f10a 0308 	add.w	r3, sl, #8
 801f984:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801f986:	6013      	str	r3, [r2, #0]
 801f988:	4650      	mov	r0, sl
 801f98a:	b017      	add	sp, #92	@ 0x5c
 801f98c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f990:	9b07      	ldr	r3, [sp, #28]
 801f992:	2b01      	cmp	r3, #1
 801f994:	f77f ae2d 	ble.w	801f5f2 <_dtoa_r+0x7ba>
 801f998:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801f99a:	9308      	str	r3, [sp, #32]
 801f99c:	2001      	movs	r0, #1
 801f99e:	e64c      	b.n	801f63a <_dtoa_r+0x802>
 801f9a0:	f1bb 0f00 	cmp.w	fp, #0
 801f9a4:	f77f aed8 	ble.w	801f758 <_dtoa_r+0x920>
 801f9a8:	4656      	mov	r6, sl
 801f9aa:	4621      	mov	r1, r4
 801f9ac:	9802      	ldr	r0, [sp, #8]
 801f9ae:	f7ff f9b5 	bl	801ed1c <quorem>
 801f9b2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801f9b6:	f806 3b01 	strb.w	r3, [r6], #1
 801f9ba:	eba6 020a 	sub.w	r2, r6, sl
 801f9be:	4593      	cmp	fp, r2
 801f9c0:	ddb3      	ble.n	801f92a <_dtoa_r+0xaf2>
 801f9c2:	2300      	movs	r3, #0
 801f9c4:	220a      	movs	r2, #10
 801f9c6:	9902      	ldr	r1, [sp, #8]
 801f9c8:	4648      	mov	r0, r9
 801f9ca:	f000 f8b3 	bl	801fb34 <__multadd>
 801f9ce:	9002      	str	r0, [sp, #8]
 801f9d0:	e7eb      	b.n	801f9aa <_dtoa_r+0xb72>
 801f9d2:	bf00      	nop
 801f9d4:	08027d38 	.word	0x08027d38
 801f9d8:	08027cbc 	.word	0x08027cbc

0801f9dc <_free_r>:
 801f9dc:	b538      	push	{r3, r4, r5, lr}
 801f9de:	4605      	mov	r5, r0
 801f9e0:	2900      	cmp	r1, #0
 801f9e2:	d041      	beq.n	801fa68 <_free_r+0x8c>
 801f9e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f9e8:	1f0c      	subs	r4, r1, #4
 801f9ea:	2b00      	cmp	r3, #0
 801f9ec:	bfb8      	it	lt
 801f9ee:	18e4      	addlt	r4, r4, r3
 801f9f0:	f7fe fb2a 	bl	801e048 <__malloc_lock>
 801f9f4:	4a1d      	ldr	r2, [pc, #116]	@ (801fa6c <_free_r+0x90>)
 801f9f6:	6813      	ldr	r3, [r2, #0]
 801f9f8:	b933      	cbnz	r3, 801fa08 <_free_r+0x2c>
 801f9fa:	6063      	str	r3, [r4, #4]
 801f9fc:	6014      	str	r4, [r2, #0]
 801f9fe:	4628      	mov	r0, r5
 801fa00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fa04:	f7fe bb26 	b.w	801e054 <__malloc_unlock>
 801fa08:	42a3      	cmp	r3, r4
 801fa0a:	d908      	bls.n	801fa1e <_free_r+0x42>
 801fa0c:	6820      	ldr	r0, [r4, #0]
 801fa0e:	1821      	adds	r1, r4, r0
 801fa10:	428b      	cmp	r3, r1
 801fa12:	bf01      	itttt	eq
 801fa14:	6819      	ldreq	r1, [r3, #0]
 801fa16:	685b      	ldreq	r3, [r3, #4]
 801fa18:	1809      	addeq	r1, r1, r0
 801fa1a:	6021      	streq	r1, [r4, #0]
 801fa1c:	e7ed      	b.n	801f9fa <_free_r+0x1e>
 801fa1e:	461a      	mov	r2, r3
 801fa20:	685b      	ldr	r3, [r3, #4]
 801fa22:	b10b      	cbz	r3, 801fa28 <_free_r+0x4c>
 801fa24:	42a3      	cmp	r3, r4
 801fa26:	d9fa      	bls.n	801fa1e <_free_r+0x42>
 801fa28:	6811      	ldr	r1, [r2, #0]
 801fa2a:	1850      	adds	r0, r2, r1
 801fa2c:	42a0      	cmp	r0, r4
 801fa2e:	d10b      	bne.n	801fa48 <_free_r+0x6c>
 801fa30:	6820      	ldr	r0, [r4, #0]
 801fa32:	4401      	add	r1, r0
 801fa34:	1850      	adds	r0, r2, r1
 801fa36:	6011      	str	r1, [r2, #0]
 801fa38:	4283      	cmp	r3, r0
 801fa3a:	d1e0      	bne.n	801f9fe <_free_r+0x22>
 801fa3c:	6818      	ldr	r0, [r3, #0]
 801fa3e:	685b      	ldr	r3, [r3, #4]
 801fa40:	4408      	add	r0, r1
 801fa42:	6053      	str	r3, [r2, #4]
 801fa44:	6010      	str	r0, [r2, #0]
 801fa46:	e7da      	b.n	801f9fe <_free_r+0x22>
 801fa48:	d902      	bls.n	801fa50 <_free_r+0x74>
 801fa4a:	230c      	movs	r3, #12
 801fa4c:	602b      	str	r3, [r5, #0]
 801fa4e:	e7d6      	b.n	801f9fe <_free_r+0x22>
 801fa50:	6820      	ldr	r0, [r4, #0]
 801fa52:	1821      	adds	r1, r4, r0
 801fa54:	428b      	cmp	r3, r1
 801fa56:	bf02      	ittt	eq
 801fa58:	6819      	ldreq	r1, [r3, #0]
 801fa5a:	685b      	ldreq	r3, [r3, #4]
 801fa5c:	1809      	addeq	r1, r1, r0
 801fa5e:	6063      	str	r3, [r4, #4]
 801fa60:	bf08      	it	eq
 801fa62:	6021      	streq	r1, [r4, #0]
 801fa64:	6054      	str	r4, [r2, #4]
 801fa66:	e7ca      	b.n	801f9fe <_free_r+0x22>
 801fa68:	bd38      	pop	{r3, r4, r5, pc}
 801fa6a:	bf00      	nop
 801fa6c:	20007e74 	.word	0x20007e74

0801fa70 <_Balloc>:
 801fa70:	b570      	push	{r4, r5, r6, lr}
 801fa72:	69c6      	ldr	r6, [r0, #28]
 801fa74:	4604      	mov	r4, r0
 801fa76:	460d      	mov	r5, r1
 801fa78:	b976      	cbnz	r6, 801fa98 <_Balloc+0x28>
 801fa7a:	2010      	movs	r0, #16
 801fa7c:	f7fe fa32 	bl	801dee4 <malloc>
 801fa80:	4602      	mov	r2, r0
 801fa82:	61e0      	str	r0, [r4, #28]
 801fa84:	b920      	cbnz	r0, 801fa90 <_Balloc+0x20>
 801fa86:	4b18      	ldr	r3, [pc, #96]	@ (801fae8 <_Balloc+0x78>)
 801fa88:	216b      	movs	r1, #107	@ 0x6b
 801fa8a:	4818      	ldr	r0, [pc, #96]	@ (801faec <_Balloc+0x7c>)
 801fa8c:	f000 fd90 	bl	80205b0 <__assert_func>
 801fa90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fa94:	6006      	str	r6, [r0, #0]
 801fa96:	60c6      	str	r6, [r0, #12]
 801fa98:	69e6      	ldr	r6, [r4, #28]
 801fa9a:	68f3      	ldr	r3, [r6, #12]
 801fa9c:	b183      	cbz	r3, 801fac0 <_Balloc+0x50>
 801fa9e:	69e3      	ldr	r3, [r4, #28]
 801faa0:	68db      	ldr	r3, [r3, #12]
 801faa2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801faa6:	b9b8      	cbnz	r0, 801fad8 <_Balloc+0x68>
 801faa8:	2101      	movs	r1, #1
 801faaa:	4620      	mov	r0, r4
 801faac:	fa01 f605 	lsl.w	r6, r1, r5
 801fab0:	1d72      	adds	r2, r6, #5
 801fab2:	0092      	lsls	r2, r2, #2
 801fab4:	f000 fd9a 	bl	80205ec <_calloc_r>
 801fab8:	b160      	cbz	r0, 801fad4 <_Balloc+0x64>
 801faba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801fabe:	e00e      	b.n	801fade <_Balloc+0x6e>
 801fac0:	2221      	movs	r2, #33	@ 0x21
 801fac2:	2104      	movs	r1, #4
 801fac4:	4620      	mov	r0, r4
 801fac6:	f000 fd91 	bl	80205ec <_calloc_r>
 801faca:	69e3      	ldr	r3, [r4, #28]
 801facc:	60f0      	str	r0, [r6, #12]
 801face:	68db      	ldr	r3, [r3, #12]
 801fad0:	2b00      	cmp	r3, #0
 801fad2:	d1e4      	bne.n	801fa9e <_Balloc+0x2e>
 801fad4:	2000      	movs	r0, #0
 801fad6:	bd70      	pop	{r4, r5, r6, pc}
 801fad8:	6802      	ldr	r2, [r0, #0]
 801fada:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801fade:	2300      	movs	r3, #0
 801fae0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801fae4:	e7f7      	b.n	801fad6 <_Balloc+0x66>
 801fae6:	bf00      	nop
 801fae8:	08027cc9 	.word	0x08027cc9
 801faec:	08027d49 	.word	0x08027d49

0801faf0 <_Bfree>:
 801faf0:	b570      	push	{r4, r5, r6, lr}
 801faf2:	69c6      	ldr	r6, [r0, #28]
 801faf4:	4605      	mov	r5, r0
 801faf6:	460c      	mov	r4, r1
 801faf8:	b976      	cbnz	r6, 801fb18 <_Bfree+0x28>
 801fafa:	2010      	movs	r0, #16
 801fafc:	f7fe f9f2 	bl	801dee4 <malloc>
 801fb00:	4602      	mov	r2, r0
 801fb02:	61e8      	str	r0, [r5, #28]
 801fb04:	b920      	cbnz	r0, 801fb10 <_Bfree+0x20>
 801fb06:	4b09      	ldr	r3, [pc, #36]	@ (801fb2c <_Bfree+0x3c>)
 801fb08:	218f      	movs	r1, #143	@ 0x8f
 801fb0a:	4809      	ldr	r0, [pc, #36]	@ (801fb30 <_Bfree+0x40>)
 801fb0c:	f000 fd50 	bl	80205b0 <__assert_func>
 801fb10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fb14:	6006      	str	r6, [r0, #0]
 801fb16:	60c6      	str	r6, [r0, #12]
 801fb18:	b13c      	cbz	r4, 801fb2a <_Bfree+0x3a>
 801fb1a:	69eb      	ldr	r3, [r5, #28]
 801fb1c:	6862      	ldr	r2, [r4, #4]
 801fb1e:	68db      	ldr	r3, [r3, #12]
 801fb20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801fb24:	6021      	str	r1, [r4, #0]
 801fb26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801fb2a:	bd70      	pop	{r4, r5, r6, pc}
 801fb2c:	08027cc9 	.word	0x08027cc9
 801fb30:	08027d49 	.word	0x08027d49

0801fb34 <__multadd>:
 801fb34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fb38:	f101 0c14 	add.w	ip, r1, #20
 801fb3c:	4607      	mov	r7, r0
 801fb3e:	460c      	mov	r4, r1
 801fb40:	461e      	mov	r6, r3
 801fb42:	690d      	ldr	r5, [r1, #16]
 801fb44:	2000      	movs	r0, #0
 801fb46:	f8dc 3000 	ldr.w	r3, [ip]
 801fb4a:	3001      	adds	r0, #1
 801fb4c:	b299      	uxth	r1, r3
 801fb4e:	4285      	cmp	r5, r0
 801fb50:	fb02 6101 	mla	r1, r2, r1, r6
 801fb54:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801fb58:	ea4f 4311 	mov.w	r3, r1, lsr #16
 801fb5c:	b289      	uxth	r1, r1
 801fb5e:	fb02 3306 	mla	r3, r2, r6, r3
 801fb62:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801fb66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801fb6a:	f84c 1b04 	str.w	r1, [ip], #4
 801fb6e:	dcea      	bgt.n	801fb46 <__multadd+0x12>
 801fb70:	b30e      	cbz	r6, 801fbb6 <__multadd+0x82>
 801fb72:	68a3      	ldr	r3, [r4, #8]
 801fb74:	42ab      	cmp	r3, r5
 801fb76:	dc19      	bgt.n	801fbac <__multadd+0x78>
 801fb78:	6861      	ldr	r1, [r4, #4]
 801fb7a:	4638      	mov	r0, r7
 801fb7c:	3101      	adds	r1, #1
 801fb7e:	f7ff ff77 	bl	801fa70 <_Balloc>
 801fb82:	4680      	mov	r8, r0
 801fb84:	b928      	cbnz	r0, 801fb92 <__multadd+0x5e>
 801fb86:	4602      	mov	r2, r0
 801fb88:	4b0c      	ldr	r3, [pc, #48]	@ (801fbbc <__multadd+0x88>)
 801fb8a:	21ba      	movs	r1, #186	@ 0xba
 801fb8c:	480c      	ldr	r0, [pc, #48]	@ (801fbc0 <__multadd+0x8c>)
 801fb8e:	f000 fd0f 	bl	80205b0 <__assert_func>
 801fb92:	6922      	ldr	r2, [r4, #16]
 801fb94:	f104 010c 	add.w	r1, r4, #12
 801fb98:	300c      	adds	r0, #12
 801fb9a:	3202      	adds	r2, #2
 801fb9c:	0092      	lsls	r2, r2, #2
 801fb9e:	f7ff f8b0 	bl	801ed02 <memcpy>
 801fba2:	4621      	mov	r1, r4
 801fba4:	4644      	mov	r4, r8
 801fba6:	4638      	mov	r0, r7
 801fba8:	f7ff ffa2 	bl	801faf0 <_Bfree>
 801fbac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801fbb0:	3501      	adds	r5, #1
 801fbb2:	615e      	str	r6, [r3, #20]
 801fbb4:	6125      	str	r5, [r4, #16]
 801fbb6:	4620      	mov	r0, r4
 801fbb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fbbc:	08027d38 	.word	0x08027d38
 801fbc0:	08027d49 	.word	0x08027d49

0801fbc4 <__hi0bits>:
 801fbc4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801fbc8:	4603      	mov	r3, r0
 801fbca:	bf36      	itet	cc
 801fbcc:	0403      	lslcc	r3, r0, #16
 801fbce:	2000      	movcs	r0, #0
 801fbd0:	2010      	movcc	r0, #16
 801fbd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801fbd6:	bf3c      	itt	cc
 801fbd8:	021b      	lslcc	r3, r3, #8
 801fbda:	3008      	addcc	r0, #8
 801fbdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801fbe0:	bf3c      	itt	cc
 801fbe2:	011b      	lslcc	r3, r3, #4
 801fbe4:	3004      	addcc	r0, #4
 801fbe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801fbea:	bf3c      	itt	cc
 801fbec:	009b      	lslcc	r3, r3, #2
 801fbee:	3002      	addcc	r0, #2
 801fbf0:	2b00      	cmp	r3, #0
 801fbf2:	db05      	blt.n	801fc00 <__hi0bits+0x3c>
 801fbf4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801fbf8:	f100 0001 	add.w	r0, r0, #1
 801fbfc:	bf08      	it	eq
 801fbfe:	2020      	moveq	r0, #32
 801fc00:	4770      	bx	lr

0801fc02 <__lo0bits>:
 801fc02:	6803      	ldr	r3, [r0, #0]
 801fc04:	4602      	mov	r2, r0
 801fc06:	f013 0007 	ands.w	r0, r3, #7
 801fc0a:	d00b      	beq.n	801fc24 <__lo0bits+0x22>
 801fc0c:	07d9      	lsls	r1, r3, #31
 801fc0e:	d421      	bmi.n	801fc54 <__lo0bits+0x52>
 801fc10:	0798      	lsls	r0, r3, #30
 801fc12:	bf47      	ittee	mi
 801fc14:	085b      	lsrmi	r3, r3, #1
 801fc16:	2001      	movmi	r0, #1
 801fc18:	089b      	lsrpl	r3, r3, #2
 801fc1a:	2002      	movpl	r0, #2
 801fc1c:	bf4c      	ite	mi
 801fc1e:	6013      	strmi	r3, [r2, #0]
 801fc20:	6013      	strpl	r3, [r2, #0]
 801fc22:	4770      	bx	lr
 801fc24:	b299      	uxth	r1, r3
 801fc26:	b909      	cbnz	r1, 801fc2c <__lo0bits+0x2a>
 801fc28:	0c1b      	lsrs	r3, r3, #16
 801fc2a:	2010      	movs	r0, #16
 801fc2c:	b2d9      	uxtb	r1, r3
 801fc2e:	b909      	cbnz	r1, 801fc34 <__lo0bits+0x32>
 801fc30:	3008      	adds	r0, #8
 801fc32:	0a1b      	lsrs	r3, r3, #8
 801fc34:	0719      	lsls	r1, r3, #28
 801fc36:	bf04      	itt	eq
 801fc38:	091b      	lsreq	r3, r3, #4
 801fc3a:	3004      	addeq	r0, #4
 801fc3c:	0799      	lsls	r1, r3, #30
 801fc3e:	bf04      	itt	eq
 801fc40:	089b      	lsreq	r3, r3, #2
 801fc42:	3002      	addeq	r0, #2
 801fc44:	07d9      	lsls	r1, r3, #31
 801fc46:	d403      	bmi.n	801fc50 <__lo0bits+0x4e>
 801fc48:	085b      	lsrs	r3, r3, #1
 801fc4a:	f100 0001 	add.w	r0, r0, #1
 801fc4e:	d003      	beq.n	801fc58 <__lo0bits+0x56>
 801fc50:	6013      	str	r3, [r2, #0]
 801fc52:	4770      	bx	lr
 801fc54:	2000      	movs	r0, #0
 801fc56:	4770      	bx	lr
 801fc58:	2020      	movs	r0, #32
 801fc5a:	4770      	bx	lr

0801fc5c <__i2b>:
 801fc5c:	b510      	push	{r4, lr}
 801fc5e:	460c      	mov	r4, r1
 801fc60:	2101      	movs	r1, #1
 801fc62:	f7ff ff05 	bl	801fa70 <_Balloc>
 801fc66:	4602      	mov	r2, r0
 801fc68:	b928      	cbnz	r0, 801fc76 <__i2b+0x1a>
 801fc6a:	4b05      	ldr	r3, [pc, #20]	@ (801fc80 <__i2b+0x24>)
 801fc6c:	f240 1145 	movw	r1, #325	@ 0x145
 801fc70:	4804      	ldr	r0, [pc, #16]	@ (801fc84 <__i2b+0x28>)
 801fc72:	f000 fc9d 	bl	80205b0 <__assert_func>
 801fc76:	2301      	movs	r3, #1
 801fc78:	6144      	str	r4, [r0, #20]
 801fc7a:	6103      	str	r3, [r0, #16]
 801fc7c:	bd10      	pop	{r4, pc}
 801fc7e:	bf00      	nop
 801fc80:	08027d38 	.word	0x08027d38
 801fc84:	08027d49 	.word	0x08027d49

0801fc88 <__multiply>:
 801fc88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc8c:	4617      	mov	r7, r2
 801fc8e:	690a      	ldr	r2, [r1, #16]
 801fc90:	4689      	mov	r9, r1
 801fc92:	b085      	sub	sp, #20
 801fc94:	693b      	ldr	r3, [r7, #16]
 801fc96:	429a      	cmp	r2, r3
 801fc98:	bfa2      	ittt	ge
 801fc9a:	463b      	movge	r3, r7
 801fc9c:	460f      	movge	r7, r1
 801fc9e:	4699      	movge	r9, r3
 801fca0:	693d      	ldr	r5, [r7, #16]
 801fca2:	68bb      	ldr	r3, [r7, #8]
 801fca4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801fca8:	6879      	ldr	r1, [r7, #4]
 801fcaa:	eb05 060a 	add.w	r6, r5, sl
 801fcae:	42b3      	cmp	r3, r6
 801fcb0:	bfb8      	it	lt
 801fcb2:	3101      	addlt	r1, #1
 801fcb4:	f7ff fedc 	bl	801fa70 <_Balloc>
 801fcb8:	b930      	cbnz	r0, 801fcc8 <__multiply+0x40>
 801fcba:	4602      	mov	r2, r0
 801fcbc:	4b42      	ldr	r3, [pc, #264]	@ (801fdc8 <__multiply+0x140>)
 801fcbe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801fcc2:	4842      	ldr	r0, [pc, #264]	@ (801fdcc <__multiply+0x144>)
 801fcc4:	f000 fc74 	bl	80205b0 <__assert_func>
 801fcc8:	f100 0414 	add.w	r4, r0, #20
 801fccc:	2200      	movs	r2, #0
 801fcce:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801fcd2:	4623      	mov	r3, r4
 801fcd4:	4573      	cmp	r3, lr
 801fcd6:	d320      	bcc.n	801fd1a <__multiply+0x92>
 801fcd8:	f107 0814 	add.w	r8, r7, #20
 801fcdc:	f109 0114 	add.w	r1, r9, #20
 801fce0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801fce4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801fce8:	9302      	str	r3, [sp, #8]
 801fcea:	1beb      	subs	r3, r5, r7
 801fcec:	3715      	adds	r7, #21
 801fcee:	3b15      	subs	r3, #21
 801fcf0:	f023 0303 	bic.w	r3, r3, #3
 801fcf4:	3304      	adds	r3, #4
 801fcf6:	42bd      	cmp	r5, r7
 801fcf8:	bf38      	it	cc
 801fcfa:	2304      	movcc	r3, #4
 801fcfc:	9301      	str	r3, [sp, #4]
 801fcfe:	9b02      	ldr	r3, [sp, #8]
 801fd00:	9103      	str	r1, [sp, #12]
 801fd02:	428b      	cmp	r3, r1
 801fd04:	d80c      	bhi.n	801fd20 <__multiply+0x98>
 801fd06:	2e00      	cmp	r6, #0
 801fd08:	dd03      	ble.n	801fd12 <__multiply+0x8a>
 801fd0a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801fd0e:	2b00      	cmp	r3, #0
 801fd10:	d057      	beq.n	801fdc2 <__multiply+0x13a>
 801fd12:	6106      	str	r6, [r0, #16]
 801fd14:	b005      	add	sp, #20
 801fd16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fd1a:	f843 2b04 	str.w	r2, [r3], #4
 801fd1e:	e7d9      	b.n	801fcd4 <__multiply+0x4c>
 801fd20:	f8b1 a000 	ldrh.w	sl, [r1]
 801fd24:	f1ba 0f00 	cmp.w	sl, #0
 801fd28:	d021      	beq.n	801fd6e <__multiply+0xe6>
 801fd2a:	46c4      	mov	ip, r8
 801fd2c:	46a1      	mov	r9, r4
 801fd2e:	2700      	movs	r7, #0
 801fd30:	f85c 2b04 	ldr.w	r2, [ip], #4
 801fd34:	f8d9 3000 	ldr.w	r3, [r9]
 801fd38:	fa1f fb82 	uxth.w	fp, r2
 801fd3c:	4565      	cmp	r5, ip
 801fd3e:	b29b      	uxth	r3, r3
 801fd40:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801fd44:	fb0a 330b 	mla	r3, sl, fp, r3
 801fd48:	443b      	add	r3, r7
 801fd4a:	f8d9 7000 	ldr.w	r7, [r9]
 801fd4e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 801fd52:	fb0a 7202 	mla	r2, sl, r2, r7
 801fd56:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801fd5a:	b29b      	uxth	r3, r3
 801fd5c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801fd60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801fd64:	f849 3b04 	str.w	r3, [r9], #4
 801fd68:	d8e2      	bhi.n	801fd30 <__multiply+0xa8>
 801fd6a:	9b01      	ldr	r3, [sp, #4]
 801fd6c:	50e7      	str	r7, [r4, r3]
 801fd6e:	9b03      	ldr	r3, [sp, #12]
 801fd70:	3104      	adds	r1, #4
 801fd72:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801fd76:	f1b9 0f00 	cmp.w	r9, #0
 801fd7a:	d020      	beq.n	801fdbe <__multiply+0x136>
 801fd7c:	6823      	ldr	r3, [r4, #0]
 801fd7e:	4647      	mov	r7, r8
 801fd80:	46a4      	mov	ip, r4
 801fd82:	f04f 0a00 	mov.w	sl, #0
 801fd86:	f8b7 b000 	ldrh.w	fp, [r7]
 801fd8a:	b29b      	uxth	r3, r3
 801fd8c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801fd90:	fb09 220b 	mla	r2, r9, fp, r2
 801fd94:	4452      	add	r2, sl
 801fd96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801fd9a:	f84c 3b04 	str.w	r3, [ip], #4
 801fd9e:	f857 3b04 	ldr.w	r3, [r7], #4
 801fda2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801fda6:	f8bc 3000 	ldrh.w	r3, [ip]
 801fdaa:	42bd      	cmp	r5, r7
 801fdac:	fb09 330a 	mla	r3, r9, sl, r3
 801fdb0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801fdb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801fdb8:	d8e5      	bhi.n	801fd86 <__multiply+0xfe>
 801fdba:	9a01      	ldr	r2, [sp, #4]
 801fdbc:	50a3      	str	r3, [r4, r2]
 801fdbe:	3404      	adds	r4, #4
 801fdc0:	e79d      	b.n	801fcfe <__multiply+0x76>
 801fdc2:	3e01      	subs	r6, #1
 801fdc4:	e79f      	b.n	801fd06 <__multiply+0x7e>
 801fdc6:	bf00      	nop
 801fdc8:	08027d38 	.word	0x08027d38
 801fdcc:	08027d49 	.word	0x08027d49

0801fdd0 <__pow5mult>:
 801fdd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fdd4:	4615      	mov	r5, r2
 801fdd6:	f012 0203 	ands.w	r2, r2, #3
 801fdda:	4607      	mov	r7, r0
 801fddc:	460e      	mov	r6, r1
 801fdde:	d007      	beq.n	801fdf0 <__pow5mult+0x20>
 801fde0:	3a01      	subs	r2, #1
 801fde2:	4c25      	ldr	r4, [pc, #148]	@ (801fe78 <__pow5mult+0xa8>)
 801fde4:	2300      	movs	r3, #0
 801fde6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801fdea:	f7ff fea3 	bl	801fb34 <__multadd>
 801fdee:	4606      	mov	r6, r0
 801fdf0:	10ad      	asrs	r5, r5, #2
 801fdf2:	d03d      	beq.n	801fe70 <__pow5mult+0xa0>
 801fdf4:	69fc      	ldr	r4, [r7, #28]
 801fdf6:	b97c      	cbnz	r4, 801fe18 <__pow5mult+0x48>
 801fdf8:	2010      	movs	r0, #16
 801fdfa:	f7fe f873 	bl	801dee4 <malloc>
 801fdfe:	4602      	mov	r2, r0
 801fe00:	61f8      	str	r0, [r7, #28]
 801fe02:	b928      	cbnz	r0, 801fe10 <__pow5mult+0x40>
 801fe04:	4b1d      	ldr	r3, [pc, #116]	@ (801fe7c <__pow5mult+0xac>)
 801fe06:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801fe0a:	481d      	ldr	r0, [pc, #116]	@ (801fe80 <__pow5mult+0xb0>)
 801fe0c:	f000 fbd0 	bl	80205b0 <__assert_func>
 801fe10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801fe14:	6004      	str	r4, [r0, #0]
 801fe16:	60c4      	str	r4, [r0, #12]
 801fe18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801fe1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801fe20:	b94c      	cbnz	r4, 801fe36 <__pow5mult+0x66>
 801fe22:	f240 2171 	movw	r1, #625	@ 0x271
 801fe26:	4638      	mov	r0, r7
 801fe28:	f7ff ff18 	bl	801fc5c <__i2b>
 801fe2c:	2300      	movs	r3, #0
 801fe2e:	4604      	mov	r4, r0
 801fe30:	f8c8 0008 	str.w	r0, [r8, #8]
 801fe34:	6003      	str	r3, [r0, #0]
 801fe36:	f04f 0900 	mov.w	r9, #0
 801fe3a:	07eb      	lsls	r3, r5, #31
 801fe3c:	d50a      	bpl.n	801fe54 <__pow5mult+0x84>
 801fe3e:	4631      	mov	r1, r6
 801fe40:	4622      	mov	r2, r4
 801fe42:	4638      	mov	r0, r7
 801fe44:	f7ff ff20 	bl	801fc88 <__multiply>
 801fe48:	4680      	mov	r8, r0
 801fe4a:	4631      	mov	r1, r6
 801fe4c:	4638      	mov	r0, r7
 801fe4e:	4646      	mov	r6, r8
 801fe50:	f7ff fe4e 	bl	801faf0 <_Bfree>
 801fe54:	106d      	asrs	r5, r5, #1
 801fe56:	d00b      	beq.n	801fe70 <__pow5mult+0xa0>
 801fe58:	6820      	ldr	r0, [r4, #0]
 801fe5a:	b938      	cbnz	r0, 801fe6c <__pow5mult+0x9c>
 801fe5c:	4622      	mov	r2, r4
 801fe5e:	4621      	mov	r1, r4
 801fe60:	4638      	mov	r0, r7
 801fe62:	f7ff ff11 	bl	801fc88 <__multiply>
 801fe66:	6020      	str	r0, [r4, #0]
 801fe68:	f8c0 9000 	str.w	r9, [r0]
 801fe6c:	4604      	mov	r4, r0
 801fe6e:	e7e4      	b.n	801fe3a <__pow5mult+0x6a>
 801fe70:	4630      	mov	r0, r6
 801fe72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fe76:	bf00      	nop
 801fe78:	08027dfc 	.word	0x08027dfc
 801fe7c:	08027cc9 	.word	0x08027cc9
 801fe80:	08027d49 	.word	0x08027d49

0801fe84 <__lshift>:
 801fe84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fe88:	460c      	mov	r4, r1
 801fe8a:	4607      	mov	r7, r0
 801fe8c:	4691      	mov	r9, r2
 801fe8e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801fe92:	6923      	ldr	r3, [r4, #16]
 801fe94:	6849      	ldr	r1, [r1, #4]
 801fe96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801fe9a:	68a3      	ldr	r3, [r4, #8]
 801fe9c:	f108 0601 	add.w	r6, r8, #1
 801fea0:	42b3      	cmp	r3, r6
 801fea2:	db0b      	blt.n	801febc <__lshift+0x38>
 801fea4:	4638      	mov	r0, r7
 801fea6:	f7ff fde3 	bl	801fa70 <_Balloc>
 801feaa:	4605      	mov	r5, r0
 801feac:	b948      	cbnz	r0, 801fec2 <__lshift+0x3e>
 801feae:	4602      	mov	r2, r0
 801feb0:	4b28      	ldr	r3, [pc, #160]	@ (801ff54 <__lshift+0xd0>)
 801feb2:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801feb6:	4828      	ldr	r0, [pc, #160]	@ (801ff58 <__lshift+0xd4>)
 801feb8:	f000 fb7a 	bl	80205b0 <__assert_func>
 801febc:	3101      	adds	r1, #1
 801febe:	005b      	lsls	r3, r3, #1
 801fec0:	e7ee      	b.n	801fea0 <__lshift+0x1c>
 801fec2:	2300      	movs	r3, #0
 801fec4:	f100 0114 	add.w	r1, r0, #20
 801fec8:	f100 0210 	add.w	r2, r0, #16
 801fecc:	4618      	mov	r0, r3
 801fece:	4553      	cmp	r3, sl
 801fed0:	db33      	blt.n	801ff3a <__lshift+0xb6>
 801fed2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801fed6:	f104 0314 	add.w	r3, r4, #20
 801feda:	6920      	ldr	r0, [r4, #16]
 801fedc:	f019 091f 	ands.w	r9, r9, #31
 801fee0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801fee4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801fee8:	d02b      	beq.n	801ff42 <__lshift+0xbe>
 801feea:	f1c9 0e20 	rsb	lr, r9, #32
 801feee:	468a      	mov	sl, r1
 801fef0:	2200      	movs	r2, #0
 801fef2:	6818      	ldr	r0, [r3, #0]
 801fef4:	fa00 f009 	lsl.w	r0, r0, r9
 801fef8:	4310      	orrs	r0, r2
 801fefa:	f84a 0b04 	str.w	r0, [sl], #4
 801fefe:	f853 2b04 	ldr.w	r2, [r3], #4
 801ff02:	459c      	cmp	ip, r3
 801ff04:	fa22 f20e 	lsr.w	r2, r2, lr
 801ff08:	d8f3      	bhi.n	801fef2 <__lshift+0x6e>
 801ff0a:	ebac 0304 	sub.w	r3, ip, r4
 801ff0e:	f104 0015 	add.w	r0, r4, #21
 801ff12:	3b15      	subs	r3, #21
 801ff14:	f023 0303 	bic.w	r3, r3, #3
 801ff18:	3304      	adds	r3, #4
 801ff1a:	4560      	cmp	r0, ip
 801ff1c:	bf88      	it	hi
 801ff1e:	2304      	movhi	r3, #4
 801ff20:	50ca      	str	r2, [r1, r3]
 801ff22:	b10a      	cbz	r2, 801ff28 <__lshift+0xa4>
 801ff24:	f108 0602 	add.w	r6, r8, #2
 801ff28:	3e01      	subs	r6, #1
 801ff2a:	4638      	mov	r0, r7
 801ff2c:	4621      	mov	r1, r4
 801ff2e:	612e      	str	r6, [r5, #16]
 801ff30:	f7ff fdde 	bl	801faf0 <_Bfree>
 801ff34:	4628      	mov	r0, r5
 801ff36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ff3a:	3301      	adds	r3, #1
 801ff3c:	f842 0f04 	str.w	r0, [r2, #4]!
 801ff40:	e7c5      	b.n	801fece <__lshift+0x4a>
 801ff42:	3904      	subs	r1, #4
 801ff44:	f853 2b04 	ldr.w	r2, [r3], #4
 801ff48:	459c      	cmp	ip, r3
 801ff4a:	f841 2f04 	str.w	r2, [r1, #4]!
 801ff4e:	d8f9      	bhi.n	801ff44 <__lshift+0xc0>
 801ff50:	e7ea      	b.n	801ff28 <__lshift+0xa4>
 801ff52:	bf00      	nop
 801ff54:	08027d38 	.word	0x08027d38
 801ff58:	08027d49 	.word	0x08027d49

0801ff5c <__mcmp>:
 801ff5c:	4603      	mov	r3, r0
 801ff5e:	690a      	ldr	r2, [r1, #16]
 801ff60:	6900      	ldr	r0, [r0, #16]
 801ff62:	1a80      	subs	r0, r0, r2
 801ff64:	b530      	push	{r4, r5, lr}
 801ff66:	d10e      	bne.n	801ff86 <__mcmp+0x2a>
 801ff68:	3314      	adds	r3, #20
 801ff6a:	3114      	adds	r1, #20
 801ff6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801ff70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801ff74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801ff78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801ff7c:	4295      	cmp	r5, r2
 801ff7e:	d003      	beq.n	801ff88 <__mcmp+0x2c>
 801ff80:	d205      	bcs.n	801ff8e <__mcmp+0x32>
 801ff82:	f04f 30ff 	mov.w	r0, #4294967295
 801ff86:	bd30      	pop	{r4, r5, pc}
 801ff88:	42a3      	cmp	r3, r4
 801ff8a:	d3f3      	bcc.n	801ff74 <__mcmp+0x18>
 801ff8c:	e7fb      	b.n	801ff86 <__mcmp+0x2a>
 801ff8e:	2001      	movs	r0, #1
 801ff90:	e7f9      	b.n	801ff86 <__mcmp+0x2a>
	...

0801ff94 <__mdiff>:
 801ff94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ff98:	4689      	mov	r9, r1
 801ff9a:	4606      	mov	r6, r0
 801ff9c:	4611      	mov	r1, r2
 801ff9e:	4614      	mov	r4, r2
 801ffa0:	4648      	mov	r0, r9
 801ffa2:	f7ff ffdb 	bl	801ff5c <__mcmp>
 801ffa6:	1e05      	subs	r5, r0, #0
 801ffa8:	d112      	bne.n	801ffd0 <__mdiff+0x3c>
 801ffaa:	4629      	mov	r1, r5
 801ffac:	4630      	mov	r0, r6
 801ffae:	f7ff fd5f 	bl	801fa70 <_Balloc>
 801ffb2:	4602      	mov	r2, r0
 801ffb4:	b928      	cbnz	r0, 801ffc2 <__mdiff+0x2e>
 801ffb6:	4b41      	ldr	r3, [pc, #260]	@ (80200bc <__mdiff+0x128>)
 801ffb8:	f240 2137 	movw	r1, #567	@ 0x237
 801ffbc:	4840      	ldr	r0, [pc, #256]	@ (80200c0 <__mdiff+0x12c>)
 801ffbe:	f000 faf7 	bl	80205b0 <__assert_func>
 801ffc2:	2301      	movs	r3, #1
 801ffc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801ffc8:	4610      	mov	r0, r2
 801ffca:	b003      	add	sp, #12
 801ffcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ffd0:	bfbc      	itt	lt
 801ffd2:	464b      	movlt	r3, r9
 801ffd4:	46a1      	movlt	r9, r4
 801ffd6:	4630      	mov	r0, r6
 801ffd8:	bfb8      	it	lt
 801ffda:	2501      	movlt	r5, #1
 801ffdc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801ffe0:	bfb4      	ite	lt
 801ffe2:	461c      	movlt	r4, r3
 801ffe4:	2500      	movge	r5, #0
 801ffe6:	f7ff fd43 	bl	801fa70 <_Balloc>
 801ffea:	4602      	mov	r2, r0
 801ffec:	b918      	cbnz	r0, 801fff6 <__mdiff+0x62>
 801ffee:	4b33      	ldr	r3, [pc, #204]	@ (80200bc <__mdiff+0x128>)
 801fff0:	f240 2145 	movw	r1, #581	@ 0x245
 801fff4:	e7e2      	b.n	801ffbc <__mdiff+0x28>
 801fff6:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801fffa:	f104 0e14 	add.w	lr, r4, #20
 801fffe:	6926      	ldr	r6, [r4, #16]
 8020000:	f100 0b14 	add.w	fp, r0, #20
 8020004:	60c5      	str	r5, [r0, #12]
 8020006:	f109 0514 	add.w	r5, r9, #20
 802000a:	f109 0310 	add.w	r3, r9, #16
 802000e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8020012:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8020016:	46d9      	mov	r9, fp
 8020018:	f04f 0c00 	mov.w	ip, #0
 802001c:	9301      	str	r3, [sp, #4]
 802001e:	9b01      	ldr	r3, [sp, #4]
 8020020:	f85e 0b04 	ldr.w	r0, [lr], #4
 8020024:	f853 af04 	ldr.w	sl, [r3, #4]!
 8020028:	4576      	cmp	r6, lr
 802002a:	9301      	str	r3, [sp, #4]
 802002c:	fa1f f38a 	uxth.w	r3, sl
 8020030:	4619      	mov	r1, r3
 8020032:	b283      	uxth	r3, r0
 8020034:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8020038:	eba1 0303 	sub.w	r3, r1, r3
 802003c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8020040:	4463      	add	r3, ip
 8020042:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8020046:	b29b      	uxth	r3, r3
 8020048:	ea4f 4c20 	mov.w	ip, r0, asr #16
 802004c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8020050:	f849 3b04 	str.w	r3, [r9], #4
 8020054:	d8e3      	bhi.n	802001e <__mdiff+0x8a>
 8020056:	1b33      	subs	r3, r6, r4
 8020058:	3415      	adds	r4, #21
 802005a:	3b15      	subs	r3, #21
 802005c:	f023 0303 	bic.w	r3, r3, #3
 8020060:	3304      	adds	r3, #4
 8020062:	42a6      	cmp	r6, r4
 8020064:	bf38      	it	cc
 8020066:	2304      	movcc	r3, #4
 8020068:	441d      	add	r5, r3
 802006a:	445b      	add	r3, fp
 802006c:	462c      	mov	r4, r5
 802006e:	461e      	mov	r6, r3
 8020070:	4544      	cmp	r4, r8
 8020072:	d30e      	bcc.n	8020092 <__mdiff+0xfe>
 8020074:	f108 0103 	add.w	r1, r8, #3
 8020078:	1b49      	subs	r1, r1, r5
 802007a:	3d03      	subs	r5, #3
 802007c:	f021 0103 	bic.w	r1, r1, #3
 8020080:	45a8      	cmp	r8, r5
 8020082:	bf38      	it	cc
 8020084:	2100      	movcc	r1, #0
 8020086:	440b      	add	r3, r1
 8020088:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802008c:	b199      	cbz	r1, 80200b6 <__mdiff+0x122>
 802008e:	6117      	str	r7, [r2, #16]
 8020090:	e79a      	b.n	801ffc8 <__mdiff+0x34>
 8020092:	f854 1b04 	ldr.w	r1, [r4], #4
 8020096:	46e6      	mov	lr, ip
 8020098:	fa1f fc81 	uxth.w	ip, r1
 802009c:	0c08      	lsrs	r0, r1, #16
 802009e:	4471      	add	r1, lr
 80200a0:	44f4      	add	ip, lr
 80200a2:	b289      	uxth	r1, r1
 80200a4:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80200a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80200ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80200b0:	f846 1b04 	str.w	r1, [r6], #4
 80200b4:	e7dc      	b.n	8020070 <__mdiff+0xdc>
 80200b6:	3f01      	subs	r7, #1
 80200b8:	e7e6      	b.n	8020088 <__mdiff+0xf4>
 80200ba:	bf00      	nop
 80200bc:	08027d38 	.word	0x08027d38
 80200c0:	08027d49 	.word	0x08027d49

080200c4 <__d2b>:
 80200c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80200c8:	460f      	mov	r7, r1
 80200ca:	2101      	movs	r1, #1
 80200cc:	4616      	mov	r6, r2
 80200ce:	ec59 8b10 	vmov	r8, r9, d0
 80200d2:	f7ff fccd 	bl	801fa70 <_Balloc>
 80200d6:	4604      	mov	r4, r0
 80200d8:	b930      	cbnz	r0, 80200e8 <__d2b+0x24>
 80200da:	4602      	mov	r2, r0
 80200dc:	4b23      	ldr	r3, [pc, #140]	@ (802016c <__d2b+0xa8>)
 80200de:	f240 310f 	movw	r1, #783	@ 0x30f
 80200e2:	4823      	ldr	r0, [pc, #140]	@ (8020170 <__d2b+0xac>)
 80200e4:	f000 fa64 	bl	80205b0 <__assert_func>
 80200e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80200ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80200f0:	b10d      	cbz	r5, 80200f6 <__d2b+0x32>
 80200f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80200f6:	9301      	str	r3, [sp, #4]
 80200f8:	f1b8 0300 	subs.w	r3, r8, #0
 80200fc:	d023      	beq.n	8020146 <__d2b+0x82>
 80200fe:	4668      	mov	r0, sp
 8020100:	9300      	str	r3, [sp, #0]
 8020102:	f7ff fd7e 	bl	801fc02 <__lo0bits>
 8020106:	e9dd 1200 	ldrd	r1, r2, [sp]
 802010a:	b1d0      	cbz	r0, 8020142 <__d2b+0x7e>
 802010c:	f1c0 0320 	rsb	r3, r0, #32
 8020110:	fa02 f303 	lsl.w	r3, r2, r3
 8020114:	40c2      	lsrs	r2, r0
 8020116:	430b      	orrs	r3, r1
 8020118:	9201      	str	r2, [sp, #4]
 802011a:	6163      	str	r3, [r4, #20]
 802011c:	9b01      	ldr	r3, [sp, #4]
 802011e:	2b00      	cmp	r3, #0
 8020120:	61a3      	str	r3, [r4, #24]
 8020122:	bf0c      	ite	eq
 8020124:	2201      	moveq	r2, #1
 8020126:	2202      	movne	r2, #2
 8020128:	6122      	str	r2, [r4, #16]
 802012a:	b1a5      	cbz	r5, 8020156 <__d2b+0x92>
 802012c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020130:	4405      	add	r5, r0
 8020132:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8020136:	603d      	str	r5, [r7, #0]
 8020138:	6030      	str	r0, [r6, #0]
 802013a:	4620      	mov	r0, r4
 802013c:	b003      	add	sp, #12
 802013e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020142:	6161      	str	r1, [r4, #20]
 8020144:	e7ea      	b.n	802011c <__d2b+0x58>
 8020146:	a801      	add	r0, sp, #4
 8020148:	f7ff fd5b 	bl	801fc02 <__lo0bits>
 802014c:	9b01      	ldr	r3, [sp, #4]
 802014e:	3020      	adds	r0, #32
 8020150:	2201      	movs	r2, #1
 8020152:	6163      	str	r3, [r4, #20]
 8020154:	e7e8      	b.n	8020128 <__d2b+0x64>
 8020156:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 802015a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 802015e:	6038      	str	r0, [r7, #0]
 8020160:	6918      	ldr	r0, [r3, #16]
 8020162:	f7ff fd2f 	bl	801fbc4 <__hi0bits>
 8020166:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 802016a:	e7e5      	b.n	8020138 <__d2b+0x74>
 802016c:	08027d38 	.word	0x08027d38
 8020170:	08027d49 	.word	0x08027d49

08020174 <__ssputs_r>:
 8020174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020178:	461f      	mov	r7, r3
 802017a:	688e      	ldr	r6, [r1, #8]
 802017c:	4682      	mov	sl, r0
 802017e:	460c      	mov	r4, r1
 8020180:	42be      	cmp	r6, r7
 8020182:	4690      	mov	r8, r2
 8020184:	680b      	ldr	r3, [r1, #0]
 8020186:	d82d      	bhi.n	80201e4 <__ssputs_r+0x70>
 8020188:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802018c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8020190:	d026      	beq.n	80201e0 <__ssputs_r+0x6c>
 8020192:	6965      	ldr	r5, [r4, #20]
 8020194:	6909      	ldr	r1, [r1, #16]
 8020196:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802019a:	eba3 0901 	sub.w	r9, r3, r1
 802019e:	1c7b      	adds	r3, r7, #1
 80201a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80201a4:	444b      	add	r3, r9
 80201a6:	106d      	asrs	r5, r5, #1
 80201a8:	429d      	cmp	r5, r3
 80201aa:	bf38      	it	cc
 80201ac:	461d      	movcc	r5, r3
 80201ae:	0553      	lsls	r3, r2, #21
 80201b0:	d527      	bpl.n	8020202 <__ssputs_r+0x8e>
 80201b2:	4629      	mov	r1, r5
 80201b4:	f7fd fec8 	bl	801df48 <_malloc_r>
 80201b8:	4606      	mov	r6, r0
 80201ba:	b360      	cbz	r0, 8020216 <__ssputs_r+0xa2>
 80201bc:	464a      	mov	r2, r9
 80201be:	6921      	ldr	r1, [r4, #16]
 80201c0:	f7fe fd9f 	bl	801ed02 <memcpy>
 80201c4:	89a3      	ldrh	r3, [r4, #12]
 80201c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80201ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80201ce:	81a3      	strh	r3, [r4, #12]
 80201d0:	6126      	str	r6, [r4, #16]
 80201d2:	444e      	add	r6, r9
 80201d4:	6165      	str	r5, [r4, #20]
 80201d6:	eba5 0509 	sub.w	r5, r5, r9
 80201da:	6026      	str	r6, [r4, #0]
 80201dc:	463e      	mov	r6, r7
 80201de:	60a5      	str	r5, [r4, #8]
 80201e0:	42be      	cmp	r6, r7
 80201e2:	d900      	bls.n	80201e6 <__ssputs_r+0x72>
 80201e4:	463e      	mov	r6, r7
 80201e6:	4632      	mov	r2, r6
 80201e8:	4641      	mov	r1, r8
 80201ea:	6820      	ldr	r0, [r4, #0]
 80201ec:	f000 f9c6 	bl	802057c <memmove>
 80201f0:	68a3      	ldr	r3, [r4, #8]
 80201f2:	2000      	movs	r0, #0
 80201f4:	1b9b      	subs	r3, r3, r6
 80201f6:	60a3      	str	r3, [r4, #8]
 80201f8:	6823      	ldr	r3, [r4, #0]
 80201fa:	4433      	add	r3, r6
 80201fc:	6023      	str	r3, [r4, #0]
 80201fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020202:	462a      	mov	r2, r5
 8020204:	f000 fa18 	bl	8020638 <_realloc_r>
 8020208:	4606      	mov	r6, r0
 802020a:	2800      	cmp	r0, #0
 802020c:	d1e0      	bne.n	80201d0 <__ssputs_r+0x5c>
 802020e:	6921      	ldr	r1, [r4, #16]
 8020210:	4650      	mov	r0, sl
 8020212:	f7ff fbe3 	bl	801f9dc <_free_r>
 8020216:	230c      	movs	r3, #12
 8020218:	f04f 30ff 	mov.w	r0, #4294967295
 802021c:	f8ca 3000 	str.w	r3, [sl]
 8020220:	89a3      	ldrh	r3, [r4, #12]
 8020222:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020226:	81a3      	strh	r3, [r4, #12]
 8020228:	e7e9      	b.n	80201fe <__ssputs_r+0x8a>
	...

0802022c <_svfiprintf_r>:
 802022c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020230:	4698      	mov	r8, r3
 8020232:	898b      	ldrh	r3, [r1, #12]
 8020234:	b09d      	sub	sp, #116	@ 0x74
 8020236:	4607      	mov	r7, r0
 8020238:	061b      	lsls	r3, r3, #24
 802023a:	460d      	mov	r5, r1
 802023c:	4614      	mov	r4, r2
 802023e:	d510      	bpl.n	8020262 <_svfiprintf_r+0x36>
 8020240:	690b      	ldr	r3, [r1, #16]
 8020242:	b973      	cbnz	r3, 8020262 <_svfiprintf_r+0x36>
 8020244:	2140      	movs	r1, #64	@ 0x40
 8020246:	f7fd fe7f 	bl	801df48 <_malloc_r>
 802024a:	6028      	str	r0, [r5, #0]
 802024c:	6128      	str	r0, [r5, #16]
 802024e:	b930      	cbnz	r0, 802025e <_svfiprintf_r+0x32>
 8020250:	230c      	movs	r3, #12
 8020252:	603b      	str	r3, [r7, #0]
 8020254:	f04f 30ff 	mov.w	r0, #4294967295
 8020258:	b01d      	add	sp, #116	@ 0x74
 802025a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802025e:	2340      	movs	r3, #64	@ 0x40
 8020260:	616b      	str	r3, [r5, #20]
 8020262:	2300      	movs	r3, #0
 8020264:	f8cd 800c 	str.w	r8, [sp, #12]
 8020268:	f04f 0901 	mov.w	r9, #1
 802026c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8020410 <_svfiprintf_r+0x1e4>
 8020270:	9309      	str	r3, [sp, #36]	@ 0x24
 8020272:	2320      	movs	r3, #32
 8020274:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8020278:	2330      	movs	r3, #48	@ 0x30
 802027a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802027e:	4623      	mov	r3, r4
 8020280:	469a      	mov	sl, r3
 8020282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020286:	b10a      	cbz	r2, 802028c <_svfiprintf_r+0x60>
 8020288:	2a25      	cmp	r2, #37	@ 0x25
 802028a:	d1f9      	bne.n	8020280 <_svfiprintf_r+0x54>
 802028c:	ebba 0b04 	subs.w	fp, sl, r4
 8020290:	d00b      	beq.n	80202aa <_svfiprintf_r+0x7e>
 8020292:	465b      	mov	r3, fp
 8020294:	4622      	mov	r2, r4
 8020296:	4629      	mov	r1, r5
 8020298:	4638      	mov	r0, r7
 802029a:	f7ff ff6b 	bl	8020174 <__ssputs_r>
 802029e:	3001      	adds	r0, #1
 80202a0:	f000 80a7 	beq.w	80203f2 <_svfiprintf_r+0x1c6>
 80202a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80202a6:	445a      	add	r2, fp
 80202a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80202aa:	f89a 3000 	ldrb.w	r3, [sl]
 80202ae:	2b00      	cmp	r3, #0
 80202b0:	f000 809f 	beq.w	80203f2 <_svfiprintf_r+0x1c6>
 80202b4:	2300      	movs	r3, #0
 80202b6:	f04f 32ff 	mov.w	r2, #4294967295
 80202ba:	f10a 0a01 	add.w	sl, sl, #1
 80202be:	9304      	str	r3, [sp, #16]
 80202c0:	9307      	str	r3, [sp, #28]
 80202c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80202c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80202c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80202cc:	4654      	mov	r4, sl
 80202ce:	2205      	movs	r2, #5
 80202d0:	484f      	ldr	r0, [pc, #316]	@ (8020410 <_svfiprintf_r+0x1e4>)
 80202d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80202d6:	f7fe fd06 	bl	801ece6 <memchr>
 80202da:	9a04      	ldr	r2, [sp, #16]
 80202dc:	b9d8      	cbnz	r0, 8020316 <_svfiprintf_r+0xea>
 80202de:	06d0      	lsls	r0, r2, #27
 80202e0:	bf44      	itt	mi
 80202e2:	2320      	movmi	r3, #32
 80202e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80202e8:	0711      	lsls	r1, r2, #28
 80202ea:	bf44      	itt	mi
 80202ec:	232b      	movmi	r3, #43	@ 0x2b
 80202ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80202f2:	f89a 3000 	ldrb.w	r3, [sl]
 80202f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80202f8:	d015      	beq.n	8020326 <_svfiprintf_r+0xfa>
 80202fa:	9a07      	ldr	r2, [sp, #28]
 80202fc:	4654      	mov	r4, sl
 80202fe:	2000      	movs	r0, #0
 8020300:	f04f 0c0a 	mov.w	ip, #10
 8020304:	4621      	mov	r1, r4
 8020306:	f811 3b01 	ldrb.w	r3, [r1], #1
 802030a:	3b30      	subs	r3, #48	@ 0x30
 802030c:	2b09      	cmp	r3, #9
 802030e:	d94b      	bls.n	80203a8 <_svfiprintf_r+0x17c>
 8020310:	b1b0      	cbz	r0, 8020340 <_svfiprintf_r+0x114>
 8020312:	9207      	str	r2, [sp, #28]
 8020314:	e014      	b.n	8020340 <_svfiprintf_r+0x114>
 8020316:	eba0 0308 	sub.w	r3, r0, r8
 802031a:	46a2      	mov	sl, r4
 802031c:	fa09 f303 	lsl.w	r3, r9, r3
 8020320:	4313      	orrs	r3, r2
 8020322:	9304      	str	r3, [sp, #16]
 8020324:	e7d2      	b.n	80202cc <_svfiprintf_r+0xa0>
 8020326:	9b03      	ldr	r3, [sp, #12]
 8020328:	1d19      	adds	r1, r3, #4
 802032a:	681b      	ldr	r3, [r3, #0]
 802032c:	2b00      	cmp	r3, #0
 802032e:	9103      	str	r1, [sp, #12]
 8020330:	bfbb      	ittet	lt
 8020332:	425b      	neglt	r3, r3
 8020334:	f042 0202 	orrlt.w	r2, r2, #2
 8020338:	9307      	strge	r3, [sp, #28]
 802033a:	9307      	strlt	r3, [sp, #28]
 802033c:	bfb8      	it	lt
 802033e:	9204      	strlt	r2, [sp, #16]
 8020340:	7823      	ldrb	r3, [r4, #0]
 8020342:	2b2e      	cmp	r3, #46	@ 0x2e
 8020344:	d10a      	bne.n	802035c <_svfiprintf_r+0x130>
 8020346:	7863      	ldrb	r3, [r4, #1]
 8020348:	2b2a      	cmp	r3, #42	@ 0x2a
 802034a:	d132      	bne.n	80203b2 <_svfiprintf_r+0x186>
 802034c:	9b03      	ldr	r3, [sp, #12]
 802034e:	3402      	adds	r4, #2
 8020350:	1d1a      	adds	r2, r3, #4
 8020352:	681b      	ldr	r3, [r3, #0]
 8020354:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8020358:	9203      	str	r2, [sp, #12]
 802035a:	9305      	str	r3, [sp, #20]
 802035c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8020420 <_svfiprintf_r+0x1f4>
 8020360:	2203      	movs	r2, #3
 8020362:	7821      	ldrb	r1, [r4, #0]
 8020364:	4650      	mov	r0, sl
 8020366:	f7fe fcbe 	bl	801ece6 <memchr>
 802036a:	b138      	cbz	r0, 802037c <_svfiprintf_r+0x150>
 802036c:	eba0 000a 	sub.w	r0, r0, sl
 8020370:	2240      	movs	r2, #64	@ 0x40
 8020372:	9b04      	ldr	r3, [sp, #16]
 8020374:	3401      	adds	r4, #1
 8020376:	4082      	lsls	r2, r0
 8020378:	4313      	orrs	r3, r2
 802037a:	9304      	str	r3, [sp, #16]
 802037c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020380:	2206      	movs	r2, #6
 8020382:	4824      	ldr	r0, [pc, #144]	@ (8020414 <_svfiprintf_r+0x1e8>)
 8020384:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8020388:	f7fe fcad 	bl	801ece6 <memchr>
 802038c:	2800      	cmp	r0, #0
 802038e:	d036      	beq.n	80203fe <_svfiprintf_r+0x1d2>
 8020390:	4b21      	ldr	r3, [pc, #132]	@ (8020418 <_svfiprintf_r+0x1ec>)
 8020392:	bb1b      	cbnz	r3, 80203dc <_svfiprintf_r+0x1b0>
 8020394:	9b03      	ldr	r3, [sp, #12]
 8020396:	3307      	adds	r3, #7
 8020398:	f023 0307 	bic.w	r3, r3, #7
 802039c:	3308      	adds	r3, #8
 802039e:	9303      	str	r3, [sp, #12]
 80203a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80203a2:	4433      	add	r3, r6
 80203a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80203a6:	e76a      	b.n	802027e <_svfiprintf_r+0x52>
 80203a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80203ac:	460c      	mov	r4, r1
 80203ae:	2001      	movs	r0, #1
 80203b0:	e7a8      	b.n	8020304 <_svfiprintf_r+0xd8>
 80203b2:	2300      	movs	r3, #0
 80203b4:	3401      	adds	r4, #1
 80203b6:	f04f 0c0a 	mov.w	ip, #10
 80203ba:	4619      	mov	r1, r3
 80203bc:	9305      	str	r3, [sp, #20]
 80203be:	4620      	mov	r0, r4
 80203c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80203c4:	3a30      	subs	r2, #48	@ 0x30
 80203c6:	2a09      	cmp	r2, #9
 80203c8:	d903      	bls.n	80203d2 <_svfiprintf_r+0x1a6>
 80203ca:	2b00      	cmp	r3, #0
 80203cc:	d0c6      	beq.n	802035c <_svfiprintf_r+0x130>
 80203ce:	9105      	str	r1, [sp, #20]
 80203d0:	e7c4      	b.n	802035c <_svfiprintf_r+0x130>
 80203d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80203d6:	4604      	mov	r4, r0
 80203d8:	2301      	movs	r3, #1
 80203da:	e7f0      	b.n	80203be <_svfiprintf_r+0x192>
 80203dc:	ab03      	add	r3, sp, #12
 80203de:	462a      	mov	r2, r5
 80203e0:	a904      	add	r1, sp, #16
 80203e2:	4638      	mov	r0, r7
 80203e4:	9300      	str	r3, [sp, #0]
 80203e6:	4b0d      	ldr	r3, [pc, #52]	@ (802041c <_svfiprintf_r+0x1f0>)
 80203e8:	f7fd fed8 	bl	801e19c <_printf_float>
 80203ec:	1c42      	adds	r2, r0, #1
 80203ee:	4606      	mov	r6, r0
 80203f0:	d1d6      	bne.n	80203a0 <_svfiprintf_r+0x174>
 80203f2:	89ab      	ldrh	r3, [r5, #12]
 80203f4:	065b      	lsls	r3, r3, #25
 80203f6:	f53f af2d 	bmi.w	8020254 <_svfiprintf_r+0x28>
 80203fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80203fc:	e72c      	b.n	8020258 <_svfiprintf_r+0x2c>
 80203fe:	ab03      	add	r3, sp, #12
 8020400:	462a      	mov	r2, r5
 8020402:	a904      	add	r1, sp, #16
 8020404:	4638      	mov	r0, r7
 8020406:	9300      	str	r3, [sp, #0]
 8020408:	4b04      	ldr	r3, [pc, #16]	@ (802041c <_svfiprintf_r+0x1f0>)
 802040a:	f7fe f963 	bl	801e6d4 <_printf_i>
 802040e:	e7ed      	b.n	80203ec <_svfiprintf_r+0x1c0>
 8020410:	08027da2 	.word	0x08027da2
 8020414:	08027dac 	.word	0x08027dac
 8020418:	0801e19d 	.word	0x0801e19d
 802041c:	08020175 	.word	0x08020175
 8020420:	08027da8 	.word	0x08027da8

08020424 <__sflush_r>:
 8020424:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8020428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802042c:	0716      	lsls	r6, r2, #28
 802042e:	4605      	mov	r5, r0
 8020430:	460c      	mov	r4, r1
 8020432:	d454      	bmi.n	80204de <__sflush_r+0xba>
 8020434:	684b      	ldr	r3, [r1, #4]
 8020436:	2b00      	cmp	r3, #0
 8020438:	dc02      	bgt.n	8020440 <__sflush_r+0x1c>
 802043a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 802043c:	2b00      	cmp	r3, #0
 802043e:	dd48      	ble.n	80204d2 <__sflush_r+0xae>
 8020440:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8020442:	2e00      	cmp	r6, #0
 8020444:	d045      	beq.n	80204d2 <__sflush_r+0xae>
 8020446:	2300      	movs	r3, #0
 8020448:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 802044c:	682f      	ldr	r7, [r5, #0]
 802044e:	6a21      	ldr	r1, [r4, #32]
 8020450:	602b      	str	r3, [r5, #0]
 8020452:	d030      	beq.n	80204b6 <__sflush_r+0x92>
 8020454:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8020456:	89a3      	ldrh	r3, [r4, #12]
 8020458:	0759      	lsls	r1, r3, #29
 802045a:	d505      	bpl.n	8020468 <__sflush_r+0x44>
 802045c:	6863      	ldr	r3, [r4, #4]
 802045e:	1ad2      	subs	r2, r2, r3
 8020460:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8020462:	b10b      	cbz	r3, 8020468 <__sflush_r+0x44>
 8020464:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8020466:	1ad2      	subs	r2, r2, r3
 8020468:	2300      	movs	r3, #0
 802046a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802046c:	6a21      	ldr	r1, [r4, #32]
 802046e:	4628      	mov	r0, r5
 8020470:	47b0      	blx	r6
 8020472:	1c43      	adds	r3, r0, #1
 8020474:	89a3      	ldrh	r3, [r4, #12]
 8020476:	d106      	bne.n	8020486 <__sflush_r+0x62>
 8020478:	6829      	ldr	r1, [r5, #0]
 802047a:	291d      	cmp	r1, #29
 802047c:	d82b      	bhi.n	80204d6 <__sflush_r+0xb2>
 802047e:	4a2a      	ldr	r2, [pc, #168]	@ (8020528 <__sflush_r+0x104>)
 8020480:	40ca      	lsrs	r2, r1
 8020482:	07d6      	lsls	r6, r2, #31
 8020484:	d527      	bpl.n	80204d6 <__sflush_r+0xb2>
 8020486:	2200      	movs	r2, #0
 8020488:	04d9      	lsls	r1, r3, #19
 802048a:	6062      	str	r2, [r4, #4]
 802048c:	6922      	ldr	r2, [r4, #16]
 802048e:	6022      	str	r2, [r4, #0]
 8020490:	d504      	bpl.n	802049c <__sflush_r+0x78>
 8020492:	1c42      	adds	r2, r0, #1
 8020494:	d101      	bne.n	802049a <__sflush_r+0x76>
 8020496:	682b      	ldr	r3, [r5, #0]
 8020498:	b903      	cbnz	r3, 802049c <__sflush_r+0x78>
 802049a:	6560      	str	r0, [r4, #84]	@ 0x54
 802049c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802049e:	602f      	str	r7, [r5, #0]
 80204a0:	b1b9      	cbz	r1, 80204d2 <__sflush_r+0xae>
 80204a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80204a6:	4299      	cmp	r1, r3
 80204a8:	d002      	beq.n	80204b0 <__sflush_r+0x8c>
 80204aa:	4628      	mov	r0, r5
 80204ac:	f7ff fa96 	bl	801f9dc <_free_r>
 80204b0:	2300      	movs	r3, #0
 80204b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80204b4:	e00d      	b.n	80204d2 <__sflush_r+0xae>
 80204b6:	2301      	movs	r3, #1
 80204b8:	4628      	mov	r0, r5
 80204ba:	47b0      	blx	r6
 80204bc:	4602      	mov	r2, r0
 80204be:	1c50      	adds	r0, r2, #1
 80204c0:	d1c9      	bne.n	8020456 <__sflush_r+0x32>
 80204c2:	682b      	ldr	r3, [r5, #0]
 80204c4:	2b00      	cmp	r3, #0
 80204c6:	d0c6      	beq.n	8020456 <__sflush_r+0x32>
 80204c8:	2b1d      	cmp	r3, #29
 80204ca:	d001      	beq.n	80204d0 <__sflush_r+0xac>
 80204cc:	2b16      	cmp	r3, #22
 80204ce:	d11d      	bne.n	802050c <__sflush_r+0xe8>
 80204d0:	602f      	str	r7, [r5, #0]
 80204d2:	2000      	movs	r0, #0
 80204d4:	e021      	b.n	802051a <__sflush_r+0xf6>
 80204d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80204da:	b21b      	sxth	r3, r3
 80204dc:	e01a      	b.n	8020514 <__sflush_r+0xf0>
 80204de:	690f      	ldr	r7, [r1, #16]
 80204e0:	2f00      	cmp	r7, #0
 80204e2:	d0f6      	beq.n	80204d2 <__sflush_r+0xae>
 80204e4:	0793      	lsls	r3, r2, #30
 80204e6:	680e      	ldr	r6, [r1, #0]
 80204e8:	600f      	str	r7, [r1, #0]
 80204ea:	bf0c      	ite	eq
 80204ec:	694b      	ldreq	r3, [r1, #20]
 80204ee:	2300      	movne	r3, #0
 80204f0:	eba6 0807 	sub.w	r8, r6, r7
 80204f4:	608b      	str	r3, [r1, #8]
 80204f6:	f1b8 0f00 	cmp.w	r8, #0
 80204fa:	ddea      	ble.n	80204d2 <__sflush_r+0xae>
 80204fc:	4643      	mov	r3, r8
 80204fe:	463a      	mov	r2, r7
 8020500:	6a21      	ldr	r1, [r4, #32]
 8020502:	4628      	mov	r0, r5
 8020504:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8020506:	47b0      	blx	r6
 8020508:	2800      	cmp	r0, #0
 802050a:	dc08      	bgt.n	802051e <__sflush_r+0xfa>
 802050c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020510:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020514:	f04f 30ff 	mov.w	r0, #4294967295
 8020518:	81a3      	strh	r3, [r4, #12]
 802051a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802051e:	4407      	add	r7, r0
 8020520:	eba8 0800 	sub.w	r8, r8, r0
 8020524:	e7e7      	b.n	80204f6 <__sflush_r+0xd2>
 8020526:	bf00      	nop
 8020528:	20400001 	.word	0x20400001

0802052c <_fflush_r>:
 802052c:	b538      	push	{r3, r4, r5, lr}
 802052e:	690b      	ldr	r3, [r1, #16]
 8020530:	4605      	mov	r5, r0
 8020532:	460c      	mov	r4, r1
 8020534:	b913      	cbnz	r3, 802053c <_fflush_r+0x10>
 8020536:	2500      	movs	r5, #0
 8020538:	4628      	mov	r0, r5
 802053a:	bd38      	pop	{r3, r4, r5, pc}
 802053c:	b118      	cbz	r0, 8020546 <_fflush_r+0x1a>
 802053e:	6a03      	ldr	r3, [r0, #32]
 8020540:	b90b      	cbnz	r3, 8020546 <_fflush_r+0x1a>
 8020542:	f7fe fa71 	bl	801ea28 <__sinit>
 8020546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802054a:	2b00      	cmp	r3, #0
 802054c:	d0f3      	beq.n	8020536 <_fflush_r+0xa>
 802054e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8020550:	07d0      	lsls	r0, r2, #31
 8020552:	d404      	bmi.n	802055e <_fflush_r+0x32>
 8020554:	0599      	lsls	r1, r3, #22
 8020556:	d402      	bmi.n	802055e <_fflush_r+0x32>
 8020558:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802055a:	f7fe fbc2 	bl	801ece2 <__retarget_lock_acquire_recursive>
 802055e:	4628      	mov	r0, r5
 8020560:	4621      	mov	r1, r4
 8020562:	f7ff ff5f 	bl	8020424 <__sflush_r>
 8020566:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020568:	4605      	mov	r5, r0
 802056a:	07da      	lsls	r2, r3, #31
 802056c:	d4e4      	bmi.n	8020538 <_fflush_r+0xc>
 802056e:	89a3      	ldrh	r3, [r4, #12]
 8020570:	059b      	lsls	r3, r3, #22
 8020572:	d4e1      	bmi.n	8020538 <_fflush_r+0xc>
 8020574:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020576:	f7fe fbb5 	bl	801ece4 <__retarget_lock_release_recursive>
 802057a:	e7dd      	b.n	8020538 <_fflush_r+0xc>

0802057c <memmove>:
 802057c:	4288      	cmp	r0, r1
 802057e:	b510      	push	{r4, lr}
 8020580:	eb01 0402 	add.w	r4, r1, r2
 8020584:	d902      	bls.n	802058c <memmove+0x10>
 8020586:	4284      	cmp	r4, r0
 8020588:	4623      	mov	r3, r4
 802058a:	d807      	bhi.n	802059c <memmove+0x20>
 802058c:	1e43      	subs	r3, r0, #1
 802058e:	42a1      	cmp	r1, r4
 8020590:	d008      	beq.n	80205a4 <memmove+0x28>
 8020592:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020596:	f803 2f01 	strb.w	r2, [r3, #1]!
 802059a:	e7f8      	b.n	802058e <memmove+0x12>
 802059c:	4402      	add	r2, r0
 802059e:	4601      	mov	r1, r0
 80205a0:	428a      	cmp	r2, r1
 80205a2:	d100      	bne.n	80205a6 <memmove+0x2a>
 80205a4:	bd10      	pop	{r4, pc}
 80205a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80205aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80205ae:	e7f7      	b.n	80205a0 <memmove+0x24>

080205b0 <__assert_func>:
 80205b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80205b2:	4614      	mov	r4, r2
 80205b4:	461a      	mov	r2, r3
 80205b6:	4b09      	ldr	r3, [pc, #36]	@ (80205dc <__assert_func+0x2c>)
 80205b8:	4605      	mov	r5, r0
 80205ba:	681b      	ldr	r3, [r3, #0]
 80205bc:	68d8      	ldr	r0, [r3, #12]
 80205be:	b14c      	cbz	r4, 80205d4 <__assert_func+0x24>
 80205c0:	4b07      	ldr	r3, [pc, #28]	@ (80205e0 <__assert_func+0x30>)
 80205c2:	9100      	str	r1, [sp, #0]
 80205c4:	4907      	ldr	r1, [pc, #28]	@ (80205e4 <__assert_func+0x34>)
 80205c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80205ca:	462b      	mov	r3, r5
 80205cc:	f000 f870 	bl	80206b0 <fiprintf>
 80205d0:	f000 f880 	bl	80206d4 <abort>
 80205d4:	4b04      	ldr	r3, [pc, #16]	@ (80205e8 <__assert_func+0x38>)
 80205d6:	461c      	mov	r4, r3
 80205d8:	e7f3      	b.n	80205c2 <__assert_func+0x12>
 80205da:	bf00      	nop
 80205dc:	20000110 	.word	0x20000110
 80205e0:	08027dbd 	.word	0x08027dbd
 80205e4:	08027dca 	.word	0x08027dca
 80205e8:	08027df8 	.word	0x08027df8

080205ec <_calloc_r>:
 80205ec:	b570      	push	{r4, r5, r6, lr}
 80205ee:	fba1 5402 	umull	r5, r4, r1, r2
 80205f2:	b934      	cbnz	r4, 8020602 <_calloc_r+0x16>
 80205f4:	4629      	mov	r1, r5
 80205f6:	f7fd fca7 	bl	801df48 <_malloc_r>
 80205fa:	4606      	mov	r6, r0
 80205fc:	b928      	cbnz	r0, 802060a <_calloc_r+0x1e>
 80205fe:	4630      	mov	r0, r6
 8020600:	bd70      	pop	{r4, r5, r6, pc}
 8020602:	220c      	movs	r2, #12
 8020604:	2600      	movs	r6, #0
 8020606:	6002      	str	r2, [r0, #0]
 8020608:	e7f9      	b.n	80205fe <_calloc_r+0x12>
 802060a:	462a      	mov	r2, r5
 802060c:	4621      	mov	r1, r4
 802060e:	f7fe fac7 	bl	801eba0 <memset>
 8020612:	e7f4      	b.n	80205fe <_calloc_r+0x12>

08020614 <__ascii_mbtowc>:
 8020614:	b082      	sub	sp, #8
 8020616:	b901      	cbnz	r1, 802061a <__ascii_mbtowc+0x6>
 8020618:	a901      	add	r1, sp, #4
 802061a:	b142      	cbz	r2, 802062e <__ascii_mbtowc+0x1a>
 802061c:	b14b      	cbz	r3, 8020632 <__ascii_mbtowc+0x1e>
 802061e:	7813      	ldrb	r3, [r2, #0]
 8020620:	600b      	str	r3, [r1, #0]
 8020622:	7812      	ldrb	r2, [r2, #0]
 8020624:	1e10      	subs	r0, r2, #0
 8020626:	bf18      	it	ne
 8020628:	2001      	movne	r0, #1
 802062a:	b002      	add	sp, #8
 802062c:	4770      	bx	lr
 802062e:	4610      	mov	r0, r2
 8020630:	e7fb      	b.n	802062a <__ascii_mbtowc+0x16>
 8020632:	f06f 0001 	mvn.w	r0, #1
 8020636:	e7f8      	b.n	802062a <__ascii_mbtowc+0x16>

08020638 <_realloc_r>:
 8020638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802063c:	4607      	mov	r7, r0
 802063e:	4614      	mov	r4, r2
 8020640:	460d      	mov	r5, r1
 8020642:	b921      	cbnz	r1, 802064e <_realloc_r+0x16>
 8020644:	4611      	mov	r1, r2
 8020646:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802064a:	f7fd bc7d 	b.w	801df48 <_malloc_r>
 802064e:	b92a      	cbnz	r2, 802065c <_realloc_r+0x24>
 8020650:	4625      	mov	r5, r4
 8020652:	f7ff f9c3 	bl	801f9dc <_free_r>
 8020656:	4628      	mov	r0, r5
 8020658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802065c:	f000 f841 	bl	80206e2 <_malloc_usable_size_r>
 8020660:	4284      	cmp	r4, r0
 8020662:	4606      	mov	r6, r0
 8020664:	d802      	bhi.n	802066c <_realloc_r+0x34>
 8020666:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802066a:	d8f4      	bhi.n	8020656 <_realloc_r+0x1e>
 802066c:	4621      	mov	r1, r4
 802066e:	4638      	mov	r0, r7
 8020670:	f7fd fc6a 	bl	801df48 <_malloc_r>
 8020674:	4680      	mov	r8, r0
 8020676:	b908      	cbnz	r0, 802067c <_realloc_r+0x44>
 8020678:	4645      	mov	r5, r8
 802067a:	e7ec      	b.n	8020656 <_realloc_r+0x1e>
 802067c:	42b4      	cmp	r4, r6
 802067e:	4622      	mov	r2, r4
 8020680:	4629      	mov	r1, r5
 8020682:	bf28      	it	cs
 8020684:	4632      	movcs	r2, r6
 8020686:	f7fe fb3c 	bl	801ed02 <memcpy>
 802068a:	4629      	mov	r1, r5
 802068c:	4638      	mov	r0, r7
 802068e:	f7ff f9a5 	bl	801f9dc <_free_r>
 8020692:	e7f1      	b.n	8020678 <_realloc_r+0x40>

08020694 <__ascii_wctomb>:
 8020694:	4603      	mov	r3, r0
 8020696:	4608      	mov	r0, r1
 8020698:	b141      	cbz	r1, 80206ac <__ascii_wctomb+0x18>
 802069a:	2aff      	cmp	r2, #255	@ 0xff
 802069c:	d904      	bls.n	80206a8 <__ascii_wctomb+0x14>
 802069e:	228a      	movs	r2, #138	@ 0x8a
 80206a0:	f04f 30ff 	mov.w	r0, #4294967295
 80206a4:	601a      	str	r2, [r3, #0]
 80206a6:	4770      	bx	lr
 80206a8:	2001      	movs	r0, #1
 80206aa:	700a      	strb	r2, [r1, #0]
 80206ac:	4770      	bx	lr
	...

080206b0 <fiprintf>:
 80206b0:	b40e      	push	{r1, r2, r3}
 80206b2:	b503      	push	{r0, r1, lr}
 80206b4:	ab03      	add	r3, sp, #12
 80206b6:	4601      	mov	r1, r0
 80206b8:	4805      	ldr	r0, [pc, #20]	@ (80206d0 <fiprintf+0x20>)
 80206ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80206be:	6800      	ldr	r0, [r0, #0]
 80206c0:	9301      	str	r3, [sp, #4]
 80206c2:	f000 f83f 	bl	8020744 <_vfiprintf_r>
 80206c6:	b002      	add	sp, #8
 80206c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80206cc:	b003      	add	sp, #12
 80206ce:	4770      	bx	lr
 80206d0:	20000110 	.word	0x20000110

080206d4 <abort>:
 80206d4:	2006      	movs	r0, #6
 80206d6:	b508      	push	{r3, lr}
 80206d8:	f000 fa08 	bl	8020aec <raise>
 80206dc:	2001      	movs	r0, #1
 80206de:	f7e1 fcbd 	bl	800205c <_exit>

080206e2 <_malloc_usable_size_r>:
 80206e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80206e6:	1f18      	subs	r0, r3, #4
 80206e8:	2b00      	cmp	r3, #0
 80206ea:	bfbc      	itt	lt
 80206ec:	580b      	ldrlt	r3, [r1, r0]
 80206ee:	18c0      	addlt	r0, r0, r3
 80206f0:	4770      	bx	lr

080206f2 <__sfputc_r>:
 80206f2:	6893      	ldr	r3, [r2, #8]
 80206f4:	3b01      	subs	r3, #1
 80206f6:	2b00      	cmp	r3, #0
 80206f8:	b410      	push	{r4}
 80206fa:	6093      	str	r3, [r2, #8]
 80206fc:	da08      	bge.n	8020710 <__sfputc_r+0x1e>
 80206fe:	6994      	ldr	r4, [r2, #24]
 8020700:	42a3      	cmp	r3, r4
 8020702:	db01      	blt.n	8020708 <__sfputc_r+0x16>
 8020704:	290a      	cmp	r1, #10
 8020706:	d103      	bne.n	8020710 <__sfputc_r+0x1e>
 8020708:	f85d 4b04 	ldr.w	r4, [sp], #4
 802070c:	f000 b932 	b.w	8020974 <__swbuf_r>
 8020710:	6813      	ldr	r3, [r2, #0]
 8020712:	1c58      	adds	r0, r3, #1
 8020714:	6010      	str	r0, [r2, #0]
 8020716:	4608      	mov	r0, r1
 8020718:	7019      	strb	r1, [r3, #0]
 802071a:	f85d 4b04 	ldr.w	r4, [sp], #4
 802071e:	4770      	bx	lr

08020720 <__sfputs_r>:
 8020720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020722:	4606      	mov	r6, r0
 8020724:	460f      	mov	r7, r1
 8020726:	4614      	mov	r4, r2
 8020728:	18d5      	adds	r5, r2, r3
 802072a:	42ac      	cmp	r4, r5
 802072c:	d101      	bne.n	8020732 <__sfputs_r+0x12>
 802072e:	2000      	movs	r0, #0
 8020730:	e007      	b.n	8020742 <__sfputs_r+0x22>
 8020732:	463a      	mov	r2, r7
 8020734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020738:	4630      	mov	r0, r6
 802073a:	f7ff ffda 	bl	80206f2 <__sfputc_r>
 802073e:	1c43      	adds	r3, r0, #1
 8020740:	d1f3      	bne.n	802072a <__sfputs_r+0xa>
 8020742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08020744 <_vfiprintf_r>:
 8020744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020748:	460d      	mov	r5, r1
 802074a:	b09d      	sub	sp, #116	@ 0x74
 802074c:	4614      	mov	r4, r2
 802074e:	4698      	mov	r8, r3
 8020750:	4606      	mov	r6, r0
 8020752:	b118      	cbz	r0, 802075c <_vfiprintf_r+0x18>
 8020754:	6a03      	ldr	r3, [r0, #32]
 8020756:	b90b      	cbnz	r3, 802075c <_vfiprintf_r+0x18>
 8020758:	f7fe f966 	bl	801ea28 <__sinit>
 802075c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802075e:	07d9      	lsls	r1, r3, #31
 8020760:	d405      	bmi.n	802076e <_vfiprintf_r+0x2a>
 8020762:	89ab      	ldrh	r3, [r5, #12]
 8020764:	059a      	lsls	r2, r3, #22
 8020766:	d402      	bmi.n	802076e <_vfiprintf_r+0x2a>
 8020768:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802076a:	f7fe faba 	bl	801ece2 <__retarget_lock_acquire_recursive>
 802076e:	89ab      	ldrh	r3, [r5, #12]
 8020770:	071b      	lsls	r3, r3, #28
 8020772:	d501      	bpl.n	8020778 <_vfiprintf_r+0x34>
 8020774:	692b      	ldr	r3, [r5, #16]
 8020776:	b99b      	cbnz	r3, 80207a0 <_vfiprintf_r+0x5c>
 8020778:	4629      	mov	r1, r5
 802077a:	4630      	mov	r0, r6
 802077c:	f000 f938 	bl	80209f0 <__swsetup_r>
 8020780:	b170      	cbz	r0, 80207a0 <_vfiprintf_r+0x5c>
 8020782:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020784:	07dc      	lsls	r4, r3, #31
 8020786:	d504      	bpl.n	8020792 <_vfiprintf_r+0x4e>
 8020788:	f04f 30ff 	mov.w	r0, #4294967295
 802078c:	b01d      	add	sp, #116	@ 0x74
 802078e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020792:	89ab      	ldrh	r3, [r5, #12]
 8020794:	0598      	lsls	r0, r3, #22
 8020796:	d4f7      	bmi.n	8020788 <_vfiprintf_r+0x44>
 8020798:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802079a:	f7fe faa3 	bl	801ece4 <__retarget_lock_release_recursive>
 802079e:	e7f3      	b.n	8020788 <_vfiprintf_r+0x44>
 80207a0:	2300      	movs	r3, #0
 80207a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80207a6:	f04f 0901 	mov.w	r9, #1
 80207aa:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8020960 <_vfiprintf_r+0x21c>
 80207ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80207b0:	2320      	movs	r3, #32
 80207b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80207b6:	2330      	movs	r3, #48	@ 0x30
 80207b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80207bc:	4623      	mov	r3, r4
 80207be:	469a      	mov	sl, r3
 80207c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80207c4:	b10a      	cbz	r2, 80207ca <_vfiprintf_r+0x86>
 80207c6:	2a25      	cmp	r2, #37	@ 0x25
 80207c8:	d1f9      	bne.n	80207be <_vfiprintf_r+0x7a>
 80207ca:	ebba 0b04 	subs.w	fp, sl, r4
 80207ce:	d00b      	beq.n	80207e8 <_vfiprintf_r+0xa4>
 80207d0:	465b      	mov	r3, fp
 80207d2:	4622      	mov	r2, r4
 80207d4:	4629      	mov	r1, r5
 80207d6:	4630      	mov	r0, r6
 80207d8:	f7ff ffa2 	bl	8020720 <__sfputs_r>
 80207dc:	3001      	adds	r0, #1
 80207de:	f000 80a7 	beq.w	8020930 <_vfiprintf_r+0x1ec>
 80207e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80207e4:	445a      	add	r2, fp
 80207e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80207e8:	f89a 3000 	ldrb.w	r3, [sl]
 80207ec:	2b00      	cmp	r3, #0
 80207ee:	f000 809f 	beq.w	8020930 <_vfiprintf_r+0x1ec>
 80207f2:	2300      	movs	r3, #0
 80207f4:	f04f 32ff 	mov.w	r2, #4294967295
 80207f8:	f10a 0a01 	add.w	sl, sl, #1
 80207fc:	9304      	str	r3, [sp, #16]
 80207fe:	9307      	str	r3, [sp, #28]
 8020800:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8020804:	931a      	str	r3, [sp, #104]	@ 0x68
 8020806:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802080a:	4654      	mov	r4, sl
 802080c:	2205      	movs	r2, #5
 802080e:	4854      	ldr	r0, [pc, #336]	@ (8020960 <_vfiprintf_r+0x21c>)
 8020810:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020814:	f7fe fa67 	bl	801ece6 <memchr>
 8020818:	9a04      	ldr	r2, [sp, #16]
 802081a:	b9d8      	cbnz	r0, 8020854 <_vfiprintf_r+0x110>
 802081c:	06d1      	lsls	r1, r2, #27
 802081e:	bf44      	itt	mi
 8020820:	2320      	movmi	r3, #32
 8020822:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020826:	0713      	lsls	r3, r2, #28
 8020828:	bf44      	itt	mi
 802082a:	232b      	movmi	r3, #43	@ 0x2b
 802082c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020830:	f89a 3000 	ldrb.w	r3, [sl]
 8020834:	2b2a      	cmp	r3, #42	@ 0x2a
 8020836:	d015      	beq.n	8020864 <_vfiprintf_r+0x120>
 8020838:	9a07      	ldr	r2, [sp, #28]
 802083a:	4654      	mov	r4, sl
 802083c:	2000      	movs	r0, #0
 802083e:	f04f 0c0a 	mov.w	ip, #10
 8020842:	4621      	mov	r1, r4
 8020844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020848:	3b30      	subs	r3, #48	@ 0x30
 802084a:	2b09      	cmp	r3, #9
 802084c:	d94b      	bls.n	80208e6 <_vfiprintf_r+0x1a2>
 802084e:	b1b0      	cbz	r0, 802087e <_vfiprintf_r+0x13a>
 8020850:	9207      	str	r2, [sp, #28]
 8020852:	e014      	b.n	802087e <_vfiprintf_r+0x13a>
 8020854:	eba0 0308 	sub.w	r3, r0, r8
 8020858:	46a2      	mov	sl, r4
 802085a:	fa09 f303 	lsl.w	r3, r9, r3
 802085e:	4313      	orrs	r3, r2
 8020860:	9304      	str	r3, [sp, #16]
 8020862:	e7d2      	b.n	802080a <_vfiprintf_r+0xc6>
 8020864:	9b03      	ldr	r3, [sp, #12]
 8020866:	1d19      	adds	r1, r3, #4
 8020868:	681b      	ldr	r3, [r3, #0]
 802086a:	2b00      	cmp	r3, #0
 802086c:	9103      	str	r1, [sp, #12]
 802086e:	bfbb      	ittet	lt
 8020870:	425b      	neglt	r3, r3
 8020872:	f042 0202 	orrlt.w	r2, r2, #2
 8020876:	9307      	strge	r3, [sp, #28]
 8020878:	9307      	strlt	r3, [sp, #28]
 802087a:	bfb8      	it	lt
 802087c:	9204      	strlt	r2, [sp, #16]
 802087e:	7823      	ldrb	r3, [r4, #0]
 8020880:	2b2e      	cmp	r3, #46	@ 0x2e
 8020882:	d10a      	bne.n	802089a <_vfiprintf_r+0x156>
 8020884:	7863      	ldrb	r3, [r4, #1]
 8020886:	2b2a      	cmp	r3, #42	@ 0x2a
 8020888:	d132      	bne.n	80208f0 <_vfiprintf_r+0x1ac>
 802088a:	9b03      	ldr	r3, [sp, #12]
 802088c:	3402      	adds	r4, #2
 802088e:	1d1a      	adds	r2, r3, #4
 8020890:	681b      	ldr	r3, [r3, #0]
 8020892:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8020896:	9203      	str	r2, [sp, #12]
 8020898:	9305      	str	r3, [sp, #20]
 802089a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8020970 <_vfiprintf_r+0x22c>
 802089e:	2203      	movs	r2, #3
 80208a0:	7821      	ldrb	r1, [r4, #0]
 80208a2:	4650      	mov	r0, sl
 80208a4:	f7fe fa1f 	bl	801ece6 <memchr>
 80208a8:	b138      	cbz	r0, 80208ba <_vfiprintf_r+0x176>
 80208aa:	eba0 000a 	sub.w	r0, r0, sl
 80208ae:	2240      	movs	r2, #64	@ 0x40
 80208b0:	9b04      	ldr	r3, [sp, #16]
 80208b2:	3401      	adds	r4, #1
 80208b4:	4082      	lsls	r2, r0
 80208b6:	4313      	orrs	r3, r2
 80208b8:	9304      	str	r3, [sp, #16]
 80208ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80208be:	2206      	movs	r2, #6
 80208c0:	4828      	ldr	r0, [pc, #160]	@ (8020964 <_vfiprintf_r+0x220>)
 80208c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80208c6:	f7fe fa0e 	bl	801ece6 <memchr>
 80208ca:	2800      	cmp	r0, #0
 80208cc:	d03f      	beq.n	802094e <_vfiprintf_r+0x20a>
 80208ce:	4b26      	ldr	r3, [pc, #152]	@ (8020968 <_vfiprintf_r+0x224>)
 80208d0:	bb1b      	cbnz	r3, 802091a <_vfiprintf_r+0x1d6>
 80208d2:	9b03      	ldr	r3, [sp, #12]
 80208d4:	3307      	adds	r3, #7
 80208d6:	f023 0307 	bic.w	r3, r3, #7
 80208da:	3308      	adds	r3, #8
 80208dc:	9303      	str	r3, [sp, #12]
 80208de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80208e0:	443b      	add	r3, r7
 80208e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80208e4:	e76a      	b.n	80207bc <_vfiprintf_r+0x78>
 80208e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80208ea:	460c      	mov	r4, r1
 80208ec:	2001      	movs	r0, #1
 80208ee:	e7a8      	b.n	8020842 <_vfiprintf_r+0xfe>
 80208f0:	2300      	movs	r3, #0
 80208f2:	3401      	adds	r4, #1
 80208f4:	f04f 0c0a 	mov.w	ip, #10
 80208f8:	4619      	mov	r1, r3
 80208fa:	9305      	str	r3, [sp, #20]
 80208fc:	4620      	mov	r0, r4
 80208fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020902:	3a30      	subs	r2, #48	@ 0x30
 8020904:	2a09      	cmp	r2, #9
 8020906:	d903      	bls.n	8020910 <_vfiprintf_r+0x1cc>
 8020908:	2b00      	cmp	r3, #0
 802090a:	d0c6      	beq.n	802089a <_vfiprintf_r+0x156>
 802090c:	9105      	str	r1, [sp, #20]
 802090e:	e7c4      	b.n	802089a <_vfiprintf_r+0x156>
 8020910:	fb0c 2101 	mla	r1, ip, r1, r2
 8020914:	4604      	mov	r4, r0
 8020916:	2301      	movs	r3, #1
 8020918:	e7f0      	b.n	80208fc <_vfiprintf_r+0x1b8>
 802091a:	ab03      	add	r3, sp, #12
 802091c:	462a      	mov	r2, r5
 802091e:	a904      	add	r1, sp, #16
 8020920:	4630      	mov	r0, r6
 8020922:	9300      	str	r3, [sp, #0]
 8020924:	4b11      	ldr	r3, [pc, #68]	@ (802096c <_vfiprintf_r+0x228>)
 8020926:	f7fd fc39 	bl	801e19c <_printf_float>
 802092a:	4607      	mov	r7, r0
 802092c:	1c78      	adds	r0, r7, #1
 802092e:	d1d6      	bne.n	80208de <_vfiprintf_r+0x19a>
 8020930:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020932:	07d9      	lsls	r1, r3, #31
 8020934:	d405      	bmi.n	8020942 <_vfiprintf_r+0x1fe>
 8020936:	89ab      	ldrh	r3, [r5, #12]
 8020938:	059a      	lsls	r2, r3, #22
 802093a:	d402      	bmi.n	8020942 <_vfiprintf_r+0x1fe>
 802093c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802093e:	f7fe f9d1 	bl	801ece4 <__retarget_lock_release_recursive>
 8020942:	89ab      	ldrh	r3, [r5, #12]
 8020944:	065b      	lsls	r3, r3, #25
 8020946:	f53f af1f 	bmi.w	8020788 <_vfiprintf_r+0x44>
 802094a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802094c:	e71e      	b.n	802078c <_vfiprintf_r+0x48>
 802094e:	ab03      	add	r3, sp, #12
 8020950:	462a      	mov	r2, r5
 8020952:	a904      	add	r1, sp, #16
 8020954:	4630      	mov	r0, r6
 8020956:	9300      	str	r3, [sp, #0]
 8020958:	4b04      	ldr	r3, [pc, #16]	@ (802096c <_vfiprintf_r+0x228>)
 802095a:	f7fd febb 	bl	801e6d4 <_printf_i>
 802095e:	e7e4      	b.n	802092a <_vfiprintf_r+0x1e6>
 8020960:	08027da2 	.word	0x08027da2
 8020964:	08027dac 	.word	0x08027dac
 8020968:	0801e19d 	.word	0x0801e19d
 802096c:	08020721 	.word	0x08020721
 8020970:	08027da8 	.word	0x08027da8

08020974 <__swbuf_r>:
 8020974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020976:	460e      	mov	r6, r1
 8020978:	4614      	mov	r4, r2
 802097a:	4605      	mov	r5, r0
 802097c:	b118      	cbz	r0, 8020986 <__swbuf_r+0x12>
 802097e:	6a03      	ldr	r3, [r0, #32]
 8020980:	b90b      	cbnz	r3, 8020986 <__swbuf_r+0x12>
 8020982:	f7fe f851 	bl	801ea28 <__sinit>
 8020986:	69a3      	ldr	r3, [r4, #24]
 8020988:	60a3      	str	r3, [r4, #8]
 802098a:	89a3      	ldrh	r3, [r4, #12]
 802098c:	071a      	lsls	r2, r3, #28
 802098e:	d501      	bpl.n	8020994 <__swbuf_r+0x20>
 8020990:	6923      	ldr	r3, [r4, #16]
 8020992:	b943      	cbnz	r3, 80209a6 <__swbuf_r+0x32>
 8020994:	4621      	mov	r1, r4
 8020996:	4628      	mov	r0, r5
 8020998:	f000 f82a 	bl	80209f0 <__swsetup_r>
 802099c:	b118      	cbz	r0, 80209a6 <__swbuf_r+0x32>
 802099e:	f04f 37ff 	mov.w	r7, #4294967295
 80209a2:	4638      	mov	r0, r7
 80209a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80209a6:	6823      	ldr	r3, [r4, #0]
 80209a8:	b2f6      	uxtb	r6, r6
 80209aa:	6922      	ldr	r2, [r4, #16]
 80209ac:	4637      	mov	r7, r6
 80209ae:	1a98      	subs	r0, r3, r2
 80209b0:	6963      	ldr	r3, [r4, #20]
 80209b2:	4283      	cmp	r3, r0
 80209b4:	dc05      	bgt.n	80209c2 <__swbuf_r+0x4e>
 80209b6:	4621      	mov	r1, r4
 80209b8:	4628      	mov	r0, r5
 80209ba:	f7ff fdb7 	bl	802052c <_fflush_r>
 80209be:	2800      	cmp	r0, #0
 80209c0:	d1ed      	bne.n	802099e <__swbuf_r+0x2a>
 80209c2:	68a3      	ldr	r3, [r4, #8]
 80209c4:	3b01      	subs	r3, #1
 80209c6:	60a3      	str	r3, [r4, #8]
 80209c8:	6823      	ldr	r3, [r4, #0]
 80209ca:	1c5a      	adds	r2, r3, #1
 80209cc:	6022      	str	r2, [r4, #0]
 80209ce:	701e      	strb	r6, [r3, #0]
 80209d0:	1c43      	adds	r3, r0, #1
 80209d2:	6962      	ldr	r2, [r4, #20]
 80209d4:	429a      	cmp	r2, r3
 80209d6:	d004      	beq.n	80209e2 <__swbuf_r+0x6e>
 80209d8:	89a3      	ldrh	r3, [r4, #12]
 80209da:	07db      	lsls	r3, r3, #31
 80209dc:	d5e1      	bpl.n	80209a2 <__swbuf_r+0x2e>
 80209de:	2e0a      	cmp	r6, #10
 80209e0:	d1df      	bne.n	80209a2 <__swbuf_r+0x2e>
 80209e2:	4621      	mov	r1, r4
 80209e4:	4628      	mov	r0, r5
 80209e6:	f7ff fda1 	bl	802052c <_fflush_r>
 80209ea:	2800      	cmp	r0, #0
 80209ec:	d0d9      	beq.n	80209a2 <__swbuf_r+0x2e>
 80209ee:	e7d6      	b.n	802099e <__swbuf_r+0x2a>

080209f0 <__swsetup_r>:
 80209f0:	b538      	push	{r3, r4, r5, lr}
 80209f2:	4b29      	ldr	r3, [pc, #164]	@ (8020a98 <__swsetup_r+0xa8>)
 80209f4:	4605      	mov	r5, r0
 80209f6:	460c      	mov	r4, r1
 80209f8:	6818      	ldr	r0, [r3, #0]
 80209fa:	b118      	cbz	r0, 8020a04 <__swsetup_r+0x14>
 80209fc:	6a03      	ldr	r3, [r0, #32]
 80209fe:	b90b      	cbnz	r3, 8020a04 <__swsetup_r+0x14>
 8020a00:	f7fe f812 	bl	801ea28 <__sinit>
 8020a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020a08:	0719      	lsls	r1, r3, #28
 8020a0a:	d422      	bmi.n	8020a52 <__swsetup_r+0x62>
 8020a0c:	06da      	lsls	r2, r3, #27
 8020a0e:	d407      	bmi.n	8020a20 <__swsetup_r+0x30>
 8020a10:	2209      	movs	r2, #9
 8020a12:	602a      	str	r2, [r5, #0]
 8020a14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020a18:	f04f 30ff 	mov.w	r0, #4294967295
 8020a1c:	81a3      	strh	r3, [r4, #12]
 8020a1e:	e033      	b.n	8020a88 <__swsetup_r+0x98>
 8020a20:	0758      	lsls	r0, r3, #29
 8020a22:	d512      	bpl.n	8020a4a <__swsetup_r+0x5a>
 8020a24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020a26:	b141      	cbz	r1, 8020a3a <__swsetup_r+0x4a>
 8020a28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8020a2c:	4299      	cmp	r1, r3
 8020a2e:	d002      	beq.n	8020a36 <__swsetup_r+0x46>
 8020a30:	4628      	mov	r0, r5
 8020a32:	f7fe ffd3 	bl	801f9dc <_free_r>
 8020a36:	2300      	movs	r3, #0
 8020a38:	6363      	str	r3, [r4, #52]	@ 0x34
 8020a3a:	89a3      	ldrh	r3, [r4, #12]
 8020a3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8020a40:	81a3      	strh	r3, [r4, #12]
 8020a42:	2300      	movs	r3, #0
 8020a44:	6063      	str	r3, [r4, #4]
 8020a46:	6923      	ldr	r3, [r4, #16]
 8020a48:	6023      	str	r3, [r4, #0]
 8020a4a:	89a3      	ldrh	r3, [r4, #12]
 8020a4c:	f043 0308 	orr.w	r3, r3, #8
 8020a50:	81a3      	strh	r3, [r4, #12]
 8020a52:	6923      	ldr	r3, [r4, #16]
 8020a54:	b94b      	cbnz	r3, 8020a6a <__swsetup_r+0x7a>
 8020a56:	89a3      	ldrh	r3, [r4, #12]
 8020a58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8020a5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8020a60:	d003      	beq.n	8020a6a <__swsetup_r+0x7a>
 8020a62:	4621      	mov	r1, r4
 8020a64:	4628      	mov	r0, r5
 8020a66:	f000 f882 	bl	8020b6e <__smakebuf_r>
 8020a6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020a6e:	f013 0201 	ands.w	r2, r3, #1
 8020a72:	d00a      	beq.n	8020a8a <__swsetup_r+0x9a>
 8020a74:	2200      	movs	r2, #0
 8020a76:	60a2      	str	r2, [r4, #8]
 8020a78:	6962      	ldr	r2, [r4, #20]
 8020a7a:	4252      	negs	r2, r2
 8020a7c:	61a2      	str	r2, [r4, #24]
 8020a7e:	6922      	ldr	r2, [r4, #16]
 8020a80:	b942      	cbnz	r2, 8020a94 <__swsetup_r+0xa4>
 8020a82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8020a86:	d1c5      	bne.n	8020a14 <__swsetup_r+0x24>
 8020a88:	bd38      	pop	{r3, r4, r5, pc}
 8020a8a:	0799      	lsls	r1, r3, #30
 8020a8c:	bf58      	it	pl
 8020a8e:	6962      	ldrpl	r2, [r4, #20]
 8020a90:	60a2      	str	r2, [r4, #8]
 8020a92:	e7f4      	b.n	8020a7e <__swsetup_r+0x8e>
 8020a94:	2000      	movs	r0, #0
 8020a96:	e7f7      	b.n	8020a88 <__swsetup_r+0x98>
 8020a98:	20000110 	.word	0x20000110

08020a9c <_raise_r>:
 8020a9c:	291f      	cmp	r1, #31
 8020a9e:	b538      	push	{r3, r4, r5, lr}
 8020aa0:	4605      	mov	r5, r0
 8020aa2:	460c      	mov	r4, r1
 8020aa4:	d904      	bls.n	8020ab0 <_raise_r+0x14>
 8020aa6:	2316      	movs	r3, #22
 8020aa8:	6003      	str	r3, [r0, #0]
 8020aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8020aae:	bd38      	pop	{r3, r4, r5, pc}
 8020ab0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8020ab2:	b112      	cbz	r2, 8020aba <_raise_r+0x1e>
 8020ab4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020ab8:	b94b      	cbnz	r3, 8020ace <_raise_r+0x32>
 8020aba:	4628      	mov	r0, r5
 8020abc:	f000 f830 	bl	8020b20 <_getpid_r>
 8020ac0:	4622      	mov	r2, r4
 8020ac2:	4601      	mov	r1, r0
 8020ac4:	4628      	mov	r0, r5
 8020ac6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020aca:	f000 b817 	b.w	8020afc <_kill_r>
 8020ace:	2b01      	cmp	r3, #1
 8020ad0:	d00a      	beq.n	8020ae8 <_raise_r+0x4c>
 8020ad2:	1c59      	adds	r1, r3, #1
 8020ad4:	d103      	bne.n	8020ade <_raise_r+0x42>
 8020ad6:	2316      	movs	r3, #22
 8020ad8:	6003      	str	r3, [r0, #0]
 8020ada:	2001      	movs	r0, #1
 8020adc:	e7e7      	b.n	8020aae <_raise_r+0x12>
 8020ade:	2100      	movs	r1, #0
 8020ae0:	4620      	mov	r0, r4
 8020ae2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8020ae6:	4798      	blx	r3
 8020ae8:	2000      	movs	r0, #0
 8020aea:	e7e0      	b.n	8020aae <_raise_r+0x12>

08020aec <raise>:
 8020aec:	4b02      	ldr	r3, [pc, #8]	@ (8020af8 <raise+0xc>)
 8020aee:	4601      	mov	r1, r0
 8020af0:	6818      	ldr	r0, [r3, #0]
 8020af2:	f7ff bfd3 	b.w	8020a9c <_raise_r>
 8020af6:	bf00      	nop
 8020af8:	20000110 	.word	0x20000110

08020afc <_kill_r>:
 8020afc:	b538      	push	{r3, r4, r5, lr}
 8020afe:	2300      	movs	r3, #0
 8020b00:	4d06      	ldr	r5, [pc, #24]	@ (8020b1c <_kill_r+0x20>)
 8020b02:	4604      	mov	r4, r0
 8020b04:	4608      	mov	r0, r1
 8020b06:	4611      	mov	r1, r2
 8020b08:	602b      	str	r3, [r5, #0]
 8020b0a:	f7e1 fa97 	bl	800203c <_kill>
 8020b0e:	1c43      	adds	r3, r0, #1
 8020b10:	d102      	bne.n	8020b18 <_kill_r+0x1c>
 8020b12:	682b      	ldr	r3, [r5, #0]
 8020b14:	b103      	cbz	r3, 8020b18 <_kill_r+0x1c>
 8020b16:	6023      	str	r3, [r4, #0]
 8020b18:	bd38      	pop	{r3, r4, r5, pc}
 8020b1a:	bf00      	nop
 8020b1c:	20007fb4 	.word	0x20007fb4

08020b20 <_getpid_r>:
 8020b20:	f7e1 ba84 	b.w	800202c <_getpid>

08020b24 <__swhatbuf_r>:
 8020b24:	b570      	push	{r4, r5, r6, lr}
 8020b26:	460c      	mov	r4, r1
 8020b28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020b2c:	b096      	sub	sp, #88	@ 0x58
 8020b2e:	4615      	mov	r5, r2
 8020b30:	2900      	cmp	r1, #0
 8020b32:	461e      	mov	r6, r3
 8020b34:	da0c      	bge.n	8020b50 <__swhatbuf_r+0x2c>
 8020b36:	89a3      	ldrh	r3, [r4, #12]
 8020b38:	2100      	movs	r1, #0
 8020b3a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8020b3e:	bf14      	ite	ne
 8020b40:	2340      	movne	r3, #64	@ 0x40
 8020b42:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8020b46:	2000      	movs	r0, #0
 8020b48:	6031      	str	r1, [r6, #0]
 8020b4a:	602b      	str	r3, [r5, #0]
 8020b4c:	b016      	add	sp, #88	@ 0x58
 8020b4e:	bd70      	pop	{r4, r5, r6, pc}
 8020b50:	466a      	mov	r2, sp
 8020b52:	f000 f849 	bl	8020be8 <_fstat_r>
 8020b56:	2800      	cmp	r0, #0
 8020b58:	dbed      	blt.n	8020b36 <__swhatbuf_r+0x12>
 8020b5a:	9901      	ldr	r1, [sp, #4]
 8020b5c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8020b60:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8020b64:	4259      	negs	r1, r3
 8020b66:	4159      	adcs	r1, r3
 8020b68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8020b6c:	e7eb      	b.n	8020b46 <__swhatbuf_r+0x22>

08020b6e <__smakebuf_r>:
 8020b6e:	898b      	ldrh	r3, [r1, #12]
 8020b70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020b72:	079d      	lsls	r5, r3, #30
 8020b74:	4606      	mov	r6, r0
 8020b76:	460c      	mov	r4, r1
 8020b78:	d507      	bpl.n	8020b8a <__smakebuf_r+0x1c>
 8020b7a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8020b7e:	6023      	str	r3, [r4, #0]
 8020b80:	6123      	str	r3, [r4, #16]
 8020b82:	2301      	movs	r3, #1
 8020b84:	6163      	str	r3, [r4, #20]
 8020b86:	b003      	add	sp, #12
 8020b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020b8a:	ab01      	add	r3, sp, #4
 8020b8c:	466a      	mov	r2, sp
 8020b8e:	f7ff ffc9 	bl	8020b24 <__swhatbuf_r>
 8020b92:	9f00      	ldr	r7, [sp, #0]
 8020b94:	4605      	mov	r5, r0
 8020b96:	4630      	mov	r0, r6
 8020b98:	4639      	mov	r1, r7
 8020b9a:	f7fd f9d5 	bl	801df48 <_malloc_r>
 8020b9e:	b948      	cbnz	r0, 8020bb4 <__smakebuf_r+0x46>
 8020ba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020ba4:	059a      	lsls	r2, r3, #22
 8020ba6:	d4ee      	bmi.n	8020b86 <__smakebuf_r+0x18>
 8020ba8:	f023 0303 	bic.w	r3, r3, #3
 8020bac:	f043 0302 	orr.w	r3, r3, #2
 8020bb0:	81a3      	strh	r3, [r4, #12]
 8020bb2:	e7e2      	b.n	8020b7a <__smakebuf_r+0xc>
 8020bb4:	89a3      	ldrh	r3, [r4, #12]
 8020bb6:	6020      	str	r0, [r4, #0]
 8020bb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020bbc:	81a3      	strh	r3, [r4, #12]
 8020bbe:	9b01      	ldr	r3, [sp, #4]
 8020bc0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8020bc4:	b15b      	cbz	r3, 8020bde <__smakebuf_r+0x70>
 8020bc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020bca:	4630      	mov	r0, r6
 8020bcc:	f000 f81e 	bl	8020c0c <_isatty_r>
 8020bd0:	b128      	cbz	r0, 8020bde <__smakebuf_r+0x70>
 8020bd2:	89a3      	ldrh	r3, [r4, #12]
 8020bd4:	f023 0303 	bic.w	r3, r3, #3
 8020bd8:	f043 0301 	orr.w	r3, r3, #1
 8020bdc:	81a3      	strh	r3, [r4, #12]
 8020bde:	89a3      	ldrh	r3, [r4, #12]
 8020be0:	431d      	orrs	r5, r3
 8020be2:	81a5      	strh	r5, [r4, #12]
 8020be4:	e7cf      	b.n	8020b86 <__smakebuf_r+0x18>
	...

08020be8 <_fstat_r>:
 8020be8:	b538      	push	{r3, r4, r5, lr}
 8020bea:	2300      	movs	r3, #0
 8020bec:	4d06      	ldr	r5, [pc, #24]	@ (8020c08 <_fstat_r+0x20>)
 8020bee:	4604      	mov	r4, r0
 8020bf0:	4608      	mov	r0, r1
 8020bf2:	4611      	mov	r1, r2
 8020bf4:	602b      	str	r3, [r5, #0]
 8020bf6:	f7e1 fa81 	bl	80020fc <_fstat>
 8020bfa:	1c43      	adds	r3, r0, #1
 8020bfc:	d102      	bne.n	8020c04 <_fstat_r+0x1c>
 8020bfe:	682b      	ldr	r3, [r5, #0]
 8020c00:	b103      	cbz	r3, 8020c04 <_fstat_r+0x1c>
 8020c02:	6023      	str	r3, [r4, #0]
 8020c04:	bd38      	pop	{r3, r4, r5, pc}
 8020c06:	bf00      	nop
 8020c08:	20007fb4 	.word	0x20007fb4

08020c0c <_isatty_r>:
 8020c0c:	b538      	push	{r3, r4, r5, lr}
 8020c0e:	2300      	movs	r3, #0
 8020c10:	4d05      	ldr	r5, [pc, #20]	@ (8020c28 <_isatty_r+0x1c>)
 8020c12:	4604      	mov	r4, r0
 8020c14:	4608      	mov	r0, r1
 8020c16:	602b      	str	r3, [r5, #0]
 8020c18:	f7e1 fa80 	bl	800211c <_isatty>
 8020c1c:	1c43      	adds	r3, r0, #1
 8020c1e:	d102      	bne.n	8020c26 <_isatty_r+0x1a>
 8020c20:	682b      	ldr	r3, [r5, #0]
 8020c22:	b103      	cbz	r3, 8020c26 <_isatty_r+0x1a>
 8020c24:	6023      	str	r3, [r4, #0]
 8020c26:	bd38      	pop	{r3, r4, r5, pc}
 8020c28:	20007fb4 	.word	0x20007fb4

08020c2c <fmodf>:
 8020c2c:	b508      	push	{r3, lr}
 8020c2e:	ed2d 8b02 	vpush	{d8}
 8020c32:	eef0 8a40 	vmov.f32	s17, s0
 8020c36:	eeb0 8a60 	vmov.f32	s16, s1
 8020c3a:	f000 f817 	bl	8020c6c <__ieee754_fmodf>
 8020c3e:	eef4 8a48 	vcmp.f32	s17, s16
 8020c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020c46:	d60c      	bvs.n	8020c62 <fmodf+0x36>
 8020c48:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8020c68 <fmodf+0x3c>
 8020c4c:	eeb4 8a68 	vcmp.f32	s16, s17
 8020c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020c54:	d105      	bne.n	8020c62 <fmodf+0x36>
 8020c56:	f7fe f819 	bl	801ec8c <__errno>
 8020c5a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8020c5e:	2321      	movs	r3, #33	@ 0x21
 8020c60:	6003      	str	r3, [r0, #0]
 8020c62:	ecbd 8b02 	vpop	{d8}
 8020c66:	bd08      	pop	{r3, pc}
 8020c68:	00000000 	.word	0x00000000

08020c6c <__ieee754_fmodf>:
 8020c6c:	b570      	push	{r4, r5, r6, lr}
 8020c6e:	ee10 6a90 	vmov	r6, s1
 8020c72:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8020c76:	1e5a      	subs	r2, r3, #1
 8020c78:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8020c7c:	d206      	bcs.n	8020c8c <__ieee754_fmodf+0x20>
 8020c7e:	ee10 4a10 	vmov	r4, s0
 8020c82:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8020c86:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8020c8a:	d304      	bcc.n	8020c96 <__ieee754_fmodf+0x2a>
 8020c8c:	ee60 0a20 	vmul.f32	s1, s0, s1
 8020c90:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8020c94:	bd70      	pop	{r4, r5, r6, pc}
 8020c96:	4299      	cmp	r1, r3
 8020c98:	dbfc      	blt.n	8020c94 <__ieee754_fmodf+0x28>
 8020c9a:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8020c9e:	d105      	bne.n	8020cac <__ieee754_fmodf+0x40>
 8020ca0:	4b33      	ldr	r3, [pc, #204]	@ (8020d70 <__ieee754_fmodf+0x104>)
 8020ca2:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8020ca6:	ed93 0a00 	vldr	s0, [r3]
 8020caa:	e7f3      	b.n	8020c94 <__ieee754_fmodf+0x28>
 8020cac:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8020cb0:	d147      	bne.n	8020d42 <__ieee754_fmodf+0xd6>
 8020cb2:	020a      	lsls	r2, r1, #8
 8020cb4:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8020cb8:	2a00      	cmp	r2, #0
 8020cba:	dc3f      	bgt.n	8020d3c <__ieee754_fmodf+0xd0>
 8020cbc:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8020cc0:	bf0b      	itete	eq
 8020cc2:	021a      	lsleq	r2, r3, #8
 8020cc4:	15da      	asrne	r2, r3, #23
 8020cc6:	fab2 f282 	clzeq	r2, r2
 8020cca:	3a7f      	subne	r2, #127	@ 0x7f
 8020ccc:	bf02      	ittt	eq
 8020cce:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8020cd2:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8020cd6:	3282      	addeq	r2, #130	@ 0x82
 8020cd8:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8020cdc:	bfb5      	itete	lt
 8020cde:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8020ce2:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8020ce6:	1a24      	sublt	r4, r4, r0
 8020ce8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8020cec:	eba0 0002 	sub.w	r0, r0, r2
 8020cf0:	bfb8      	it	lt
 8020cf2:	40a1      	lsllt	r1, r4
 8020cf4:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8020cf8:	bfb5      	itete	lt
 8020cfa:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8020cfe:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8020d02:	1aa4      	sublt	r4, r4, r2
 8020d04:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8020d08:	bfb8      	it	lt
 8020d0a:	fa03 f404 	lsllt.w	r4, r3, r4
 8020d0e:	1b0b      	subs	r3, r1, r4
 8020d10:	b9d0      	cbnz	r0, 8020d48 <__ieee754_fmodf+0xdc>
 8020d12:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8020d16:	bf28      	it	cs
 8020d18:	460b      	movcs	r3, r1
 8020d1a:	2b00      	cmp	r3, #0
 8020d1c:	d0c0      	beq.n	8020ca0 <__ieee754_fmodf+0x34>
 8020d1e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8020d22:	db19      	blt.n	8020d58 <__ieee754_fmodf+0xec>
 8020d24:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8020d28:	db19      	blt.n	8020d5e <__ieee754_fmodf+0xf2>
 8020d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8020d2e:	327f      	adds	r2, #127	@ 0x7f
 8020d30:	432b      	orrs	r3, r5
 8020d32:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8020d36:	ee00 3a10 	vmov	s0, r3
 8020d3a:	e7ab      	b.n	8020c94 <__ieee754_fmodf+0x28>
 8020d3c:	3801      	subs	r0, #1
 8020d3e:	0052      	lsls	r2, r2, #1
 8020d40:	e7ba      	b.n	8020cb8 <__ieee754_fmodf+0x4c>
 8020d42:	15c8      	asrs	r0, r1, #23
 8020d44:	387f      	subs	r0, #127	@ 0x7f
 8020d46:	e7b9      	b.n	8020cbc <__ieee754_fmodf+0x50>
 8020d48:	2b00      	cmp	r3, #0
 8020d4a:	da02      	bge.n	8020d52 <__ieee754_fmodf+0xe6>
 8020d4c:	0049      	lsls	r1, r1, #1
 8020d4e:	3801      	subs	r0, #1
 8020d50:	e7dd      	b.n	8020d0e <__ieee754_fmodf+0xa2>
 8020d52:	d0a5      	beq.n	8020ca0 <__ieee754_fmodf+0x34>
 8020d54:	0059      	lsls	r1, r3, #1
 8020d56:	e7fa      	b.n	8020d4e <__ieee754_fmodf+0xe2>
 8020d58:	005b      	lsls	r3, r3, #1
 8020d5a:	3a01      	subs	r2, #1
 8020d5c:	e7df      	b.n	8020d1e <__ieee754_fmodf+0xb2>
 8020d5e:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8020d62:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8020d66:	3282      	adds	r2, #130	@ 0x82
 8020d68:	4113      	asrs	r3, r2
 8020d6a:	432b      	orrs	r3, r5
 8020d6c:	e7e3      	b.n	8020d36 <__ieee754_fmodf+0xca>
 8020d6e:	bf00      	nop
 8020d70:	08027ffc 	.word	0x08027ffc

08020d74 <_init>:
 8020d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020d76:	bf00      	nop
 8020d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020d7a:	bc08      	pop	{r3}
 8020d7c:	469e      	mov	lr, r3
 8020d7e:	4770      	bx	lr

08020d80 <_fini>:
 8020d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020d82:	bf00      	nop
 8020d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020d86:	bc08      	pop	{r3}
 8020d88:	469e      	mov	lr, r3
 8020d8a:	4770      	bx	lr
