/*
 * Copyright 2022 NXP
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
!!GlobalInfo
product: TEE v4.0
processor: MIMXRT1176xxxxx
package_id: MIMXRT1176DVMAA
mcu_data: ksdk2_0
processor_version: 0.10.14
board: MIMXRT1170-EVKB
toolOptions:
  _legacy_source_names_: 'no'
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

/***********************************************************************************************************************
 * Included files
 **********************************************************************************************************************/
#include "fsl_common.h"
#include "resource_config.h"

/***********************************************************************************************************************
 * Definitions
 **********************************************************************************************************************/

/* MPU region boundaries for BOARD_InitTEE function */
#define MPU_REGION_0_BASE  0
#define MPU_REGION_0_END   0xFFFFFFFFU
#define MPU_REGION_1_BASE  0x80000000U
#define MPU_REGION_1_END   0x9FFFFFFFU
#define MPU_REGION_2_BASE  0x60000000U
#define MPU_REGION_2_END   0x7FFFFFFFU
#define MPU_REGION_3_BASE  0
#define MPU_REGION_3_END   0x3FFFFFFFU
#define MPU_REGION_4_BASE  0
#define MPU_REGION_4_END   0x0003FFFFU
#define MPU_REGION_5_BASE  0x20000000U
#define MPU_REGION_5_END   0x2003FFFFU
#define MPU_REGION_6_BASE  0x20200000U
#define MPU_REGION_6_END   0x202FFFFFU
#define MPU_REGION_7_BASE  0x20300000U
#define MPU_REGION_7_END   0x2037FFFFU
#define MPU_REGION_8_BASE  0
#define MPU_REGION_8_END   0x00FFFFFFU
#define MPU_REGION_9_BASE  0x80000000U
#define MPU_REGION_9_END   0x83FFFFFFU
#define MPU_REGION_10_BASE 0x20360000U
#define MPU_REGION_10_END  0x2037FFFFU
#define MPU_REGION_11_BASE 0x40000000U
#define MPU_REGION_11_END  0x40FFFFFFU
#define MPU_REGION_12_BASE 0x41000000U
#define MPU_REGION_12_END  0x411FFFFFU
#define MPU_REGION_13_BASE 0x41400000U
#define MPU_REGION_13_END  0x414FFFFFU
#define MPU_REGION_14_BASE 0x41800000U
#define MPU_REGION_14_END  0x419FFFFFU
#define MPU_REGION_15_BASE 0x42000000U
#define MPU_REGION_15_END  0x420FFFFFU

/* clang-format off */
/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
functional_group:
- called_from_default_init: 'true'
- id_prefix: ''
- prefix_user_defined: 'true'
- name: 'BOARD_InitTEE'
- description: ''
- rdc:
  - xrdc2:
    - id: '0'
    - domains: [Domain 0, Domain 1]
    - masters:
      - master: {id: cm7_ahb, domain_assignments: [{enabled: 'true', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: cm7_axi, domain_assignments: [{enabled: 'true', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '63'},
          {enabled: 'true', locked: 'false', domain_id: '1', secure: bypass, privileged: bypass, match_input: '64', mask_input: '63'}]}
      - master: {id: caam, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: csi, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: cm7_dma, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: enet, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: enet_1g_rx, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0',
            mask_input: '0'}]}
      - master: {id: enet_1g_tx, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0',
            mask_input: '0'}]}
      - master: {id: enet_qos, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: gc355, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: lcdif1, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: lcdifv2, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: pxp, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: ssarc, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass}]}
      - master: {id: usb, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: usdhc1, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: usdhc2, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
    - pacs:
      - pac:
        - checker_id: 'PAC'
        - slaves: [{id: MECC1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: MECC2, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: XECC_FLEXSPI1, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: XECC_FLEXSPI2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: XECC_SEMC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: FLEXRAM, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: EWM, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: WDOG1, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL},
              {template: NO_ACCESS}]}, {id: WDOG2, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: RTWDOG3,
            enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: XBARA1, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: XBARB2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: XBARB3, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ADC_ETC,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPADC1, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPADC2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: DAC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: IEE__IEE_RT1170,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: IEE_APC, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: DMA0, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: DMAMUX0, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: LPUART1, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: ALL}]}, {id: LPUART2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART3, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPUART4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: LPUART5, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART6, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART7, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART8, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPUART9, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: LPUART10, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: FLEXIO1, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: FLEXIO2, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AOI1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: AOI2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CAN1,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CAN2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: FLEXSPI1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: FLEXSPI2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: SEMC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PIT1, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: KPP, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: IOMUXC_GPR, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: IOMUXC,
            enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: GPT1, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPT2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPT3, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPT4,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPT5, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPT6, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPI2C1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPI2C2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPI2C3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPI2C4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPSPI1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPIO1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPIO5, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO6,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: EMVSIM1, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: EMVSIM2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: TMR1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: TMR2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: TMR3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: TMR4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: ENC1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENC2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENC3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENC4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: PWM1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PWM2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PWM3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PWM4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: CMP1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CMP2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CMP3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CMP4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: SPDIF, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SAI1,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SAI2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SAI3, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: ASRC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USDHC1,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USDHC2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENET_1G, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: ENET, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USBHSDCD1,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USB_OTG2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USB_OTG1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: USBPHY1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: USBPHY2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENET_QOS, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CSI, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LCDIF, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: LCDIFV2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: DSI_HOST, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: MIPI_CSI2RX, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PXP, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: VIDEO_MUX, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: GPC_SET_POINT_CTRL, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: SRC, enabled: 'true',
            locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: IOMUXC_LPSR, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: IOMUXC_LPSR_GPR, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL},
              {template: NO_ACCESS}]}, {id: RTWDOG4, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: DMA1,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: DMAMUX1, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PDM, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPUART11, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: LPUART12, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI5, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI6, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPI2C5, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPI2C6, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CAN3,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SAI4, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: RDC_SEMAPHORE1, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: MUA, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: ALL}]},
          {id: MUB, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO7, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO8, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPIO9, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO10,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO11, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO12, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: RDC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: KEY_MANAGER,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ANADIG_MISC, enabled: 'true', locked: unlock,
            eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: PGMC_PPC0, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: SNVS, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: IOMUXC_SNVS,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: IOMUXC_SNVS_GPR, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SRAM, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPIO13, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ROMCP,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: DCDC, enabled: 'true', locked: unlock,
            eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: OCOTP, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: PIT2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SSARC_HP,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SSARC_LP, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CCM, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL},
              {template: NO_ACCESS}]}, {id: CCM_OBS, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: SEMA4,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: RDC_SEMAPHORE2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: XRDC2_D1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: XRDC2_D0, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: GPU, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: CDOG, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: AIPSTZ2, base_region: {start: '0x00040000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00050000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00060000', size: '0x00010000'}, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00070000', size: '0x00010000'}, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00080000', size: '0x00010000'},
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00090000',
              size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {
              start: '0x000A0000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: AIPSTZ2, base_region: {start: '0x000B0000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x000C0000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x000D0000', size: '0x00010000'}, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x000E0000', size: '0x00010000'}, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x000F0000', size: '0x00010000'},
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00100000',
              size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {
              start: '0x00110000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: AIPSTZ2, base_region: {start: '0x00120000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00130000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}]
    - mscs:
      - msc:
        - checker_id: 'MSC'
        - slaves: [{id: SIM_DISP, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: SIM_M4, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SIM_M7, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ROMCP, base_region: {start: '0x00000000', size: '0x00040000'}, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}]
    - mrcs:
      - mrc:
        - checker_id: 'MRC'
        - slaves: [{id: SRAM_OC_cm4, base_region: {start: '0x00000000', size: '0x00040000'}, enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [
              {template: ALL}, {template: ALL}]}, {id: SRAM_OC_ECC1, base_region: {start: '0x00000000', size: '0x00010000'}, enabled: 'true', locked: unlock, eal: disabled,
            index: '0', domains: [{template: ALL}, {template: ALL}]}, {id: SRAM_OC_cm7, base_region: {start: '0x00000000', size: '0x00020000'}, enabled: 'true', locked: unlock,
            eal: disabled, index: '0', domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: SRAM_OC_ECC2, base_region: {start: '0x00000000', size: '0x00010000'},
            enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [{template: ALL}, {template: ALL}]}, {id: CAAM, base_region: {start: '0x00000000',
              size: '0x00010000'}, enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [{template: ALL}, {template: ALL}]}, {id: SEMC, base_region: {
              start: '0x00000000', size: '0x04000000'}, enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [{template: ALL}, {template: ALL}]},
          {id: FLEXSPI1_REGION, base_region: {start: '0x00000000', size: '0x01000000'}, enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [{template: ALL},
              {template: ALL}]}, {id: FLEXSPI2_REGION, base_region: {start: '0x00000000', size: '0x02000000'}, enabled: 'false', locked: unlock, eal: disabled, index: '0',
            domains: [{template: ALL}, {template: ALL}]}]
  - xrdc2:
    - id: '1'
    - domains: [Domain 0, Domain 1]
    - masters:
      - master: {id: cm4_ahbc, domain_assignments: [{enabled: 'true', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '63'},
          {enabled: 'true', locked: 'false', domain_id: '1', secure: bypass, privileged: bypass, match_input: '64', mask_input: '63'}]}
      - master: {id: cm4_ahbs, domain_assignments: [{enabled: 'true', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '63'},
          {enabled: 'true', locked: 'false', domain_id: '1', secure: bypass, privileged: bypass, match_input: '64', mask_input: '63'}]}
      - master: {id: caam, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: csi, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: cm4_dma, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: enet, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: enet_1g_rx, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0',
            mask_input: '0'}]}
      - master: {id: enet_1g_tx, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0',
            mask_input: '0'}]}
      - master: {id: enet_qos, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: gc355, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: lcdif1, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: lcdifv2, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: pxp, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: ssarc, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass}]}
      - master: {id: usb, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: usdhc1, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
      - master: {id: usdhc2, domain_assignments: [{enabled: 'false', locked: 'false', domain_id: '0', secure: bypass, privileged: bypass, match_input: '0', mask_input: '0'}]}
    - pacs:
      - pac:
        - checker_id: 'PAC'
        - slaves: [{id: MECC1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: MECC2, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: XECC_FLEXSPI1, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: XECC_FLEXSPI2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: XECC_SEMC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: FLEXRAM, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: EWM, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: WDOG1, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL},
              {template: NO_ACCESS}]}, {id: WDOG2, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: RTWDOG3,
            enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: XBARA1, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: XBARB2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: XBARB3, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ADC_ETC,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPADC1, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPADC2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: DAC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: IEE__IEE_RT1170,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: IEE_APC, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: DMA0, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: DMAMUX0, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: LPUART1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART2, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART3, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPUART5, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: LPUART6, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART7, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART8, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPUART9, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPUART10, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: FLEXIO1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: FLEXIO2, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AOI1, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AOI2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: CAN1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CAN2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: FLEXSPI1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: FLEXSPI2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: SEMC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PIT1, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: KPP, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: IOMUXC_GPR, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: IOMUXC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPT1, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPT2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPT3, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPT4,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPT5, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPT6, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPI2C1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPI2C2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPI2C3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPI2C4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPSPI1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPIO1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPIO5, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO6,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: EMVSIM1, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: EMVSIM2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: TMR1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: TMR2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: TMR3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: TMR4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: ENC1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENC2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENC3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENC4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: PWM1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PWM2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PWM3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PWM4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: CMP1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CMP2,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CMP3, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CMP4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: SPDIF, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SAI1,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SAI2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SAI3, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: ASRC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USDHC1,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USDHC2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENET_1G, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: ENET, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USBHSDCD1,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USB_OTG2, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: USB_OTG1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: USBPHY1, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: USBPHY2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ENET_QOS, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CSI, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LCDIF, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: LCDIFV2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: DSI_HOST, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: MIPI_CSI2RX, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PXP, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: VIDEO_MUX, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: GPC_SET_POINT_CTRL, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SRC, enabled: 'true',
            locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: IOMUXC_LPSR, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: IOMUXC_LPSR_GPR, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL},
              {template: NO_ACCESS}]}, {id: RTWDOG4, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: DMA1,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: DMAMUX1, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PDM, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPUART11, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: LPUART12, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI5, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPSPI6, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: LPI2C5, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: LPI2C6, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CAN3,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SAI4, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: RDC_SEMAPHORE1, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: MUA, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: MUB, enabled: 'true', locked: unlock, eal: disabled, domains: [{template: ALL}, {template: ALL}]}, {id: GPIO7, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO8, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPIO9, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO10,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO11, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO12, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: RDC, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: KEY_MANAGER,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ANADIG_MISC, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: PGMC_PPC0, enabled: 'false', locked: unlock, eal: disabled, domains: [{
                template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SNVS, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: IOMUXC_SNVS, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: IOMUXC_SNVS_GPR, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SRAM, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: GPIO13, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: ROMCP, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: DCDC, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: OCOTP, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: PIT2, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SSARC_HP,
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SSARC_LP, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CCM, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: CCM_OBS, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {
            id: SEMA4, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: RDC_SEMAPHORE2, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: XRDC2_D1, enabled: 'false', locked: unlock, eal: disabled,
            domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: XRDC2_D0, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: GPU, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: CDOG, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00040000', size: '0x00010000'}, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00050000', size: '0x00010000'},
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00060000',
              size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {
              start: '0x00070000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: AIPSTZ2, base_region: {start: '0x00080000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00090000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x000A0000', size: '0x00010000'}, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x000B0000', size: '0x00010000'}, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x000C0000', size: '0x00010000'},
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x000D0000',
              size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {
              start: '0x000E0000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]},
          {id: AIPSTZ2, base_region: {start: '0x000F0000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00100000', size: '0x00010000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00110000', size: '0x00010000'}, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00120000', size: '0x00010000'}, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: AIPSTZ2, base_region: {start: '0x00130000', size: '0x00010000'},
            enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}]
    - mscs:
      - msc:
        - checker_id: 'MSC_XRDC'
        - slaves: [{id: SIM_DISP, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [{template: NO_ACCESS},
              {template: NO_ACCESS}]}, {id: SIM_M4, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock, eal: disabled, domains: [
              {template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: SIM_M7, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: unlock,
            eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}, {id: ROMCP, base_region: {start: '0x00000000', size: '0x00040000'}, enabled: 'false',
            locked: unlock, eal: disabled, domains: [{template: NO_ACCESS}, {template: NO_ACCESS}]}]
    - mrcs:
      - mrc:
        - checker_id: 'MRC_XRDC'
        - slaves: [{id: SRAM_OC_cm4, base_region: {start: '0x00000000', size: '0x00040000'}, enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [
              {template: ALL}, {template: ALL}]}, {id: SRAM_OC_ECC1, base_region: {start: '0x00000000', size: '0x00010000'}, enabled: 'true', locked: unlock, eal: disabled,
            index: '0', domains: [{template: ALL}, {template: ALL}]}, {id: SRAM_OC_cm7, base_region: {start: '0x00000000', size: '0x00020000'}, enabled: 'true', locked: unlock,
            eal: disabled, index: '0', domains: [{template: ALL}, {template: NO_ACCESS}]}, {id: SRAM_OC_ECC2, base_region: {start: '0x00000000', size: '0x00010000'},
            enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [{template: ALL}, {template: ALL}]}, {id: CAAM, base_region: {start: '0x00000000',
              size: '0x00010000'}, enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [{template: ALL}, {template: ALL}]}, {id: SEMC, base_region: {
              start: '0x00000000', size: '0x04000000'}, enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [{template: ALL}, {template: ALL}]},
          {id: FLEXSPI1_REGION, base_region: {start: '0x00000000', size: '0x01000000'}, enabled: 'true', locked: unlock, eal: disabled, index: '0', domains: [{template: ALL},
              {template: ALL}]}, {id: FLEXSPI2_REGION, base_region: {start: '0x00000000', size: '0x02000000'}, enabled: 'false', locked: unlock, eal: disabled, index: '0',
            domains: [{template: ALL}, {template: ALL}]}]
  - masters:
    - master: {id: enet_1g_tx, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: enet_1g_rx, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: enet, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: enet_qos, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: usdhc1, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: usdhc2, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: usb, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: gc355, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: pxp, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: lcdif1, domain_assignments: [{locked: 'false', domain_id: '0'}]}
    - master: {id: csi, domain_assignments: [{locked: 'false', domain_id: '0'}]}
  - pdaps:
    - pdap:
      - checker_id: 'PDAP'
      - slaves: [{id: MECC1, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: MECC2, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: XECC_FLEXSPI1, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]},
        {id: XECC_FLEXSPI2, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: XECC_SEMC, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: FLEXRAM, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: EWM,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: WDOG1, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: WDOG2, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: RTWDOG3,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: AOI2, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: ADC_ETC, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPADC1,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPADC2, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: DAC, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: IEE_APC, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: DMAMUX0, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: LPUART1, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPUART2, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPUART3, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: LPUART4, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPUART5, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPUART6, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: LPUART7, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPUART8, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPUART9, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: LPUART10, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: FLEXIO1, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: FLEXIO2, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: CAN1, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: CAN2, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: PIT1, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: KPP,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: IOMUXC_GPR, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: IOMUXC, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: GPT1,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: GPT2, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: GPT3, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: GPT4, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: GPT5, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: GPT6, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPI2C1, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: LPI2C2, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPI2C3,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPI2C4, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: LPSPI1, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPSPI2,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPSPI3, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: LPSPI4, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: GPIO1, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: CCM_OBS, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: EMVSIM1, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: EMVSIM2, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: TMR1, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: TMR2, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: TMR3, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: TMR4, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: ENC1,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: ENC2, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: ENC3, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: ENC4, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: PWM1, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: PWM2, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: PWM3, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: PWM4, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: CMP1,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: CMP2, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: CMP3, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: CMP4, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: SPDIF, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: SAI1, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: SAI2, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: SAI3, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: ASRC,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: USDHC1, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: USDHC2, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: ENET_1G,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: ENET, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: USBHSDCD1, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: USB_OTG2,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: USB_OTG1, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: ENET_QOS, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: CAAM,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: CSI, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: LCDIF, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LCDIFV2,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: DSI_HOST, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: MIPI_CSI2RX, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: PXP,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: VIDEO_MUX, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: PGMC_PPC0, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {
          id: IOMUXC_LPSR, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: IOMUXC_LPSR_GPR, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: RTWDOG4, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: DMAMUX1,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: PDM, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: LPUART11, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPUART12,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPSPI5, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: LPSPI6, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPI2C5,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: LPI2C6, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: CAN3, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: SAI4, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: XRDC2_D1, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: GPIO7, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: KEY_MANAGER, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: ANADIG_MISC, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: SNVS, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: IOMUXC_SNVS, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: IOMUXC_SNVS_GPR, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: SRAM, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: GPIO13, locked: 'false',
          semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: ROMCP, locked: 'false', semaphore_required: 'false', domains: [{template: rw},
            {template: rw}]}, {id: DCDC, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: OCOTP, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: PIT2, locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: SSARC_HP,
          locked: 'false', semaphore_required: 'false', domains: [{template: rw}, {template: rw}]}, {id: CCM, locked: 'false', semaphore_required: 'false', domains: [
            {template: rw}, {template: rw}]}, {id: AIPSTZ2, base_region: {start: '0x00050000', size: '0x00010000'}, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: AIPSTZ2, base_region: {start: '0x00060000', size: '0x00010000'}, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: AIPSTZ2, base_region: {start: '0x00070000', size: '0x00010000'}, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: AIPSTZ2, base_region: {start: '0x00080000', size: '0x00010000'}, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: AIPSTZ2, base_region: {start: '0x000A0000', size: '0x00010000'}, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}, {id: AIPSTZ2, base_region: {start: '0x000C0000', size: '0x00010000'}, locked: 'false', semaphore_required: 'false',
          domains: [{template: rw}, {template: rw}]}]
  - mrcs:
    - mrc:
      - checker_id: 'MRC_RDC'
      - slaves: [{id: SRAM_OC_cm4, base_region: {start: '0x00000000', size: '0x00000080'}, enabled: 'false', locked: 'false', index: '0', domains: [{template: rw},
            {template: rw}]}, {id: SIM_DISP, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: 'false', index: '0', domains: [{template: rw},
            {template: rw}]}, {id: SRAM_OC_cm7, base_region: {start: '0x00000000', size: '0x00000080'}, enabled: 'false', locked: 'false', index: '0', domains: [
            {template: rw}, {template: rw}]}, {id: SIM_M4, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: 'false', index: '0',
          domains: [{template: rw}, {template: rw}]}, {id: CAAM, base_region: {start: '0x00000000', size: '0x00002000'}, enabled: 'false', locked: 'false', index: '0',
          domains: [{template: rw}, {template: rw}]}, {id: SIM_M7, base_region: {start: '0x00000000', size: '0x00100000'}, enabled: 'false', locked: 'false', index: '0',
          domains: [{template: rw}, {template: rw}]}, {id: SRAM_OC1, base_region: {start: '0x00000000', size: '0x00000080'}, enabled: 'false', locked: 'false', index: '0',
          domains: [{template: rw}, {template: rw}]}, {id: SRAM_OC2, base_region: {start: '0x00000000', size: '0x00000080'}, enabled: 'false', locked: 'false', index: '0',
          domains: [{template: rw}, {template: rw}]}, {id: SEMC, base_region: {start: '0x00000000', size: '0x00001000'}, enabled: 'false', locked: 'false', index: '0',
          domains: [{template: rw}, {template: rw}]}, {id: FLEXSPI1_REGION, base_region: {start: '0x00000000', size: '0x00001000'}, enabled: 'false', locked: 'false',
          index: '0', domains: [{template: rw}, {template: rw}]}, {id: FLEXSPI2_REGION, base_region: {start: '0x00000000', size: '0x00001000'}, enabled: 'false',
          locked: 'false', index: '0', domains: [{template: rw}, {template: rw}]}]
- global_options:
  - 0:
    - id: [XRDC2_D0_MCR_GCL, XRDC2_D1_MCR_GCL]
  - yes:
    - id: [XRDC2_D0_MCR_GVLDC, XRDC2_D0_MCR_GVLDM, XRDC2_D1_MCR_GVLDC, XRDC2_D1_MCR_GVLDM]
- user_memory_regions: []
- apus:
  - apu:
    - enabled: 'false'
    - id: 'apc'
    - regions: [{encrypt_enabled: 'false', index: '0', locked: 'false', start: '0x00000000', size: '0x00000008'}, {encrypt_enabled: 'false', index: '1', locked: 'false',
        start: '0x00000000', size: '0x00000008'}, {encrypt_enabled: 'false', index: '2', locked: 'false', start: '0x00000000', size: '0x00000008'}, {encrypt_enabled: 'false',
        index: '3', locked: 'false', start: '0x00000000', size: '0x00000008'}, {encrypt_enabled: 'false', index: '4', locked: 'false', start: '0x00000000', size: '0x00000008'},
      {encrypt_enabled: 'false', index: '5', locked: 'false', start: '0x00000000', size: '0x00000008'}, {encrypt_enabled: 'false', index: '6', locked: 'false', start: '0x00000000',
        size: '0x00000008'}, {encrypt_enabled: 'false', index: '7', locked: 'false', start: '0x00000000', size: '0x00000008'}]
- mpus:
  - mpu:
    - enabled: 'true'
    - masters: 'cm4_ahbc cm4_ahbs'
    - priv_default_map: 'true'
    - handler_enabled: 'false'
    - generate_code_for_disabled_regions: 'false'
    - attributes: [{index: '0', id: '0', memory_type: normal, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'},
          {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '1', id: '1', memory_type: device, regions_properties: [{id: inner,
            cacheable: 'false', write_back: 'false', write_allocation: 'false'}, {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]},
      {index: '2', id: '2', memory_type: device, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'}, {id: outer,
            cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '3', id: '3', memory_type: device, regions_properties: [{id: inner, cacheable: 'false',
            write_back: 'false', write_allocation: 'false'}, {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '4', id: '4',
        memory_type: device, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'}, {id: outer, cacheable: 'false',
            write_back: 'false', write_allocation: 'false'}]}, {index: '5', id: '5', memory_type: device, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false',
            write_allocation: 'false'}, {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '6', id: '6', memory_type: device,
        regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'}, {id: outer, cacheable: 'false', write_back: 'false',
            write_allocation: 'false'}]}, {index: '7', id: '7', memory_type: device, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'},
          {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}]
    - regions: [{executable: 'false', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '0', index: '0', enabled: 'true', security: user,
        start: '0x20360000', size: '0x00020000'}, {executable: 'false', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '1', index: '1',
        enabled: 'false', security: priv, start: '0x00000000', size: '0x00000020'}, {executable: 'false', read_only: 'false', shareability: non_shareable, srd: '0',
        attributes_index: '2', index: '2', enabled: 'false', security: priv, start: '0x00000000', size: '0x00000020'}, {executable: 'false', read_only: 'false', shareability: non_shareable,
        srd: '0', attributes_index: '3', index: '3', enabled: 'false', security: priv, start: '0x00000000', size: '0x00000020'}, {executable: 'false', read_only: 'false',
        shareability: non_shareable, srd: '0', attributes_index: '4', index: '4', enabled: 'false', security: priv, start: '0x00000000', size: '0x00000020'}, {executable: 'false',
        read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '5', index: '5', enabled: 'false', security: priv, start: '0x00000000', size: '0x00000020'},
      {executable: 'false', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '6', index: '6', enabled: 'false', security: priv, start: '0x00000000',
        size: '0x00000020'}, {executable: 'false', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '7', index: '7', enabled: 'false',
        security: priv, start: '0x00000000', size: '0x00000020'}]
  - mpu:
    - enabled: 'true'
    - masters: 'cm7_ahb cm7_axi'
    - priv_default_map: 'true'
    - handler_enabled: 'false'
    - generate_code_for_disabled_regions: 'false'
    - attributes: [{index: '0', id: '0', memory_type: strongly_ordered, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'},
          {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '1', id: '1', memory_type: device, regions_properties: [{id: inner,
            cacheable: 'false', write_back: 'false', write_allocation: 'false'}, {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]},
      {index: '2', id: '2', memory_type: device, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'}, {id: outer,
            cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '3', id: '3', memory_type: device, regions_properties: [{id: inner, cacheable: 'false',
            write_back: 'false', write_allocation: 'false'}, {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '4', id: '4',
        memory_type: normal, regions_properties: [{id: inner, cacheable: 'true', write_back: 'true', write_allocation: 'false'}, {id: outer, cacheable: 'true', write_back: 'true',
            write_allocation: 'false'}]}, {index: '5', id: '5', memory_type: normal, regions_properties: [{id: inner, cacheable: 'true', write_back: 'true', write_allocation: 'false'},
          {id: outer, cacheable: 'true', write_back: 'true', write_allocation: 'false'}]}, {index: '6', id: '6', memory_type: normal, regions_properties: [{id: inner,
            cacheable: 'true', write_back: 'true', write_allocation: 'false'}, {id: outer, cacheable: 'true', write_back: 'true', write_allocation: 'false'}]}, {
        index: '7', id: '7', memory_type: normal, regions_properties: [{id: inner, cacheable: 'true', write_back: 'true', write_allocation: 'false'}, {id: outer,
            cacheable: 'true', write_back: 'true', write_allocation: 'false'}]}, {index: '8', id: '8', memory_type: normal, regions_properties: [{id: inner, cacheable: 'true',
            write_back: 'true', write_allocation: 'false'}, {id: outer, cacheable: 'true', write_back: 'true', write_allocation: 'false'}]}, {index: '9', id: '9',
        memory_type: normal, regions_properties: [{id: inner, cacheable: 'true', write_back: 'true', write_allocation: 'false'}, {id: outer, cacheable: 'true', write_back: 'true',
            write_allocation: 'false'}]}, {index: '10', id: '10', memory_type: normal, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'},
          {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '11', id: '11', memory_type: device, regions_properties: [{id: inner,
            cacheable: 'false', write_back: 'false', write_allocation: 'false'}, {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]},
      {index: '12', id: '12', memory_type: device, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'}, {id: outer,
            cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '13', id: '13', memory_type: device, regions_properties: [{id: inner, cacheable: 'false',
            write_back: 'false', write_allocation: 'false'}, {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}, {index: '14', id: '14',
        memory_type: device, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false', write_allocation: 'false'}, {id: outer, cacheable: 'false',
            write_back: 'false', write_allocation: 'false'}]}, {index: '15', id: '15', memory_type: device, regions_properties: [{id: inner, cacheable: 'false', write_back: 'false',
            write_allocation: 'false'}, {id: outer, cacheable: 'false', write_back: 'false', write_allocation: 'false'}]}]
    - regions: [{executable: 'false', read_only: no_access, shareability: shareable, srd: '0', attributes_index: '0', index: '0', enabled: 'true', security: priv,
        start: '0x00000000', size: '0x100000000'}, {executable: 'true', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '1', index: '1',
        enabled: 'true', security: user, start: '0x80000000', size: '0x20000000'}, {executable: 'true', read_only: 'false', shareability: non_shareable, srd: '0',
        attributes_index: '2', index: '2', enabled: 'true', security: user, start: '0x60000000', size: '0x20000000'}, {executable: 'true', read_only: 'false', shareability: non_shareable,
        srd: '0', attributes_index: '3', index: '3', enabled: 'true', security: user, start: '0x00000000', size: '0x40000000'}, {executable: 'true', read_only: 'false',
        shareability: non_shareable, srd: '0', attributes_index: '4', index: '4', enabled: 'true', security: user, start: '0x00000000', size: '0x00040000'}, {executable: 'true',
        read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '5', index: '5', enabled: 'true', security: user, start: '0x20000000', size: '0x00040000'},
      {executable: 'true', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '6', index: '6', enabled: 'true', security: user, start: '0x20200000',
        size: '0x00100000'}, {executable: 'true', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '7', index: '7', enabled: 'true', security: user,
        start: '0x20300000', size: '0x00080000'}, {executable: 'true', read_only: 'true', shareability: non_shareable, srd: '0', attributes_index: '8', index: '8',
        enabled: 'true', security: user, start: '0x00000000', size: '0x01000000'}, {executable: 'true', read_only: 'false', shareability: non_shareable, srd: '0',
        attributes_index: '9', index: '9', enabled: 'true', security: user, start: '0x80000000', size: '0x04000000'}, {executable: 'false', read_only: 'false', shareability: non_shareable,
        srd: '0', attributes_index: '10', index: '10', enabled: 'true', security: user, start: '0x20360000', size: '0x00020000'}, {executable: 'false', read_only: 'false',
        shareability: non_shareable, srd: '0', attributes_index: '11', index: '11', enabled: 'true', security: user, start: '0x40000000', size: '0x01000000'}, {executable: 'false',
        read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '12', index: '12', enabled: 'true', security: user, start: '0x41000000', size: '0x00200000'},
      {executable: 'false', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '13', index: '13', enabled: 'true', security: user, start: '0x41400000',
        size: '0x00100000'}, {executable: 'false', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '14', index: '14', enabled: 'true',
        security: user, start: '0x41800000', size: '0x00200000'}, {executable: 'false', read_only: 'false', shareability: non_shareable, srd: '0', attributes_index: '15',
        index: '15', enabled: 'true', security: user, start: '0x42000000', size: '0x00100000'}]
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
/* clang-format on */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitTEE
 * Description   :
 *
 * END ****************************************************************************************************************/

/***********************************************************************************************************************
 * BOARD_InitMPU function
 **********************************************************************************************************************/
void BOARD_InitMPU()
{
    /* MPU ARM v7 configuration */

#if defined(__ICACHE_PRESENT) && __ICACHE_PRESENT
    /* Disable I cache and D cache */
    if (SCB_CCR_IC_Msk == (SCB_CCR_IC_Msk & SCB->CCR))
    {
        SCB_DisableICache();
    }
#endif
#if defined(__DCACHE_PRESENT) && __DCACHE_PRESENT
    if (SCB_CCR_DC_Msk == (SCB_CCR_DC_Msk & SCB->CCR))
    {
        SCB_DisableDCache();
    }
#endif

    /* Disable MPU */
    ARM_MPU_Disable();

    /* Set MPU region 0 */
    MPU->RBAR = (MPU_REGION_0_BASE & MPU_RBAR_ADDR_Msk) | ((0U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((1U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((1U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((0U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((1U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((31U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 1 */
    MPU->RBAR = (MPU_REGION_1_BASE & MPU_RBAR_ADDR_Msk) | ((1U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((0U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((2U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((28U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 2 */
    MPU->RBAR = (MPU_REGION_2_BASE & MPU_RBAR_ADDR_Msk) | ((2U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((0U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((2U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((28U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 3 */
    MPU->RBAR = (MPU_REGION_3_BASE & MPU_RBAR_ADDR_Msk) | ((3U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((0U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((2U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((29U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 4 */
    MPU->RBAR = (MPU_REGION_4_BASE & MPU_RBAR_ADDR_Msk) | ((4U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((0U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((7U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((1U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((1U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((17U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 5 */
    MPU->RBAR = (MPU_REGION_5_BASE & MPU_RBAR_ADDR_Msk) | ((5U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((0U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((7U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((1U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((1U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((17U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 6 */
    MPU->RBAR = (MPU_REGION_6_BASE & MPU_RBAR_ADDR_Msk) | ((6U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((0U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((7U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((1U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((1U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((19U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 7 */
    MPU->RBAR = (MPU_REGION_7_BASE & MPU_RBAR_ADDR_Msk) | ((7U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((0U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((7U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((1U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((1U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((18U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 8 */
    MPU->RBAR = (MPU_REGION_8_BASE & MPU_RBAR_ADDR_Msk) | ((8U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((0U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((6U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((7U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((1U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((1U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((23U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 9 */
    MPU->RBAR = (MPU_REGION_9_BASE & MPU_RBAR_ADDR_Msk) | ((9U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((0U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((7U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((1U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((1U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((25U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 10 */
    MPU->RBAR = (MPU_REGION_10_BASE & MPU_RBAR_ADDR_Msk) | ((10U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((1U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((1U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((16U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 11 */
    MPU->RBAR = (MPU_REGION_11_BASE & MPU_RBAR_ADDR_Msk) | ((11U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((1U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((2U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((23U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 12 */
    MPU->RBAR = (MPU_REGION_12_BASE & MPU_RBAR_ADDR_Msk) | ((12U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((1U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((2U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((20U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 13 */
    MPU->RBAR = (MPU_REGION_13_BASE & MPU_RBAR_ADDR_Msk) | ((13U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((1U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((2U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((19U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 14 */
    MPU->RBAR = (MPU_REGION_14_BASE & MPU_RBAR_ADDR_Msk) | ((14U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((1U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((2U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((20U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Set MPU region 15 */
    MPU->RBAR = (MPU_REGION_15_BASE & MPU_RBAR_ADDR_Msk) | ((15U << MPU_RBAR_REGION_Pos) & MPU_RBAR_REGION_Msk) |
                ((1U << MPU_RBAR_VALID_Pos) & MPU_RBAR_VALID_Msk);
    MPU->RASR = ((1U << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((3U << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) |
                ((2U << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((0U << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) |
                ((0U << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((0U << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) |
                ((0U << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((19U << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) |
                ((1U << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);

    /* Enable MPU */
    ARM_MPU_Enable(((1U << MPU_CTRL_PRIVDEFENA_Pos) & MPU_CTRL_PRIVDEFENA_Msk) |
                   ((0U << MPU_CTRL_HFNMIENA_Pos) & MPU_CTRL_HFNMIENA_Msk));

    /* Enable I cache and D cache */
#if defined(__DCACHE_PRESENT) && __DCACHE_PRESENT
    SCB_EnableDCache();
#endif
#if defined(__ICACHE_PRESENT) && __ICACHE_PRESENT
    SCB_EnableICache();
#endif
}

/***********************************************************************************************************************
 * BOARD_InitRDC function
 **********************************************************************************************************************/
void BOARD_InitRDC()
{
    /* ### RDC Configuration of Resource Domains ### */

    RDC->MDA[1]  = 0;
    RDC->MDA[2]  = 0;
    RDC->MDA[3]  = 0;
    RDC->MDA[4]  = 0;
    RDC->MDA[5]  = 0;
    RDC->MDA[6]  = 0;
    RDC->MDA[7]  = 0;
    RDC->MDA[8]  = 0;
    RDC->MDA[9]  = 0;
    RDC->MDA[10] = 0;
    RDC->MDA[11] = 0;

    /* ### RDC Configuration of Memory Regions and Peripherals Domain Access Permissions ### */

    RDC->MR[44].MRSA = 0x20200000U;
    RDC->MR[44].MREA = 0x20200080U;
    RDC->MR[44].MRC  = 0x000000FFU;
    RDC->MR[56].MRSA = 0x41000000U;
    RDC->MR[56].MREA = 0x41100000U;
    RDC->MR[56].MRC  = 0x000000FFU;
    RDC->MR[40].MRSA = 0x20360000U;
    RDC->MR[40].MREA = 0x20360080U;
    RDC->MR[40].MRC  = 0x000000FFU;
    RDC->MR[57].MRSA = 0x41100000U;
    RDC->MR[57].MREA = 0x41200000U;
    RDC->MR[57].MRC  = 0x000000FFU;
    RDC->MR[48].MRSA = 0x00280000U;
    RDC->MR[48].MREA = 0x00282000U;
    RDC->MR[48].MRC  = 0x000000FFU;
    RDC->MR[58].MRSA = 0x41400000U;
    RDC->MR[58].MREA = 0x41500000U;
    RDC->MR[58].MRC  = 0x000000FFU;
    RDC->MR[24].MRSA = 0x20240000U;
    RDC->MR[24].MREA = 0x20240080U;
    RDC->MR[24].MRC  = 0x000000FFU;
    RDC->MR[32].MRSA = 0x202C0000U;
    RDC->MR[32].MREA = 0x202C0080U;
    RDC->MR[32].MRC  = 0x000000FFU;
    RDC->MR[0].MRSA  = 0x80000000U;
    RDC->MR[0].MREA  = 0x80001000U;
    RDC->MR[0].MRC   = 0x000000FFU;
    RDC->MR[8].MRSA  = 0x30000000U;
    RDC->MR[8].MREA  = 0x30001000U;
    RDC->MR[8].MRC   = 0x000000FFU;
    RDC->MR[16].MRSA = 0x60000000U;
    RDC->MR[16].MREA = 0x60001000U;
    RDC->MR[16].MRC  = 0x000000FFU;

    RDC->PDAP[13]  = 0x0000000FU;
    RDC->PDAP[68]  = 0x0000000FU;
    RDC->PDAP[69]  = 0x0000000FU;
    RDC->PDAP[74]  = 0x0000000FU;
    RDC->PDAP[126] = 0x0000000FU;
    RDC->PDAP[127] = 0x0000000FU;
    RDC->PDAP[1]   = 0x0000000FU;
    RDC->PDAP[2]   = 0x0000000FU;
    RDC->PDAP[3]   = 0x0000000FU;
    RDC->PDAP[4]   = 0x0000000FU;
    RDC->PDAP[5]   = 0x0000000FU;
    RDC->PDAP[6]   = 0x0000000FU;
    RDC->PDAP[7]   = 0x0000000FU;
    RDC->PDAP[8]   = 0x0000000FU;
    RDC->PDAP[9]   = 0x0000000FU;
    RDC->PDAP[10]  = 0x0000000FU;
    RDC->PDAP[11]  = 0x0000000FU;
    RDC->PDAP[12]  = 0x0000000FU;
    RDC->PDAP[14]  = 0x0000000FU;
    RDC->PDAP[15]  = 0x0000000FU;
    RDC->PDAP[17]  = 0x0000000FU;
    RDC->PDAP[18]  = 0x0000000FU;
    RDC->PDAP[19]  = 0x0000000FU;
    RDC->PDAP[20]  = 0x0000000FU;
    RDC->PDAP[21]  = 0x0000000FU;
    RDC->PDAP[22]  = 0x0000000FU;
    RDC->PDAP[23]  = 0x0000000FU;
    RDC->PDAP[24]  = 0x0000000FU;
    RDC->PDAP[25]  = 0x0000000FU;
    RDC->PDAP[26]  = 0x0000000FU;
    RDC->PDAP[27]  = 0x0000000FU;
    RDC->PDAP[28]  = 0x0000000FU;
    RDC->PDAP[29]  = 0x0000000FU;
    RDC->PDAP[30]  = 0x0000000FU;
    RDC->PDAP[31]  = 0x0000000FU;
    RDC->PDAP[32]  = 0x0000000FU;
    RDC->PDAP[33]  = 0x0000000FU;
    RDC->PDAP[34]  = 0x0000000FU;
    RDC->PDAP[35]  = 0x0000000FU;
    RDC->PDAP[36]  = 0x0000000FU;
    RDC->PDAP[37]  = 0x0000000FU;
    RDC->PDAP[38]  = 0x0000000FU;
    RDC->PDAP[39]  = 0x0000000FU;
    RDC->PDAP[40]  = 0x0000000FU;
    RDC->PDAP[41]  = 0x0000000FU;
    RDC->PDAP[42]  = 0x0000000FU;
    RDC->PDAP[43]  = 0x0000000FU;
    RDC->PDAP[44]  = 0x0000000FU;
    RDC->PDAP[45]  = 0x0000000FU;
    RDC->PDAP[46]  = 0x0000000FU;
    RDC->PDAP[47]  = 0x0000000FU;
    RDC->PDAP[48]  = 0x0000000FU;
    RDC->PDAP[49]  = 0x0000000FU;
    RDC->PDAP[50]  = 0x0000000FU;
    RDC->PDAP[51]  = 0x0000000FU;
    RDC->PDAP[52]  = 0x0000000FU;
    RDC->PDAP[53]  = 0x0000000FU;
    RDC->PDAP[54]  = 0x0000000FU;
    RDC->PDAP[55]  = 0x0000000FU;
    RDC->PDAP[56]  = 0x0000000FU;
    RDC->PDAP[57]  = 0x0000000FU;
    RDC->PDAP[58]  = 0x0000000FU;
    RDC->PDAP[59]  = 0x0000000FU;
    RDC->PDAP[60]  = 0x0000000FU;
    RDC->PDAP[61]  = 0x0000000FU;
    RDC->PDAP[62]  = 0x0000000FU;
    RDC->PDAP[63]  = 0x0000000FU;
    RDC->PDAP[64]  = 0x0000000FU;
    RDC->PDAP[65]  = 0x0000000FU;
    RDC->PDAP[66]  = 0x0000000FU;
    RDC->PDAP[67]  = 0x0000000FU;
    RDC->PDAP[70]  = 0x0000000FU;
    RDC->PDAP[71]  = 0x0000000FU;
    RDC->PDAP[72]  = 0x0000000FU;
    RDC->PDAP[73]  = 0x0000000FU;
    RDC->PDAP[75]  = 0x0000000FU;
    RDC->PDAP[76]  = 0x0000000FU;
    RDC->PDAP[77]  = 0x0000000FU;
    RDC->PDAP[78]  = 0x0000000FU;
    RDC->PDAP[79]  = 0x0000000FU;
    RDC->PDAP[80]  = 0x0000000FU;
    RDC->PDAP[81]  = 0x0000000FU;
    RDC->PDAP[82]  = 0x0000000FU;
    RDC->PDAP[83]  = 0x0000000FU;
    RDC->PDAP[84]  = 0x0000000FU;
    RDC->PDAP[85]  = 0x0000000FU;
    RDC->PDAP[86]  = 0x0000000FU;
    RDC->PDAP[87]  = 0x0000000FU;
    RDC->PDAP[88]  = 0x0000000FU;
    RDC->PDAP[89]  = 0x0000000FU;
    RDC->PDAP[90]  = 0x0000000FU;
    RDC->PDAP[91]  = 0x0000000FU;
    RDC->PDAP[92]  = 0x0000000FU;
    RDC->PDAP[93]  = 0x0000000FU;
    RDC->PDAP[94]  = 0x0000000FU;
    RDC->PDAP[95]  = 0x0000000FU;
    RDC->PDAP[96]  = 0x0000000FU;
    RDC->PDAP[97]  = 0x0000000FU;
    RDC->PDAP[98]  = 0x0000000FU;
    RDC->PDAP[99]  = 0x0000000FU;
    RDC->PDAP[100] = 0x0000000FU;
    RDC->PDAP[102] = 0x0000000FU;
    RDC->PDAP[103] = 0x0000000FU;
    RDC->PDAP[104] = 0x0000000FU;
    RDC->PDAP[105] = 0x0000000FU;
    RDC->PDAP[106] = 0x0000000FU;
    RDC->PDAP[107] = 0x0000000FU;
    RDC->PDAP[108] = 0x0000000FU;
    RDC->PDAP[109] = 0x0000000FU;
    RDC->PDAP[110] = 0x0000000FU;
    RDC->PDAP[111] = 0x0000000FU;
    RDC->PDAP[112] = 0x0000000FU;
    RDC->PDAP[113] = 0x0000000FU;
    RDC->PDAP[114] = 0x0000000FU;
    RDC->PDAP[115] = 0x0000000FU;
    RDC->PDAP[116] = 0x0000000FU;
    RDC->PDAP[117] = 0x0000000FU;
    RDC->PDAP[118] = 0x0000000FU;
    RDC->PDAP[119] = 0x0000000FU;
    RDC->PDAP[120] = 0x0000000FU;
    RDC->PDAP[121] = 0x0000000FU;
    RDC->PDAP[122] = 0x0000000FU;
    RDC->PDAP[123] = 0x0000000FU;
    RDC->PDAP[124] = 0x0000000FU;
    RDC->PDAP[125] = 0x0000000FU;
}

/***********************************************************************************************************************
 * BOARD_InitXRDC2 function
 **********************************************************************************************************************/
void BOARD_InitXRDC2()
{
    /* ### XRDC2 Module Configuration ### */

    XRDC2_D1->MCR = 0;
    XRDC2_D0->MCR = 0;

    /* ### XRDC2 Configuration of Resource Domains ### */

    XRDC2_D0->MDACI_MDAJ[0][0].MDAC_MDA_W1  = 0x80000000U;
    XRDC2_D0->MDACI_MDAJ[0][0].MDAC_MDA_W0  = 0;
    XRDC2_D0->MDACI_MDAJ[1][0].MDAC_MDA_W1  = 0x80000000U;
    XRDC2_D0->MDACI_MDAJ[1][0].MDAC_MDA_W0  = 0x0000003FU;
    XRDC2_D0->MDACI_MDAJ[1][1].MDAC_MDA_W1  = 0x80010000U;
    XRDC2_D0->MDACI_MDAJ[1][1].MDAC_MDA_W0  = 0x0040003FU;
    XRDC2_D0->MDACI_MDAJ[2][0].MDAC_MDA_W1  = 0;
    XRDC2_D0->MDACI_MDAJ[2][0].MDAC_MDA_W0  = 0;
    XRDC2_D0->MDACI_MDAJ[3][0].MDAC_MDA_W1  = 0;
    XRDC2_D0->MDACI_MDAJ[3][0].MDAC_MDA_W0  = 0;
    XRDC2_D0->MDACI_MDAJ[4][0].MDAC_MDA_W1  = 0;
    XRDC2_D0->MDACI_MDAJ[4][0].MDAC_MDA_W0  = 0;
    XRDC2_D0->MDACI_MDAJ[5][0].MDAC_MDA_W1  = 0;
    XRDC2_D0->MDACI_MDAJ[5][0].MDAC_MDA_W0  = 0;
    XRDC2_D0->MDACI_MDAJ[6][0].MDAC_MDA_W1  = 0;
    XRDC2_D0->MDACI_MDAJ[6][0].MDAC_MDA_W0  = 0;
    XRDC2_D0->MDACI_MDAJ[7][0].MDAC_MDA_W1  = 0;
    XRDC2_D0->MDACI_MDAJ[7][0].MDAC_MDA_W0  = 0;
    XRDC2_D0->MDACI_MDAJ[8][0].MDAC_MDA_W1  = 0;
    XRDC2_D0->MDACI_MDAJ[8][0].MDAC_MDA_W0  = 0;
    XRDC2_D0->MDACI_MDAJ[9][0].MDAC_MDA_W1  = 0;
    XRDC2_D0->MDACI_MDAJ[9][0].MDAC_MDA_W0  = 0;
    XRDC2_D0->MDACI_MDAJ[10][0].MDAC_MDA_W1 = 0;
    XRDC2_D0->MDACI_MDAJ[10][0].MDAC_MDA_W0 = 0;
    XRDC2_D0->MDACI_MDAJ[11][0].MDAC_MDA_W1 = 0;
    XRDC2_D0->MDACI_MDAJ[11][0].MDAC_MDA_W0 = 0;
    XRDC2_D0->MDACI_MDAJ[12][0].MDAC_MDA_W1 = 0;
    XRDC2_D0->MDACI_MDAJ[12][0].MDAC_MDA_W0 = 0;
    XRDC2_D0->MDACI_MDAJ[14][0].MDAC_MDA_W1 = 0;
    XRDC2_D0->MDACI_MDAJ[15][0].MDAC_MDA_W1 = 0;
    XRDC2_D0->MDACI_MDAJ[15][0].MDAC_MDA_W0 = 0;
    XRDC2_D0->MDACI_MDAJ[16][0].MDAC_MDA_W1 = 0;
    XRDC2_D0->MDACI_MDAJ[16][0].MDAC_MDA_W0 = 0;
    XRDC2_D0->MDACI_MDAJ[17][0].MDAC_MDA_W1 = 0;
    XRDC2_D0->MDACI_MDAJ[17][0].MDAC_MDA_W0 = 0;

    XRDC2_D0->PACI_PDACJ[4][0].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[4][0].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[5][0].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[5][0].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][16].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][16].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][20].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][20].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][24].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][24].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][28].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][28].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][32].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][32].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][36].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][36].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][40].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][40].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][44].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][44].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][48].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][48].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][52].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][52].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][56].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][56].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][60].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][60].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][64].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][64].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][68].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][68].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][72].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][72].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][76].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][76].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][5].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[0][5].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[0][6].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[0][6].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[0][7].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[0][7].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[0][8].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[0][8].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[0][9].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[0][9].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[0][10].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][10].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][11].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][11].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][12].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[0][12].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[0][13].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[0][13].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[0][14].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[0][14].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[0][15].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][15].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][16].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][16].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][17].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][17].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][18].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][18].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][20].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][20].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][21].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][21].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][25].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][25].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][26].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][26].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][27].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][27].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][28].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][28].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][29].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][29].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][31].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[0][31].PAC_PDAC_W0  = 0x0000003FU;
    XRDC2_D0->PACI_PDACJ[0][32].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][32].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][33].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][33].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][34].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][34].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][35].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][35].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][36].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][36].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][37].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][37].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][38].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][38].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][39].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][39].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][40].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][40].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][43].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][43].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][44].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][44].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][46].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][46].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][47].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][47].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][49].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][49].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][50].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][50].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][51].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][51].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][52].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][52].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][53].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][53].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][54].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][54].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][56].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][56].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][57].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[0][57].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[0][58].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[0][58].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[0][59].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][59].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][60].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][60].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][61].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][61].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][62].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][62].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][63].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][63].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][64].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][64].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][65].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][65].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][66].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][66].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][67].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][67].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][68].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][68].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][69].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][69].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][70].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][70].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][71].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][71].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][72].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][72].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][75].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][75].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][76].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][76].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][77].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][77].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][78].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][78].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][79].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][79].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][80].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][80].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][85].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][85].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][86].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][86].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][87].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][87].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][88].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][88].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][89].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][89].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][90].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][90].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][93].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][93].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][94].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][94].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][95].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][95].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][96].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][96].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][99].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[0][99].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[0][100].PAC_PDAC_W1 = 0;
    XRDC2_D0->PACI_PDACJ[0][100].PAC_PDAC_W0 = 0;
    XRDC2_D0->PACI_PDACJ[0][101].PAC_PDAC_W1 = 0;
    XRDC2_D0->PACI_PDACJ[0][101].PAC_PDAC_W0 = 0;
    XRDC2_D0->PACI_PDACJ[0][102].PAC_PDAC_W1 = 0;
    XRDC2_D0->PACI_PDACJ[0][102].PAC_PDAC_W0 = 0;
    XRDC2_D0->PACI_PDACJ[0][105].PAC_PDAC_W1 = 0;
    XRDC2_D0->PACI_PDACJ[0][105].PAC_PDAC_W0 = 0;
    XRDC2_D0->PACI_PDACJ[0][106].PAC_PDAC_W1 = 0;
    XRDC2_D0->PACI_PDACJ[0][106].PAC_PDAC_W0 = 0;
    XRDC2_D0->PACI_PDACJ[0][107].PAC_PDAC_W1 = 0;
    XRDC2_D0->PACI_PDACJ[0][107].PAC_PDAC_W0 = 0;
    XRDC2_D0->PACI_PDACJ[0][108].PAC_PDAC_W1 = 0;
    XRDC2_D0->PACI_PDACJ[0][108].PAC_PDAC_W0 = 0;
    XRDC2_D0->PACI_PDACJ[1][0].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[1][0].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][1].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[1][1].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][2].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[1][2].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][3].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[1][3].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][5].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[1][5].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][6].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[1][6].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][7].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[1][7].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][8].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[1][8].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][9].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[1][9].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[1][10].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][10].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][11].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][11].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][12].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][12].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][13].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][13].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][14].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][14].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[1][15].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[1][15].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[2][0].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[2][0].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[2][1].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[2][1].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[2][2].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[2][2].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[2][3].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[2][3].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[2][4].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[2][4].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[2][5].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[2][5].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[2][6].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[2][6].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[3][0].PAC_PDAC_W1   = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[3][0].PAC_PDAC_W0   = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[3][1].PAC_PDAC_W1   = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[3][1].PAC_PDAC_W0   = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[3][2].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[3][2].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[3][3].PAC_PDAC_W1   = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[3][3].PAC_PDAC_W0   = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[3][4].PAC_PDAC_W1   = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[3][4].PAC_PDAC_W0   = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[3][5].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[3][5].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[3][6].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[3][6].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[3][8].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[3][8].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[3][9].PAC_PDAC_W1   = 0;
    XRDC2_D0->PACI_PDACJ[3][9].PAC_PDAC_W0   = 0;
    XRDC2_D0->PACI_PDACJ[3][10].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][10].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][11].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][11].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][12].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][12].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][13].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][13].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][14].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][14].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][15].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][15].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][16].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][16].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][17].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][17].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][18].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[3][18].PAC_PDAC_W0  = 0x0000003FU;
    XRDC2_D0->PACI_PDACJ[3][19].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][19].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][23].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][23].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][24].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][24].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][25].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][25].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][26].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][26].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][27].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][27].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][28].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][28].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][30].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][30].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][32].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][32].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][33].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[3][33].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[3][34].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][34].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][36].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][36].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][37].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][37].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][38].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][38].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][39].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][39].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][40].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][40].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][41].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][41].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][42].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[3][42].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[3][43].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][43].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][44].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][44].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][45].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][45].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][46].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][46].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][48].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[3][48].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[3][49].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D0->PACI_PDACJ[3][49].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D0->PACI_PDACJ[3][50].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][50].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][51].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][51].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][52].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][52].PAC_PDAC_W0  = 0;
    XRDC2_D0->PACI_PDACJ[3][56].PAC_PDAC_W1  = 0;
    XRDC2_D0->PACI_PDACJ[3][56].PAC_PDAC_W0  = 0;

    XRDC2_D0->MRCI_MRGDJ[3][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[3][0].MRC_MRGD_W0 = 0x20200000U;
    XRDC2_D0->MRCI_MRGDJ[3][0].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[3][0].MRC_MRGD_W2 = 0x2023FFFFU;
    XRDC2_D0->MRCI_MRGDJ[3][0].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[3][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D0->MRCI_MRGDJ[5][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[5][0].MRC_MRGD_W0 = 0x20340000U;
    XRDC2_D0->MRCI_MRGDJ[5][0].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[5][0].MRC_MRGD_W2 = 0x2034FFFFU;
    XRDC2_D0->MRCI_MRGDJ[5][0].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[5][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D0->MRCI_MRGDJ[5][1].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[5][1].MRC_MRGD_W0 = 0x20240000U;
    XRDC2_D0->MRCI_MRGDJ[5][1].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[5][1].MRC_MRGD_W2 = 0x202BFFFFU;
    XRDC2_D0->MRCI_MRGDJ[5][1].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[5][1].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D0->MRCI_MRGDJ[4][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[4][0].MRC_MRGD_W0 = 0x20360000U;
    XRDC2_D0->MRCI_MRGDJ[4][0].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[4][0].MRC_MRGD_W2 = 0x2037FFFFU;
    XRDC2_D0->MRCI_MRGDJ[4][0].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[4][0].MRC_MRGD_W5 = 0x00000007U;
    XRDC2_D0->MRCI_MRGDJ[6][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[6][0].MRC_MRGD_W0 = 0x20350000U;
    XRDC2_D0->MRCI_MRGDJ[6][0].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[6][0].MRC_MRGD_W2 = 0x2035FFFFU;
    XRDC2_D0->MRCI_MRGDJ[6][0].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[6][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D0->MRCI_MRGDJ[6][1].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[6][1].MRC_MRGD_W0 = 0x202C0000U;
    XRDC2_D0->MRCI_MRGDJ[6][1].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[6][1].MRC_MRGD_W2 = 0x2033FFFFU;
    XRDC2_D0->MRCI_MRGDJ[6][1].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[6][1].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D0->MRCI_MRGDJ[0][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[0][0].MRC_MRGD_W0 = 0x00280000U;
    XRDC2_D0->MRCI_MRGDJ[0][0].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[0][0].MRC_MRGD_W2 = 0x0028FFFFU;
    XRDC2_D0->MRCI_MRGDJ[0][0].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[0][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D0->MRCI_MRGDJ[7][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[7][0].MRC_MRGD_W0 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[7][0].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[7][0].MRC_MRGD_W2 = 0x83FFFFFFU;
    XRDC2_D0->MRCI_MRGDJ[7][0].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[7][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D0->MRCI_MRGDJ[1][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D0->MRCI_MRGDJ[1][0].MRC_MRGD_W0 = 0x30000000U;
    XRDC2_D0->MRCI_MRGDJ[1][0].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[1][0].MRC_MRGD_W2 = 0x33FFFFFFU;
    XRDC2_D0->MRCI_MRGDJ[1][0].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[1][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D0->MRCI_MRGDJ[2][0].MRC_MRGD_W6 = 0;
    XRDC2_D0->MRCI_MRGDJ[2][0].MRC_MRGD_W0 = 0x60000000U;
    XRDC2_D0->MRCI_MRGDJ[2][0].MRC_MRGD_W1 = 0;
    XRDC2_D0->MRCI_MRGDJ[2][0].MRC_MRGD_W2 = 0x61FFFFFFU;
    XRDC2_D0->MRCI_MRGDJ[2][0].MRC_MRGD_W3 = 0;
    XRDC2_D0->MRCI_MRGDJ[2][0].MRC_MRGD_W5 = 0x0000003FU;

    XRDC2_D0->MSCI_MSAC_WK[0].MSC_MSAC_W1 = 0;
    XRDC2_D0->MSCI_MSAC_WK[0].MSC_MSAC_W0 = 0;
    XRDC2_D0->MSCI_MSAC_WK[1].MSC_MSAC_W1 = 0;
    XRDC2_D0->MSCI_MSAC_WK[1].MSC_MSAC_W0 = 0;
    XRDC2_D0->MSCI_MSAC_WK[2].MSC_MSAC_W1 = 0;
    XRDC2_D0->MSCI_MSAC_WK[2].MSC_MSAC_W0 = 0;
    XRDC2_D0->MSCI_MSAC_WK[3].MSC_MSAC_W1 = 0;
    XRDC2_D0->MSCI_MSAC_WK[3].MSC_MSAC_W0 = 0;

    XRDC2_D1->MDACI_MDAJ[0][0].MDAC_MDA_W1  = 0x80000000U;
    XRDC2_D1->MDACI_MDAJ[0][0].MDAC_MDA_W0  = 0x0000003FU;
    XRDC2_D1->MDACI_MDAJ[0][1].MDAC_MDA_W1  = 0x80010000U;
    XRDC2_D1->MDACI_MDAJ[0][1].MDAC_MDA_W0  = 0x0040003FU;
    XRDC2_D1->MDACI_MDAJ[1][0].MDAC_MDA_W1  = 0x80000000U;
    XRDC2_D1->MDACI_MDAJ[1][0].MDAC_MDA_W0  = 0x0000003FU;
    XRDC2_D1->MDACI_MDAJ[1][1].MDAC_MDA_W1  = 0x80010000U;
    XRDC2_D1->MDACI_MDAJ[1][1].MDAC_MDA_W0  = 0x0040003FU;
    XRDC2_D1->MDACI_MDAJ[2][0].MDAC_MDA_W1  = 0;
    XRDC2_D1->MDACI_MDAJ[2][0].MDAC_MDA_W0  = 0;
    XRDC2_D1->MDACI_MDAJ[3][0].MDAC_MDA_W1  = 0;
    XRDC2_D1->MDACI_MDAJ[3][0].MDAC_MDA_W0  = 0;
    XRDC2_D1->MDACI_MDAJ[4][0].MDAC_MDA_W1  = 0;
    XRDC2_D1->MDACI_MDAJ[4][0].MDAC_MDA_W0  = 0;
    XRDC2_D1->MDACI_MDAJ[5][0].MDAC_MDA_W1  = 0;
    XRDC2_D1->MDACI_MDAJ[5][0].MDAC_MDA_W0  = 0;
    XRDC2_D1->MDACI_MDAJ[6][0].MDAC_MDA_W1  = 0;
    XRDC2_D1->MDACI_MDAJ[6][0].MDAC_MDA_W0  = 0;
    XRDC2_D1->MDACI_MDAJ[7][0].MDAC_MDA_W1  = 0;
    XRDC2_D1->MDACI_MDAJ[7][0].MDAC_MDA_W0  = 0;
    XRDC2_D1->MDACI_MDAJ[8][0].MDAC_MDA_W1  = 0;
    XRDC2_D1->MDACI_MDAJ[8][0].MDAC_MDA_W0  = 0;
    XRDC2_D1->MDACI_MDAJ[9][0].MDAC_MDA_W1  = 0;
    XRDC2_D1->MDACI_MDAJ[9][0].MDAC_MDA_W0  = 0;
    XRDC2_D1->MDACI_MDAJ[10][0].MDAC_MDA_W1 = 0;
    XRDC2_D1->MDACI_MDAJ[10][0].MDAC_MDA_W0 = 0;
    XRDC2_D1->MDACI_MDAJ[11][0].MDAC_MDA_W1 = 0;
    XRDC2_D1->MDACI_MDAJ[11][0].MDAC_MDA_W0 = 0;
    XRDC2_D1->MDACI_MDAJ[12][0].MDAC_MDA_W1 = 0;
    XRDC2_D1->MDACI_MDAJ[12][0].MDAC_MDA_W0 = 0;
    XRDC2_D1->MDACI_MDAJ[14][0].MDAC_MDA_W1 = 0;
    XRDC2_D1->MDACI_MDAJ[15][0].MDAC_MDA_W1 = 0;
    XRDC2_D1->MDACI_MDAJ[15][0].MDAC_MDA_W0 = 0;
    XRDC2_D1->MDACI_MDAJ[16][0].MDAC_MDA_W1 = 0;
    XRDC2_D1->MDACI_MDAJ[16][0].MDAC_MDA_W0 = 0;
    XRDC2_D1->MDACI_MDAJ[17][0].MDAC_MDA_W1 = 0;
    XRDC2_D1->MDACI_MDAJ[17][0].MDAC_MDA_W0 = 0;

    XRDC2_D1->PACI_PDACJ[4][0].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[4][0].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[5][0].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[5][0].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][16].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][16].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][20].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][20].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][24].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][24].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][28].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][28].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][32].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][32].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][36].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][36].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][40].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][40].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][44].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][44].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][48].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][48].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][52].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][52].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][56].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][56].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][60].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][60].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][64].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][64].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][68].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][68].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][72].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][72].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][76].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][76].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][5].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[0][5].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[0][6].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[0][6].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[0][7].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[0][7].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[0][8].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[0][8].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[0][9].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[0][9].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[0][10].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][10].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][11].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][11].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][12].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D1->PACI_PDACJ[0][12].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D1->PACI_PDACJ[0][13].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D1->PACI_PDACJ[0][13].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D1->PACI_PDACJ[0][14].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D1->PACI_PDACJ[0][14].PAC_PDAC_W0  = 0x00000007U;
    XRDC2_D1->PACI_PDACJ[0][15].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][15].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][16].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][16].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][17].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][17].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][18].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][18].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][20].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][20].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][21].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][21].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][25].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][25].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][26].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][26].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][27].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][27].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][28].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][28].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][29].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][29].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][31].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][31].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][32].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][32].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][33].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][33].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][34].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][34].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][35].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][35].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][36].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][36].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][37].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][37].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][38].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][38].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][39].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][39].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][40].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][40].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][43].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][43].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][44].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][44].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][46].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][46].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][47].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][47].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][49].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][49].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][50].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][50].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][51].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][51].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][52].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][52].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][53].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][53].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][54].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][54].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][56].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][56].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][57].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][57].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][58].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][58].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][59].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][59].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][60].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][60].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][61].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][61].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][62].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][62].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][63].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][63].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][64].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][64].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][65].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][65].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][66].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][66].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][67].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][67].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][68].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][68].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][69].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][69].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][70].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][70].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][71].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][71].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][72].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][72].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][75].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][75].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][76].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][76].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][77].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][77].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][78].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][78].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][79].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][79].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][80].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][80].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][85].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][85].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][86].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][86].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][87].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][87].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][88].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][88].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][89].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][89].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][90].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][90].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][93].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][93].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][94].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][94].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][95].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][95].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][96].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][96].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][99].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[0][99].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[0][100].PAC_PDAC_W1 = 0;
    XRDC2_D1->PACI_PDACJ[0][100].PAC_PDAC_W0 = 0;
    XRDC2_D1->PACI_PDACJ[0][101].PAC_PDAC_W1 = 0;
    XRDC2_D1->PACI_PDACJ[0][101].PAC_PDAC_W0 = 0;
    XRDC2_D1->PACI_PDACJ[0][102].PAC_PDAC_W1 = 0;
    XRDC2_D1->PACI_PDACJ[0][102].PAC_PDAC_W0 = 0;
    XRDC2_D1->PACI_PDACJ[0][105].PAC_PDAC_W1 = 0;
    XRDC2_D1->PACI_PDACJ[0][105].PAC_PDAC_W0 = 0;
    XRDC2_D1->PACI_PDACJ[0][106].PAC_PDAC_W1 = 0;
    XRDC2_D1->PACI_PDACJ[0][106].PAC_PDAC_W0 = 0;
    XRDC2_D1->PACI_PDACJ[0][107].PAC_PDAC_W1 = 0;
    XRDC2_D1->PACI_PDACJ[0][107].PAC_PDAC_W0 = 0;
    XRDC2_D1->PACI_PDACJ[0][108].PAC_PDAC_W1 = 0;
    XRDC2_D1->PACI_PDACJ[0][108].PAC_PDAC_W0 = 0;
    XRDC2_D1->PACI_PDACJ[1][0].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[1][0].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][1].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[1][1].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][2].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[1][2].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][3].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[1][3].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][5].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[1][5].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][6].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[1][6].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][7].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[1][7].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][8].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[1][8].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][9].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[1][9].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[1][10].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][10].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][11].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][11].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][12].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][12].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][13].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][13].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][14].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][14].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[1][15].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[1][15].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[2][0].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[2][0].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[2][1].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[2][1].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[2][2].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[2][2].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[2][3].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[2][3].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[2][4].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[2][4].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[2][5].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[2][5].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[2][6].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[2][6].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[3][0].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[3][0].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[3][1].PAC_PDAC_W1   = 0x80000000U;
    XRDC2_D1->PACI_PDACJ[3][1].PAC_PDAC_W0   = 0x00000007U;
    XRDC2_D1->PACI_PDACJ[3][2].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[3][2].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[3][3].PAC_PDAC_W1   = 0x80000000U;
    XRDC2_D1->PACI_PDACJ[3][3].PAC_PDAC_W0   = 0x00000007U;
    XRDC2_D1->PACI_PDACJ[3][4].PAC_PDAC_W1   = 0x80000000U;
    XRDC2_D1->PACI_PDACJ[3][4].PAC_PDAC_W0   = 0x00000007U;
    XRDC2_D1->PACI_PDACJ[3][5].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[3][5].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[3][6].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[3][6].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[3][8].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[3][8].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[3][9].PAC_PDAC_W1   = 0;
    XRDC2_D1->PACI_PDACJ[3][9].PAC_PDAC_W0   = 0;
    XRDC2_D1->PACI_PDACJ[3][10].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][10].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][11].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][11].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][12].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][12].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][13].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][13].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][14].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][14].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][15].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][15].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][16].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][16].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][17].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][17].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][18].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][18].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][19].PAC_PDAC_W1  = 0x80000000U;
    XRDC2_D1->PACI_PDACJ[3][19].PAC_PDAC_W0  = 0x0000003FU;
    XRDC2_D1->PACI_PDACJ[3][23].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][23].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][24].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][24].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][25].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][25].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][26].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][26].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][27].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][27].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][28].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][28].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][30].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][30].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][32].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][32].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][33].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][33].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][34].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][34].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][36].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][36].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][37].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][37].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][38].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][38].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][39].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][39].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][40].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][40].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][41].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][41].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][42].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][42].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][43].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][43].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][44].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][44].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][45].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][45].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][46].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][46].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][48].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][48].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][49].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][49].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][50].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][50].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][51].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][51].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][52].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][52].PAC_PDAC_W0  = 0;
    XRDC2_D1->PACI_PDACJ[3][56].PAC_PDAC_W1  = 0;
    XRDC2_D1->PACI_PDACJ[3][56].PAC_PDAC_W0  = 0;

    XRDC2_D1->MSCI_MSAC_WK[0].MSC_MSAC_W1 = 0;
    XRDC2_D1->MSCI_MSAC_WK[0].MSC_MSAC_W0 = 0;
    XRDC2_D1->MSCI_MSAC_WK[1].MSC_MSAC_W1 = 0;
    XRDC2_D1->MSCI_MSAC_WK[1].MSC_MSAC_W0 = 0;
    XRDC2_D1->MSCI_MSAC_WK[2].MSC_MSAC_W1 = 0;
    XRDC2_D1->MSCI_MSAC_WK[2].MSC_MSAC_W0 = 0;
    XRDC2_D1->MSCI_MSAC_WK[3].MSC_MSAC_W1 = 0;
    XRDC2_D1->MSCI_MSAC_WK[3].MSC_MSAC_W0 = 0;

    XRDC2_D1->MRCI_MRGDJ[3][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D1->MRCI_MRGDJ[3][0].MRC_MRGD_W0 = 0x20200000U;
    XRDC2_D1->MRCI_MRGDJ[3][0].MRC_MRGD_W1 = 0;
    XRDC2_D1->MRCI_MRGDJ[3][0].MRC_MRGD_W2 = 0x2023FFFFU;
    XRDC2_D1->MRCI_MRGDJ[3][0].MRC_MRGD_W3 = 0;
    XRDC2_D1->MRCI_MRGDJ[3][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D1->MRCI_MRGDJ[5][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D1->MRCI_MRGDJ[5][0].MRC_MRGD_W0 = 0x20340000U;
    XRDC2_D1->MRCI_MRGDJ[5][0].MRC_MRGD_W1 = 0;
    XRDC2_D1->MRCI_MRGDJ[5][0].MRC_MRGD_W2 = 0x2034FFFFU;
    XRDC2_D1->MRCI_MRGDJ[5][0].MRC_MRGD_W3 = 0;
    XRDC2_D1->MRCI_MRGDJ[5][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D1->MRCI_MRGDJ[4][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D1->MRCI_MRGDJ[4][0].MRC_MRGD_W0 = 0x20360000U;
    XRDC2_D1->MRCI_MRGDJ[4][0].MRC_MRGD_W1 = 0;
    XRDC2_D1->MRCI_MRGDJ[4][0].MRC_MRGD_W2 = 0x2037FFFFU;
    XRDC2_D1->MRCI_MRGDJ[4][0].MRC_MRGD_W3 = 0;
    XRDC2_D1->MRCI_MRGDJ[4][0].MRC_MRGD_W5 = 0x00000007U;
    XRDC2_D1->MRCI_MRGDJ[6][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D1->MRCI_MRGDJ[6][0].MRC_MRGD_W0 = 0x20350000U;
    XRDC2_D1->MRCI_MRGDJ[6][0].MRC_MRGD_W1 = 0;
    XRDC2_D1->MRCI_MRGDJ[6][0].MRC_MRGD_W2 = 0x2035FFFFU;
    XRDC2_D1->MRCI_MRGDJ[6][0].MRC_MRGD_W3 = 0;
    XRDC2_D1->MRCI_MRGDJ[6][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D1->MRCI_MRGDJ[0][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D1->MRCI_MRGDJ[0][0].MRC_MRGD_W0 = 0x00280000U;
    XRDC2_D1->MRCI_MRGDJ[0][0].MRC_MRGD_W1 = 0;
    XRDC2_D1->MRCI_MRGDJ[0][0].MRC_MRGD_W2 = 0x0028FFFFU;
    XRDC2_D1->MRCI_MRGDJ[0][0].MRC_MRGD_W3 = 0;
    XRDC2_D1->MRCI_MRGDJ[0][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D1->MRCI_MRGDJ[7][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D1->MRCI_MRGDJ[7][0].MRC_MRGD_W0 = 0x80000000U;
    XRDC2_D1->MRCI_MRGDJ[7][0].MRC_MRGD_W1 = 0;
    XRDC2_D1->MRCI_MRGDJ[7][0].MRC_MRGD_W2 = 0x83FFFFFFU;
    XRDC2_D1->MRCI_MRGDJ[7][0].MRC_MRGD_W3 = 0;
    XRDC2_D1->MRCI_MRGDJ[7][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D1->MRCI_MRGDJ[1][0].MRC_MRGD_W6 = 0x80000000U;
    XRDC2_D1->MRCI_MRGDJ[1][0].MRC_MRGD_W0 = 0x30000000U;
    XRDC2_D1->MRCI_MRGDJ[1][0].MRC_MRGD_W1 = 0;
    XRDC2_D1->MRCI_MRGDJ[1][0].MRC_MRGD_W2 = 0x33FFFFFFU;
    XRDC2_D1->MRCI_MRGDJ[1][0].MRC_MRGD_W3 = 0;
    XRDC2_D1->MRCI_MRGDJ[1][0].MRC_MRGD_W5 = 0x0000003FU;
    XRDC2_D1->MRCI_MRGDJ[2][0].MRC_MRGD_W6 = 0;
    XRDC2_D1->MRCI_MRGDJ[2][0].MRC_MRGD_W0 = 0x60000000U;
    XRDC2_D1->MRCI_MRGDJ[2][0].MRC_MRGD_W1 = 0;
    XRDC2_D1->MRCI_MRGDJ[2][0].MRC_MRGD_W2 = 0x61FFFFFFU;
    XRDC2_D1->MRCI_MRGDJ[2][0].MRC_MRGD_W3 = 0;
    XRDC2_D1->MRCI_MRGDJ[2][0].MRC_MRGD_W5 = 0x0000003FU;

    /* ### Address region protect (APC) Configuration ### */

    IOMUXC_LPSR_GPR->GPR2  = 0;
    IOMUXC_LPSR_GPR->GPR3  = 0;
    IOMUXC_LPSR_GPR->GPR18 = 0;
    IOMUXC_LPSR_GPR->GPR4  = 0;
    IOMUXC_LPSR_GPR->GPR5  = 0;
    IOMUXC_LPSR_GPR->GPR19 = 0;
    IOMUXC_LPSR_GPR->GPR6  = 0;
    IOMUXC_LPSR_GPR->GPR7  = 0;
    IOMUXC_LPSR_GPR->GPR20 = 0;
    IOMUXC_LPSR_GPR->GPR8  = 0;
    IOMUXC_LPSR_GPR->GPR9  = 0;
    IOMUXC_LPSR_GPR->GPR21 = 0;
    IOMUXC_LPSR_GPR->GPR10 = 0;
    IOMUXC_LPSR_GPR->GPR11 = 0;
    IOMUXC_LPSR_GPR->GPR22 = 0;
    IOMUXC_LPSR_GPR->GPR12 = 0;
    IOMUXC_LPSR_GPR->GPR13 = 0;
    IOMUXC_LPSR_GPR->GPR23 = 0;
    IOMUXC_LPSR_GPR->GPR14 = 0;
    IOMUXC_LPSR_GPR->GPR15 = 0;
    IOMUXC_LPSR_GPR->GPR24 = 0;
    IOMUXC_LPSR_GPR->GPR16 = 0;
    IOMUXC_LPSR_GPR->GPR17 = 0;
    IOMUXC_LPSR_GPR->GPR25 = 0;

    /* ### Global Valid Options ### */

    XRDC2_D0->MCR |=
        (((1U << XRDC2_MCR_GVLDM_SHIFT) & XRDC2_MCR_GVLDM_MASK) | ((0U << XRDC2_MCR_GCL_SHIFT) & XRDC2_MCR_GCL_MASK));
    XRDC2_D1->MCR |=
        (((1U << XRDC2_MCR_GVLDM_SHIFT) & XRDC2_MCR_GVLDM_MASK) | ((0U << XRDC2_MCR_GCL_SHIFT) & XRDC2_MCR_GCL_MASK));
    (void)XRDC2_D0->MCR;
    (void)XRDC2_D1->MCR;
    (void)XRDC2_D0->MCR;
    (void)XRDC2_D1->MCR;
    XRDC2_D0->MCR |= ((1U << XRDC2_MCR_GVLDC_SHIFT) & XRDC2_MCR_GVLDC_MASK);
    XRDC2_D1->MCR |= ((1U << XRDC2_MCR_GVLDC_SHIFT) & XRDC2_MCR_GVLDC_MASK);
}

/***********************************************************************************************************************
 * BOARD_InitTEE function
 **********************************************************************************************************************/
void BOARD_InitTEE()
{
    BOARD_InitMPU();
    BOARD_InitRDC();
    BOARD_InitXRDC2();
}

/***********************************************************************************************************************
 * BOARD_InitBootTEE function
 **********************************************************************************************************************/
void BOARD_InitBootTEE()
{
    BOARD_InitTEE();
}
