generate/src/Port_Ci_Port_Ip_BOARD_InitPeripherals_PBcfg.o: \
 ../generate/src/Port_Ci_Port_Ip_BOARD_InitPeripherals_PBcfg.c \
 ../RTD/include/Port_Ci_Port_Ip.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/StandardTypes.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Platform_Types.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/PlatformTypes.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Compiler.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Compiler_Cfg.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/CompilerDefinition.h \
 C:/Users/gettobyte_kunal/Documents/elecronicsv3_example_Codes_S32K144_MCU/GB_SPI_Master_ST7789_Graphics/board/Port_Ci_Port_Ip_Cfg.h \
 ../RTD/include/Port_Ci_Port_Ip_Types.h \
 C:/Users/gettobyte_kunal/Documents/elecronicsv3_example_Codes_S32K144_MCU/GB_SPI_Master_ST7789_Graphics/generate/include/Port_Ci_Port_Ip_Defines.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/header/S32K144_GPIO.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/header/S32K144_COMMON.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/BasicTypes.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/header/S32K144_PORT.h \
 C:/Users/gettobyte_kunal/Documents/elecronicsv3_example_Codes_S32K144_MCU/GB_SPI_Master_ST7789_Graphics/generate/include/Port_Ci_Port_Ip_BOARD_InitPeripherals_PBcfg.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Port_MemMap.h \
 ../RTD/include/Port_Ci_Port_Ip_Types.h \
 C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Devassert.h

../RTD/include/Port_Ci_Port_Ip.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/StandardTypes.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Platform_Types.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/PlatformTypes.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Compiler.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Compiler_Cfg.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/CompilerDefinition.h:

C:/Users/gettobyte_kunal/Documents/elecronicsv3_example_Codes_S32K144_MCU/GB_SPI_Master_ST7789_Graphics/board/Port_Ci_Port_Ip_Cfg.h:

../RTD/include/Port_Ci_Port_Ip_Types.h:

C:/Users/gettobyte_kunal/Documents/elecronicsv3_example_Codes_S32K144_MCU/GB_SPI_Master_ST7789_Graphics/generate/include/Port_Ci_Port_Ip_Defines.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/header/S32K144_GPIO.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/header/S32K144_COMMON.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/BasicTypes.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/header/S32K144_PORT.h:

C:/Users/gettobyte_kunal/Documents/elecronicsv3_example_Codes_S32K144_MCU/GB_SPI_Master_ST7789_Graphics/generate/include/Port_Ci_Port_Ip_BOARD_InitPeripherals_PBcfg.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Port_MemMap.h:

../RTD/include/Port_Ci_Port_Ip_Types.h:

C:/NXP/S32DS.3.4/S32DS/software/PlatformSDK_S32K1_2021_08/SW32K1_RTD_4_4_1_0_0_D2108/Base_TS_T40D2M10I0R0/include/Devassert.h:
