---
title: "Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs"
authors: ['Asit K. Mishra', 'Xiangyu Dong', 'Guangyu Sun 0003', 'Yuan Xie 0001', 'Narayanan Vijaykrishnan', 'Chita R. Das']
authors-key: ['k.asit', 'dongxiangyu', 'sunguangyu', 'xieyuan', 'vijaykrishnannarayanan', 'r.chita']
year: "2011"
article-link: "https://doi.org/10.1145/2000064.2000074"
venue: "ISCA"
bibex: "@inproceedings{DBLP:conf/isca/MishraDSXVD11,
  author    = {Asit K. Mishra and
               Xiangyu Dong and
               Guangyu Sun and
               Yuan Xie and
               Narayanan Vijaykrishnan and
               Chita R. Das},
  editor    = {Ravi Iyer and
               Qing Yang and
               Antonio Gonz{{a}}lez},
  title     = {Architecting on-chip interconnects for stacked 3D {STT-RAM} caches
               in CMPs},
  booktitle = {38th International Symposium on Computer Architecture {(ISCA} 2011),
               June 4-8, 2011, San Jose, CA, {USA}},
  pages     = {69--80},
  publisher = {{ACM}},
  year      = {2011},
  url       = {https://doi.org/10.1145/2000064.2000074},
  doi       = {10.1145/2000064.2000074},
  timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl    = {https://dblp.org/rec/conf/isca/MishraDSXVD11.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}"
---
