// Seed: 2588118071
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic [1 : -1] id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output logic id_2,
    input supply1 id_3
);
  assign id_2 = (id_1);
  generate
    assign id_2 = id_0 + id_3 - id_0;
  endgenerate
  localparam id_5 = -1'h0 == -1'h0;
  always begin : LABEL_0
    wait (id_1);
    id_2 = "";
    id_2 <= -1;
  end
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
