;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	SUB -100, 760
	SPL 0, <-2
	SLT 100, 9
	JMP @12, #200
	SUB <0, @2
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	ADD 180, 79
	SUB 100, 9
	ADD 180, 79
	ADD 210, 30
	ADD 0, 9
	ADD 0, 9
	ADD 210, 60
	ADD 0, 9
	ADD 0, 9
	DJN -1, @-20
	ADD @21, 6
	MOV -1, <-20
	MOV -1, <-20
	MOV 1, <22
	MOV -1, <-20
	SUB #0, 102
	MOV -1, <-20
	MOV 1, <22
	SUB @0, @2
	SPL @-0, #2
	SUB @0, @2
	SPL @-0, #2
	SUB @0, @2
	SUB @0, @2
	JMN <121, 106
	ADD 210, 30
	SPL 0, -202
	ADD 210, 30
	SPL 0, -202
	MOV -7, <-20
