INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Tue Mar 28 13:46:07 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 3.81 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 3.97 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 757.305 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.74 sec.
ERROR: [HLS 207-3777] use of undeclared identifier 'conv_in_buf_ping'; did you mean 'conv_wt_buf_ping'? (tiled_conv.cpp:47:38)
INFO: [HLS 207-4436] 'conv_wt_buf_ping' declared here (tiled_conv.cpp:36:10)
ERROR: [HLS 207-3777] use of undeclared identifier 'conv_in_buf_pong'; did you mean 'conv_wt_buf_pong'? (tiled_conv.cpp:50:38)
INFO: [HLS 207-4436] 'conv_wt_buf_pong' declared here (tiled_conv.cpp:39:10)
ERROR: [HLS 207-3777] use of undeclared identifier 'conv_bias_buf'; did you mean 'conv_in_buf'? (tiled_conv.cpp:53:38)
INFO: [HLS 207-4436] 'conv_in_buf' declared here (tiled_conv.cpp:34:7)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 44)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 1.16 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 1.17 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.79 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.17 seconds; current allocated memory: 0.695 MB.
Command ap_source done; error code: 1; 5.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Tue Mar 28 13:47:30 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.06 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.21 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 4.24 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.129 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.73 sec.
ERROR: [HLS 207-3777] use of undeclared identifier 'conv_bias_buf'; did you mean 'conv_in_buf'? (tiled_conv.cpp:53:38)
INFO: [HLS 207-4436] 'conv_in_buf' declared here (tiled_conv.cpp:34:7)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 44)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 1.06 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 1.06 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.79 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.06 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.51 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Tue Mar 28 13:50:28 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.18 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.35 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 4.37 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.129 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 0.29 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.73 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.1 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.27 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.31 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.61 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.76 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.83 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.4 sec.
Command       clang_tidy done; 1.42 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.71 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.86 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.73 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.3 sec.
Command       clang_tidy done; 1.32 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.63 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.77 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.61 seconds. CPU system time: 2.36 seconds. Elapsed time: 18.47 seconds; current allocated memory: 760.160 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; error code: 1; 2.79 sec.
INFO-FLOW: {LLVM ERROR: IO failure on output stream: No space left on device}
INFO-FLOW: Caught error in run_link_or_opt: Error in llvm-link
    while executing
"ap_internal_run_link_or_opt "
Command       run_link_or_opt done; error code: 2; 2.82 sec.
INFO-FLOW: Caught error in elaborate: Error in llvm-link
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 21.44 sec.
INFO-FLOW: Caught error in csynth_design: Error in llvm-link
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 21.45 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.09 seconds. CPU system time: 2.64 seconds. Elapsed time: 21.45 seconds; current allocated memory: 0.031 MB.
Command ap_source done; error code: 1; 26.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Tue Mar 28 13:53:06 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.2 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.36 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 4.39 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.133 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; error code: 1; 0.29 sec.
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 44)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.33 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.34 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.16 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 4.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Tue Mar 28 13:53:52 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.49 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.65 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 3.68 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.129 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.71 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.65 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.17 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.37 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.41 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.71 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.74 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.82 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.38 sec.
Command       clang_tidy done; 1.41 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.72 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.87 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.73 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.28 sec.
Command       clang_tidy done; 1.32 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.63 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.76 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.74 seconds. CPU system time: 2.39 seconds. Elapsed time: 18.61 seconds; current allocated memory: 760.160 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; error code: 1; 2.69 sec.
INFO-FLOW: {LLVM ERROR: IO failure on output stream: No space left on device}
INFO-FLOW: Caught error in run_link_or_opt: Error in llvm-link
    while executing
"ap_internal_run_link_or_opt "
Command       run_link_or_opt done; error code: 2; 2.69 sec.
INFO-FLOW: Caught error in elaborate: Error in llvm-link
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 21.48 sec.
INFO-FLOW: Caught error in csynth_design: Error in llvm-link
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 21.48 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.24 seconds. CPU system time: 2.69 seconds. Elapsed time: 21.48 seconds; current allocated memory: 0.031 MB.
Command ap_source done; error code: 1; 25.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1 opened at Wed Mar 29 09:29:36 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 5.23 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.42 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute     config_schedule -enable_dsp_full_reg=0 
Command   open_solution done; 5.45 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.129 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 0.48 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.81 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.14 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.37 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.41 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.7 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.87 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.err.log 
Command       ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.85 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.82 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.42 sec.
Command       clang_tidy done; 1.44 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.79 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.97 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.79 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.33 sec.
Command       clang_tidy done; 1.36 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.67 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.79 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.43 seconds. CPU system time: 2.78 seconds. Elapsed time: 20.12 seconds; current allocated memory: 760.129 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.21 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.21 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.22 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.24 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.25 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.3 sec.
INFO: [HLS 214-186] Unrolling loop 'KERN_I' (conv_7x7.cpp:51:21) in function 'conv_7x7' completely with a factor of 7 (conv_7x7.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'KERN_J' (conv_7x7.cpp:55:25) in function 'conv_7x7' completely with a factor of 7 (conv_7x7.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int) (.66)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'conv_bias_buf_ping'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (tiled_conv.cpp:47:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'conv_bias_buf_pong'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (tiled_conv.cpp:50:9)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 1. (tiled_conv.cpp:34:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_ping': Complete partitioning on dimension 3. (tiled_conv.cpp:36:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf_pong': Complete partitioning on dimension 3. (tiled_conv.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. (tiled_conv.cpp:42:10)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_bias' with compact=none mode in 16-bits (tiled_conv.cpp:19:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:73:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:73:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:91:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:91:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.5 seconds. CPU system time: 0.87 seconds. Elapsed time: 6.72 seconds; current allocated memory: 760.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.977 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 771.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.22 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 788.270 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:82) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:91) in function 'load_layer_params_from_DRAM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WIDTH' (conv_7x7.cpp:38) in function 'conv_7x7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:42) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:125) in function 'tiled_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WIDTH' (conv_7x7.cpp:38) in function 'conv_7x7' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'KERNEL' (conv_7x7.cpp:41) in function 'conv_7x7' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CHANNEL' (conv_7x7.cpp:48) in function 'conv_7x7' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_ping.V' (tiled_conv.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf_pong.V' (tiled_conv.cpp:40) in dimension 1 completely.
Command         transform done; 1.31 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (utils.cpp:13:13)...18 expression(s) balanced.
Command         transform done; 0.47 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 837.145 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:37:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:34:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:122:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:119:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_DEPTH' (tiled_conv.cpp:75:21) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (tiled_conv.cpp:65:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:62:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:79:21) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:76:17) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:73:13) in function 'load_layer_params_from_DRAM'.
INFO: [XFORM 203-541] Flattening a loop nest 'HEIGHT' (conv_7x7.cpp:35:21) in function 'conv_7x7'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (utils.cpp:47:40)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (utils.cpp:49:40)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' (utils.cpp:84:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf_0' 
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 20 on port 'fm' (utils.cpp:134:83). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 20 on port 'fm' (utils.cpp:134:83). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 1.71 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.72 seconds; current allocated memory: 933.707 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.13 sec.
Command     elaborate done; 30.98 sec.
Execute     ap_eval exec zip -j /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.11 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
WARNING: [SYN 201-103] Legalizing function name 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1' to 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1' to 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1'.
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
Execute       preproc_iomode -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
Execute       preproc_iomode -model conv_7x7 
Execute       preproc_iomode -model conv_7x7_Pipeline_HEIGHT_WIDTH 
Execute       preproc_iomode -model load_layer_params_from_DRAM 
Execute       preproc_iomode -model load_layer_params_from_DRAM_Pipeline_BIAS 
Execute       preproc_iomode -model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
Execute       preproc_iomode -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG load_layer_params_from_DRAM_Pipeline_BIAS load_layer_params_from_DRAM conv_7x7_Pipeline_HEIGHT_WIDTH conv_7x7 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 tiled_conv
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG ...
Execute       set_default_model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
Execute       apply_spec_resource_limit load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
INFO-FLOW: Configuring Module : load_layer_params_from_DRAM_Pipeline_BIAS ...
Execute       set_default_model load_layer_params_from_DRAM_Pipeline_BIAS 
Execute       apply_spec_resource_limit load_layer_params_from_DRAM_Pipeline_BIAS 
INFO-FLOW: Configuring Module : load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       apply_spec_resource_limit load_layer_params_from_DRAM 
INFO-FLOW: Configuring Module : conv_7x7_Pipeline_HEIGHT_WIDTH ...
Execute       set_default_model conv_7x7_Pipeline_HEIGHT_WIDTH 
Execute       apply_spec_resource_limit conv_7x7_Pipeline_HEIGHT_WIDTH 
INFO-FLOW: Configuring Module : conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       apply_spec_resource_limit conv_7x7 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG load_layer_params_from_DRAM_Pipeline_BIAS load_layer_params_from_DRAM conv_7x7_Pipeline_HEIGHT_WIDTH conv_7x7 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 tiled_conv
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG ...
Execute       set_default_model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
Execute       cdfg_preprocess -model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
INFO-FLOW: Preprocessing Module: load_layer_params_from_DRAM_Pipeline_BIAS ...
Execute       set_default_model load_layer_params_from_DRAM_Pipeline_BIAS 
Execute       cdfg_preprocess -model load_layer_params_from_DRAM_Pipeline_BIAS 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM_Pipeline_BIAS 
INFO-FLOW: Preprocessing Module: load_layer_params_from_DRAM ...
Execute       set_default_model load_layer_params_from_DRAM 
Execute       cdfg_preprocess -model load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
INFO-FLOW: Preprocessing Module: conv_7x7_Pipeline_HEIGHT_WIDTH ...
Execute       set_default_model conv_7x7_Pipeline_HEIGHT_WIDTH 
Execute       cdfg_preprocess -model conv_7x7_Pipeline_HEIGHT_WIDTH 
Execute       rtl_gen_preprocess conv_7x7_Pipeline_HEIGHT_WIDTH 
INFO-FLOW: Preprocessing Module: conv_7x7 ...
Execute       set_default_model conv_7x7 
Execute       cdfg_preprocess -model conv_7x7 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess conv_7x7 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG load_layer_params_from_DRAM_Pipeline_BIAS load_layer_params_from_DRAM conv_7x7_Pipeline_HEIGHT_WIDTH conv_7x7 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 937.352 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 937.352 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
Execute       schedule -model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 938.336 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.sched.adb -f 
INFO-FLOW: Finish scheduling load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.
Execute       set_default_model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
Execute       bind -model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 938.336 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.bind.adb -f 
INFO-FLOW: Finish binding load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_params_from_DRAM_Pipeline_BIAS 
Execute       schedule -model load_layer_params_from_DRAM_Pipeline_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 938.336 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling load_layer_params_from_DRAM_Pipeline_BIAS.
Execute       set_default_model load_layer_params_from_DRAM_Pipeline_BIAS 
Execute       bind -model load_layer_params_from_DRAM_Pipeline_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 938.336 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.bind.adb -f 
INFO-FLOW: Finish binding load_layer_params_from_DRAM_Pipeline_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_layer_params_from_DRAM 
Execute       schedule -model load_layer_params_from_DRAM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 938.336 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.sched.adb -f 
INFO-FLOW: Finish scheduling load_layer_params_from_DRAM.
Execute       set_default_model load_layer_params_from_DRAM 
Execute       bind -model load_layer_params_from_DRAM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 938.336 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.bind.adb -f 
INFO-FLOW: Finish binding load_layer_params_from_DRAM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7x7_Pipeline_HEIGHT_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_7x7_Pipeline_HEIGHT_WIDTH 
Execute       schedule -model conv_7x7_Pipeline_HEIGHT_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HEIGHT_WIDTH'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_1', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_3', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_5', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_7', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_37', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_45', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
WARNING: [HLS 200-885] The II Violation in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' (loop 'HEIGHT_WIDTH'): Unable to schedule 'load' operation ('X_buf_0_load_47', conv_7x7.cpp:35) on array 'X_buf_0' due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array 'X_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 51, loop 'HEIGHT_WIDTH'
WARNING: [HLS 200-871] Estimated clock period (8.691ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'conv_7x7_Pipeline_HEIGHT_WIDTH' consists of the following:	'mul' operation of DSP[2930] ('mul_ln1393_134') [2929]  (3.36 ns)
	'add' operation of DSP[2930] ('add_ln1393_134') [2930]  (0 ns)
	'add' operation of DSP[2935] ('add_ln1393_135') [2935]  (0 ns)
	'add' operation of DSP[2940] ('add_ln1393_136') [2940]  (0 ns)
	'add' operation of DSP[2945] ('add_ln1393_137') [2945]  (0 ns)
	'add' operation of DSP[2950] ('add_ln1393_138') [2950]  (0 ns)
	'add' operation of DSP[2955] ('add_ln1393_139') [2955]  (0 ns)
	'add' operation of DSP[2960] ('add_ln1393_140') [2960]  (0 ns)
	'add' operation of DSP[2965] ('add_ln1393_141') [2965]  (0 ns)
	'add' operation of DSP[2970] ('add_ln1393_142') [2970]  (0 ns)
	'add' operation of DSP[2975] ('add_ln1393_143') [2975]  (0 ns)
	'add' operation of DSP[2980] ('add_ln1393_144') [2980]  (0 ns)
	'add' operation of DSP[2985] ('add_ln1393_145') [2985]  (0 ns)
	'add' operation ('add_ln859') [2987]  (2.08 ns)
	'store' operation ('Y_buf_0_addr_write_ln859') of variable 'add_ln859' on array 'Y_buf_0' [2988]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.02 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.18 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.sched.adb -f 
Command       db_write done; 0.49 sec.
INFO-FLOW: Finish scheduling conv_7x7_Pipeline_HEIGHT_WIDTH.
Execute       set_default_model conv_7x7_Pipeline_HEIGHT_WIDTH 
Execute       bind -model conv_7x7_Pipeline_HEIGHT_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.21 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.bind.adb -f 
Command       db_write done; 0.58 sec.
INFO-FLOW: Finish binding conv_7x7_Pipeline_HEIGHT_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_7x7 
Execute       schedule -model conv_7x7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.96 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling conv_7x7.
Execute       set_default_model conv_7x7 
Execute       bind -model conv_7x7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding conv_7x7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
Execute       schedule -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1.
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
Execute       bind -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
Execute       schedule -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
Execute       bind -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 996.902 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.96 sec.
Execute       db_write -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM_Pipeline_BIAS 
Execute       rtl_gen_preprocess load_layer_params_from_DRAM 
Execute       rtl_gen_preprocess conv_7x7_Pipeline_HEIGHT_WIDTH 
Execute       rtl_gen_preprocess conv_7x7 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG load_layer_params_from_DRAM_Pipeline_BIAS load_layer_params_from_DRAM conv_7x7_Pipeline_HEIGHT_WIDTH conv_7x7 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 996.902 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 996.902 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
Execute       gen_rtl load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
Execute       syn_report -csynth -model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.adb 
Execute       db_write -model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG -bindview -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_params_from_DRAM_Pipeline_BIAS -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_layer_params_from_DRAM_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_layer_params_from_DRAM_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 996.902 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_params_from_DRAM_Pipeline_BIAS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_load_layer_params_from_DRAM_Pipeline_BIAS 
Execute       gen_rtl load_layer_params_from_DRAM_Pipeline_BIAS -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_load_layer_params_from_DRAM_Pipeline_BIAS 
Execute       syn_report -csynth -model load_layer_params_from_DRAM_Pipeline_BIAS -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_Pipeline_BIAS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_layer_params_from_DRAM_Pipeline_BIAS -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_Pipeline_BIAS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_layer_params_from_DRAM_Pipeline_BIAS -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model load_layer_params_from_DRAM_Pipeline_BIAS -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.adb 
Execute       db_write -model load_layer_params_from_DRAM_Pipeline_BIAS -bindview -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_layer_params_from_DRAM_Pipeline_BIAS -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_params_from_DRAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_layer_params_from_DRAM -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_params_from_DRAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 996.902 MB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_load_layer_params_from_DRAM 
Execute       gen_rtl load_layer_params_from_DRAM -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_load_layer_params_from_DRAM 
Execute       syn_report -csynth -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/load_layer_params_from_DRAM_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model load_layer_params_from_DRAM -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model load_layer_params_from_DRAM -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.adb 
Execute       db_write -model load_layer_params_from_DRAM -bindview -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_layer_params_from_DRAM -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7x7_Pipeline_HEIGHT_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_7x7_Pipeline_HEIGHT_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_7x7_Pipeline_HEIGHT_WIDTH' pipeline 'HEIGHT_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_7x7_Pipeline_HEIGHT_WIDTH' is 17145 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_1_1': 584 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7x7_Pipeline_HEIGHT_WIDTH'.
Command       create_rtl_model done; 2.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.55 seconds; current allocated memory: 1.002 GB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_7x7_Pipeline_HEIGHT_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_conv_7x7_Pipeline_HEIGHT_WIDTH 
Execute       gen_rtl conv_7x7_Pipeline_HEIGHT_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_conv_7x7_Pipeline_HEIGHT_WIDTH 
Execute       syn_report -csynth -model conv_7x7_Pipeline_HEIGHT_WIDTH -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_Pipeline_HEIGHT_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       syn_report -rtlxml -model conv_7x7_Pipeline_HEIGHT_WIDTH -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_Pipeline_HEIGHT_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model conv_7x7_Pipeline_HEIGHT_WIDTH -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.72 sec.
Execute       db_write -model conv_7x7_Pipeline_HEIGHT_WIDTH -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.adb 
Command       db_write done; 0.81 sec.
Execute       db_write -model conv_7x7_Pipeline_HEIGHT_WIDTH -bindview -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.47 sec.
Execute       gen_tb_info conv_7x7_Pipeline_HEIGHT_WIDTH -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7x7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_7x7 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7x7'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.72 seconds; current allocated memory: 1.069 GB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_conv_7x7 
Execute       gen_rtl conv_7x7 -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_conv_7x7 
Execute       syn_report -csynth -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/conv_7x7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model conv_7x7 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.66 sec.
Execute       db_write -model conv_7x7 -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.adb 
Command       db_write done; 0.24 sec.
Execute       db_write -model conv_7x7 -bindview -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_7x7 -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_19ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_11_15_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.087 GB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1 
Execute       syn_report -csynth -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.adb 
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 -bindview -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_19ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_11_15_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.089 GB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1 
Execute       syn_report -csynth -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.adb 
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 -bindview -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_3s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.093 GB.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/vhdl/tiled_conv 
Command       gen_rtl done; 0.11 sec.
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/verilog/tiled_conv 
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.99 sec.
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.adb 
Execute       db_write -model tiled_conv -bindview -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 0.78 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG load_layer_params_from_DRAM_Pipeline_BIAS load_layer_params_from_DRAM conv_7x7_Pipeline_HEIGHT_WIDTH conv_7x7 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1 tiled_conv
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_2ns_22ns_23_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_6ns_6ns_6ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_6ns_6ns_6ns_12_1_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_layer_params_from_DRAM_Pipeline_BIAS] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_layer_params_from_DRAM] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_6ns_10ns_15_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: Handling components in module [conv_7x7_Pipeline_HEIGHT_WIDTH] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_16s_16s_29_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_16s_16s_29ns_29_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_16s_16s_29ns_29_1_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_7x7] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.compgen.tcl 
INFO-FLOW: Found component tiled_conv_urem_11ns_6ns_11_15_1.
INFO-FLOW: Append model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: Found component tiled_conv_mux_43_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_43_16_1_1
INFO-FLOW: Found component tiled_conv_mul_mul_6ns_19ns_25_1_1.
INFO-FLOW: Append model tiled_conv_mul_mul_6ns_19ns_25_1_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_5ns_6ns_9_1_1.
INFO-FLOW: Append model tiled_conv_mul_5ns_6ns_9_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1
INFO-FLOW: Found component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Append model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG
INFO-FLOW: Append model load_layer_params_from_DRAM_Pipeline_BIAS
INFO-FLOW: Append model load_layer_params_from_DRAM
INFO-FLOW: Append model conv_7x7_Pipeline_HEIGHT_WIDTH
INFO-FLOW: Append model conv_7x7
INFO-FLOW: Append model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1
INFO-FLOW: Append model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_mul_2ns_22ns_23_1_1 tiled_conv_mac_muladd_6ns_6ns_6ns_12_1_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mul_6ns_10ns_15_1_1 tiled_conv_mul_6ns_7ns_12_1_1 tiled_conv_mul_mul_16s_16s_29_1_1 tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_urem_11ns_6ns_11_15_1 tiled_conv_mux_43_16_1_1 tiled_conv_mul_mul_6ns_19ns_25_1_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mul_5ns_6ns_9_1_1 tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1 tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W tiled_conv_fm_m_axi tiled_conv_wt_m_axi tiled_conv_control_s_axi tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG load_layer_params_from_DRAM_Pipeline_BIAS load_layer_params_from_DRAM conv_7x7_Pipeline_HEIGHT_WIDTH conv_7x7 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1 tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_6ns_6ns_6ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mul_6ns_10ns_15_1_1
INFO-FLOW: To file: write model tiled_conv_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_16s_16s_29_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_16s_16s_29ns_29_1_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: To file: write model tiled_conv_mux_43_16_1_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_6ns_19ns_25_1_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mul_5ns_6ns_9_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG
INFO-FLOW: To file: write model load_layer_params_from_DRAM_Pipeline_BIAS
INFO-FLOW: To file: write model load_layer_params_from_DRAM
INFO-FLOW: To file: write model conv_7x7_Pipeline_HEIGHT_WIDTH
INFO-FLOW: To file: write model conv_7x7
INFO-FLOW: To file: write model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1
INFO-FLOW: To file: write model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db' modelList='tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mac_muladd_6ns_6ns_6ns_12_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_6ns_10ns_15_1_1
tiled_conv_mul_6ns_7ns_12_1_1
tiled_conv_mul_mul_16s_16s_29_1_1
tiled_conv_mac_muladd_16s_16s_29ns_29_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_urem_11ns_6ns_11_15_1
tiled_conv_mux_43_16_1_1
tiled_conv_mul_mul_6ns_19ns_25_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_6ns_9_1_1
tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG
load_layer_params_from_DRAM_Pipeline_BIAS
load_layer_params_from_DRAM
conv_7x7_Pipeline_HEIGHT_WIDTH
conv_7x7
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1
tiled_conv
' expOnly='0'
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.11 sec.
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.compgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.24 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.8 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.63 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='tiled_conv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name conv_7x7
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mac_muladd_6ns_6ns_6ns_12_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_6ns_10ns_15_1_1
tiled_conv_mul_6ns_7ns_12_1_1
tiled_conv_mul_mul_16s_16s_29_1_1
tiled_conv_mac_muladd_16s_16s_29ns_29_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_urem_11ns_6ns_11_15_1
tiled_conv_mux_43_16_1_1
tiled_conv_mul_mul_6ns_19ns_25_1_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_6ns_9_1_1
tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG
load_layer_params_from_DRAM_Pipeline_BIAS
load_layer_params_from_DRAM
conv_7x7_Pipeline_HEIGHT_WIDTH
conv_7x7
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1
tiled_conv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM_Pipeline_BIAS.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/load_layer_params_from_DRAM.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7_Pipeline_HEIGHT_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/conv_7x7.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/8893Lab2/2023_Spring/Lab2/PartC_test/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME fm_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME fm DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME wt_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME wt DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST tiled_conv MODULE2INSTS {tiled_conv tiled_conv tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427 load_layer_params_from_DRAM grp_load_layer_params_from_DRAM_fu_440 load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170 load_layer_params_from_DRAM_Pipeline_BIAS grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191 conv_7x7 grp_conv_7x7_fu_465 conv_7x7_Pipeline_HEIGHT_WIDTH grp_conv_7x7_Pipeline_HEIGHT_WIDTH_fu_5587 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509} INST2MODULE {tiled_conv tiled_conv grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427 tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_load_layer_params_from_DRAM_fu_440 load_layer_params_from_DRAM grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170 load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191 load_layer_params_from_DRAM_Pipeline_BIAS grp_conv_7x7_fu_465 conv_7x7 grp_conv_7x7_Pipeline_HEIGHT_WIDTH_fu_5587 conv_7x7_Pipeline_HEIGHT_WIDTH grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1} INSTDATA {tiled_conv {DEPTH 1 CHILDREN {grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427 grp_load_layer_params_from_DRAM_fu_440 grp_conv_7x7_fu_465 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509}} grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427 {DEPTH 2 CHILDREN {}} grp_load_layer_params_from_DRAM_fu_440 {DEPTH 2 CHILDREN {grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170 grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191}} grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170 {DEPTH 3 CHILDREN {}} grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191 {DEPTH 3 CHILDREN {}} grp_conv_7x7_fu_465 {DEPTH 2 CHILDREN grp_conv_7x7_Pipeline_HEIGHT_WIDTH_fu_5587} grp_conv_7x7_Pipeline_HEIGHT_WIDTH_fu_5587 {DEPTH 3 CHILDREN {}} grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509 {DEPTH 2 CHILDREN {}}} MODULEDATA {tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_313_p2 SOURCE utils.cpp:39 VARIABLE add_ln39_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_2_fu_264_p2 SOURCE utils.cpp:34 VARIABLE add_ln34_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_330_p2 SOURCE utils.cpp:34 VARIABLE add_ln34 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_22ns_23_1_1_U1 SOURCE utils.cpp:34 VARIABLE mul_ln34 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_554_p2 SOURCE utils.cpp:34 VARIABLE add_ln34_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_373_p2 SOURCE utils.cpp:37 VARIABLE add_ln37 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_1_1_U2 SOURCE utils.cpp:47 VARIABLE mul_ln47 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_404_p2 SOURCE utils.cpp:39 VARIABLE add_ln39_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_12_1_1_U2 SOURCE utils.cpp:47 VARIABLE add_ln47 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_427_p2 SOURCE utils.cpp:46 VARIABLE add_ln46_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_437_p2 SOURCE utils.cpp:46 VARIABLE add_ln46 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_2_fu_562_p2 SOURCE utils.cpp:49 VARIABLE add_ln49_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_442_p2 SOURCE utils.cpp:42 VARIABLE add_ln42 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_282_p2 SOURCE utils.cpp:37 VARIABLE add_ln37_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_286_p2 SOURCE utils.cpp:73 VARIABLE add_ln73 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_389_p2 SOURCE utils.cpp:73 VARIABLE add_ln73_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln84_fu_425_p2 SOURCE utils.cpp:84 VARIABLE sub_ln84 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_446_p2 SOURCE utils.cpp:76 VARIABLE add_ln76 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_470_p2 SOURCE utils.cpp:84 VARIABLE add_ln84 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_492_p2 SOURCE utils.cpp:79 VARIABLE add_ln79 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_524_p2 SOURCE utils.cpp:82 VARIABLE add_ln82 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_334_p2 SOURCE utils.cpp:79 VARIABLE add_ln79_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_348_p2 SOURCE utils.cpp:76 VARIABLE add_ln76_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_layer_params_from_DRAM_Pipeline_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_221_p2 SOURCE utils.cpp:91 VARIABLE add_ln91 LOOP BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_layer_params_from_DRAM {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_10ns_15_1_1_U32 SOURCE utils.cpp:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_227_p2 SOURCE utils.cpp:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_264_p2 SOURCE utils.cpp:91 VARIABLE add_ln91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_7x7_Pipeline_HEIGHT_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next266_fu_8491_p2 SOURCE {} VARIABLE indvars_iv_next266 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_5_fu_8503_p2 SOURCE conv_7x7.cpp:35 VARIABLE add_ln35_5 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_14016_p2 SOURCE conv_7x7.cpp:35 VARIABLE add_ln35 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U49 SOURCE conv_7x7.cpp:35 VARIABLE empty_44 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U50 SOURCE conv_7x7.cpp:35 VARIABLE empty_46 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next266_mid1_fu_8609_p2 SOURCE {} VARIABLE indvars_iv_next266_mid1 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U51 SOURCE conv_7x7.cpp:35 VARIABLE empty_47 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_8684_p2 SOURCE conv_7x7.cpp:35 VARIABLE add_ln35_1 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U52 SOURCE conv_7x7.cpp:35 VARIABLE empty_48 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_2_fu_8752_p2 SOURCE conv_7x7.cpp:35 VARIABLE add_ln35_2 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U53 SOURCE conv_7x7.cpp:35 VARIABLE empty_49 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_3_fu_8945_p2 SOURCE conv_7x7.cpp:35 VARIABLE add_ln35_3 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U54 SOURCE conv_7x7.cpp:35 VARIABLE empty_50 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_4_fu_9148_p2 SOURCE conv_7x7.cpp:35 VARIABLE add_ln35_4 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U55 SOURCE conv_7x7.cpp:35 VARIABLE empty_51 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_8575_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_52 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_8767_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_53 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_9355_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_54 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_9710_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_55 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_10447_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_56 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_11071_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_57 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_11082_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_58 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_8597_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_61 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_8960_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_62 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_9366_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_63 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_10060_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_64 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_10458_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_65 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_11509_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_66 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_11688_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_67 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next256_fu_8630_p2 SOURCE conv_7x7.cpp:35 VARIABLE indvars_iv_next256 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_8639_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_68 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_8971_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_69 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_9451_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_70 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_10071_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_71 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_10576_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_72 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_11520_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_73 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_11692_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_74 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_8651_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_75 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_76_fu_8660_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_76 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_9163_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_77 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_9462_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_78 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_10189_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_79 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_10587_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_80 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_11696_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_81 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_11707_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_82 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_8699_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_83 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_8708_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_84 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_9174_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_85 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_9547_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_86 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_10200_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_87 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_88_fu_10705_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_88 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_11711_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_89 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_11722_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_90 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_8720_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_91 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_8729_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_92 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_9259_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_93 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_9558_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_94 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_10318_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_95 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_10716_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_96 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_11726_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_97 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_11730_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_98 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_8778_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_99 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_8787_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_100 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_9270_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_101 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_102_fu_9721_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_102 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_10329_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_103 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_11086_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_104 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_11734_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_105 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_11738_p2 SOURCE conv_7x7.cpp:35 VARIABLE empty_106 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_1_1_U56 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U60 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U60 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U61 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_1 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U61 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_1 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U62 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_2 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U62 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_2 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U63 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_3 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U63 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_3 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U64 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_4 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U64 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_4 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U65 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_5 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U65 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_5 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U66 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_6 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U66 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_6 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U74 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_7 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U74 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_7 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U75 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_8 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U75 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_8 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U78 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_9 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U78 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_9 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U79 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_10 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U79 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_10 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U82 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_11 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U82 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_11 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U83 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_12 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U83 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_12 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U86 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_13 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U86 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_13 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U87 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_14 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U87 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_14 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U90 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_15 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U90 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_15 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U91 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_16 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U91 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_16 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U98 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_17 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U98 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_17 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U99 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_18 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U99 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_18 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U117 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_19 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U117 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_19 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U118 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_20 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U118 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_20 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U123 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_21 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U123 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_21 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U124 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_22 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U124 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_22 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U129 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_23 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U129 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_23 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U130 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_24 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U130 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_24 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U135 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_25 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U135 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_25 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U136 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_26 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U136 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_26 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U141 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_27 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U141 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_27 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U142 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_28 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U142 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_28 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U147 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_29 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U147 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_29 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U148 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_30 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U148 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_30 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U167 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_31 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U167 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_31 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U168 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_32 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U168 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_32 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U191 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_33 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U191 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_33 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U192 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_34 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U192 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_34 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U200 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_35 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U200 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_35 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U201 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_36 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U201 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_36 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U208 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_37 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U208 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_37 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U209 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_38 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U209 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_38 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U216 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_39 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U216 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_39 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U217 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_40 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U217 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_40 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U224 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_41 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U224 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_41 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U225 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_42 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U225 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_42 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U232 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_43 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U232 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_43 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U233 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_44 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U233 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_44 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U240 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_45 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U240 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_45 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U241 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_46 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U241 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_46 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U248 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_47 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U248 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_47 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U249 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_48 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U249 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_48 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U250 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_49 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U250 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_49 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U251 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_50 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U251 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_50 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U252 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_51 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U252 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_51 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U253 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_52 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U253 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_52 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U254 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_53 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U254 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_53 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U255 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_54 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U255 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_54 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U256 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_55 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U256 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_55 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U257 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_56 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U257 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_56 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U258 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_57 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U258 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_57 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U259 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_58 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U259 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_58 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U260 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_59 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U260 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_59 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U261 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_60 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U261 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_60 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U262 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_61 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U262 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_61 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U263 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_62 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U263 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_62 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U264 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_63 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U264 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_63 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U265 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_64 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U265 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_64 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U266 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_65 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U266 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_65 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U267 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_66 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U267 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_66 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U268 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_67 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U268 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_67 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U269 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_68 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U269 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_68 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U270 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_69 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U270 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_69 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U271 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_70 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U271 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_70 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U272 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_71 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U272 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_71 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U273 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_72 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U273 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_72 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U274 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_73 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U274 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_73 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U275 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_74 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U275 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_74 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U276 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_75 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U276 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_75 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U277 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_76 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U277 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_76 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U278 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_77 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U278 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_77 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U279 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_78 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U279 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_78 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U280 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_79 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U280 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_79 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U281 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_80 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U281 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_80 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U282 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_81 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U282 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_81 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U283 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_82 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U283 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_82 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U284 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_83 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U284 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_83 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U285 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_84 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U285 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_84 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U286 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_85 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U286 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_85 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U287 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_86 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U287 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_86 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U288 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_87 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U288 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_87 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U289 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_88 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U289 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_88 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U290 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_89 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U290 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_89 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U291 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_90 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U291 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_90 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U292 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_91 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U292 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_91 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U293 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_92 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U293 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_92 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U294 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_93 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U294 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_93 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U295 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_94 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U295 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_94 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U296 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_95 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U296 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_95 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U297 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_96 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U297 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_96 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U298 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_97 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U298 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_97 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U299 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_98 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U299 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_98 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U300 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_99 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U300 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_99 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U301 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_100 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U301 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_100 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U302 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_101 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U302 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_101 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U303 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_102 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U303 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_102 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U304 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_103 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U304 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_103 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U305 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_104 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U305 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_104 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U306 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_105 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U306 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_105 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U307 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_106 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U307 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_106 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U308 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_107 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U308 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_107 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U309 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_108 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U309 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_108 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U310 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_109 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U310 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_109 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U311 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_110 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U311 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_110 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U312 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_111 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U312 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_111 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U313 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_112 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U313 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_112 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U314 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_113 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U314 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_113 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U315 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_114 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U315 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_114 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U316 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_115 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U316 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_115 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U317 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_116 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U317 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_116 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U318 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_117 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U318 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_117 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U319 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_118 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U319 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_118 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U320 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_119 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U320 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_119 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U321 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_120 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U321 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_120 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U322 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_121 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U322 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_121 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U323 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_122 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U323 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_122 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U324 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_123 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U324 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_123 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U325 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_124 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U325 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_124 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U326 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_125 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U326 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_125 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U327 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_126 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U327 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_126 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U328 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_127 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U328 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_127 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U329 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_128 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U329 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_128 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U330 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_129 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U330 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_129 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U331 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_130 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U331 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_130 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U332 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_131 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U332 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_131 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U333 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_132 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U333 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_132 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U334 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_133 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U334 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_133 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U335 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_134 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U335 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_134 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U336 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_135 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U336 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_135 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U337 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_136 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U337 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_136 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U338 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_137 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U338 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_137 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U339 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_138 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U339 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_138 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U340 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_139 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U340 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_139 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U341 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_140 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U341 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_140 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U342 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_141 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U342 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_141 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U343 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_142 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U343 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_142 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U344 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_143 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U344 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_143 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U345 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_144 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U345 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_144 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U346 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_145 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U346 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_145 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Y_buf_0_d0 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_1_1_U57 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_1 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U67 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_146 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U67 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_146 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U68 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_147 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U68 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_147 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U69 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_148 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U69 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_148 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U70 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_149 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U70 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_149 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U71 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_150 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U71 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_150 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U72 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_151 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U72 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_151 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U73 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_152 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U73 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_152 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U76 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_153 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U76 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_153 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U77 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_154 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U77 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_154 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U80 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_155 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U80 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_155 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U81 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_156 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U81 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_156 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U84 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_157 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U84 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_157 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U85 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_158 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U85 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_158 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U88 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_159 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U88 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_159 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U89 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_160 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U89 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_160 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U92 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_161 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U92 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_161 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U93 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_162 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U93 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_162 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U100 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_163 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U100 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_163 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U101 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_164 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U101 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_164 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U119 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_165 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U119 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_165 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U120 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_166 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U120 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_166 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U125 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_167 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U125 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_167 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U126 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_168 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U126 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_168 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U131 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_169 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U131 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_169 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U132 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_170 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U132 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_170 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U137 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_171 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U137 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_171 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U138 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_172 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U138 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_172 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U143 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_173 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U143 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_173 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U144 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_174 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U144 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_174 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U149 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_175 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U149 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_175 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U150 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_176 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U150 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_176 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U169 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_177 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U169 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_177 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U170 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_178 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U170 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_178 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U193 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_179 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U193 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_179 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U194 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_180 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U194 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_180 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U202 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_181 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U202 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_181 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U203 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_182 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U203 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_182 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U210 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_183 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U210 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_183 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U211 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_184 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U211 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_184 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U218 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_185 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U218 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_185 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U219 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_186 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U219 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_186 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U226 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_187 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U226 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_187 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U227 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_188 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U227 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_188 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U234 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_189 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U234 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_189 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U235 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_190 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U235 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_190 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U242 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_191 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U242 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_191 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U243 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_192 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U243 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_192 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U347 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_193 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U347 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_193 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U348 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_194 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U348 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_194 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U349 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_195 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U349 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_195 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U350 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_196 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U350 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_196 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U351 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_197 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U351 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_197 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U352 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_198 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U352 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_198 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U353 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_199 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U353 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_199 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U354 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_200 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U354 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_200 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U355 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_201 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U355 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_201 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U356 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_202 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U356 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_202 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U357 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_203 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U357 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_203 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U358 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_204 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U358 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_204 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U359 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_205 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U359 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_205 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U360 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_206 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U360 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_206 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U361 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_207 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U361 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_207 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U362 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_208 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U362 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_208 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U363 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_209 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U363 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_209 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U364 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_210 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U364 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_210 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U365 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_211 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U365 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_211 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U366 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_212 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U366 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_212 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U367 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_213 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U367 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_213 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U368 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_214 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U368 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_214 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U369 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_215 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U369 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_215 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U370 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_216 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U370 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_216 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U371 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_217 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U371 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_217 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U372 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_218 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U372 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_218 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U373 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_219 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U373 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_219 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U374 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_220 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U374 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_220 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U375 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_221 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U375 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_221 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U376 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_222 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U376 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_222 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U377 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_223 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U377 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_223 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U378 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_224 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U378 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_224 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U379 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_225 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U379 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_225 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U380 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_226 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U380 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_226 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U381 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_227 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U381 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_227 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U382 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_228 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U382 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_228 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U383 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_229 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U383 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_229 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U384 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_230 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U384 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_230 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U385 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_231 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U385 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_231 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U386 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_232 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U386 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_232 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U387 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_233 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U387 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_233 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U388 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_234 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U388 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_234 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U389 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_235 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U389 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_235 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U390 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_236 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U390 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_236 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U391 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_237 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U391 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_237 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U392 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_238 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U392 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_238 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U393 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_239 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U393 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_239 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U394 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_240 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U394 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_240 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U395 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_241 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U395 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_241 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U396 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_242 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U396 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_242 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U397 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_243 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U397 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_243 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U398 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_244 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U398 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_244 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U399 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_245 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U399 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_245 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U400 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_246 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U400 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_246 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U401 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_247 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U401 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_247 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U402 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_248 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U402 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_248 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U403 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_249 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U403 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_249 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U404 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_250 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U404 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_250 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U405 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_251 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U405 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_251 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U406 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_252 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U406 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_252 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U407 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_253 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U407 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_253 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U408 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_254 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U408 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_254 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U409 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_255 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U409 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_255 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U410 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_256 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U410 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_256 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U411 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_257 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U411 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_257 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U412 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_258 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U412 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_258 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U413 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_259 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U413 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_259 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U414 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_260 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U414 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_260 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U415 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_261 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U415 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_261 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U416 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_262 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U416 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_262 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U417 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_263 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U417 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_263 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U418 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_264 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U418 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_264 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U419 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_265 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U419 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_265 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U420 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_266 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U420 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_266 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U421 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_267 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U421 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_267 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U422 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_268 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U422 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_268 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U423 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_269 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U423 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_269 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U424 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_270 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U424 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_270 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U425 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_271 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U425 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_271 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U426 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_272 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U426 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_272 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U427 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_273 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U427 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_273 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U428 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_274 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U428 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_274 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U429 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_275 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U429 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_275 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U430 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_276 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U430 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_276 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U431 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_277 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U431 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_277 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U432 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_278 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U432 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_278 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U433 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_279 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U433 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_279 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U434 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_280 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U434 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_280 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U435 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_281 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U435 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_281 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U436 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_282 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U436 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_282 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U437 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_283 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U437 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_283 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U438 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_284 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U438 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_284 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U439 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_285 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U439 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_285 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U440 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_286 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U440 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_286 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U441 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_287 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U441 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_287 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U442 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_288 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U442 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_288 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U443 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_289 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U443 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_289 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U444 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_290 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U444 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_290 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U445 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_291 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U445 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_291 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Y_buf_1_d0 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_1_1_U58 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_2 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U94 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_292 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U94 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_292 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U95 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_293 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U95 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_293 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U96 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_294 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U96 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_294 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U97 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_295 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U97 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_295 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U102 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_296 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U102 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_296 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U103 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_297 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U103 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_297 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U104 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_298 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U104 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_298 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U105 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_299 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U105 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_299 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U106 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_300 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U106 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_300 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U107 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_301 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U107 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_301 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U108 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_302 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U108 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_302 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U109 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_303 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U109 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_303 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U110 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_304 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U110 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_304 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U111 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_305 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U111 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_305 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U112 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_306 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U112 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_306 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U113 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_307 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U113 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_307 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U114 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_308 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U114 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_308 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U115 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_309 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U115 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_309 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U116 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_310 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U116 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_310 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U121 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_311 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U121 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_311 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U122 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_312 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U122 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_312 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U127 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_313 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U127 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_313 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U128 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_314 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U128 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_314 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U133 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_315 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U133 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_315 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U134 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_316 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U134 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_316 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U139 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_317 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U139 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_317 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U140 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_318 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U140 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_318 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U145 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_319 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U145 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_319 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U146 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_320 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U146 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_320 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U151 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_321 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U151 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_321 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U152 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_322 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U152 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_322 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U171 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_323 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U171 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_323 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U172 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_324 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U172 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_324 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U195 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_325 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U195 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_325 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U196 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_326 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U196 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_326 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U204 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_327 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U204 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_327 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U205 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_328 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U205 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_328 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U212 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_329 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U212 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_329 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U213 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_330 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U213 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_330 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U220 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_331 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U220 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_331 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U221 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_332 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U221 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_332 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U228 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_333 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U228 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_333 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U229 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_334 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U229 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_334 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U236 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_335 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U236 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_335 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U237 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_336 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U237 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_336 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U244 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_337 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U244 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_337 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U245 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_338 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U245 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_338 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U446 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_339 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U446 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_339 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U447 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_340 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U447 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_340 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U448 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_341 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U448 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_341 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U449 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_342 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U449 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_342 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U450 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_343 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U450 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_343 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U451 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_344 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U451 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_344 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U452 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_345 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U452 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_345 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U453 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_346 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U453 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_346 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U454 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_347 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U454 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_347 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U455 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_348 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U455 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_348 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U456 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_349 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U456 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_349 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U457 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_350 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U457 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_350 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U458 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_351 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U458 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_351 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U459 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_352 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U459 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_352 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U460 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_353 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U460 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_353 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U461 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_354 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U461 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_354 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U462 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_355 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U462 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_355 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U463 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_356 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U463 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_356 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U464 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_357 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U464 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_357 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U465 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_358 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U465 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_358 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U466 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_359 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U466 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_359 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U467 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_360 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U467 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_360 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U468 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_361 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U468 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_361 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U469 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_362 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U469 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_362 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U470 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_363 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U470 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_363 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U471 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_364 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U471 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_364 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U472 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_365 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U472 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_365 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U473 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_366 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U473 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_366 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U474 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_367 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U474 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_367 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U475 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_368 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U475 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_368 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U476 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_369 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U476 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_369 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U477 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_370 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U477 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_370 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U478 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_371 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U478 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_371 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U479 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_372 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U479 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_372 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U480 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_373 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U480 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_373 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U481 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_374 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U481 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_374 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U482 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_375 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U482 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_375 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U483 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_376 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U483 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_376 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U484 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_377 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U484 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_377 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U485 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_378 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U485 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_378 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U486 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_379 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U486 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_379 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U487 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_380 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U487 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_380 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U488 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_381 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U488 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_381 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U489 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_382 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U489 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_382 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U490 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_383 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U490 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_383 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U491 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_384 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U491 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_384 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U492 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_385 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U492 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_385 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U493 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_386 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U493 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_386 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U494 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_387 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U494 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_387 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U495 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_388 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U495 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_388 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U496 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_389 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U496 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_389 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U497 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_390 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U497 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_390 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U498 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_391 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U498 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_391 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U499 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_392 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U499 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_392 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U500 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_393 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U500 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_393 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U501 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_394 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U501 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_394 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U502 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_395 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U502 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_395 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U503 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_396 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U503 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_396 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U504 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_397 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U504 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_397 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U505 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_398 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U505 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_398 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U506 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_399 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U506 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_399 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U507 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_400 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U507 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_400 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U508 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_401 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U508 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_401 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U509 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_402 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U509 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_402 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U510 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_403 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U510 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_403 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U511 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_404 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U511 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_404 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U512 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_405 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U512 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_405 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U513 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_406 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U513 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_406 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U514 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_407 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U514 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_407 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U515 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_408 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U515 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_408 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U516 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_409 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U516 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_409 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U517 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_410 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U517 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_410 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U518 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_411 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U518 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_411 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U519 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_412 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U519 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_412 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U520 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_413 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U520 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_413 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U521 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_414 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U521 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_414 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U522 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_415 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U522 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_415 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U523 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_416 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U523 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_416 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U524 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_417 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U524 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_417 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U525 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_418 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U525 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_418 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U526 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_419 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U526 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_419 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U527 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_420 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U527 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_420 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U528 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_421 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U528 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_421 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U529 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_422 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U529 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_422 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U530 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_423 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U530 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_423 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U531 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_424 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U531 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_424 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U532 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_425 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U532 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_425 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U533 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_426 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U533 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_426 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U534 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_427 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U534 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_427 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U535 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_428 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U535 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_428 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U536 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_429 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U536 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_429 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U537 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_430 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U537 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_430 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U538 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_431 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U538 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_431 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U539 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_432 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U539 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_432 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U540 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_433 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U540 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_433 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U541 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_434 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U541 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_434 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U542 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_435 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U542 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_435 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U543 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_436 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U543 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_436 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U544 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_437 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U544 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_437 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Y_buf_2_d0 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_2 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_1_1_U59 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_3 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U153 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_438 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U153 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_438 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U154 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_439 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U154 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_439 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U155 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_440 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U155 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_440 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U156 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_441 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U156 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_441 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U157 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_442 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U157 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_442 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U158 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_443 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U158 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_443 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U159 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_444 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U159 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_444 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U160 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_445 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U160 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_445 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U161 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_446 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U161 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_446 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U162 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_447 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U162 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_447 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U163 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_448 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U163 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_448 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U164 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_449 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U164 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_449 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U165 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_450 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U165 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_450 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U166 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_451 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U166 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_451 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U173 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_452 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U173 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_452 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U174 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_453 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U174 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_453 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U175 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_454 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U175 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_454 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U176 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_455 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U176 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_455 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U177 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_456 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U177 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_456 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U178 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_457 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U178 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_457 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U179 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_458 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U179 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_458 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U180 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_459 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U180 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_459 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U181 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_460 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U181 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_460 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U182 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_461 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U182 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_461 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U183 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_462 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U183 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_462 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U184 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_463 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U184 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_463 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U185 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_464 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U185 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_464 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U186 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_465 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U186 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_465 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U187 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_466 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U187 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_466 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U188 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_467 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U188 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_467 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U189 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_468 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U189 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_468 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U190 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_469 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U190 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_469 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U197 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_470 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U197 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_470 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U198 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_471 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U198 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_471 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U199 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_472 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U199 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_472 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U206 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_473 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U206 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_473 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U207 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_474 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U207 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_474 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U214 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_475 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U214 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_475 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U215 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_476 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U215 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_476 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U222 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_477 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U222 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_477 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U223 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_478 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U223 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_478 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U230 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_479 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U230 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_479 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U231 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_480 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U231 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_480 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U238 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_481 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U238 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_481 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U239 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_482 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U239 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_482 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U246 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_483 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U246 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_483 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U247 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_484 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U247 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_484 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U545 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_485 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U545 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_485 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U546 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_486 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U546 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_486 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U547 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_487 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U547 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_487 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U548 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_488 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U548 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_488 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U549 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_489 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U549 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_489 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U550 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_490 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U550 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_490 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U551 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_491 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U551 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_491 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U552 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_492 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U552 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_492 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U553 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_493 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U553 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_493 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U554 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_494 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U554 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_494 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U555 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_495 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U555 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_495 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U556 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_496 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U556 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_496 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U557 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_497 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U557 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_497 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U558 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_498 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U558 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_498 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U559 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_499 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U559 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_499 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U560 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_500 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U560 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_500 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U561 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_501 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U561 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_501 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U562 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_502 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U562 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_502 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U563 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_503 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U563 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_503 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U564 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_504 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U564 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_504 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U565 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_505 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U565 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_505 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U566 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_506 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U566 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_506 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U567 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_507 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U567 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_507 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U568 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_508 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U568 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_508 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U569 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_509 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U569 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_509 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U570 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_510 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U570 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_510 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U571 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_511 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U571 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_511 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U572 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_512 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U572 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_512 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U573 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_513 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U573 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_513 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U574 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_514 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U574 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_514 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U575 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_515 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U575 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_515 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U576 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_516 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U576 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_516 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U577 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_517 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U577 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_517 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U578 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_518 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U578 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_518 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U579 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_519 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U579 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_519 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U580 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_520 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U580 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_520 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U581 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_521 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U581 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_521 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U582 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_522 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U582 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_522 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U583 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_523 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U583 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_523 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U584 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_524 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U584 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_524 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U585 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_525 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U585 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_525 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U586 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_526 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U586 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_526 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U587 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_527 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U587 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_527 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U588 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_528 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U588 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_528 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U589 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_529 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U589 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_529 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U590 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_530 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U590 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_530 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U591 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_531 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U591 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_531 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U592 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_532 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U592 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_532 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U593 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_533 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U593 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_533 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U594 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_534 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U594 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_534 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U595 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_535 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U595 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_535 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U596 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_536 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U596 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_536 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U597 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_537 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U597 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_537 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U598 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_538 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U598 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_538 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U599 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_539 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U599 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_539 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U600 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_540 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U600 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_540 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U601 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_541 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U601 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_541 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U602 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_542 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U602 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_542 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U603 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_543 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U603 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_543 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U604 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_544 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U604 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_544 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U605 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_545 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U605 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_545 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U606 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_546 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U606 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_546 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U607 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_547 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U607 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_547 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U608 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_548 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U608 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_548 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U609 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_549 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U609 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_549 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U610 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_550 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U610 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_550 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U611 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_551 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U611 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_551 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U612 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_552 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U612 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_552 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U613 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_553 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U613 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_553 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U614 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_554 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U614 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_554 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U615 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_555 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U615 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_555 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U616 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_556 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U616 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_556 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U617 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_557 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U617 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_557 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U618 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_558 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U618 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_558 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U619 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_559 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U619 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_559 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U620 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_560 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U620 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_560 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U621 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_561 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U621 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_561 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U622 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_562 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U622 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_562 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U623 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_563 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U623 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_563 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U624 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_564 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U624 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_564 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U625 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_565 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U625 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_565 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U626 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_566 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U626 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_566 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U627 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_567 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U627 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_567 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U628 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_568 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U628 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_568 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U629 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_569 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U629 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_569 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U630 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_570 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U630 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_570 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U631 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_571 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U631 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_571 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U632 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_572 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U632 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_572 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U633 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_573 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U633 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_573 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U634 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_574 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U634 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_574 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U635 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_575 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U635 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_575 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U636 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_576 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U636 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_576 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U637 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_577 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U637 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_577 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U638 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_578 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U638 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_578 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U639 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_579 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U639 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_579 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U640 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_580 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U640 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_580 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U641 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_581 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U641 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_581 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U642 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_582 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U642 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_582 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U643 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393_583 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_1_1_U643 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE add_ln1393_583 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Y_buf_3_d0 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_3 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_12496_p2 SOURCE conv_7x7.cpp:38 VARIABLE add_ln38 LOOP HEIGHT_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 588 BRAM 0 URAM 0}} tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_350_p2 SOURCE utils.cpp:119 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_1_1_U1267 SOURCE utils.cpp:130 VARIABLE mul_ln130 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_496_p2 SOURCE utils.cpp:130 VARIABLE add_ln130 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_26_fu_504_p2 SOURCE utils.cpp:122 VARIABLE empty_26 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_3_fu_623_p2 SOURCE utils.cpp:130 VARIABLE add_ln130_3 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_332_p0 SOURCE utils.cpp:119 VARIABLE add_ln119_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_358_p2 SOURCE utils.cpp:119 VARIABLE add_ln119 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid163_fu_374_p2 SOURCE utils.cpp:119 VARIABLE p_mid163 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_1_1_U1268 SOURCE utils.cpp:130 VARIABLE mul_ln130_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_4_fu_543_p2 SOURCE utils.cpp:130 VARIABLE add_ln130_4 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_5_fu_633_p2 SOURCE utils.cpp:130 VARIABLE add_ln130_5 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_450_p2 SOURCE utils.cpp:122 VARIABLE add_ln122 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid150_fu_575_p2 SOURCE utils.cpp:122 VARIABLE p_mid150 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_8_fu_640_p2 SOURCE utils.cpp:130 VARIABLE add_ln130_8 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_477_p2 SOURCE utils.cpp:125 VARIABLE add_ln125 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_1_fu_390_p2 SOURCE utils.cpp:122 VARIABLE add_ln122_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_350_p2 SOURCE utils.cpp:119 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_1_1_U1288 SOURCE utils.cpp:130 VARIABLE mul_ln130_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_5_fu_496_p2 SOURCE utils.cpp:130 VARIABLE add_ln130_5 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_504_p2 SOURCE utils.cpp:122 VARIABLE empty_32 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_6_fu_623_p2 SOURCE utils.cpp:130 VARIABLE add_ln130_6 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_332_p0 SOURCE utils.cpp:119 VARIABLE add_ln119 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_358_p2 SOURCE utils.cpp:119 VARIABLE add_ln119_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1119_fu_374_p2 SOURCE utils.cpp:119 VARIABLE p_mid1119 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_1_1_U1289 SOURCE utils.cpp:130 VARIABLE mul_ln130 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_543_p2 SOURCE utils.cpp:130 VARIABLE add_ln130 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_9_fu_633_p2 SOURCE utils.cpp:130 VARIABLE add_ln130_9 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_1_fu_450_p2 SOURCE utils.cpp:122 VARIABLE add_ln122_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1106_fu_575_p2 SOURCE utils.cpp:122 VARIABLE p_mid1106 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_12_fu_640_p2 SOURCE utils.cpp:130 VARIABLE add_ln130_12 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_477_p2 SOURCE utils.cpp:125 VARIABLE add_ln125 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_390_p2 SOURCE utils.cpp:122 VARIABLE add_ln122 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} tiled_conv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv_in_buf_V_U SOURCE tiled_conv.cpp:34 VARIABLE conv_in_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv_in_buf_V_1_U SOURCE tiled_conv.cpp:34 VARIABLE conv_in_buf_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME conv_in_buf_V_2_U SOURCE tiled_conv.cpp:34 VARIABLE conv_in_buf_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_ping_V_U SOURCE tiled_conv.cpp:36 VARIABLE conv_wt_buf_ping_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_ping_V_1_U SOURCE tiled_conv.cpp:36 VARIABLE conv_wt_buf_ping_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_ping_V_2_U SOURCE tiled_conv.cpp:36 VARIABLE conv_wt_buf_ping_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_ping_V_3_U SOURCE tiled_conv.cpp:36 VARIABLE conv_wt_buf_ping_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_ping_V_4_U SOURCE tiled_conv.cpp:36 VARIABLE conv_wt_buf_ping_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_ping_V_5_U SOURCE tiled_conv.cpp:36 VARIABLE conv_wt_buf_ping_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_ping_V_6_U SOURCE tiled_conv.cpp:36 VARIABLE conv_wt_buf_ping_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_pong_V_U SOURCE tiled_conv.cpp:39 VARIABLE conv_wt_buf_pong_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_pong_V_1_U SOURCE tiled_conv.cpp:39 VARIABLE conv_wt_buf_pong_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_pong_V_2_U SOURCE tiled_conv.cpp:39 VARIABLE conv_wt_buf_pong_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_pong_V_3_U SOURCE tiled_conv.cpp:39 VARIABLE conv_wt_buf_pong_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_pong_V_4_U SOURCE tiled_conv.cpp:39 VARIABLE conv_wt_buf_pong_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_pong_V_5_U SOURCE tiled_conv.cpp:39 VARIABLE conv_wt_buf_pong_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_wt_buf_pong_V_6_U SOURCE tiled_conv.cpp:39 VARIABLE conv_wt_buf_pong_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_buf_V_U SOURCE tiled_conv.cpp:42 VARIABLE conv_out_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_buf_V_1_U SOURCE tiled_conv.cpp:42 VARIABLE conv_out_buf_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_buf_V_2_U SOURCE tiled_conv.cpp:42 VARIABLE conv_out_buf_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_buf_V_3_U SOURCE tiled_conv.cpp:42 VARIABLE conv_out_buf_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_680_p2 SOURCE utils.cpp:130 VARIABLE add_ln130 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_686_p2 SOURCE utils.cpp:46 VARIABLE add_ln46_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_706_p2 SOURCE tiled_conv.cpp:62 VARIABLE add_ln62_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_715_p2 SOURCE tiled_conv.cpp:62 VARIABLE add_ln62 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U1303 SOURCE utils.cpp:39 VARIABLE mul_ln39 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_3s_11_1_1_U1304 SOURCE utils.cpp:39 VARIABLE mul_ln39_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_3s_11_1_1_U1304 SOURCE utils.cpp:39 VARIABLE add_ln39 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_791_p2 SOURCE tiled_conv.cpp:65 VARIABLE add_ln65 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_1_fu_862_p2 SOURCE utils.cpp:130 VARIABLE add_ln130_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_876_p2 SOURCE utils.cpp:46 VARIABLE add_ln46 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_579_p2 SOURCE tiled_conv.cpp:114 VARIABLE add_ln114 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_579_p2 SOURCE tiled_conv.cpp:141 VARIABLE add_ln141 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_995_p2 SOURCE tiled_conv.cpp:75 VARIABLE add_ln75 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_1000_p2 SOURCE tiled_conv.cpp:65 VARIABLE add_ln65_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 594 BRAM 30 URAM 0}} conv_7x7 {AREA {DSP 588 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.129 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.06 MHz
Command     autosyn done; 42.34 sec.
Command   csynth_design done; 73.44 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63.8 seconds. CPU system time: 4.83 seconds. Elapsed time: 73.44 seconds; current allocated memory: 395.578 MB.
Execute   cleanup_all 
Command   cleanup_all done; 0.16 sec.
