0.6
2019.2
Nov  6 2019
21:57:16
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sim_1/new/tb.v,1636370454,verilog,,,,tb,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/ALU_stage.v,1636354164,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/decode_stage.v,,ALU;ALU_mux;ALU_stage;nextPC,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/decode_stage.v,1636367695,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/ex_mem.v,,bit_extend;control_unit;decode_stage;imm_sel_mux;in_register,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/ex_mem.v,1636356934,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/id_ex.v,,ex_mem,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/id_ex.v,1636354242,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/if_id.v,,id_ex,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/if_id.v,1636271569,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/inst_stage.v,,if_id,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/inst_stage.v,1636370436,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/main.v,,inst_stage;instruction_mem;new_PC,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/main.v,1636367692,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/mem_stage.v,,main,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/mem_stage.v,1636091253,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/mem_wb.v,,mem_stage,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/mem_wb.v,1636365279,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/wb_stage.v,,mem_wb,,,,,,,,
D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/wb_stage.v,1635523407,verilog,,D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sim_1/new/tb.v,,wb_stage,,,,,,,,
