-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "12/06/2016 17:06:36"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	p18240_top IS
    PORT (
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	VGA_R : OUT std_logic_vector(7 DOWNTO 0);
	VGA_G : OUT std_logic_vector(7 DOWNTO 0);
	VGA_B : OUT std_logic_vector(7 DOWNTO 0);
	VGA_BLANK_N : OUT std_logic;
	VGA_CLK : OUT std_logic;
	VGA_SYNC_N : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_HS : OUT std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	CLOCK_50 : IN std_logic
	);
END p18240_top;

-- Design Ports Information
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF p18240_top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \dp|alu_dp|Add3~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~16_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~16_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~20_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~22_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~24_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~28_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~31\ : std_logic;
SIGNAL \dp|alu_dp|Add6~31\ : std_logic;
SIGNAL \dp|alu_dp|Add1~31\ : std_logic;
SIGNAL \dp|alu_dp|Add2~31\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \dp|alu_dp|Add6~32_combout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~1_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~3_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~5_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~7_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~9_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~11_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~13_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~15_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~17_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~19_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~21_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~23_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~25_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~27_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~29_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan1~30_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~1\ : std_logic;
SIGNAL \dp|alu_dp|Add5~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~3\ : std_logic;
SIGNAL \dp|alu_dp|Add5~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~5\ : std_logic;
SIGNAL \dp|alu_dp|Add5~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~7\ : std_logic;
SIGNAL \dp|alu_dp|Add5~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~9\ : std_logic;
SIGNAL \dp|alu_dp|Add5~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~11\ : std_logic;
SIGNAL \dp|alu_dp|Add5~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~13\ : std_logic;
SIGNAL \dp|alu_dp|Add5~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~15\ : std_logic;
SIGNAL \dp|alu_dp|Add5~16_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~17\ : std_logic;
SIGNAL \dp|alu_dp|Add5~18_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~19\ : std_logic;
SIGNAL \dp|alu_dp|Add5~20_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~21\ : std_logic;
SIGNAL \dp|alu_dp|Add5~22_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~23\ : std_logic;
SIGNAL \dp|alu_dp|Add5~24_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~25\ : std_logic;
SIGNAL \dp|alu_dp|Add5~26_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~27\ : std_logic;
SIGNAL \dp|alu_dp|Add5~28_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~29\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~1_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~3_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~5_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~7_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~9_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~11_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~13_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~15_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~17_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~19_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~21_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~23_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~25_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~27_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~29_cout\ : std_logic;
SIGNAL \dp|alu_dp|LessThan0~30_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add5~30_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~32_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~32_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~32_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \cp|WideOr24~0_combout\ : std_logic;
SIGNAL \cp|WideOr24~1_combout\ : std_logic;
SIGNAL \cp|WideOr24~2_combout\ : std_logic;
SIGNAL \cp|WideOr24~3_combout\ : std_logic;
SIGNAL \cp|WideOr24~4_combout\ : std_logic;
SIGNAL \cp|WideOr24~5_combout\ : std_logic;
SIGNAL \cp|WideOr24~6_combout\ : std_logic;
SIGNAL \cp|WideOr24~7_combout\ : std_logic;
SIGNAL \cp|WideOr11~4_combout\ : std_logic;
SIGNAL \cp|WideOr9~3_combout\ : std_logic;
SIGNAL \cp|WideOr14~0_combout\ : std_logic;
SIGNAL \cp|WideOr14~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector4~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector4~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector6~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector6~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector6~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector10~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector10~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~2_combout\ : std_logic;
SIGNAL \cp|WideOr1~0_combout\ : std_logic;
SIGNAL \cp|WideOr3~2_combout\ : std_logic;
SIGNAL \cp|WideOr7~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector3~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector3~4_combout\ : std_logic;
SIGNAL \cp|WideOr5~5_combout\ : std_logic;
SIGNAL \cp|WideOr5~6_combout\ : std_logic;
SIGNAL \cp|WideOr5~8_combout\ : std_logic;
SIGNAL \cp|WideOr5~9_combout\ : std_logic;
SIGNAL \cp|WideOr5~10_combout\ : std_logic;
SIGNAL \cp|WideOr5~11_combout\ : std_logic;
SIGNAL \cp|WideOr5~12_combout\ : std_logic;
SIGNAL \cp|WideOr5~13_combout\ : std_logic;
SIGNAL \cp|WideOr5~14_combout\ : std_logic;
SIGNAL \cp|WideOr5~15_combout\ : std_logic;
SIGNAL \cp|WideOr5~16_combout\ : std_logic;
SIGNAL \cp|WideOr5~17_combout\ : std_logic;
SIGNAL \cp|WideOr5~18_combout\ : std_logic;
SIGNAL \cp|WideOr5~19_combout\ : std_logic;
SIGNAL \cp|WideOr5~20_combout\ : std_logic;
SIGNAL \cp|WideOr5~21_combout\ : std_logic;
SIGNAL \cp|WideOr5~22_combout\ : std_logic;
SIGNAL \cp|WideOr20~2_combout\ : std_logic;
SIGNAL \cp|WideOr20~6_combout\ : std_logic;
SIGNAL \cp|WideOr20~7_combout\ : std_logic;
SIGNAL \cp|WideOr20~8_combout\ : std_logic;
SIGNAL \cp|WideOr20~9_combout\ : std_logic;
SIGNAL \cp|WideOr20~10_combout\ : std_logic;
SIGNAL \cp|WideOr20~11_combout\ : std_logic;
SIGNAL \cp|WideOr20~12_combout\ : std_logic;
SIGNAL \cp|WideOr20~13_combout\ : std_logic;
SIGNAL \cp|WideOr20~14_combout\ : std_logic;
SIGNAL \cp|WideOr20~15_combout\ : std_logic;
SIGNAL \cp|WideOr20~16_combout\ : std_logic;
SIGNAL \cp|WideOr20~17_combout\ : std_logic;
SIGNAL \cp|WideOr20~18_combout\ : std_logic;
SIGNAL \cp|WideOr18~2_combout\ : std_logic;
SIGNAL \cp|WideOr18~3_combout\ : std_logic;
SIGNAL \cp|WideOr18~4_combout\ : std_logic;
SIGNAL \cp|WideOr18~5_combout\ : std_logic;
SIGNAL \cp|WideOr18~6_combout\ : std_logic;
SIGNAL \cp|WideOr18~7_combout\ : std_logic;
SIGNAL \cp|WideOr18~8_combout\ : std_logic;
SIGNAL \cp|WideOr18~9_combout\ : std_logic;
SIGNAL \cp|Equal4~28_combout\ : std_logic;
SIGNAL \cp|WideOr18~13_combout\ : std_logic;
SIGNAL \cp|WideOr16~2_combout\ : std_logic;
SIGNAL \cp|WideOr16~3_combout\ : std_logic;
SIGNAL \cp|WideOr16~4_combout\ : std_logic;
SIGNAL \cp|WideOr16~5_combout\ : std_logic;
SIGNAL \cp|WideOr16~6_combout\ : std_logic;
SIGNAL \cp|WideOr16~7_combout\ : std_logic;
SIGNAL \cp|WideOr16~8_combout\ : std_logic;
SIGNAL \cp|WideOr16~9_combout\ : std_logic;
SIGNAL \cp|WideOr16~10_combout\ : std_logic;
SIGNAL \cp|WideOr16~11_combout\ : std_logic;
SIGNAL \cp|WideOr16~12_combout\ : std_logic;
SIGNAL \cp|WideOr16~13_combout\ : std_logic;
SIGNAL \cp|WideOr16~14_combout\ : std_logic;
SIGNAL \cp|WideOr16~15_combout\ : std_logic;
SIGNAL \cp|WideOr16~16_combout\ : std_logic;
SIGNAL \cp|WideOr16~17_combout\ : std_logic;
SIGNAL \cp|WideOr16~18_combout\ : std_logic;
SIGNAL \cp|WideOr16~19_combout\ : std_logic;
SIGNAL \cp|WideOr16~20_combout\ : std_logic;
SIGNAL \cp|WideOr16~21_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~15_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~25_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector12~5_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[2]~3_combout\ : std_logic;
SIGNAL \mem|dmem|mem~13_q\ : std_logic;
SIGNAL \mem|dmem|data[12]~0_combout\ : std_logic;
SIGNAL \mem|dmem|mem~17_combout\ : std_logic;
SIGNAL \mem|dmem|mem~20_combout\ : std_logic;
SIGNAL \mem|smem|mem~13_q\ : std_logic;
SIGNAL \mem|smem|data[12]~1_combout\ : std_logic;
SIGNAL \mem|smem|mem~18_combout\ : std_logic;
SIGNAL \dp|c|bus[12]~1_combout\ : std_logic;
SIGNAL \mem|pmem|mem~18_combout\ : std_logic;
SIGNAL \mem|pmem|mem~20_combout\ : std_logic;
SIGNAL \mem|smem|mem~14_q\ : std_logic;
SIGNAL \mem|smem|data[13]~2_combout\ : std_logic;
SIGNAL \mem|smem|data[13]~3_combout\ : std_logic;
SIGNAL \mem|pmem|mem~14_q\ : std_logic;
SIGNAL \mem|pmem|data[13]~3_combout\ : std_logic;
SIGNAL \mem|pmem|data[13]~4_combout\ : std_logic;
SIGNAL \dp|c|bus[13]~5_combout\ : std_logic;
SIGNAL \mem|dmem|mem~15_q\ : std_logic;
SIGNAL \mem|dmem|data[14]~5_combout\ : std_logic;
SIGNAL \mem|smem|mem~15_q\ : std_logic;
SIGNAL \mem|smem|data[14]~4_combout\ : std_logic;
SIGNAL \mem|smem|data[14]~5_combout\ : std_logic;
SIGNAL \mem|pmem|mem~15_q\ : std_logic;
SIGNAL \mem|pmem|data[14]~5_combout\ : std_logic;
SIGNAL \mem|pmem|data[14]~6_combout\ : std_logic;
SIGNAL \dp|c|bus[14]~7_combout\ : std_logic;
SIGNAL \mem|dmem|mem~16_q\ : std_logic;
SIGNAL \mem|dmem|data[15]~7_combout\ : std_logic;
SIGNAL \mem|dmem|data[15]~8_combout\ : std_logic;
SIGNAL \dp|a|bus[8]~14_combout\ : std_logic;
SIGNAL \mem|dmem|mem~9_q\ : std_logic;
SIGNAL \mem|dmem|data[8]~9_combout\ : std_logic;
SIGNAL \mem|dmem|data[8]~10_combout\ : std_logic;
SIGNAL \dp|a|bus[8]~15_combout\ : std_logic;
SIGNAL \mem|pmem|mem~10_q\ : std_logic;
SIGNAL \mem|pmem|data[9]~11_combout\ : std_logic;
SIGNAL \mem|pmem|data[9]~12_combout\ : std_logic;
SIGNAL \dp|c|bus[9]~14_combout\ : std_logic;
SIGNAL \mem|smem|mem~11_q\ : std_logic;
SIGNAL \mem|smem|data[10]~10_combout\ : std_logic;
SIGNAL \dp|c|bus[10]~16_combout\ : std_logic;
SIGNAL \mem|smem|mem~12_q\ : std_logic;
SIGNAL \mem|smem|data[11]~11_combout\ : std_logic;
SIGNAL \dp|c|bus[11]~19_combout\ : std_logic;
SIGNAL \mem|pmem|mem~12_q\ : std_logic;
SIGNAL \mem|pmem|data[11]~15_combout\ : std_logic;
SIGNAL \mem|pmem|data[11]~16_combout\ : std_logic;
SIGNAL \dp|a|bus[4]~23_combout\ : std_logic;
SIGNAL \mem|pmem|mem~5_q\ : std_logic;
SIGNAL \mem|pmem|data[4]~17_combout\ : std_logic;
SIGNAL \mem|pmem|data[4]~18_combout\ : std_logic;
SIGNAL \dp|c|bus[4]~23_combout\ : std_logic;
SIGNAL \dp|a|bus[4]~24_combout\ : std_logic;
SIGNAL \mem|pmem|mem~6_q\ : std_logic;
SIGNAL \mem|pmem|data[5]~19_combout\ : std_logic;
SIGNAL \mem|pmem|mem~7_q\ : std_logic;
SIGNAL \mem|pmem|data[6]~21_combout\ : std_logic;
SIGNAL \mem|smem|mem~8_q\ : std_logic;
SIGNAL \mem|smem|data[7]~17_combout\ : std_logic;
SIGNAL \mem|pmem|mem~8_q\ : std_logic;
SIGNAL \mem|pmem|data[7]~23_combout\ : std_logic;
SIGNAL \mem|pmem|data[7]~24_combout\ : std_logic;
SIGNAL \mem|dmem|mem~1_q\ : std_logic;
SIGNAL \mem|dmem|data[0]~25_combout\ : std_logic;
SIGNAL \mem|dmem|data[0]~26_combout\ : std_logic;
SIGNAL \mem|smem|mem~1_q\ : std_logic;
SIGNAL \mem|smem|data[0]~18_combout\ : std_logic;
SIGNAL \mem|smem|data[0]~19_combout\ : std_logic;
SIGNAL \mem|pmem|mem~1_q\ : std_logic;
SIGNAL \mem|pmem|data[0]~25_combout\ : std_logic;
SIGNAL \mem|smem|mem~2_q\ : std_logic;
SIGNAL \mem|smem|data[1]~20_combout\ : std_logic;
SIGNAL \mem|pmem|mem~2_q\ : std_logic;
SIGNAL \mem|pmem|data[1]~27_combout\ : std_logic;
SIGNAL \mem|pmem|data[1]~28_combout\ : std_logic;
SIGNAL \dp|c|bus[1]~38_combout\ : std_logic;
SIGNAL \mem|smem|mem~4_q\ : std_logic;
SIGNAL \mem|smem|data[3]~23_combout\ : std_logic;
SIGNAL \mem|smem|data[3]~24_combout\ : std_logic;
SIGNAL \mem|pmem|mem~4_q\ : std_logic;
SIGNAL \mem|pmem|data[3]~31_combout\ : std_logic;
SIGNAL \mem|pmem|data[3]~32_combout\ : std_logic;
SIGNAL \dp|c|bus[3]~44_combout\ : std_logic;
SIGNAL \cp|Selector19~14_combout\ : std_logic;
SIGNAL \cp|Equal4~32_combout\ : std_logic;
SIGNAL \cp|Equal4~35_combout\ : std_logic;
SIGNAL \cp|Equal4~37_combout\ : std_logic;
SIGNAL \cp|Selector19~18_combout\ : std_logic;
SIGNAL \cp|Equal4~44_combout\ : std_logic;
SIGNAL \cp|Equal4~46_combout\ : std_logic;
SIGNAL \cp|WideOr42~0_combout\ : std_logic;
SIGNAL \cp|Selector21~5_combout\ : std_logic;
SIGNAL \cp|Selector21~6_combout\ : std_logic;
SIGNAL \cp|Selector21~7_combout\ : std_logic;
SIGNAL \cp|WideOr42~1_combout\ : std_logic;
SIGNAL \cp|WideOr42~2_combout\ : std_logic;
SIGNAL \cp|WideOr42~3_combout\ : std_logic;
SIGNAL \cp|WideOr42~4_combout\ : std_logic;
SIGNAL \cp|WideOr42~5_combout\ : std_logic;
SIGNAL \cp|Selector21~8_combout\ : std_logic;
SIGNAL \cp|WideOr42~6_combout\ : std_logic;
SIGNAL \cp|Selector21~9_combout\ : std_logic;
SIGNAL \cp|Selector21~10_combout\ : std_logic;
SIGNAL \cp|Selector21~11_combout\ : std_logic;
SIGNAL \cp|Selector22~1_combout\ : std_logic;
SIGNAL \cp|Selector22~2_combout\ : std_logic;
SIGNAL \cp|Selector22~3_combout\ : std_logic;
SIGNAL \cp|WideOr43~0_combout\ : std_logic;
SIGNAL \cp|Selector22~5_combout\ : std_logic;
SIGNAL \cp|WideOr43~1_combout\ : std_logic;
SIGNAL \cp|WideOr43~2_combout\ : std_logic;
SIGNAL \cp|WideOr43~3_combout\ : std_logic;
SIGNAL \cp|WideOr43~4_combout\ : std_logic;
SIGNAL \cp|WideOr43~5_combout\ : std_logic;
SIGNAL \cp|WideOr43~6_combout\ : std_logic;
SIGNAL \cp|Selector22~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~4_combout\ : std_logic;
SIGNAL \cp|WideOr22~7_combout\ : std_logic;
SIGNAL \cp|WideOr22~8_combout\ : std_logic;
SIGNAL \cp|WideOr22~9_combout\ : std_logic;
SIGNAL \cp|WideOr22~10_combout\ : std_logic;
SIGNAL \cp|WideOr22~11_combout\ : std_logic;
SIGNAL \cp|WideOr22~12_combout\ : std_logic;
SIGNAL \cp|WideOr22~13_combout\ : std_logic;
SIGNAL \cp|WideOr22~14_combout\ : std_logic;
SIGNAL \cp|WideOr22~15_combout\ : std_logic;
SIGNAL \cp|WideOr22~16_combout\ : std_logic;
SIGNAL \cp|WideOr22~17_combout\ : std_logic;
SIGNAL \cp|WideOr22~18_combout\ : std_logic;
SIGNAL \cp|WideOr22~19_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector16~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~26_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector16~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector16~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector16~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Equal16~0_combout\ : std_logic;
SIGNAL \cp|WideOr20~20_combout\ : std_logic;
SIGNAL \cp|WideOr18~18_combout\ : std_logic;
SIGNAL \cp|WideOr16~22_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector0~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~11_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector11~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector8~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~11_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector13~10_combout\ : std_logic;
SIGNAL \cp|Selector19~24_combout\ : std_logic;
SIGNAL \cp|Selector19~26_combout\ : std_logic;
SIGNAL \cp|Selector17~6_combout\ : std_logic;
SIGNAL \cp|Selector21~13_combout\ : std_logic;
SIGNAL \cp|WideOr22~22_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~32_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector16~6_combout\ : std_logic;
SIGNAL \cp|Selector19~27_combout\ : std_logic;
SIGNAL \cp|Selector14~28_combout\ : std_logic;
SIGNAL \cp|Selector14~7_combout\ : std_logic;
SIGNAL \cp|Selector14~10_combout\ : std_logic;
SIGNAL \cp|WideOr5~24_combout\ : std_logic;
SIGNAL \cp|WideOr5~25_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[37]~0_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \dp|condCodeReg|out[1]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg1|out[8]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[8]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg6|out[9]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[9]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg6|out[10]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \dp|instrReg|out[6]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg4|out[2]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \dp|pcReg|out[3]~feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem~9feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem~12feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem~8feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \VGA_R[0]~output_o\ : std_logic;
SIGNAL \VGA_R[1]~output_o\ : std_logic;
SIGNAL \VGA_R[2]~output_o\ : std_logic;
SIGNAL \VGA_R[3]~output_o\ : std_logic;
SIGNAL \VGA_R[4]~output_o\ : std_logic;
SIGNAL \VGA_R[5]~output_o\ : std_logic;
SIGNAL \VGA_R[6]~output_o\ : std_logic;
SIGNAL \VGA_R[7]~output_o\ : std_logic;
SIGNAL \VGA_G[0]~output_o\ : std_logic;
SIGNAL \VGA_G[1]~output_o\ : std_logic;
SIGNAL \VGA_G[2]~output_o\ : std_logic;
SIGNAL \VGA_G[3]~output_o\ : std_logic;
SIGNAL \VGA_G[4]~output_o\ : std_logic;
SIGNAL \VGA_G[5]~output_o\ : std_logic;
SIGNAL \VGA_G[6]~output_o\ : std_logic;
SIGNAL \VGA_G[7]~output_o\ : std_logic;
SIGNAL \VGA_B[0]~output_o\ : std_logic;
SIGNAL \VGA_B[1]~output_o\ : std_logic;
SIGNAL \VGA_B[2]~output_o\ : std_logic;
SIGNAL \VGA_B[3]~output_o\ : std_logic;
SIGNAL \VGA_B[4]~output_o\ : std_logic;
SIGNAL \VGA_B[5]~output_o\ : std_logic;
SIGNAL \VGA_B[6]~output_o\ : std_logic;
SIGNAL \VGA_B[7]~output_o\ : std_logic;
SIGNAL \VGA_BLANK_N~output_o\ : std_logic;
SIGNAL \VGA_CLK~output_o\ : std_logic;
SIGNAL \VGA_SYNC_N~output_o\ : std_logic;
SIGNAL \VGA_VS~output_o\ : std_logic;
SIGNAL \VGA_HS~output_o\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \cp|Equal4~20_combout\ : std_logic;
SIGNAL \cp|Equal4~52_combout\ : std_logic;
SIGNAL \cp|Equal4~18_combout\ : std_logic;
SIGNAL \cp|WideOr14~2_combout\ : std_logic;
SIGNAL \cp|Equal4~21_combout\ : std_logic;
SIGNAL \cp|Equal4~22_combout\ : std_logic;
SIGNAL \dp|pcReg|out[13]~feeder_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \cp|WideOr11~13_combout\ : std_logic;
SIGNAL \cp|WideOr20~3_combout\ : std_logic;
SIGNAL \cp|WideOr20~4_combout\ : std_logic;
SIGNAL \cp|WideOr20~5_combout\ : std_logic;
SIGNAL \cp|WideOr20~19_combout\ : std_logic;
SIGNAL \cp|WideOr26~1_combout\ : std_logic;
SIGNAL \cp|WideOr18~14_combout\ : std_logic;
SIGNAL \cp|WideOr18~15_combout\ : std_logic;
SIGNAL \cp|WideOr18~16_combout\ : std_logic;
SIGNAL \cp|WideOr18~10_combout\ : std_logic;
SIGNAL \cp|WideOr18~11_combout\ : std_logic;
SIGNAL \cp|WideOr18~12_combout\ : std_logic;
SIGNAL \cp|WideOr18~17_combout\ : std_logic;
SIGNAL \dp|reg_load_decoder|Decoder0~1_combout\ : std_logic;
SIGNAL \dp|reg_load_decoder|Decoder0~4_combout\ : std_logic;
SIGNAL \cp|Equal4~8_combout\ : std_logic;
SIGNAL \cp|Equal4~14_combout\ : std_logic;
SIGNAL \dp|regSelB[0]~0_combout\ : std_logic;
SIGNAL \cp|WideOr24~11_combout\ : std_logic;
SIGNAL \cp|WideOr24~8_combout\ : std_logic;
SIGNAL \cp|WideOr24~9_combout\ : std_logic;
SIGNAL \cp|WideOr24~10_combout\ : std_logic;
SIGNAL \cp|WideOr24~12_combout\ : std_logic;
SIGNAL \cp|WideOr24~13_combout\ : std_logic;
SIGNAL \cp|WideOr26~0_combout\ : std_logic;
SIGNAL \cp|WideOr26~2_combout\ : std_logic;
SIGNAL \cp|WideOr26~3_combout\ : std_logic;
SIGNAL \cp|WideOr26~4_combout\ : std_logic;
SIGNAL \cp|WideOr26~5_combout\ : std_logic;
SIGNAL \cp|WideOr26~6_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[8]~feeder_combout\ : std_logic;
SIGNAL \dp|reg_load_decoder|Decoder0~0_combout\ : std_logic;
SIGNAL \mem|pmem|data~0_combout\ : std_logic;
SIGNAL \cp|WideOr7~17_combout\ : std_logic;
SIGNAL \mem|dmem|mem~0feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem~0_q\ : std_logic;
SIGNAL \dp|reg_load_decoder|Decoder0~0_wirecell_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \cp|WideOr11~0_combout\ : std_logic;
SIGNAL \cp|WideOr11~14_combout\ : std_logic;
SIGNAL \cp|WideOr11~15_combout\ : std_logic;
SIGNAL \cp|WideOr11~1_combout\ : std_logic;
SIGNAL \cp|WideOr11~2_combout\ : std_logic;
SIGNAL \cp|Equal4~15_combout\ : std_logic;
SIGNAL \cp|WideOr11~10_combout\ : std_logic;
SIGNAL \cp|WideOr11~7_combout\ : std_logic;
SIGNAL \cp|WideOr11~8_combout\ : std_logic;
SIGNAL \cp|WideOr11~5_combout\ : std_logic;
SIGNAL \cp|WideOr11~3_combout\ : std_logic;
SIGNAL \cp|WideOr11~6_combout\ : std_logic;
SIGNAL \cp|WideOr11~9_combout\ : std_logic;
SIGNAL \cp|WideOr11~11_combout\ : std_logic;
SIGNAL \cp|WideOr11~12_combout\ : std_logic;
SIGNAL \cp|WideOr9~4_combout\ : std_logic;
SIGNAL \cp|WideOr9~5_combout\ : std_logic;
SIGNAL \cp|WideOr9~6_combout\ : std_logic;
SIGNAL \cp|WideOr9~1_combout\ : std_logic;
SIGNAL \cp|WideOr9~0_combout\ : std_logic;
SIGNAL \cp|Equal4~17_combout\ : std_logic;
SIGNAL \cp|WideOr9~2_combout\ : std_logic;
SIGNAL \cp|WideOr9~7_combout\ : std_logic;
SIGNAL \cp|Equal4~19_combout\ : std_logic;
SIGNAL \cp|WideOr9~10_combout\ : std_logic;
SIGNAL \cp|WideOr9~11_combout\ : std_logic;
SIGNAL \cp|WideOr9~8_combout\ : std_logic;
SIGNAL \cp|WideOr9~9_combout\ : std_logic;
SIGNAL \cp|WideOr9~13_combout\ : std_logic;
SIGNAL \cp|WideOr9~14_combout\ : std_logic;
SIGNAL \cp|WideOr9~12_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~2_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[8]~feeder_combout\ : std_logic;
SIGNAL \dp|reg_load_decoder|Decoder0~2_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[13]~feeder_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[12]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~4_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[11]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[2]~4_combout\ : std_logic;
SIGNAL \dp|rfile|reg3|out[11]~feeder_combout\ : std_logic;
SIGNAL \dp|regSelA[0]~0_combout\ : std_logic;
SIGNAL \dp|regSelA[0]~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[3]~0_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[3]~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[0]~5_combout\ : std_logic;
SIGNAL \dp|pcReg|out[1]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[1]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg6|out[1]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[6]~7_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector14~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector14~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg0|out[1]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector14~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector14~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector14~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector14~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector14~6_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \cp|WideOr3~9_combout\ : std_logic;
SIGNAL \cp|Equal4~23_combout\ : std_logic;
SIGNAL \cp|WideOr1~1_combout\ : std_logic;
SIGNAL \cp|WideOr1~2_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[0]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[4]~8_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector15~0_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector15~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[0]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[1]~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector15~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector15~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector15~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector15~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector15~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~28_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~27_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector15~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~29_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector15~1_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~31_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~30_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector15~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector15~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector15~4_combout\ : std_logic;
SIGNAL \dp|a|bus[0]~31_combout\ : std_logic;
SIGNAL \dp|a|bus[0]~32_combout\ : std_logic;
SIGNAL \dp|loadMDR_L~0_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[0]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~6_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~7_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~8_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~9_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector15~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~1\ : std_logic;
SIGNAL \dp|alu_dp|Add3~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~1\ : std_logic;
SIGNAL \dp|alu_dp|Add4~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~1\ : std_logic;
SIGNAL \dp|alu_dp|Add0~3\ : std_logic;
SIGNAL \dp|alu_dp|Add0~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector13~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector13~3_combout\ : std_logic;
SIGNAL \dp|pcReg|out[2]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[2]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg3|out[2]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector13~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector13~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~0_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[2]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector13~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector13~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector13~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector13~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector13~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~3\ : std_logic;
SIGNAL \dp|alu_dp|Add3~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~3\ : std_logic;
SIGNAL \dp|alu_dp|Add4~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector13~4_combout\ : std_logic;
SIGNAL \dp|rfile|reg6|out[2]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector13~0_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector13~1_combout\ : std_logic;
SIGNAL \dp|spReg|out[2]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector13~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector13~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector13~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector13~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector13~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector13~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~1\ : std_logic;
SIGNAL \dp|alu_dp|Add1~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~1\ : std_logic;
SIGNAL \dp|alu_dp|Add2~3\ : std_logic;
SIGNAL \dp|alu_dp|Add2~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector13~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector13~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector13~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector13~9_combout\ : std_logic;
SIGNAL \dp|reg_load_decoder|Decoder0~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~3_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[1]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg4|out[1]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector14~0_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector14~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[1]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector14~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector14~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector14~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector14~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector14~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~1\ : std_logic;
SIGNAL \dp|alu_dp|Add6~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~9_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~10_combout\ : std_logic;
SIGNAL \dp|regSelB[1]~1_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector4~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector4~5_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[11]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg6|out[11]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector4~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector4~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector4~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector4~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector4~8_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[0]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[1]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem~17_combout\ : std_logic;
SIGNAL \dp|pcReg|out[7]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg3|out[7]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector8~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector8~3_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[7]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[7]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector8~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector8~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector8~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector8~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector8~6_combout\ : std_logic;
SIGNAL \dp|rfile|reg3|out[6]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[6]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector9~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector9~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector9~6_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[6]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector9~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector9~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector9~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector9~8_combout\ : std_logic;
SIGNAL \dp|pcReg|out[4]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector11~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector11~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector11~4_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[4]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[4]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector11~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector11~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector11~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector11~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~3\ : std_logic;
SIGNAL \dp|alu_dp|Add6~5\ : std_logic;
SIGNAL \dp|alu_dp|Add6~7\ : std_logic;
SIGNAL \dp|alu_dp|Add6~9\ : std_logic;
SIGNAL \dp|alu_dp|Add6~11\ : std_logic;
SIGNAL \dp|alu_dp|Add6~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~5\ : std_logic;
SIGNAL \dp|alu_dp|Add0~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector12~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector12~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector12~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~5\ : std_logic;
SIGNAL \dp|alu_dp|Add3~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~5\ : std_logic;
SIGNAL \dp|alu_dp|Add4~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector12~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~3\ : std_logic;
SIGNAL \dp|alu_dp|Add1~5\ : std_logic;
SIGNAL \dp|alu_dp|Add1~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~5\ : std_logic;
SIGNAL \dp|alu_dp|Add2~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector12~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector12~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector12~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector12~9_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[3]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg4|out[3]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector12~0_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[3]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector12~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg3|out[3]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[3]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg1|out[3]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector12~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector12~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector12~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector12~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector12~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~7\ : std_logic;
SIGNAL \dp|alu_dp|Add1~9\ : std_logic;
SIGNAL \dp|alu_dp|Add1~11\ : std_logic;
SIGNAL \dp|alu_dp|Add1~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector9~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~7\ : std_logic;
SIGNAL \dp|alu_dp|Add2~9\ : std_logic;
SIGNAL \dp|alu_dp|Add2~11\ : std_logic;
SIGNAL \dp|alu_dp|Add2~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector9~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector9~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector9~8_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[4]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector11~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector11~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector11~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector11~0_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector11~1_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector11~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector11~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~7\ : std_logic;
SIGNAL \dp|alu_dp|Add3~9\ : std_logic;
SIGNAL \dp|alu_dp|Add3~11\ : std_logic;
SIGNAL \dp|alu_dp|Add3~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector9~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~7\ : std_logic;
SIGNAL \dp|alu_dp|Add0~9\ : std_logic;
SIGNAL \dp|alu_dp|Add0~11\ : std_logic;
SIGNAL \dp|alu_dp|Add0~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector9~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector9~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~7\ : std_logic;
SIGNAL \dp|alu_dp|Add4~9\ : std_logic;
SIGNAL \dp|alu_dp|Add4~11\ : std_logic;
SIGNAL \dp|alu_dp|Add4~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector9~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector9~9_combout\ : std_logic;
SIGNAL \mem|pmem|mem~21_combout\ : std_logic;
SIGNAL \mem|pmem|always0~0_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[2]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem~17_combout\ : std_logic;
SIGNAL \mem|pmem|mem~19_combout\ : std_logic;
SIGNAL \mem|pmem|mem~22_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|data[6]~22_combout\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \dp|c|bus[15]~8_combout\ : std_logic;
SIGNAL \dp|c|bus[15]~48_combout\ : std_logic;
SIGNAL \mem|smem|mem~16_q\ : std_logic;
SIGNAL \mem|smem|always0~0_combout\ : std_logic;
SIGNAL \mem|dmem|data~1_combout\ : std_logic;
SIGNAL \dp|c|bus[0]~34_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|data[0]~26_combout\ : std_logic;
SIGNAL \dp|c|bus[0]~35_combout\ : std_logic;
SIGNAL \dp|c|bus[0]~36_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[3]~feeder_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[4]~feeder_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[5]~feeder_combout\ : std_logic;
SIGNAL \dp|c|bus[1]~37_combout\ : std_logic;
SIGNAL \dp|drive_SW_L~0_combout\ : std_logic;
SIGNAL \dp|drive_SW_L~1_combout\ : std_logic;
SIGNAL \dp|drive_SW_L~2_combout\ : std_logic;
SIGNAL \mem|dmem|mem~23_combout\ : std_logic;
SIGNAL \mem|dmem|mem~2_q\ : std_logic;
SIGNAL \mem|dmem|mem~3_q\ : std_logic;
SIGNAL \mem|dmem|mem~4feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem~4_q\ : std_logic;
SIGNAL \mem|smem|mem~5_q\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \dp|a|bus[7]~29_combout\ : std_logic;
SIGNAL \dp|a|bus[7]~30_combout\ : std_logic;
SIGNAL \dp|c|bus[7]~32_combout\ : std_logic;
SIGNAL \mem|smem|mem~0feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem~0_q\ : std_logic;
SIGNAL \mem|smem|mem~9_q\ : std_logic;
SIGNAL \dp|a|bus[11]~21_combout\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem~21_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem~18_combout\ : std_logic;
SIGNAL \mem|dmem|mem~19_combout\ : std_logic;
SIGNAL \mem|dmem|mem~22_combout\ : std_logic;
SIGNAL \mem|dmem|data[12]~2_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem~13feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem~23_combout\ : std_logic;
SIGNAL \mem|pmem|mem~13_q\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \dp|from_SW|bus[14]~1_combout\ : std_logic;
SIGNAL \dp|a|bus[14]~7_combout\ : std_logic;
SIGNAL \dp|rfile|reg0|out[14]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~6_combout\ : std_logic;
SIGNAL \dp|pcReg|out[14]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~7_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[14]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg6|out[14]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~8_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector1~9_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~23\ : std_logic;
SIGNAL \dp|alu_dp|Add3~25\ : std_logic;
SIGNAL \dp|alu_dp|Add3~27\ : std_logic;
SIGNAL \dp|alu_dp|Add3~28_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~2_combout\ : std_logic;
SIGNAL \dp|rfile|reg4|out[14]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector1~2_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[14]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector1~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector1~4_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[14]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector1~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector1~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector1~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector1~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector4~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector4~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector4~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector4~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector4~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~13\ : std_logic;
SIGNAL \dp|alu_dp|Add0~15\ : std_logic;
SIGNAL \dp|alu_dp|Add0~17\ : std_logic;
SIGNAL \dp|alu_dp|Add0~19\ : std_logic;
SIGNAL \dp|alu_dp|Add0~21\ : std_logic;
SIGNAL \dp|alu_dp|Add0~23\ : std_logic;
SIGNAL \dp|alu_dp|Add0~25\ : std_logic;
SIGNAL \dp|alu_dp|Add0~27\ : std_logic;
SIGNAL \dp|alu_dp|Add0~28_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~1_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~24_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~20_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~13\ : std_logic;
SIGNAL \dp|alu_dp|Add3~15\ : std_logic;
SIGNAL \dp|alu_dp|Add3~17\ : std_logic;
SIGNAL \dp|alu_dp|Add3~18_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~13\ : std_logic;
SIGNAL \dp|alu_dp|Add4~15\ : std_logic;
SIGNAL \dp|alu_dp|Add4~17\ : std_logic;
SIGNAL \dp|alu_dp|Add4~19\ : std_logic;
SIGNAL \dp|alu_dp|Add4~21\ : std_logic;
SIGNAL \dp|alu_dp|Add4~23\ : std_logic;
SIGNAL \dp|alu_dp|Add4~25\ : std_logic;
SIGNAL \dp|alu_dp|Add4~27\ : std_logic;
SIGNAL \dp|alu_dp|Add4~28_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~3_combout\ : std_logic;
SIGNAL \dp|a|bus[14]~8_combout\ : std_logic;
SIGNAL \dp|a|bus[14]~9_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \mem|dmem|data[14]~6_combout\ : std_logic;
SIGNAL \dp|c|bus[14]~6_combout\ : std_logic;
SIGNAL \dp|c|bus[14]~47_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \mem|dmem|mem~14feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem~14_q\ : std_logic;
SIGNAL \mem|dmem|data[13]~3_combout\ : std_logic;
SIGNAL \mem|dmem|data[13]~4_combout\ : std_logic;
SIGNAL \dp|c|bus[13]~4_combout\ : std_logic;
SIGNAL \dp|c|bus[13]~46_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \mem|pmem|mem~0feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem~0_q\ : std_logic;
SIGNAL \mem|pmem|data[12]~1_combout\ : std_logic;
SIGNAL \mem|pmem|data[12]~2_combout\ : std_logic;
SIGNAL \dp|c|bus[12]~2_combout\ : std_logic;
SIGNAL \dp|c|bus[12]~3_combout\ : std_logic;
SIGNAL \dp|a|bus[12]~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector14~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~24_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector3~1_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector3~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~24_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector3~3_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[12]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector3~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector3~3_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[12]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector3~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector3~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector3~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector3~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector3~8_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector8~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector8~3_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[7]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector8~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector8~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector8~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector8~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector8~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~13\ : std_logic;
SIGNAL \dp|alu_dp|Add1~15\ : std_logic;
SIGNAL \dp|alu_dp|Add1~17\ : std_logic;
SIGNAL \dp|alu_dp|Add1~19\ : std_logic;
SIGNAL \dp|alu_dp|Add1~21\ : std_logic;
SIGNAL \dp|alu_dp|Add1~23\ : std_logic;
SIGNAL \dp|alu_dp|Add1~24_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~16_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~13\ : std_logic;
SIGNAL \dp|alu_dp|Add2~15\ : std_logic;
SIGNAL \dp|alu_dp|Add2~17\ : std_logic;
SIGNAL \dp|alu_dp|Add2~19\ : std_logic;
SIGNAL \dp|alu_dp|Add2~21\ : std_logic;
SIGNAL \dp|alu_dp|Add2~23\ : std_logic;
SIGNAL \dp|alu_dp|Add2~24_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector3~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector3~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector3~7_combout\ : std_logic;
SIGNAL \dp|a|bus[12]~1_combout\ : std_logic;
SIGNAL \dp|a|bus[12]~3_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[12]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector3~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector3~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector3~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector3~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector3~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector3~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector3~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector4~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~22_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~22_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector4~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector4~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector4~8_combout\ : std_logic;
SIGNAL \dp|a|bus[11]~20_combout\ : std_logic;
SIGNAL \dp|a|bus[11]~22_combout\ : std_logic;
SIGNAL \dp|c|bus[11]~20_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \mem|dmem|mem~12feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem~12_q\ : std_logic;
SIGNAL \mem|dmem|data[11]~15_combout\ : std_logic;
SIGNAL \mem|dmem|data[11]~16_combout\ : std_logic;
SIGNAL \dp|c|bus[11]~21_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \mem|smem|data[8]~8_combout\ : std_logic;
SIGNAL \dp|c|bus[8]~10_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem~9_q\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \mem|pmem|data[8]~9_combout\ : std_logic;
SIGNAL \mem|pmem|data[8]~10_combout\ : std_logic;
SIGNAL \dp|c|bus[8]~11_combout\ : std_logic;
SIGNAL \dp|c|bus[8]~12_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \mem|dmem|mem~8_q\ : std_logic;
SIGNAL \mem|dmem|data[7]~23_combout\ : std_logic;
SIGNAL \mem|dmem|data[7]~24_combout\ : std_logic;
SIGNAL \dp|c|bus[7]~31_combout\ : std_logic;
SIGNAL \dp|c|bus[7]~33_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \mem|smem|data[4]~12_combout\ : std_logic;
SIGNAL \dp|c|bus[4]~22_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem~5_q\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \mem|dmem|data[4]~17_combout\ : std_logic;
SIGNAL \mem|dmem|data[4]~18_combout\ : std_logic;
SIGNAL \dp|c|bus[4]~24_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \mem|dmem|data[3]~31_combout\ : std_logic;
SIGNAL \mem|dmem|data[3]~32_combout\ : std_logic;
SIGNAL \dp|c|bus[3]~43_combout\ : std_logic;
SIGNAL \dp|c|bus[3]~45_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \mem|dmem|data[2]~29_combout\ : std_logic;
SIGNAL \mem|dmem|data[2]~30_combout\ : std_logic;
SIGNAL \dp|c|bus[2]~40_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem~3_q\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \mem|pmem|data[2]~29_combout\ : std_logic;
SIGNAL \mem|pmem|data[2]~30_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem~3_q\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \mem|smem|data[2]~21_combout\ : std_logic;
SIGNAL \mem|smem|data[2]~22_combout\ : std_logic;
SIGNAL \dp|c|bus[2]~41_combout\ : std_logic;
SIGNAL \dp|c|bus[2]~42_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \mem|dmem|data[1]~27_combout\ : std_logic;
SIGNAL \mem|dmem|data[1]~28_combout\ : std_logic;
SIGNAL \dp|c|bus[1]~39_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \mem|smem|data[15]~6_combout\ : std_logic;
SIGNAL \mem|smem|data[15]~7_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \mem|pmem|mem~16_q\ : std_logic;
SIGNAL \mem|pmem|data[15]~7_combout\ : std_logic;
SIGNAL \mem|pmem|data[15]~8_combout\ : std_logic;
SIGNAL \dp|c|bus[15]~9_combout\ : std_logic;
SIGNAL \dp|a|bus[15]~10_combout\ : std_logic;
SIGNAL \dp|a|bus[15]~11_combout\ : std_logic;
SIGNAL \dp|from_SW|bus[13]~0_combout\ : std_logic;
SIGNAL \dp|a|bus[13]~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~13\ : std_logic;
SIGNAL \dp|alu_dp|Add6~15\ : std_logic;
SIGNAL \dp|alu_dp|Add6~17\ : std_logic;
SIGNAL \dp|alu_dp|Add6~19\ : std_logic;
SIGNAL \dp|alu_dp|Add6~21\ : std_logic;
SIGNAL \dp|alu_dp|Add6~23\ : std_logic;
SIGNAL \dp|alu_dp|Add6~25\ : std_logic;
SIGNAL \dp|alu_dp|Add6~26_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~25\ : std_logic;
SIGNAL \dp|alu_dp|Add1~26_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~25\ : std_logic;
SIGNAL \dp|alu_dp|Add2~26_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~8_combout\ : std_logic;
SIGNAL \dp|a|bus[13]~5_combout\ : std_logic;
SIGNAL \dp|a|bus[13]~6_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector2~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector2~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector2~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector2~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector2~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector2~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector2~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~27\ : std_logic;
SIGNAL \dp|alu_dp|Add6~29\ : std_logic;
SIGNAL \dp|alu_dp|Add6~30_combout\ : std_logic;
SIGNAL \dp|spReg|out[15]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg0|out[15]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector0~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector0~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector0~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector0~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector0~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector0~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~18_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~19_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~27\ : std_logic;
SIGNAL \dp|alu_dp|Add1~29\ : std_logic;
SIGNAL \dp|alu_dp|Add1~30_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~28_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~27\ : std_logic;
SIGNAL \dp|alu_dp|Add2~29\ : std_logic;
SIGNAL \dp|alu_dp|Add2~30_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~20_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~21_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~22_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~23_combout\ : std_logic;
SIGNAL \dp|a|bus[15]~12_combout\ : std_logic;
SIGNAL \dp|a|bus[15]~13_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector0~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~28_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector1~9_combout\ : std_logic;
SIGNAL \dp|memAddrReg|out[14]~feeder_combout\ : std_logic;
SIGNAL \mem|Equal2~0_combout\ : std_logic;
SIGNAL \mem|smem|mem~23_combout\ : std_logic;
SIGNAL \mem|smem|mem~7_q\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \mem|smem|data[6]~15_combout\ : std_logic;
SIGNAL \mem|smem|data[6]~16_combout\ : std_logic;
SIGNAL \dp|c|bus[6]~29_combout\ : std_logic;
SIGNAL \mem|dmem|mem~7_q\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \mem|dmem|data[6]~21_combout\ : std_logic;
SIGNAL \mem|dmem|data[6]~22_combout\ : std_logic;
SIGNAL \dp|c|bus[6]~28_combout\ : std_logic;
SIGNAL \dp|c|bus[6]~30_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \dp|a|bus[6]~27_combout\ : std_logic;
SIGNAL \dp|a|bus[6]~28_combout\ : std_logic;
SIGNAL \dp|rfile|reg6|out[6]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector9~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector9~1_combout\ : std_logic;
SIGNAL \dp|pcReg|out[6]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector9~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector9~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector9~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector9~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector9~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector8~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector8~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector8~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector8~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector8~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector8~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector8~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector8~9_combout\ : std_logic;
SIGNAL \mem|smem|mem~20_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem~19_combout\ : std_logic;
SIGNAL \mem|smem|mem~21_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem~22_combout\ : std_logic;
SIGNAL \mem|smem|mem~10_q\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \mem|smem|data[9]~9_combout\ : std_logic;
SIGNAL \dp|c|bus[9]~13_combout\ : std_logic;
SIGNAL \mem|dmem|mem~10_q\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \mem|dmem|data[9]~11_combout\ : std_logic;
SIGNAL \mem|dmem|data[9]~12_combout\ : std_logic;
SIGNAL \dp|c|bus[9]~15_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \dp|a|bus[9]~16_combout\ : std_logic;
SIGNAL \dp|a|bus[9]~17_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[9]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg3|out[9]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector6~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector6~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector6~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector6~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~19\ : std_logic;
SIGNAL \dp|alu_dp|Add3~21\ : std_logic;
SIGNAL \dp|alu_dp|Add3~22_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector4~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~22_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector4~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~22_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector4~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector4~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector4~9_combout\ : std_logic;
SIGNAL \dp|drive_SW_L~3_combout\ : std_logic;
SIGNAL \dp|drive_SW_L~4_combout\ : std_logic;
SIGNAL \dp|drive_SW_L~5_combout\ : std_logic;
SIGNAL \dp|a|bus[12]~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \dp|a|bus[3]~37_combout\ : std_logic;
SIGNAL \dp|a|bus[3]~38_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector12~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector12~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector12~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector12~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector12~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector12~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector12~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector11~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector11~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector11~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector11~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector11~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector11~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector11~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector11~9_combout\ : std_logic;
SIGNAL \dp|instrReg|out[4]~feeder_combout\ : std_logic;
SIGNAL \dp|regSelA[1]~2_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[5]~6_combout\ : std_logic;
SIGNAL \dp|rfile|reg4|out[8]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector7~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector7~1_combout\ : std_logic;
SIGNAL \dp|pcReg|out[8]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector7~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector7~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector7~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector7~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector7~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~18_combout\ : std_logic;
SIGNAL \dp|pcReg|out[9]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[9]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg4|out[9]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector6~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector6~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector6~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector6~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector6~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector6~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector6~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector6~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector6~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector6~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~18_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector6~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~18_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~18_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector6~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~18_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector6~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector6~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector6~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector6~9_combout\ : std_logic;
SIGNAL \mem|Equal0~0_combout\ : std_logic;
SIGNAL \mem|dmem|always0~0_combout\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \mem|dmem|mem~11feeder_combout\ : std_logic;
SIGNAL \mem|dmem|mem~11_q\ : std_logic;
SIGNAL \mem|dmem|data[10]~13_combout\ : std_logic;
SIGNAL \mem|dmem|data[10]~14_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem~24_combout\ : std_logic;
SIGNAL \mem|pmem|mem~11_q\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \mem|pmem|data[10]~13_combout\ : std_logic;
SIGNAL \mem|pmem|data[10]~14_combout\ : std_logic;
SIGNAL \dp|c|bus[10]~17_combout\ : std_logic;
SIGNAL \dp|c|bus[10]~18_combout\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \dp|a|bus[10]~18_combout\ : std_logic;
SIGNAL \dp|a|bus[10]~19_combout\ : std_logic;
SIGNAL \dp|spReg|out[10]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[10]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg4|out[10]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector5~0_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[10]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector5~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector5~2_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector5~3_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector5~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector5~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector5~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~20_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector5~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector5~3_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[10]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector5~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector5~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector5~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector5~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector5~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~11_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~20_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~20_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~20_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~9_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector5~10_combout\ : std_logic;
SIGNAL \mem|Equal2~1_combout\ : std_logic;
SIGNAL \mem|smem|data~0_combout\ : std_logic;
SIGNAL \dp|c|bus[12]~0_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|mem_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \mem|pmem|data[5]~20_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \mem|smem|mem~6_q\ : std_logic;
SIGNAL \mem|smem|data[5]~13_combout\ : std_logic;
SIGNAL \mem|smem|data[5]~14_combout\ : std_logic;
SIGNAL \dp|c|bus[5]~26_combout\ : std_logic;
SIGNAL \mem|dmem|mem~6_q\ : std_logic;
SIGNAL \mem|dmem|mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \mem|dmem|data[5]~19_combout\ : std_logic;
SIGNAL \mem|dmem|data[5]~20_combout\ : std_logic;
SIGNAL \dp|c|bus[5]~25_combout\ : std_logic;
SIGNAL \dp|c|bus[5]~27_combout\ : std_logic;
SIGNAL \dp|a|bus[5]~25_combout\ : std_logic;
SIGNAL \dp|a|bus[5]~26_combout\ : std_logic;
SIGNAL \dp|pcReg|out[5]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[5]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg5|out[5]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg6|out[5]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector10~0_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector10~1_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector10~4_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector10~5_combout\ : std_logic;
SIGNAL \dp|MuxA|Selector10~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~10_combout\ : std_logic;
SIGNAL \dp|rfile|reg3|out[5]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector10~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector10~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector10~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector10~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector10~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector10~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector10~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector10~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector10~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector10~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector10~4_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add6~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add1~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector10~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector10~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector10~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector10~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector10~9_combout\ : std_logic;
SIGNAL \dp|instrReg|out[3]~feeder_combout\ : std_logic;
SIGNAL \dp|regSelA[2]~3_combout\ : std_logic;
SIGNAL \dp|rfile|reg_en_decoder|out[7]~9_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector2~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector2~3_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[13]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector2~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector2~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector2~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector2~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector2~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~26_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~26_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~26_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~0_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~1_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector2~9_combout\ : std_logic;
SIGNAL \cp|Equal4~50_combout\ : std_logic;
SIGNAL \cp|Equal4~26_combout\ : std_logic;
SIGNAL \cp|Selector16~1_combout\ : std_logic;
SIGNAL \cp|Equal4~36_combout\ : std_logic;
SIGNAL \cp|Selector16~0_combout\ : std_logic;
SIGNAL \cp|Selector19~23_combout\ : std_logic;
SIGNAL \cp|Equal4~45_combout\ : std_logic;
SIGNAL \cp|Equal4~42_combout\ : std_logic;
SIGNAL \cp|Equal4~41_combout\ : std_logic;
SIGNAL \cp|Selector18~2_combout\ : std_logic;
SIGNAL \cp|Selector16~2_combout\ : std_logic;
SIGNAL \cp|Selector16~3_combout\ : std_logic;
SIGNAL \cp|Selector15~2_combout\ : std_logic;
SIGNAL \cp|Equal4~16_combout\ : std_logic;
SIGNAL \cp|Selector19~25_combout\ : std_logic;
SIGNAL \cp|Equal4~48_combout\ : std_logic;
SIGNAL \dp|instrReg|out[11]~feeder_combout\ : std_logic;
SIGNAL \cp|Selector17~4_combout\ : std_logic;
SIGNAL \cp|Selector17~5_combout\ : std_logic;
SIGNAL \cp|Equal4~9_combout\ : std_logic;
SIGNAL \cp|Equal4~33_combout\ : std_logic;
SIGNAL \cp|Selector15~0_combout\ : std_logic;
SIGNAL \cp|Selector15~1_combout\ : std_logic;
SIGNAL \cp|Equal4~38_combout\ : std_logic;
SIGNAL \cp|Selector17~2_combout\ : std_logic;
SIGNAL \cp|Selector17~7_combout\ : std_logic;
SIGNAL \cp|Selector17~8_combout\ : std_logic;
SIGNAL \cp|Equal4~49_combout\ : std_logic;
SIGNAL \cp|WideOr7~19_combout\ : std_logic;
SIGNAL \cp|WideOr7~8_combout\ : std_logic;
SIGNAL \cp|WideOr7~7_combout\ : std_logic;
SIGNAL \cp|WideOr7~6_combout\ : std_logic;
SIGNAL \cp|WideOr7~10_combout\ : std_logic;
SIGNAL \cp|WideOr7~9_combout\ : std_logic;
SIGNAL \cp|WideOr7~12_combout\ : std_logic;
SIGNAL \cp|WideOr7~11_combout\ : std_logic;
SIGNAL \cp|WideOr7~13_combout\ : std_logic;
SIGNAL \cp|WideOr7~5_combout\ : std_logic;
SIGNAL \cp|WideOr7~18_combout\ : std_logic;
SIGNAL \cp|WideOr7~15_combout\ : std_logic;
SIGNAL \cp|WideOr7~16_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~13_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~29\ : std_logic;
SIGNAL \dp|alu_dp|Add3~30_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~16_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~29\ : std_logic;
SIGNAL \dp|alu_dp|Add4~30_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~17_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~24_combout\ : std_logic;
SIGNAL \dp|alu_dp|Equal16~1_combout\ : std_logic;
SIGNAL \dp|alu_dp|Equal16~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Equal16~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Equal16~4_combout\ : std_logic;
SIGNAL \cp|WideOr22~20_combout\ : std_logic;
SIGNAL \cp|WideOr22~23_combout\ : std_logic;
SIGNAL \cp|WideOr22~21_combout\ : std_logic;
SIGNAL \dp|instrReg|out[7]~feeder_combout\ : std_logic;
SIGNAL \cp|Selector21~3_combout\ : std_logic;
SIGNAL \cp|Selector21~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~5_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector0~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector0~5_combout\ : std_logic;
SIGNAL \dp|rfile|reg7|out[15]~feeder_combout\ : std_logic;
SIGNAL \dp|rfile|reg4|out[15]~feeder_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector0~2_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector0~3_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector0~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector0~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~9_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~10_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~11_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add0~29\ : std_logic;
SIGNAL \dp|alu_dp|Add0~30_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~14_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~2_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~3_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector17~13_combout\ : std_logic;
SIGNAL \cp|Equal4~27_combout\ : std_logic;
SIGNAL \cp|Equal4~47_combout\ : std_logic;
SIGNAL \cp|Selector21~2_combout\ : std_logic;
SIGNAL \cp|Selector21~12_combout\ : std_logic;
SIGNAL \cp|WideOr22~6_combout\ : std_logic;
SIGNAL \cp|Equal4~10_combout\ : std_logic;
SIGNAL \cp|Selector19~15_combout\ : std_logic;
SIGNAL \cp|Equal4~25_combout\ : std_logic;
SIGNAL \cp|Equal4~34_combout\ : std_logic;
SIGNAL \cp|Selector19~16_combout\ : std_logic;
SIGNAL \cp|Selector19~19_combout\ : std_logic;
SIGNAL \cp|Equal4~39_combout\ : std_logic;
SIGNAL \cp|Equal4~11_combout\ : std_logic;
SIGNAL \cp|Selector19~20_combout\ : std_logic;
SIGNAL \cp|Selector19~21_combout\ : std_logic;
SIGNAL \cp|Selector19~17_combout\ : std_logic;
SIGNAL \cp|Selector19~22_combout\ : std_logic;
SIGNAL \cp|Equal4~51_combout\ : std_logic;
SIGNAL \cp|Selector22~0_combout\ : std_logic;
SIGNAL \cp|Selector22~4_combout\ : std_logic;
SIGNAL \cp|Selector22~6_combout\ : std_logic;
SIGNAL \cp|Selector22~8_combout\ : std_logic;
SIGNAL \cp|Selector22~9_combout\ : std_logic;
SIGNAL \cp|Equal4~29_combout\ : std_logic;
SIGNAL \cp|Equal4~30_combout\ : std_logic;
SIGNAL \cp|Selector16~4_combout\ : std_logic;
SIGNAL \cp|Equal4~31_combout\ : std_logic;
SIGNAL \cp|Selector17~3_combout\ : std_logic;
SIGNAL \cp|Selector18~0_combout\ : std_logic;
SIGNAL \cp|Selector14~23_combout\ : std_logic;
SIGNAL \cp|Selector18~1_combout\ : std_logic;
SIGNAL \cp|Selector18~3_combout\ : std_logic;
SIGNAL \cp|Selector18~4_combout\ : std_logic;
SIGNAL \cp|Selector18~5_combout\ : std_logic;
SIGNAL \cp|Equal4~12_combout\ : std_logic;
SIGNAL \cp|Selector14~27_combout\ : std_logic;
SIGNAL \dp|instrReg|out[14]~feeder_combout\ : std_logic;
SIGNAL \cp|Selector14~24_combout\ : std_logic;
SIGNAL \cp|Selector14~25_combout\ : std_logic;
SIGNAL \cp|Equal4~40_combout\ : std_logic;
SIGNAL \cp|Selector14~26_combout\ : std_logic;
SIGNAL \cp|WideOr3~0_combout\ : std_logic;
SIGNAL \cp|WideOr7~4_combout\ : std_logic;
SIGNAL \cp|WideOr3~1_combout\ : std_logic;
SIGNAL \cp|Equal4~24_combout\ : std_logic;
SIGNAL \cp|WideOr3~3_combout\ : std_logic;
SIGNAL \cp|WideOr3~4_combout\ : std_logic;
SIGNAL \cp|WideOr3~5_combout\ : std_logic;
SIGNAL \cp|WideOr3~6_combout\ : std_logic;
SIGNAL \cp|WideOr3~7_combout\ : std_logic;
SIGNAL \cp|WideOr3~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector0~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add3~16_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add4~16_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~4_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~6_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~7_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~8_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~9_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~10_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~11_combout\ : std_logic;
SIGNAL \dp|MuxB|Selector7~12_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~5_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~6_combout\ : std_logic;
SIGNAL \dp|alu_dp|Add2~16_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~7_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~8_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~9_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector7~10_combout\ : std_logic;
SIGNAL \dp|instrReg|out[8]~feeder_combout\ : std_logic;
SIGNAL \cp|Selector20~3_combout\ : std_logic;
SIGNAL \cp|Selector20~5_combout\ : std_logic;
SIGNAL \cp|Equal4~43_combout\ : std_logic;
SIGNAL \cp|Selector20~2_combout\ : std_logic;
SIGNAL \cp|Selector20~4_combout\ : std_logic;
SIGNAL \cp|Equal4~13_combout\ : std_logic;
SIGNAL \cp|nextState[9]~0_combout\ : std_logic;
SIGNAL \cp|WideOr5~4_combout\ : std_logic;
SIGNAL \cp|WideOr5~7_combout\ : std_logic;
SIGNAL \cp|WideOr5~23_combout\ : std_logic;
SIGNAL \dp|alu_dp|Selector3~8_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \dp|rfile|reg1|out[12]~feeder_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \dp|pcReg|out[15]~feeder_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \ssc|ssd7|h2ss|WideOr6~0_combout\ : std_logic;
SIGNAL \ssc|ssd7|h2ss|WideOr5~0_combout\ : std_logic;
SIGNAL \ssc|ssd7|h2ss|WideOr4~0_combout\ : std_logic;
SIGNAL \ssc|ssd7|h2ss|WideOr3~0_combout\ : std_logic;
SIGNAL \ssc|ssd7|h2ss|WideOr2~0_combout\ : std_logic;
SIGNAL \ssc|ssd7|h2ss|WideOr1~0_combout\ : std_logic;
SIGNAL \ssc|ssd7|h2ss|WideOr0~0_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \ssc|ssd6|h2ss|WideOr6~0_combout\ : std_logic;
SIGNAL \ssc|ssd6|h2ss|WideOr5~0_combout\ : std_logic;
SIGNAL \ssc|ssd6|h2ss|WideOr4~0_combout\ : std_logic;
SIGNAL \ssc|ssd6|h2ss|WideOr3~0_combout\ : std_logic;
SIGNAL \ssc|ssd6|h2ss|WideOr2~0_combout\ : std_logic;
SIGNAL \ssc|ssd6|h2ss|WideOr1~0_combout\ : std_logic;
SIGNAL \ssc|ssd6|h2ss|WideOr0~0_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg1|out[4]~feeder_combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \ssc|ssd5|h2ss|WideOr6~0_combout\ : std_logic;
SIGNAL \ssc|ssd5|h2ss|WideOr5~0_combout\ : std_logic;
SIGNAL \ssc|ssd5|h2ss|WideOr4~0_combout\ : std_logic;
SIGNAL \ssc|ssd5|h2ss|WideOr3~0_combout\ : std_logic;
SIGNAL \ssc|ssd5|h2ss|WideOr2~0_combout\ : std_logic;
SIGNAL \ssc|ssd5|h2ss|WideOr1~0_combout\ : std_logic;
SIGNAL \ssc|ssd5|h2ss|WideOr0~0_combout\ : std_logic;
SIGNAL \dp|rfile|reg1|out[1]~feeder_combout\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg1|out[2]~feeder_combout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \ssc|ssd4|h2ss|WideOr6~0_combout\ : std_logic;
SIGNAL \ssc|ssd4|h2ss|WideOr5~0_combout\ : std_logic;
SIGNAL \ssc|ssd4|h2ss|WideOr4~0_combout\ : std_logic;
SIGNAL \ssc|ssd4|h2ss|WideOr3~0_combout\ : std_logic;
SIGNAL \ssc|ssd4|h2ss|WideOr2~0_combout\ : std_logic;
SIGNAL \ssc|ssd4|h2ss|WideOr1~0_combout\ : std_logic;
SIGNAL \ssc|ssd4|h2ss|WideOr0~0_combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \ssc|ssd3|h2ss|WideOr6~0_combout\ : std_logic;
SIGNAL \ssc|ssd3|h2ss|WideOr5~0_combout\ : std_logic;
SIGNAL \ssc|ssd3|h2ss|WideOr4~0_combout\ : std_logic;
SIGNAL \ssc|ssd3|h2ss|WideOr3~0_combout\ : std_logic;
SIGNAL \ssc|ssd3|h2ss|WideOr2~0_combout\ : std_logic;
SIGNAL \ssc|ssd3|h2ss|WideOr1~0_combout\ : std_logic;
SIGNAL \ssc|ssd3|h2ss|WideOr0~0_combout\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[8]~feeder_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \ssc|ssd2|h2ss|WideOr6~0_combout\ : std_logic;
SIGNAL \ssc|ssd2|h2ss|WideOr5~0_combout\ : std_logic;
SIGNAL \ssc|ssd2|h2ss|WideOr4~0_combout\ : std_logic;
SIGNAL \ssc|ssd2|h2ss|WideOr3~0_combout\ : std_logic;
SIGNAL \ssc|ssd2|h2ss|WideOr2~0_combout\ : std_logic;
SIGNAL \ssc|ssd2|h2ss|WideOr1~0_combout\ : std_logic;
SIGNAL \ssc|ssd2|h2ss|WideOr0~0_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \dp|rfile|reg2|out[5]~feeder_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \ssc|ssd1|h2ss|WideOr6~0_combout\ : std_logic;
SIGNAL \ssc|ssd1|h2ss|WideOr5~0_combout\ : std_logic;
SIGNAL \ssc|ssd1|h2ss|WideOr4~0_combout\ : std_logic;
SIGNAL \ssc|ssd1|h2ss|WideOr3~0_combout\ : std_logic;
SIGNAL \ssc|ssd1|h2ss|WideOr2~0_combout\ : std_logic;
SIGNAL \ssc|ssd1|h2ss|WideOr1~0_combout\ : std_logic;
SIGNAL \ssc|ssd1|h2ss|WideOr0~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \dp|a|bus[2]~35_combout\ : std_logic;
SIGNAL \dp|a|bus[2]~36_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \dp|a|bus[1]~33_combout\ : std_logic;
SIGNAL \dp|a|bus[1]~34_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \dp|instrReg|out[0]~feeder_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \ssc|ssd0|h2ss|WideOr6~0_combout\ : std_logic;
SIGNAL \ssc|ssd0|h2ss|WideOr5~0_combout\ : std_logic;
SIGNAL \ssc|ssd0|h2ss|WideOr4~0_combout\ : std_logic;
SIGNAL \ssc|ssd0|h2ss|WideOr3~0_combout\ : std_logic;
SIGNAL \ssc|ssd0|h2ss|WideOr2~0_combout\ : std_logic;
SIGNAL \ssc|ssd0|h2ss|WideOr1~0_combout\ : std_logic;
SIGNAL \ssc|ssd0|h2ss|WideOr0~0_combout\ : std_logic;
SIGNAL \mem|smem|mem_rtl_0_bypass\ : std_logic_vector(0 TO 32);
SIGNAL \mem|dmem|mem_rtl_0_bypass\ : std_logic_vector(0 TO 32);
SIGNAL \mem|pmem|mem_rtl_0_bypass\ : std_logic_vector(0 TO 48);
SIGNAL \dp|rfile|reg1|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|rfile|reg2|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|rfile|reg3|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|rfile|reg4|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|rfile|reg5|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|rfile|reg6|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|rfile|reg7|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|pcReg|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|memDataReg|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|memAddrReg|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|instrReg|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|spReg|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cp|currState\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dp|rfile|reg0|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dp|condCodeReg|out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dp|reg_load_decoder|ALT_INV_Decoder0~0_wirecell_combout\ : std_logic;
SIGNAL \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \ssc|ssd0|h2ss|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ssc|ssd1|h2ss|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ssc|ssd2|h2ss|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ssc|ssd3|h2ss|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ssc|ssd4|h2ss|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ssc|ssd5|h2ss|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ssc|ssd6|h2ss|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ssc|ssd7|h2ss|ALT_INV_WideOr0~0_combout\ : std_logic;

BEGIN

HEX7 <= ww_HEX7;
HEX6 <= ww_HEX6;
HEX5 <= ww_HEX5;
HEX4 <= ww_HEX4;
HEX3 <= ww_HEX3;
HEX2 <= ww_HEX2;
HEX1 <= ww_HEX1;
HEX0 <= ww_HEX0;
LEDR <= ww_LEDR;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_CLK <= ww_VGA_CLK;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_VS <= ww_VGA_VS;
VGA_HS <= ww_VGA_HS;
ww_KEY <= KEY;
ww_SW <= SW;
ww_CLOCK_50 <= CLOCK_50;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \dp|c|bus[15]~48_combout\ & \dp|c|bus[14]~47_combout\ & 
\dp|c|bus[13]~46_combout\ & \dp|c|bus[12]~3_combout\ & \dp|c|bus[11]~21_combout\ & \dp|c|bus[10]~18_combout\ & \dp|c|bus[9]~15_combout\ & \dp|c|bus[8]~12_combout\ & \dp|c|bus[7]~33_combout\ & \dp|c|bus[6]~30_combout\ & \dp|c|bus[5]~27_combout\ & 
\dp|c|bus[4]~24_combout\ & \dp|c|bus[3]~45_combout\ & \dp|c|bus[2]~42_combout\ & \dp|c|bus[1]~39_combout\ & \dp|c|bus[0]~36_combout\);

\mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dp|memAddrReg|out\(7) & \dp|memAddrReg|out\(6) & \dp|memAddrReg|out\(5) & \dp|memAddrReg|out\(4) & \dp|memAddrReg|out\(3) & \dp|memAddrReg|out\(2) & \dp|memAddrReg|out\(1)
& \dp|memAddrReg|out\(0));

\mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dp|alu_dp|Selector8~9_combout\ & \dp|alu_dp|Selector9~9_combout\ & \dp|alu_dp|Selector10~9_combout\ & \dp|alu_dp|Selector11~9_combout\ & \dp|alu_dp|Selector12~9_combout\ & 
\dp|alu_dp|Selector13~9_combout\ & \dp|alu_dp|Selector14~10_combout\ & \dp|alu_dp|Selector15~4_combout\);

\mem|dmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a1\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a2\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a3\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a4\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a5\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a6\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a7\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a8\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a9\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a10\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a11\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a12\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a13\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a14\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a15\ <= \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \dp|c|bus[15]~48_combout\ & \dp|c|bus[14]~47_combout\ & 
\dp|c|bus[13]~46_combout\ & \dp|c|bus[12]~3_combout\ & \dp|c|bus[11]~21_combout\ & \dp|c|bus[10]~18_combout\ & \dp|c|bus[9]~15_combout\ & \dp|c|bus[8]~12_combout\ & \dp|c|bus[7]~33_combout\ & \dp|c|bus[6]~30_combout\ & \dp|c|bus[5]~27_combout\ & 
\dp|c|bus[4]~24_combout\ & \dp|c|bus[3]~45_combout\ & \dp|c|bus[2]~42_combout\ & \dp|c|bus[1]~39_combout\ & \dp|c|bus[0]~36_combout\);

\mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dp|memAddrReg|out\(7) & \dp|memAddrReg|out\(6) & \dp|memAddrReg|out\(5) & \dp|memAddrReg|out\(4) & \dp|memAddrReg|out\(3) & \dp|memAddrReg|out\(2) & \dp|memAddrReg|out\(1)
& \dp|memAddrReg|out\(0));

\mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dp|alu_dp|Selector8~9_combout\ & \dp|alu_dp|Selector9~9_combout\ & \dp|alu_dp|Selector10~9_combout\ & \dp|alu_dp|Selector11~9_combout\ & \dp|alu_dp|Selector12~9_combout\ & 
\dp|alu_dp|Selector13~9_combout\ & \dp|alu_dp|Selector14~10_combout\ & \dp|alu_dp|Selector15~4_combout\);

\mem|smem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a1\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a2\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a3\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a4\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a5\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a6\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a7\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a8\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a9\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a10\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a11\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a12\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a13\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a14\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\mem|smem|mem_rtl_0|auto_generated|ram_block1a15\ <= \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \dp|c|bus[15]~48_combout\ & \dp|c|bus[14]~47_combout\ & 
\dp|c|bus[13]~46_combout\ & \dp|c|bus[12]~3_combout\ & \dp|c|bus[11]~21_combout\ & \dp|c|bus[10]~18_combout\ & \dp|c|bus[9]~15_combout\ & \dp|c|bus[8]~12_combout\ & \dp|c|bus[7]~33_combout\ & \dp|c|bus[6]~30_combout\ & \dp|c|bus[5]~27_combout\ & 
\dp|c|bus[4]~24_combout\ & \dp|c|bus[3]~45_combout\ & \dp|c|bus[2]~42_combout\ & \dp|c|bus[1]~39_combout\ & \dp|c|bus[0]~36_combout\);

\mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dp|memAddrReg|out\(7) & \dp|memAddrReg|out\(6) & \dp|memAddrReg|out\(5) & \dp|memAddrReg|out\(4) & \dp|memAddrReg|out\(3) & \dp|memAddrReg|out\(2) & \dp|memAddrReg|out\(1)
& \dp|memAddrReg|out\(0));

\mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dp|alu_dp|Selector8~9_combout\ & \dp|alu_dp|Selector9~9_combout\ & \dp|alu_dp|Selector10~9_combout\ & \dp|alu_dp|Selector11~9_combout\ & \dp|alu_dp|Selector12~9_combout\ & 
\dp|alu_dp|Selector13~9_combout\ & \dp|alu_dp|Selector14~10_combout\ & \dp|alu_dp|Selector15~4_combout\);

\mem|pmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a1\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a2\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a3\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a4\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a5\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a6\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a7\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a8\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a9\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a10\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a11\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a12\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a13\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a14\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a15\ <= \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\dp|reg_load_decoder|ALT_INV_Decoder0~0_wirecell_combout\ <= NOT \dp|reg_load_decoder|Decoder0~0_wirecell_combout\;
\dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\ <= NOT \dp|reg_load_decoder|Decoder0~0_combout\;
\ssc|ssd0|h2ss|ALT_INV_WideOr0~0_combout\ <= NOT \ssc|ssd0|h2ss|WideOr0~0_combout\;
\ssc|ssd1|h2ss|ALT_INV_WideOr0~0_combout\ <= NOT \ssc|ssd1|h2ss|WideOr0~0_combout\;
\ssc|ssd2|h2ss|ALT_INV_WideOr0~0_combout\ <= NOT \ssc|ssd2|h2ss|WideOr0~0_combout\;
\ssc|ssd3|h2ss|ALT_INV_WideOr0~0_combout\ <= NOT \ssc|ssd3|h2ss|WideOr0~0_combout\;
\ssc|ssd4|h2ss|ALT_INV_WideOr0~0_combout\ <= NOT \ssc|ssd4|h2ss|WideOr0~0_combout\;
\ssc|ssd5|h2ss|ALT_INV_WideOr0~0_combout\ <= NOT \ssc|ssd5|h2ss|WideOr0~0_combout\;
\ssc|ssd6|h2ss|ALT_INV_WideOr0~0_combout\ <= NOT \ssc|ssd6|h2ss|WideOr0~0_combout\;
\ssc|ssd7|h2ss|ALT_INV_WideOr0~0_combout\ <= NOT \ssc|ssd7|h2ss|WideOr0~0_combout\;

-- Location: LCCOMB_X110_Y36_N8
\dp|alu_dp|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~8_combout\ = ((\dp|MuxA|Selector11~6_combout\ $ (\dp|MuxB|Selector11~6_combout\ $ (\dp|alu_dp|Add3~7\)))) # (GND)
-- \dp|alu_dp|Add3~9\ = CARRY((\dp|MuxA|Selector11~6_combout\ & ((!\dp|alu_dp|Add3~7\) # (!\dp|MuxB|Selector11~6_combout\))) # (!\dp|MuxA|Selector11~6_combout\ & (!\dp|MuxB|Selector11~6_combout\ & !\dp|alu_dp|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector11~6_combout\,
	datab => \dp|MuxB|Selector11~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~7\,
	combout => \dp|alu_dp|Add3~8_combout\,
	cout => \dp|alu_dp|Add3~9\);

-- Location: LCCOMB_X110_Y36_N14
\dp|alu_dp|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~14_combout\ = (\dp|MuxB|Selector8~8_combout\ & ((\dp|MuxA|Selector8~6_combout\ & (!\dp|alu_dp|Add3~13\)) # (!\dp|MuxA|Selector8~6_combout\ & ((\dp|alu_dp|Add3~13\) # (GND))))) # (!\dp|MuxB|Selector8~8_combout\ & 
-- ((\dp|MuxA|Selector8~6_combout\ & (\dp|alu_dp|Add3~13\ & VCC)) # (!\dp|MuxA|Selector8~6_combout\ & (!\dp|alu_dp|Add3~13\))))
-- \dp|alu_dp|Add3~15\ = CARRY((\dp|MuxB|Selector8~8_combout\ & ((!\dp|alu_dp|Add3~13\) # (!\dp|MuxA|Selector8~6_combout\))) # (!\dp|MuxB|Selector8~8_combout\ & (!\dp|MuxA|Selector8~6_combout\ & !\dp|alu_dp|Add3~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector8~8_combout\,
	datab => \dp|MuxA|Selector8~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~13\,
	combout => \dp|alu_dp|Add3~14_combout\,
	cout => \dp|alu_dp|Add3~15\);

-- Location: LCCOMB_X112_Y38_N18
\dp|alu_dp|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~2_combout\ = (\dp|MuxA|Selector14~6_combout\ & (!\dp|alu_dp|Add0~1\)) # (!\dp|MuxA|Selector14~6_combout\ & ((\dp|alu_dp|Add0~1\) # (GND)))
-- \dp|alu_dp|Add0~3\ = CARRY((!\dp|alu_dp|Add0~1\) # (!\dp|MuxA|Selector14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector14~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~1\,
	combout => \dp|alu_dp|Add0~2_combout\,
	cout => \dp|alu_dp|Add0~3\);

-- Location: LCCOMB_X112_Y37_N0
\dp|alu_dp|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~16_combout\ = (\dp|MuxA|Selector7~6_combout\ & (\dp|alu_dp|Add0~15\ $ (GND))) # (!\dp|MuxA|Selector7~6_combout\ & (!\dp|alu_dp|Add0~15\ & VCC))
-- \dp|alu_dp|Add0~17\ = CARRY((\dp|MuxA|Selector7~6_combout\ & !\dp|alu_dp|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector7~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~15\,
	combout => \dp|alu_dp|Add0~16_combout\,
	cout => \dp|alu_dp|Add0~17\);

-- Location: LCCOMB_X110_Y38_N20
\dp|alu_dp|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~4_combout\ = (\dp|MuxA|Selector13~6_combout\ & ((GND) # (!\dp|alu_dp|Add6~3\))) # (!\dp|MuxA|Selector13~6_combout\ & (\dp|alu_dp|Add6~3\ $ (GND)))
-- \dp|alu_dp|Add6~5\ = CARRY((\dp|MuxA|Selector13~6_combout\) # (!\dp|alu_dp|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector13~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~3\,
	combout => \dp|alu_dp|Add6~4_combout\,
	cout => \dp|alu_dp|Add6~5\);

-- Location: LCCOMB_X110_Y38_N24
\dp|alu_dp|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~8_combout\ = (\dp|MuxA|Selector11~6_combout\ & ((GND) # (!\dp|alu_dp|Add6~7\))) # (!\dp|MuxA|Selector11~6_combout\ & (\dp|alu_dp|Add6~7\ $ (GND)))
-- \dp|alu_dp|Add6~9\ = CARRY((\dp|MuxA|Selector11~6_combout\) # (!\dp|alu_dp|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector11~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~7\,
	combout => \dp|alu_dp|Add6~8_combout\,
	cout => \dp|alu_dp|Add6~9\);

-- Location: LCCOMB_X110_Y37_N0
\dp|alu_dp|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~16_combout\ = (\dp|MuxA|Selector7~6_combout\ & ((GND) # (!\dp|alu_dp|Add6~15\))) # (!\dp|MuxA|Selector7~6_combout\ & (\dp|alu_dp|Add6~15\ $ (GND)))
-- \dp|alu_dp|Add6~17\ = CARRY((\dp|MuxA|Selector7~6_combout\) # (!\dp|alu_dp|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector7~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~15\,
	combout => \dp|alu_dp|Add6~16_combout\,
	cout => \dp|alu_dp|Add6~17\);

-- Location: LCCOMB_X110_Y37_N4
\dp|alu_dp|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~20_combout\ = (\dp|MuxA|Selector5~6_combout\ & ((GND) # (!\dp|alu_dp|Add6~19\))) # (!\dp|MuxA|Selector5~6_combout\ & (\dp|alu_dp|Add6~19\ $ (GND)))
-- \dp|alu_dp|Add6~21\ = CARRY((\dp|MuxA|Selector5~6_combout\) # (!\dp|alu_dp|Add6~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector5~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~19\,
	combout => \dp|alu_dp|Add6~20_combout\,
	cout => \dp|alu_dp|Add6~21\);

-- Location: LCCOMB_X110_Y37_N6
\dp|alu_dp|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~22_combout\ = (\dp|MuxA|Selector4~6_combout\ & (\dp|alu_dp|Add6~21\ & VCC)) # (!\dp|MuxA|Selector4~6_combout\ & (!\dp|alu_dp|Add6~21\))
-- \dp|alu_dp|Add6~23\ = CARRY((!\dp|MuxA|Selector4~6_combout\ & !\dp|alu_dp|Add6~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector4~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~21\,
	combout => \dp|alu_dp|Add6~22_combout\,
	cout => \dp|alu_dp|Add6~23\);

-- Location: LCCOMB_X110_Y37_N8
\dp|alu_dp|Add6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~24_combout\ = (\dp|MuxA|Selector3~6_combout\ & ((GND) # (!\dp|alu_dp|Add6~23\))) # (!\dp|MuxA|Selector3~6_combout\ & (\dp|alu_dp|Add6~23\ $ (GND)))
-- \dp|alu_dp|Add6~25\ = CARRY((\dp|MuxA|Selector3~6_combout\) # (!\dp|alu_dp|Add6~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector3~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~23\,
	combout => \dp|alu_dp|Add6~24_combout\,
	cout => \dp|alu_dp|Add6~25\);

-- Location: LCCOMB_X109_Y38_N20
\dp|alu_dp|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~4_combout\ = ((\dp|MuxA|Selector13~6_combout\ $ (\dp|MuxB|Selector13~6_combout\ $ (!\dp|alu_dp|Add1~3\)))) # (GND)
-- \dp|alu_dp|Add1~5\ = CARRY((\dp|MuxA|Selector13~6_combout\ & ((\dp|MuxB|Selector13~6_combout\) # (!\dp|alu_dp|Add1~3\))) # (!\dp|MuxA|Selector13~6_combout\ & (\dp|MuxB|Selector13~6_combout\ & !\dp|alu_dp|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector13~6_combout\,
	datab => \dp|MuxB|Selector13~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~3\,
	combout => \dp|alu_dp|Add1~4_combout\,
	cout => \dp|alu_dp|Add1~5\);

-- Location: LCCOMB_X109_Y38_N30
\dp|alu_dp|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~14_combout\ = (\dp|MuxA|Selector8~6_combout\ & ((\dp|MuxB|Selector8~8_combout\ & (\dp|alu_dp|Add1~13\ & VCC)) # (!\dp|MuxB|Selector8~8_combout\ & (!\dp|alu_dp|Add1~13\)))) # (!\dp|MuxA|Selector8~6_combout\ & ((\dp|MuxB|Selector8~8_combout\ 
-- & (!\dp|alu_dp|Add1~13\)) # (!\dp|MuxB|Selector8~8_combout\ & ((\dp|alu_dp|Add1~13\) # (GND)))))
-- \dp|alu_dp|Add1~15\ = CARRY((\dp|MuxA|Selector8~6_combout\ & (!\dp|MuxB|Selector8~8_combout\ & !\dp|alu_dp|Add1~13\)) # (!\dp|MuxA|Selector8~6_combout\ & ((!\dp|alu_dp|Add1~13\) # (!\dp|MuxB|Selector8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector8~6_combout\,
	datab => \dp|MuxB|Selector8~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~13\,
	combout => \dp|alu_dp|Add1~14_combout\,
	cout => \dp|alu_dp|Add1~15\);

-- Location: LCCOMB_X110_Y37_N12
\dp|alu_dp|Add6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~28_combout\ = (\dp|MuxA|Selector1~9_combout\ & ((GND) # (!\dp|alu_dp|Add6~27\))) # (!\dp|MuxA|Selector1~9_combout\ & (\dp|alu_dp|Add6~27\ $ (GND)))
-- \dp|alu_dp|Add6~29\ = CARRY((\dp|MuxA|Selector1~9_combout\) # (!\dp|alu_dp|Add6~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector1~9_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~27\,
	combout => \dp|alu_dp|Add6~28_combout\,
	cout => \dp|alu_dp|Add6~29\);

-- Location: LCCOMB_X112_Y37_N14
\dp|alu_dp|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~30_combout\ = (\dp|MuxA|Selector0~6_combout\ & (!\dp|alu_dp|Add0~29\)) # (!\dp|MuxA|Selector0~6_combout\ & ((\dp|alu_dp|Add0~29\) # (GND)))
-- \dp|alu_dp|Add0~31\ = CARRY((!\dp|alu_dp|Add0~29\) # (!\dp|MuxA|Selector0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector0~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~29\,
	combout => \dp|alu_dp|Add0~30_combout\,
	cout => \dp|alu_dp|Add0~31\);

-- Location: LCCOMB_X110_Y37_N14
\dp|alu_dp|Add6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~30_combout\ = (\dp|MuxA|Selector0~6_combout\ & (\dp|alu_dp|Add6~29\ & VCC)) # (!\dp|MuxA|Selector0~6_combout\ & (!\dp|alu_dp|Add6~29\))
-- \dp|alu_dp|Add6~31\ = CARRY((!\dp|MuxA|Selector0~6_combout\ & !\dp|alu_dp|Add6~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector0~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~29\,
	combout => \dp|alu_dp|Add6~30_combout\,
	cout => \dp|alu_dp|Add6~31\);

-- Location: LCCOMB_X109_Y37_N14
\dp|alu_dp|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~30_combout\ = (\dp|MuxB|Selector0~8_combout\ & ((\dp|MuxA|Selector0~6_combout\ & (\dp|alu_dp|Add1~29\ & VCC)) # (!\dp|MuxA|Selector0~6_combout\ & (!\dp|alu_dp|Add1~29\)))) # (!\dp|MuxB|Selector0~8_combout\ & ((\dp|MuxA|Selector0~6_combout\ 
-- & (!\dp|alu_dp|Add1~29\)) # (!\dp|MuxA|Selector0~6_combout\ & ((\dp|alu_dp|Add1~29\) # (GND)))))
-- \dp|alu_dp|Add1~31\ = CARRY((\dp|MuxB|Selector0~8_combout\ & (!\dp|MuxA|Selector0~6_combout\ & !\dp|alu_dp|Add1~29\)) # (!\dp|MuxB|Selector0~8_combout\ & ((!\dp|alu_dp|Add1~29\) # (!\dp|MuxA|Selector0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector0~8_combout\,
	datab => \dp|MuxA|Selector0~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~29\,
	combout => \dp|alu_dp|Add1~30_combout\,
	cout => \dp|alu_dp|Add1~31\);

-- Location: LCCOMB_X108_Y37_N14
\dp|alu_dp|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~30_combout\ = (\dp|alu_dp|Add1~30_combout\ & (!\dp|alu_dp|Add2~29\)) # (!\dp|alu_dp|Add1~30_combout\ & ((\dp|alu_dp|Add2~29\) # (GND)))
-- \dp|alu_dp|Add2~31\ = CARRY((!\dp|alu_dp|Add2~29\) # (!\dp|alu_dp|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~30_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~29\,
	combout => \dp|alu_dp|Add2~30_combout\,
	cout => \dp|alu_dp|Add2~31\);

-- Location: M9K_X104_Y38_N0
\mem|dmem|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "memorySystem:mem|memory256x16:dmem|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|dmem|always0~0_combout\,
	portbre => VCC,
	portbaddrstall => \dp|reg_load_decoder|ALT_INV_Decoder0~0_wirecell_combout\,
	clk0 => \KEY[0]~input_o\,
	clk1 => \KEY[0]~input_o\,
	ena0 => \mem|dmem|always0~0_combout\,
	portadatain => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y39_N0
\mem|smem|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "memorySystem:mem|memory256x16:smem|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|smem|always0~0_combout\,
	portbre => VCC,
	portbaddrstall => \dp|reg_load_decoder|ALT_INV_Decoder0~0_wirecell_combout\,
	clk0 => \KEY[0]~input_o\,
	clk1 => \KEY[0]~input_o\,
	ena0 => \mem|smem|always0~0_combout\,
	portadatain => \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem|smem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y40_N0
\mem|pmem|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000002000000000400",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/p18240_top.ram0_memory256x16_program_6357e339.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memorySystem:mem|memory256x16_program:pmem|altsyncram:mem_rtl_0|altsyncram_imj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem|pmem|always0~0_combout\,
	portbre => VCC,
	portbaddrstall => \dp|reg_load_decoder|ALT_INV_Decoder0~0_wirecell_combout\,
	clk0 => \KEY[0]~input_o\,
	clk1 => \KEY[0]~input_o\,
	ena0 => \mem|pmem|always0~0_combout\,
	portadatain => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X110_Y37_N16
\dp|alu_dp|Add6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~32_combout\ = \dp|alu_dp|Add6~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \dp|alu_dp|Add6~31\,
	combout => \dp|alu_dp|Add6~32_combout\);

-- Location: LCCOMB_X113_Y36_N0
\dp|alu_dp|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~1_cout\ = CARRY((!\dp|MuxA|Selector15~10_combout\ & \dp|MuxB|Selector15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector15~10_combout\,
	datab => \dp|MuxB|Selector15~6_combout\,
	datad => VCC,
	cout => \dp|alu_dp|LessThan1~1_cout\);

-- Location: LCCOMB_X113_Y36_N2
\dp|alu_dp|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~3_cout\ = CARRY((\dp|MuxB|Selector14~6_combout\ & (\dp|MuxA|Selector14~6_combout\ & !\dp|alu_dp|LessThan1~1_cout\)) # (!\dp|MuxB|Selector14~6_combout\ & ((\dp|MuxA|Selector14~6_combout\) # (!\dp|alu_dp|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector14~6_combout\,
	datab => \dp|MuxA|Selector14~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~1_cout\,
	cout => \dp|alu_dp|LessThan1~3_cout\);

-- Location: LCCOMB_X113_Y36_N4
\dp|alu_dp|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~5_cout\ = CARRY((\dp|MuxB|Selector13~6_combout\ & ((!\dp|alu_dp|LessThan1~3_cout\) # (!\dp|MuxA|Selector13~6_combout\))) # (!\dp|MuxB|Selector13~6_combout\ & (!\dp|MuxA|Selector13~6_combout\ & !\dp|alu_dp|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector13~6_combout\,
	datab => \dp|MuxA|Selector13~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~3_cout\,
	cout => \dp|alu_dp|LessThan1~5_cout\);

-- Location: LCCOMB_X113_Y36_N6
\dp|alu_dp|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~7_cout\ = CARRY((\dp|MuxB|Selector12~6_combout\ & (\dp|MuxA|Selector12~6_combout\ & !\dp|alu_dp|LessThan1~5_cout\)) # (!\dp|MuxB|Selector12~6_combout\ & ((\dp|MuxA|Selector12~6_combout\) # (!\dp|alu_dp|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector12~6_combout\,
	datab => \dp|MuxA|Selector12~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~5_cout\,
	cout => \dp|alu_dp|LessThan1~7_cout\);

-- Location: LCCOMB_X113_Y36_N8
\dp|alu_dp|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~9_cout\ = CARRY((\dp|MuxA|Selector11~6_combout\ & (\dp|MuxB|Selector11~6_combout\ & !\dp|alu_dp|LessThan1~7_cout\)) # (!\dp|MuxA|Selector11~6_combout\ & ((\dp|MuxB|Selector11~6_combout\) # (!\dp|alu_dp|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector11~6_combout\,
	datab => \dp|MuxB|Selector11~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~7_cout\,
	cout => \dp|alu_dp|LessThan1~9_cout\);

-- Location: LCCOMB_X113_Y36_N10
\dp|alu_dp|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~11_cout\ = CARRY((\dp|MuxB|Selector10~8_combout\ & (\dp|MuxA|Selector10~6_combout\ & !\dp|alu_dp|LessThan1~9_cout\)) # (!\dp|MuxB|Selector10~8_combout\ & ((\dp|MuxA|Selector10~6_combout\) # (!\dp|alu_dp|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector10~8_combout\,
	datab => \dp|MuxA|Selector10~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~9_cout\,
	cout => \dp|alu_dp|LessThan1~11_cout\);

-- Location: LCCOMB_X113_Y36_N12
\dp|alu_dp|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~13_cout\ = CARRY((\dp|MuxA|Selector9~6_combout\ & (\dp|MuxB|Selector9~8_combout\ & !\dp|alu_dp|LessThan1~11_cout\)) # (!\dp|MuxA|Selector9~6_combout\ & ((\dp|MuxB|Selector9~8_combout\) # (!\dp|alu_dp|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector9~6_combout\,
	datab => \dp|MuxB|Selector9~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~11_cout\,
	cout => \dp|alu_dp|LessThan1~13_cout\);

-- Location: LCCOMB_X113_Y36_N14
\dp|alu_dp|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~15_cout\ = CARRY((\dp|MuxA|Selector8~6_combout\ & ((!\dp|alu_dp|LessThan1~13_cout\) # (!\dp|MuxB|Selector8~8_combout\))) # (!\dp|MuxA|Selector8~6_combout\ & (!\dp|MuxB|Selector8~8_combout\ & !\dp|alu_dp|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector8~6_combout\,
	datab => \dp|MuxB|Selector8~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~13_cout\,
	cout => \dp|alu_dp|LessThan1~15_cout\);

-- Location: LCCOMB_X113_Y36_N16
\dp|alu_dp|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~17_cout\ = CARRY((\dp|MuxA|Selector7~6_combout\ & (\dp|MuxB|Selector7~12_combout\ & !\dp|alu_dp|LessThan1~15_cout\)) # (!\dp|MuxA|Selector7~6_combout\ & ((\dp|MuxB|Selector7~12_combout\) # (!\dp|alu_dp|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector7~6_combout\,
	datab => \dp|MuxB|Selector7~12_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~15_cout\,
	cout => \dp|alu_dp|LessThan1~17_cout\);

-- Location: LCCOMB_X113_Y36_N18
\dp|alu_dp|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~19_cout\ = CARRY((\dp|MuxA|Selector6~6_combout\ & ((!\dp|alu_dp|LessThan1~17_cout\) # (!\dp|MuxB|Selector6~8_combout\))) # (!\dp|MuxA|Selector6~6_combout\ & (!\dp|MuxB|Selector6~8_combout\ & !\dp|alu_dp|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector6~6_combout\,
	datab => \dp|MuxB|Selector6~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~17_cout\,
	cout => \dp|alu_dp|LessThan1~19_cout\);

-- Location: LCCOMB_X113_Y36_N20
\dp|alu_dp|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~21_cout\ = CARRY((\dp|MuxB|Selector5~8_combout\ & ((!\dp|alu_dp|LessThan1~19_cout\) # (!\dp|MuxA|Selector5~6_combout\))) # (!\dp|MuxB|Selector5~8_combout\ & (!\dp|MuxA|Selector5~6_combout\ & !\dp|alu_dp|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector5~8_combout\,
	datab => \dp|MuxA|Selector5~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~19_cout\,
	cout => \dp|alu_dp|LessThan1~21_cout\);

-- Location: LCCOMB_X113_Y36_N22
\dp|alu_dp|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~23_cout\ = CARRY((\dp|MuxB|Selector4~8_combout\ & (\dp|MuxA|Selector4~6_combout\ & !\dp|alu_dp|LessThan1~21_cout\)) # (!\dp|MuxB|Selector4~8_combout\ & ((\dp|MuxA|Selector4~6_combout\) # (!\dp|alu_dp|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector4~8_combout\,
	datab => \dp|MuxA|Selector4~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~21_cout\,
	cout => \dp|alu_dp|LessThan1~23_cout\);

-- Location: LCCOMB_X113_Y36_N24
\dp|alu_dp|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~25_cout\ = CARRY((\dp|MuxB|Selector3~8_combout\ & ((!\dp|alu_dp|LessThan1~23_cout\) # (!\dp|MuxA|Selector3~6_combout\))) # (!\dp|MuxB|Selector3~8_combout\ & (!\dp|MuxA|Selector3~6_combout\ & !\dp|alu_dp|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector3~8_combout\,
	datab => \dp|MuxA|Selector3~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~23_cout\,
	cout => \dp|alu_dp|LessThan1~25_cout\);

-- Location: LCCOMB_X113_Y36_N26
\dp|alu_dp|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~27_cout\ = CARRY((\dp|MuxB|Selector2~8_combout\ & (\dp|MuxA|Selector2~6_combout\ & !\dp|alu_dp|LessThan1~25_cout\)) # (!\dp|MuxB|Selector2~8_combout\ & ((\dp|MuxA|Selector2~6_combout\) # (!\dp|alu_dp|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector2~8_combout\,
	datab => \dp|MuxA|Selector2~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~25_cout\,
	cout => \dp|alu_dp|LessThan1~27_cout\);

-- Location: LCCOMB_X113_Y36_N28
\dp|alu_dp|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~29_cout\ = CARRY((\dp|MuxA|Selector1~9_combout\ & (\dp|MuxB|Selector1~8_combout\ & !\dp|alu_dp|LessThan1~27_cout\)) # (!\dp|MuxA|Selector1~9_combout\ & ((\dp|MuxB|Selector1~8_combout\) # (!\dp|alu_dp|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~9_combout\,
	datab => \dp|MuxB|Selector1~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan1~27_cout\,
	cout => \dp|alu_dp|LessThan1~29_cout\);

-- Location: LCCOMB_X113_Y36_N30
\dp|alu_dp|LessThan1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan1~30_combout\ = (\dp|MuxB|Selector0~8_combout\ & ((\dp|alu_dp|LessThan1~29_cout\) # (!\dp|MuxA|Selector0~6_combout\))) # (!\dp|MuxB|Selector0~8_combout\ & (\dp|alu_dp|LessThan1~29_cout\ & !\dp|MuxA|Selector0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector0~8_combout\,
	datad => \dp|MuxA|Selector0~6_combout\,
	cin => \dp|alu_dp|LessThan1~29_cout\,
	combout => \dp|alu_dp|LessThan1~30_combout\);

-- Location: LCCOMB_X112_Y33_N0
\dp|alu_dp|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~0_combout\ = (\dp|MuxB|Selector15~6_combout\ & (\dp|MuxB|Selector14~6_combout\ $ (VCC))) # (!\dp|MuxB|Selector15~6_combout\ & (\dp|MuxB|Selector14~6_combout\ & VCC))
-- \dp|alu_dp|Add5~1\ = CARRY((\dp|MuxB|Selector15~6_combout\ & \dp|MuxB|Selector14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector15~6_combout\,
	datab => \dp|MuxB|Selector14~6_combout\,
	datad => VCC,
	combout => \dp|alu_dp|Add5~0_combout\,
	cout => \dp|alu_dp|Add5~1\);

-- Location: LCCOMB_X112_Y33_N2
\dp|alu_dp|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~2_combout\ = (\dp|MuxB|Selector13~6_combout\ & (!\dp|alu_dp|Add5~1\)) # (!\dp|MuxB|Selector13~6_combout\ & ((\dp|alu_dp|Add5~1\) # (GND)))
-- \dp|alu_dp|Add5~3\ = CARRY((!\dp|alu_dp|Add5~1\) # (!\dp|MuxB|Selector13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector13~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~1\,
	combout => \dp|alu_dp|Add5~2_combout\,
	cout => \dp|alu_dp|Add5~3\);

-- Location: LCCOMB_X112_Y33_N4
\dp|alu_dp|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~4_combout\ = (\dp|MuxB|Selector12~6_combout\ & (\dp|alu_dp|Add5~3\ $ (GND))) # (!\dp|MuxB|Selector12~6_combout\ & (!\dp|alu_dp|Add5~3\ & VCC))
-- \dp|alu_dp|Add5~5\ = CARRY((\dp|MuxB|Selector12~6_combout\ & !\dp|alu_dp|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector12~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~3\,
	combout => \dp|alu_dp|Add5~4_combout\,
	cout => \dp|alu_dp|Add5~5\);

-- Location: LCCOMB_X112_Y33_N6
\dp|alu_dp|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~6_combout\ = (\dp|MuxB|Selector11~6_combout\ & (!\dp|alu_dp|Add5~5\)) # (!\dp|MuxB|Selector11~6_combout\ & ((\dp|alu_dp|Add5~5\) # (GND)))
-- \dp|alu_dp|Add5~7\ = CARRY((!\dp|alu_dp|Add5~5\) # (!\dp|MuxB|Selector11~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector11~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~5\,
	combout => \dp|alu_dp|Add5~6_combout\,
	cout => \dp|alu_dp|Add5~7\);

-- Location: LCCOMB_X112_Y33_N8
\dp|alu_dp|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~8_combout\ = (\dp|MuxB|Selector10~8_combout\ & (\dp|alu_dp|Add5~7\ $ (GND))) # (!\dp|MuxB|Selector10~8_combout\ & (!\dp|alu_dp|Add5~7\ & VCC))
-- \dp|alu_dp|Add5~9\ = CARRY((\dp|MuxB|Selector10~8_combout\ & !\dp|alu_dp|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector10~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~7\,
	combout => \dp|alu_dp|Add5~8_combout\,
	cout => \dp|alu_dp|Add5~9\);

-- Location: LCCOMB_X112_Y33_N10
\dp|alu_dp|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~10_combout\ = (\dp|MuxB|Selector9~8_combout\ & (!\dp|alu_dp|Add5~9\)) # (!\dp|MuxB|Selector9~8_combout\ & ((\dp|alu_dp|Add5~9\) # (GND)))
-- \dp|alu_dp|Add5~11\ = CARRY((!\dp|alu_dp|Add5~9\) # (!\dp|MuxB|Selector9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector9~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~9\,
	combout => \dp|alu_dp|Add5~10_combout\,
	cout => \dp|alu_dp|Add5~11\);

-- Location: LCCOMB_X112_Y33_N12
\dp|alu_dp|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~12_combout\ = (\dp|MuxB|Selector8~8_combout\ & (\dp|alu_dp|Add5~11\ $ (GND))) # (!\dp|MuxB|Selector8~8_combout\ & (!\dp|alu_dp|Add5~11\ & VCC))
-- \dp|alu_dp|Add5~13\ = CARRY((\dp|MuxB|Selector8~8_combout\ & !\dp|alu_dp|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector8~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~11\,
	combout => \dp|alu_dp|Add5~12_combout\,
	cout => \dp|alu_dp|Add5~13\);

-- Location: LCCOMB_X112_Y33_N14
\dp|alu_dp|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~14_combout\ = (\dp|MuxB|Selector7~12_combout\ & (!\dp|alu_dp|Add5~13\)) # (!\dp|MuxB|Selector7~12_combout\ & ((\dp|alu_dp|Add5~13\) # (GND)))
-- \dp|alu_dp|Add5~15\ = CARRY((!\dp|alu_dp|Add5~13\) # (!\dp|MuxB|Selector7~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~12_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~13\,
	combout => \dp|alu_dp|Add5~14_combout\,
	cout => \dp|alu_dp|Add5~15\);

-- Location: LCCOMB_X112_Y33_N16
\dp|alu_dp|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~16_combout\ = (\dp|MuxB|Selector6~8_combout\ & (\dp|alu_dp|Add5~15\ $ (GND))) # (!\dp|MuxB|Selector6~8_combout\ & (!\dp|alu_dp|Add5~15\ & VCC))
-- \dp|alu_dp|Add5~17\ = CARRY((\dp|MuxB|Selector6~8_combout\ & !\dp|alu_dp|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector6~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~15\,
	combout => \dp|alu_dp|Add5~16_combout\,
	cout => \dp|alu_dp|Add5~17\);

-- Location: LCCOMB_X112_Y33_N18
\dp|alu_dp|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~18_combout\ = (\dp|MuxB|Selector5~8_combout\ & (!\dp|alu_dp|Add5~17\)) # (!\dp|MuxB|Selector5~8_combout\ & ((\dp|alu_dp|Add5~17\) # (GND)))
-- \dp|alu_dp|Add5~19\ = CARRY((!\dp|alu_dp|Add5~17\) # (!\dp|MuxB|Selector5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector5~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~17\,
	combout => \dp|alu_dp|Add5~18_combout\,
	cout => \dp|alu_dp|Add5~19\);

-- Location: LCCOMB_X112_Y33_N20
\dp|alu_dp|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~20_combout\ = (\dp|MuxB|Selector4~8_combout\ & (\dp|alu_dp|Add5~19\ $ (GND))) # (!\dp|MuxB|Selector4~8_combout\ & (!\dp|alu_dp|Add5~19\ & VCC))
-- \dp|alu_dp|Add5~21\ = CARRY((\dp|MuxB|Selector4~8_combout\ & !\dp|alu_dp|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector4~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~19\,
	combout => \dp|alu_dp|Add5~20_combout\,
	cout => \dp|alu_dp|Add5~21\);

-- Location: LCCOMB_X112_Y33_N22
\dp|alu_dp|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~22_combout\ = (\dp|MuxB|Selector3~8_combout\ & (!\dp|alu_dp|Add5~21\)) # (!\dp|MuxB|Selector3~8_combout\ & ((\dp|alu_dp|Add5~21\) # (GND)))
-- \dp|alu_dp|Add5~23\ = CARRY((!\dp|alu_dp|Add5~21\) # (!\dp|MuxB|Selector3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector3~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~21\,
	combout => \dp|alu_dp|Add5~22_combout\,
	cout => \dp|alu_dp|Add5~23\);

-- Location: LCCOMB_X112_Y33_N24
\dp|alu_dp|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~24_combout\ = (\dp|MuxB|Selector2~8_combout\ & (\dp|alu_dp|Add5~23\ $ (GND))) # (!\dp|MuxB|Selector2~8_combout\ & (!\dp|alu_dp|Add5~23\ & VCC))
-- \dp|alu_dp|Add5~25\ = CARRY((\dp|MuxB|Selector2~8_combout\ & !\dp|alu_dp|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector2~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~23\,
	combout => \dp|alu_dp|Add5~24_combout\,
	cout => \dp|alu_dp|Add5~25\);

-- Location: LCCOMB_X112_Y33_N26
\dp|alu_dp|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~26_combout\ = (\dp|MuxB|Selector1~8_combout\ & (!\dp|alu_dp|Add5~25\)) # (!\dp|MuxB|Selector1~8_combout\ & ((\dp|alu_dp|Add5~25\) # (GND)))
-- \dp|alu_dp|Add5~27\ = CARRY((!\dp|alu_dp|Add5~25\) # (!\dp|MuxB|Selector1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector1~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~25\,
	combout => \dp|alu_dp|Add5~26_combout\,
	cout => \dp|alu_dp|Add5~27\);

-- Location: LCCOMB_X112_Y33_N28
\dp|alu_dp|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~28_combout\ = (\dp|MuxB|Selector0~8_combout\ & (\dp|alu_dp|Add5~27\ $ (GND))) # (!\dp|MuxB|Selector0~8_combout\ & (!\dp|alu_dp|Add5~27\ & VCC))
-- \dp|alu_dp|Add5~29\ = CARRY((\dp|MuxB|Selector0~8_combout\ & !\dp|alu_dp|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector0~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add5~27\,
	combout => \dp|alu_dp|Add5~28_combout\,
	cout => \dp|alu_dp|Add5~29\);

-- Location: LCCOMB_X113_Y33_N0
\dp|alu_dp|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~1_cout\ = CARRY((!\dp|MuxB|Selector15~6_combout\ & !\dp|MuxA|Selector15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector15~6_combout\,
	datab => \dp|MuxA|Selector15~10_combout\,
	datad => VCC,
	cout => \dp|alu_dp|LessThan0~1_cout\);

-- Location: LCCOMB_X113_Y33_N2
\dp|alu_dp|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~3_cout\ = CARRY((\dp|alu_dp|Add5~0_combout\ & (\dp|MuxA|Selector14~6_combout\ & !\dp|alu_dp|LessThan0~1_cout\)) # (!\dp|alu_dp|Add5~0_combout\ & ((\dp|MuxA|Selector14~6_combout\) # (!\dp|alu_dp|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add5~0_combout\,
	datab => \dp|MuxA|Selector14~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~1_cout\,
	cout => \dp|alu_dp|LessThan0~3_cout\);

-- Location: LCCOMB_X113_Y33_N4
\dp|alu_dp|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~5_cout\ = CARRY((\dp|alu_dp|Add5~2_combout\ & ((!\dp|alu_dp|LessThan0~3_cout\) # (!\dp|MuxA|Selector13~6_combout\))) # (!\dp|alu_dp|Add5~2_combout\ & (!\dp|MuxA|Selector13~6_combout\ & !\dp|alu_dp|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add5~2_combout\,
	datab => \dp|MuxA|Selector13~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~3_cout\,
	cout => \dp|alu_dp|LessThan0~5_cout\);

-- Location: LCCOMB_X113_Y33_N6
\dp|alu_dp|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~7_cout\ = CARRY((\dp|MuxA|Selector12~6_combout\ & ((!\dp|alu_dp|LessThan0~5_cout\) # (!\dp|alu_dp|Add5~4_combout\))) # (!\dp|MuxA|Selector12~6_combout\ & (!\dp|alu_dp|Add5~4_combout\ & !\dp|alu_dp|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector12~6_combout\,
	datab => \dp|alu_dp|Add5~4_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~5_cout\,
	cout => \dp|alu_dp|LessThan0~7_cout\);

-- Location: LCCOMB_X113_Y33_N8
\dp|alu_dp|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~9_cout\ = CARRY((\dp|MuxA|Selector11~6_combout\ & (\dp|alu_dp|Add5~6_combout\ & !\dp|alu_dp|LessThan0~7_cout\)) # (!\dp|MuxA|Selector11~6_combout\ & ((\dp|alu_dp|Add5~6_combout\) # (!\dp|alu_dp|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector11~6_combout\,
	datab => \dp|alu_dp|Add5~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~7_cout\,
	cout => \dp|alu_dp|LessThan0~9_cout\);

-- Location: LCCOMB_X113_Y33_N10
\dp|alu_dp|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~11_cout\ = CARRY((\dp|alu_dp|Add5~8_combout\ & (\dp|MuxA|Selector10~6_combout\ & !\dp|alu_dp|LessThan0~9_cout\)) # (!\dp|alu_dp|Add5~8_combout\ & ((\dp|MuxA|Selector10~6_combout\) # (!\dp|alu_dp|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add5~8_combout\,
	datab => \dp|MuxA|Selector10~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~9_cout\,
	cout => \dp|alu_dp|LessThan0~11_cout\);

-- Location: LCCOMB_X113_Y33_N12
\dp|alu_dp|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~13_cout\ = CARRY((\dp|alu_dp|Add5~10_combout\ & ((!\dp|alu_dp|LessThan0~11_cout\) # (!\dp|MuxA|Selector9~6_combout\))) # (!\dp|alu_dp|Add5~10_combout\ & (!\dp|MuxA|Selector9~6_combout\ & !\dp|alu_dp|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add5~10_combout\,
	datab => \dp|MuxA|Selector9~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~11_cout\,
	cout => \dp|alu_dp|LessThan0~13_cout\);

-- Location: LCCOMB_X113_Y33_N14
\dp|alu_dp|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~15_cout\ = CARRY((\dp|alu_dp|Add5~12_combout\ & (\dp|MuxA|Selector8~6_combout\ & !\dp|alu_dp|LessThan0~13_cout\)) # (!\dp|alu_dp|Add5~12_combout\ & ((\dp|MuxA|Selector8~6_combout\) # (!\dp|alu_dp|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add5~12_combout\,
	datab => \dp|MuxA|Selector8~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~13_cout\,
	cout => \dp|alu_dp|LessThan0~15_cout\);

-- Location: LCCOMB_X113_Y33_N16
\dp|alu_dp|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~17_cout\ = CARRY((\dp|alu_dp|Add5~14_combout\ & ((!\dp|alu_dp|LessThan0~15_cout\) # (!\dp|MuxA|Selector7~6_combout\))) # (!\dp|alu_dp|Add5~14_combout\ & (!\dp|MuxA|Selector7~6_combout\ & !\dp|alu_dp|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add5~14_combout\,
	datab => \dp|MuxA|Selector7~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~15_cout\,
	cout => \dp|alu_dp|LessThan0~17_cout\);

-- Location: LCCOMB_X113_Y33_N18
\dp|alu_dp|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~19_cout\ = CARRY((\dp|alu_dp|Add5~16_combout\ & (\dp|MuxA|Selector6~6_combout\ & !\dp|alu_dp|LessThan0~17_cout\)) # (!\dp|alu_dp|Add5~16_combout\ & ((\dp|MuxA|Selector6~6_combout\) # (!\dp|alu_dp|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add5~16_combout\,
	datab => \dp|MuxA|Selector6~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~17_cout\,
	cout => \dp|alu_dp|LessThan0~19_cout\);

-- Location: LCCOMB_X113_Y33_N20
\dp|alu_dp|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~21_cout\ = CARRY((\dp|MuxA|Selector5~6_combout\ & (\dp|alu_dp|Add5~18_combout\ & !\dp|alu_dp|LessThan0~19_cout\)) # (!\dp|MuxA|Selector5~6_combout\ & ((\dp|alu_dp|Add5~18_combout\) # (!\dp|alu_dp|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector5~6_combout\,
	datab => \dp|alu_dp|Add5~18_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~19_cout\,
	cout => \dp|alu_dp|LessThan0~21_cout\);

-- Location: LCCOMB_X113_Y33_N22
\dp|alu_dp|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~23_cout\ = CARRY((\dp|MuxA|Selector4~6_combout\ & ((!\dp|alu_dp|LessThan0~21_cout\) # (!\dp|alu_dp|Add5~20_combout\))) # (!\dp|MuxA|Selector4~6_combout\ & (!\dp|alu_dp|Add5~20_combout\ & !\dp|alu_dp|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector4~6_combout\,
	datab => \dp|alu_dp|Add5~20_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~21_cout\,
	cout => \dp|alu_dp|LessThan0~23_cout\);

-- Location: LCCOMB_X113_Y33_N24
\dp|alu_dp|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~25_cout\ = CARRY((\dp|MuxA|Selector3~6_combout\ & (\dp|alu_dp|Add5~22_combout\ & !\dp|alu_dp|LessThan0~23_cout\)) # (!\dp|MuxA|Selector3~6_combout\ & ((\dp|alu_dp|Add5~22_combout\) # (!\dp|alu_dp|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector3~6_combout\,
	datab => \dp|alu_dp|Add5~22_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~23_cout\,
	cout => \dp|alu_dp|LessThan0~25_cout\);

-- Location: LCCOMB_X113_Y33_N26
\dp|alu_dp|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~27_cout\ = CARRY((\dp|MuxA|Selector2~6_combout\ & ((!\dp|alu_dp|LessThan0~25_cout\) # (!\dp|alu_dp|Add5~24_combout\))) # (!\dp|MuxA|Selector2~6_combout\ & (!\dp|alu_dp|Add5~24_combout\ & !\dp|alu_dp|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector2~6_combout\,
	datab => \dp|alu_dp|Add5~24_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~25_cout\,
	cout => \dp|alu_dp|LessThan0~27_cout\);

-- Location: LCCOMB_X113_Y33_N28
\dp|alu_dp|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~29_cout\ = CARRY((\dp|alu_dp|Add5~26_combout\ & ((!\dp|alu_dp|LessThan0~27_cout\) # (!\dp|MuxA|Selector1~9_combout\))) # (!\dp|alu_dp|Add5~26_combout\ & (!\dp|MuxA|Selector1~9_combout\ & !\dp|alu_dp|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add5~26_combout\,
	datab => \dp|MuxA|Selector1~9_combout\,
	datad => VCC,
	cin => \dp|alu_dp|LessThan0~27_cout\,
	cout => \dp|alu_dp|LessThan0~29_cout\);

-- Location: LCCOMB_X113_Y33_N30
\dp|alu_dp|LessThan0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|LessThan0~30_combout\ = (\dp|MuxA|Selector0~6_combout\ & (\dp|alu_dp|LessThan0~29_cout\ & \dp|alu_dp|Add5~28_combout\)) # (!\dp|MuxA|Selector0~6_combout\ & ((\dp|alu_dp|LessThan0~29_cout\) # (\dp|alu_dp|Add5~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector0~6_combout\,
	datad => \dp|alu_dp|Add5~28_combout\,
	cin => \dp|alu_dp|LessThan0~29_cout\,
	combout => \dp|alu_dp|LessThan0~30_combout\);

-- Location: LCCOMB_X112_Y33_N30
\dp|alu_dp|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add5~30_combout\ = \dp|alu_dp|Add5~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \dp|alu_dp|Add5~29\,
	combout => \dp|alu_dp|Add5~30_combout\);

-- Location: LCCOMB_X112_Y37_N16
\dp|alu_dp|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~32_combout\ = !\dp|alu_dp|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \dp|alu_dp|Add0~31\,
	combout => \dp|alu_dp|Add0~32_combout\);

-- Location: LCCOMB_X109_Y37_N16
\dp|alu_dp|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~32_combout\ = !\dp|alu_dp|Add1~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \dp|alu_dp|Add1~31\,
	combout => \dp|alu_dp|Add1~32_combout\);

-- Location: LCCOMB_X108_Y37_N16
\dp|alu_dp|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~32_combout\ = \dp|alu_dp|Add2~31\ $ (!\dp|alu_dp|Add1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Add1~32_combout\,
	cin => \dp|alu_dp|Add2~31\,
	combout => \dp|alu_dp|Add2~32_combout\);

-- Location: LCCOMB_X109_Y36_N0
\Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\) # (\dp|memAddrReg|out\(14))))) # (!\SW[16]~input_o\ & (\dp|pcReg|out\(14) & (!\SW[17]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(14),
	datab => \SW[16]~input_o\,
	datac => \SW[17]~input_o\,
	datad => \dp|memAddrReg|out\(14),
	combout => \Mux1~0_combout\);

-- Location: FF_X106_Y34_N9
\dp|rfile|reg1|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg1|out[8]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(8));

-- Location: LCCOMB_X106_Y35_N6
\Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & ((\SW[17]~input_o\ & ((\dp|rfile|reg3|out\(11)))) # (!\SW[17]~input_o\ & (\dp|pcReg|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \dp|pcReg|out\(11),
	datac => \dp|rfile|reg3|out\(11),
	datad => \SW[17]~input_o\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X105_Y32_N14
\Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (\SW[16]~input_o\ & ((\dp|memAddrReg|out\(0)) # ((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & (((\dp|pcReg|out\(0) & !\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \dp|memAddrReg|out\(0),
	datac => \dp|pcReg|out\(0),
	datad => \SW[17]~input_o\,
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X106_Y37_N28
\Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (\SW[17]~input_o\ & ((\SW[16]~input_o\) # ((\dp|rfile|reg3|out\(1))))) # (!\SW[17]~input_o\ & (!\SW[16]~input_o\ & ((\dp|pcReg|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \SW[16]~input_o\,
	datac => \dp|rfile|reg3|out\(1),
	datad => \dp|pcReg|out\(1),
	combout => \Mux14~0_combout\);

-- Location: FF_X106_Y36_N27
\dp|pcReg|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[3]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(3));

-- Location: LCCOMB_X106_Y37_N26
\Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (\SW[17]~input_o\ & (((\SW[16]~input_o\) # (\dp|rfile|reg2|out\(13))))) # (!\SW[17]~input_o\ & (\dp|instrReg|out\(13) & (!\SW[16]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|instrReg|out\(13),
	datac => \SW[16]~input_o\,
	datad => \dp|rfile|reg2|out\(13),
	combout => \Mux18~0_combout\);

-- Location: FF_X110_Y39_N25
\dp|memDataReg|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[8]~15_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(8));

-- Location: FF_X111_Y32_N17
\dp|instrReg|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector6~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(9));

-- Location: LCCOMB_X108_Y31_N0
\Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (\SW[17]~input_o\ & ((\dp|rfile|reg2|out\(9)) # ((\SW[16]~input_o\)))) # (!\SW[17]~input_o\ & (((!\SW[16]~input_o\ & \dp|instrReg|out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(9),
	datab => \SW[17]~input_o\,
	datac => \SW[16]~input_o\,
	datad => \dp|instrReg|out\(9),
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X113_Y37_N12
\Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (\SW[17]~input_o\ & (((\SW[16]~input_o\)))) # (!\SW[17]~input_o\ & ((\SW[16]~input_o\ & ((\dp|memDataReg|out\(10)))) # (!\SW[16]~input_o\ & (\dp|instrReg|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|instrReg|out\(10),
	datac => \dp|memDataReg|out\(10),
	datad => \SW[16]~input_o\,
	combout => \Mux21~0_combout\);

-- Location: FF_X113_Y37_N3
\dp|memDataReg|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[4]~24_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(4));

-- Location: FF_X109_Y41_N11
\dp|instrReg|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|instrReg|out[6]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(6));

-- Location: LCCOMB_X106_Y32_N30
\cp|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~0_combout\ = (!\cp|currState\(2) & !\cp|currState\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(2),
	datad => \cp|currState\(6),
	combout => \cp|WideOr24~0_combout\);

-- Location: LCCOMB_X106_Y31_N4
\cp|WideOr24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~1_combout\ = (\cp|currState\(0) & (!\cp|currState\(1) & (!\cp|currState\(5) & !\cp|currState\(7)))) # (!\cp|currState\(0) & (\cp|currState\(1) & (\cp|currState\(5) & \cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(1),
	datac => \cp|currState\(5),
	datad => \cp|currState\(7),
	combout => \cp|WideOr24~1_combout\);

-- Location: LCCOMB_X106_Y31_N8
\cp|WideOr24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~2_combout\ = (\cp|currState\(4) & (((\cp|WideOr24~1_combout\)))) # (!\cp|currState\(4) & (\cp|currState\(7) & ((\cp|Equal4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(7),
	datac => \cp|WideOr24~1_combout\,
	datad => \cp|Equal4~9_combout\,
	combout => \cp|WideOr24~2_combout\);

-- Location: LCCOMB_X106_Y31_N6
\cp|WideOr24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~3_combout\ = (\cp|currState\(7) & (!\cp|currState\(8) & (\cp|WideOr24~2_combout\))) # (!\cp|currState\(7) & ((\cp|Equal4~10_combout\) # ((!\cp|currState\(8) & \cp|WideOr24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(8),
	datac => \cp|WideOr24~2_combout\,
	datad => \cp|Equal4~10_combout\,
	combout => \cp|WideOr24~3_combout\);

-- Location: LCCOMB_X106_Y31_N20
\cp|WideOr24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~4_combout\ = (\cp|currState\(8) & ((\cp|currState\(7)) # (\cp|currState\(5) $ (!\cp|currState\(4))))) # (!\cp|currState\(8) & (!\cp|currState\(5) & ((\cp|currState\(7)) # (\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(8),
	datac => \cp|currState\(5),
	datad => \cp|currState\(4),
	combout => \cp|WideOr24~4_combout\);

-- Location: LCCOMB_X106_Y31_N14
\cp|WideOr24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~5_combout\ = (\cp|currState\(5) & ((\cp|currState\(8)) # ((\cp|currState\(7) & \cp|currState\(4))))) # (!\cp|currState\(5) & (\cp|currState\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(8),
	datac => \cp|currState\(5),
	datad => \cp|currState\(4),
	combout => \cp|WideOr24~5_combout\);

-- Location: LCCOMB_X106_Y31_N12
\cp|WideOr24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~6_combout\ = (\cp|currState\(0) & (!\cp|WideOr24~5_combout\ & ((\cp|WideOr24~4_combout\) # (!\cp|currState\(1))))) # (!\cp|currState\(0) & (\cp|WideOr24~5_combout\ & (\cp|currState\(1) & !\cp|WideOr24~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|WideOr24~5_combout\,
	datac => \cp|currState\(1),
	datad => \cp|WideOr24~4_combout\,
	combout => \cp|WideOr24~6_combout\);

-- Location: LCCOMB_X106_Y31_N18
\cp|WideOr24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~7_combout\ = (\cp|WideOr24~0_combout\ & ((\cp|currState\(3) & (\cp|WideOr24~3_combout\)) # (!\cp|currState\(3) & ((\cp|WideOr24~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr24~3_combout\,
	datab => \cp|currState\(3),
	datac => \cp|WideOr24~0_combout\,
	datad => \cp|WideOr24~6_combout\,
	combout => \cp|WideOr24~7_combout\);

-- Location: FF_X113_Y36_N13
\dp|rfile|reg4|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector3~8_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(12));

-- Location: LCCOMB_X110_Y32_N18
\cp|WideOr11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~4_combout\ = ((!\cp|currState\(1) & (\cp|currState\(5) $ (\cp|currState\(4))))) # (!\cp|currState\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(5),
	datac => \cp|currState\(4),
	datad => \cp|currState\(0),
	combout => \cp|WideOr11~4_combout\);

-- Location: LCCOMB_X109_Y32_N12
\cp|WideOr9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~3_combout\ = (\cp|currState\(3) & ((\cp|currState\(8) $ (\cp|currState\(4))))) # (!\cp|currState\(3) & (((!\cp|currState\(4)) # (!\cp|currState\(8))) # (!\cp|currState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(3),
	datac => \cp|currState\(8),
	datad => \cp|currState\(4),
	combout => \cp|WideOr9~3_combout\);

-- Location: LCCOMB_X110_Y34_N4
\cp|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr14~0_combout\ = (\cp|currState\(8) & (((\cp|currState\(5)) # (!\cp|currState\(3))) # (!\cp|currState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|currState\(4),
	datac => \cp|currState\(5),
	datad => \cp|currState\(3),
	combout => \cp|WideOr14~0_combout\);

-- Location: LCCOMB_X110_Y34_N10
\cp|WideOr14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr14~1_combout\ = (\cp|currState\(5) & (!\cp|WideOr14~0_combout\ & (\cp|currState\(2) & \cp|Equal4~11_combout\))) # (!\cp|currState\(5) & (\cp|WideOr14~0_combout\ & (!\cp|currState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|WideOr14~0_combout\,
	datac => \cp|currState\(2),
	datad => \cp|Equal4~11_combout\,
	combout => \cp|WideOr14~1_combout\);

-- Location: FF_X109_Y33_N31
\dp|rfile|reg5|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector4~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(11));

-- Location: LCCOMB_X109_Y33_N12
\dp|MuxA|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector4~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(11)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(11),
	datab => \dp|rfile|reg6|out\(11),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector4~0_combout\);

-- Location: LCCOMB_X109_Y33_N30
\dp|MuxA|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector4~1_combout\ = (\dp|MuxA|Selector4~0_combout\ & (((\dp|rfile|reg7|out\(11))) # (!\dp|regSelA[0]~1_combout\))) # (!\dp|MuxA|Selector4~0_combout\ & (\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg5|out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector4~0_combout\,
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg5|out\(11),
	datad => \dp|rfile|reg7|out\(11),
	combout => \dp|MuxA|Selector4~1_combout\);

-- Location: FF_X112_Y35_N27
\dp|rfile|reg6|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg6|out[10]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(10));

-- Location: FF_X112_Y35_N31
\dp|rfile|reg6|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg6|out[9]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(9));

-- Location: LCCOMB_X106_Y32_N18
\dp|MuxA|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector6~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(9)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(9),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|rfile|reg6|out\(9),
	combout => \dp|MuxA|Selector6~0_combout\);

-- Location: FF_X108_Y34_N9
\dp|rfile|reg7|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[9]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(9));

-- Location: LCCOMB_X106_Y32_N28
\dp|MuxA|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector6~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector6~0_combout\ & (\dp|rfile|reg7|out\(9))) # (!\dp|MuxA|Selector6~0_combout\ & ((\dp|rfile|reg5|out\(9)))))) # (!\dp|regSelA[0]~1_combout\ & (((\dp|MuxA|Selector6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(9),
	datab => \dp|rfile|reg5|out\(9),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|MuxA|Selector6~0_combout\,
	combout => \dp|MuxA|Selector6~1_combout\);

-- Location: LCCOMB_X112_Y36_N26
\dp|MuxA|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector6~2_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|rfile|reg1|out\(9)) # (\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(9) & ((!\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(9),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg1|out\(9),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector6~2_combout\);

-- Location: FF_X114_Y35_N25
\dp|rfile|reg7|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[8]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(8));

-- Location: LCCOMB_X112_Y36_N18
\dp|MuxA|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector10~2_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|rfile|reg1|out\(5)) # (\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(5) & ((!\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(5),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg1|out\(5),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector10~2_combout\);

-- Location: LCCOMB_X107_Y36_N12
\dp|MuxA|Selector10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector10~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector10~2_combout\ & (\dp|rfile|reg3|out\(5))) # (!\dp|MuxA|Selector10~2_combout\ & ((\dp|rfile|reg2|out\(5)))))) # (!\dp|regSelA[1]~2_combout\ & 
-- (((\dp|MuxA|Selector10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg3|out\(5),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg2|out\(5),
	datad => \dp|MuxA|Selector10~2_combout\,
	combout => \dp|MuxA|Selector10~3_combout\);

-- Location: FF_X109_Y35_N23
\dp|rfile|reg4|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg4|out[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(2));

-- Location: LCCOMB_X107_Y32_N6
\dp|MuxA|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~2_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg3|out\(0)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg2|out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(0),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|rfile|reg3|out\(0),
	combout => \dp|MuxA|Selector15~2_combout\);

-- Location: LCCOMB_X106_Y32_N10
\cp|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr1~0_combout\ = (!\cp|currState\(4) & \cp|currState\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|WideOr1~0_combout\);

-- Location: LCCOMB_X111_Y31_N10
\cp|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~2_combout\ = (!\cp|currState\(6) & ((\cp|currState\(5) & (!\cp|currState\(1) & !\cp|currState\(4))) # (!\cp|currState\(5) & (\cp|currState\(1) & \cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|currState\(5),
	datac => \cp|currState\(1),
	datad => \cp|currState\(4),
	combout => \cp|WideOr3~2_combout\);

-- Location: LCCOMB_X112_Y30_N10
\cp|WideOr7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~14_combout\ = (!\cp|currState\(0) & (\cp|Equal4~16_combout\ & (!\cp|currState\(3) & \cp|WideOr7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|Equal4~16_combout\,
	datac => \cp|currState\(3),
	datad => \cp|WideOr7~4_combout\,
	combout => \cp|WideOr7~14_combout\);

-- Location: LCCOMB_X112_Y36_N30
\dp|alu_dp|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector3~0_combout\ = (\cp|WideOr7~17_combout\ & (((\cp|WideOr1~2_combout\) # (!\dp|MuxB|Selector3~8_combout\)) # (!\dp|MuxA|Selector3~6_combout\))) # (!\cp|WideOr7~17_combout\ & (\dp|MuxA|Selector3~6_combout\ $ ((\cp|WideOr1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector3~6_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \cp|WideOr7~17_combout\,
	datad => \dp|MuxB|Selector3~8_combout\,
	combout => \dp|alu_dp|Selector3~0_combout\);

-- Location: LCCOMB_X112_Y36_N10
\dp|alu_dp|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector3~4_combout\ = (\cp|WideOr1~2_combout\ & (((\cp|WideOr7~17_combout\)))) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxA|Selector3~6_combout\ & ((!\dp|MuxB|Selector3~8_combout\) # (!\cp|WideOr7~17_combout\))) # (!\dp|MuxA|Selector3~6_combout\ & 
-- ((\dp|MuxB|Selector3~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector3~6_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \cp|WideOr7~17_combout\,
	datad => \dp|MuxB|Selector3~8_combout\,
	combout => \dp|alu_dp|Selector3~4_combout\);

-- Location: LCCOMB_X107_Y31_N8
\cp|WideOr5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~5_combout\ = (\cp|currState\(8)) # ((\cp|currState\(3) & (!\cp|currState\(5))) # (!\cp|currState\(3) & ((\cp|currState\(5)) # (\cp|currState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(5),
	datac => \cp|currState\(8),
	datad => \cp|currState\(0),
	combout => \cp|WideOr5~5_combout\);

-- Location: LCCOMB_X107_Y31_N6
\cp|WideOr5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~6_combout\ = (\cp|Equal4~17_combout\ & ((\cp|currState\(8)) # ((!\cp|WideOr5~5_combout\ & \cp|currState\(4))))) # (!\cp|Equal4~17_combout\ & (!\cp|WideOr5~5_combout\ & ((\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~17_combout\,
	datab => \cp|WideOr5~5_combout\,
	datac => \cp|currState\(8),
	datad => \cp|currState\(4),
	combout => \cp|WideOr5~6_combout\);

-- Location: LCCOMB_X106_Y30_N24
\cp|WideOr5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~8_combout\ = (\cp|currState\(3) & ((\cp|currState\(5)) # ((\cp|currState\(0) & \cp|currState\(4))))) # (!\cp|currState\(3) & (((\cp|currState\(5) & \cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(0),
	datac => \cp|currState\(5),
	datad => \cp|currState\(4),
	combout => \cp|WideOr5~8_combout\);

-- Location: LCCOMB_X106_Y30_N30
\cp|WideOr5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~9_combout\ = (\cp|currState\(7) & ((\cp|currState\(5) & (!\cp|currState\(4) & !\cp|currState\(3))) # (!\cp|currState\(5) & (\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(7),
	datac => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|WideOr5~9_combout\);

-- Location: LCCOMB_X106_Y30_N0
\cp|WideOr5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~10_combout\ = (\cp|currState\(5) & (\cp|currState\(7) & ((\cp|currState\(4)) # (\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(7),
	datac => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|WideOr5~10_combout\);

-- Location: LCCOMB_X106_Y30_N14
\cp|WideOr5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~11_combout\ = (\cp|currState\(5) & ((\cp|currState\(3)) # ((\cp|currState\(7) & \cp|currState\(4))))) # (!\cp|currState\(5) & ((\cp|currState\(7)) # ((!\cp|currState\(4) & \cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(7),
	datac => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|WideOr5~11_combout\);

-- Location: LCCOMB_X106_Y30_N28
\cp|WideOr5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~12_combout\ = (\cp|currState\(0) & ((\cp|currState\(6)) # ((\cp|WideOr5~10_combout\)))) # (!\cp|currState\(0) & (!\cp|currState\(6) & (!\cp|WideOr5~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(6),
	datac => \cp|WideOr5~11_combout\,
	datad => \cp|WideOr5~10_combout\,
	combout => \cp|WideOr5~12_combout\);

-- Location: LCCOMB_X110_Y30_N16
\cp|WideOr5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~13_combout\ = (\cp|currState\(4) & (\cp|currState\(7) & (\cp|currState\(3) & !\cp|currState\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(7),
	datac => \cp|currState\(3),
	datad => \cp|currState\(5),
	combout => \cp|WideOr5~13_combout\);

-- Location: LCCOMB_X106_Y30_N10
\cp|WideOr5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~14_combout\ = (\cp|WideOr5~12_combout\ & (((\cp|WideOr5~13_combout\) # (!\cp|currState\(6))))) # (!\cp|WideOr5~12_combout\ & (\cp|WideOr5~9_combout\ & ((\cp|currState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~9_combout\,
	datab => \cp|WideOr5~12_combout\,
	datac => \cp|WideOr5~13_combout\,
	datad => \cp|currState\(6),
	combout => \cp|WideOr5~14_combout\);

-- Location: LCCOMB_X106_Y30_N12
\cp|WideOr5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~15_combout\ = (\cp|currState\(6) & ((\cp|currState\(4) $ (!\cp|currState\(5))) # (!\cp|currState\(7)))) # (!\cp|currState\(6) & ((\cp|currState\(5) & ((!\cp|currState\(4)))) # (!\cp|currState\(5) & (\cp|currState\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(4),
	datac => \cp|currState\(5),
	datad => \cp|currState\(6),
	combout => \cp|WideOr5~15_combout\);

-- Location: LCCOMB_X106_Y30_N22
\cp|WideOr5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~16_combout\ = (\cp|currState\(7) & ((\cp|currState\(4) & (\cp|currState\(5))) # (!\cp|currState\(4) & ((!\cp|currState\(6)))))) # (!\cp|currState\(7) & (\cp|currState\(4) $ (((\cp|currState\(5)) # (\cp|currState\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(4),
	datac => \cp|currState\(5),
	datad => \cp|currState\(6),
	combout => \cp|WideOr5~16_combout\);

-- Location: LCCOMB_X106_Y30_N20
\cp|WideOr5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~17_combout\ = (\cp|currState\(7) & (!\cp|currState\(5) & (\cp|currState\(4) $ (\cp|currState\(6))))) # (!\cp|currState\(7) & (\cp|currState\(5) & (\cp|currState\(4) $ (!\cp|currState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(4),
	datac => \cp|currState\(5),
	datad => \cp|currState\(6),
	combout => \cp|WideOr5~17_combout\);

-- Location: LCCOMB_X106_Y30_N6
\cp|WideOr5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~18_combout\ = (\cp|currState\(3) & ((\cp|currState\(0)) # ((\cp|WideOr5~16_combout\)))) # (!\cp|currState\(3) & (!\cp|currState\(0) & ((!\cp|WideOr5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(0),
	datac => \cp|WideOr5~16_combout\,
	datad => \cp|WideOr5~17_combout\,
	combout => \cp|WideOr5~18_combout\);

-- Location: LCCOMB_X106_Y30_N8
\cp|WideOr5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~19_combout\ = (\cp|currState\(7) & ((\cp|currState\(5) $ (\cp|currState\(6))))) # (!\cp|currState\(7) & (!\cp|currState\(5) & (\cp|currState\(4) $ (\cp|currState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(4),
	datac => \cp|currState\(5),
	datad => \cp|currState\(6),
	combout => \cp|WideOr5~19_combout\);

-- Location: LCCOMB_X106_Y30_N26
\cp|WideOr5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~20_combout\ = (\cp|WideOr5~18_combout\ & ((\cp|WideOr5~19_combout\) # ((!\cp|currState\(0))))) # (!\cp|WideOr5~18_combout\ & (((\cp|currState\(0) & !\cp|WideOr5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~18_combout\,
	datab => \cp|WideOr5~19_combout\,
	datac => \cp|currState\(0),
	datad => \cp|WideOr5~15_combout\,
	combout => \cp|WideOr5~20_combout\);

-- Location: LCCOMB_X106_Y30_N16
\cp|WideOr5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~21_combout\ = (\cp|currState\(8) & (\cp|currState\(1))) # (!\cp|currState\(8) & ((\cp|currState\(1) & ((\cp|WideOr5~14_combout\))) # (!\cp|currState\(1) & (\cp|WideOr5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|currState\(1),
	datac => \cp|WideOr5~20_combout\,
	datad => \cp|WideOr5~14_combout\,
	combout => \cp|WideOr5~21_combout\);

-- Location: LCCOMB_X106_Y30_N18
\cp|WideOr5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~22_combout\ = (\cp|currState\(0) & (!\cp|currState\(4) & (\cp|currState\(3) $ (\cp|currState\(5))))) # (!\cp|currState\(0) & (!\cp|currState\(3) & (!\cp|currState\(5) & \cp|currState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(0),
	datac => \cp|currState\(5),
	datad => \cp|currState\(4),
	combout => \cp|WideOr5~22_combout\);

-- Location: LCCOMB_X107_Y30_N6
\cp|WideOr20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~2_combout\ = (\cp|currState\(3) & (!\cp|currState\(5) & !\cp|currState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(3),
	datac => \cp|currState\(5),
	datad => \cp|currState\(0),
	combout => \cp|WideOr20~2_combout\);

-- Location: LCCOMB_X108_Y30_N24
\cp|WideOr20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~6_combout\ = (\cp|currState\(5) & (((!\cp|currState\(3)) # (!\cp|currState\(4))) # (!\cp|currState\(1)))) # (!\cp|currState\(5) & ((\cp|currState\(1)) # (\cp|currState\(4) $ (\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(1),
	datac => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|WideOr20~6_combout\);

-- Location: LCCOMB_X108_Y30_N2
\cp|WideOr20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~7_combout\ = (\cp|currState\(0)) # ((\cp|currState\(6)) # (\cp|WideOr20~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(0),
	datac => \cp|currState\(6),
	datad => \cp|WideOr20~6_combout\,
	combout => \cp|WideOr20~7_combout\);

-- Location: LCCOMB_X109_Y30_N4
\cp|WideOr20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~8_combout\ = (\cp|currState\(3) & (!\cp|currState\(5) & (\cp|currState\(0) $ (\cp|currState\(4))))) # (!\cp|currState\(3) & (\cp|currState\(0) $ (((\cp|currState\(5) & \cp|currState\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(5),
	datac => \cp|currState\(0),
	datad => \cp|currState\(4),
	combout => \cp|WideOr20~8_combout\);

-- Location: LCCOMB_X109_Y30_N18
\cp|WideOr20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~9_combout\ = (\cp|currState\(5) & (\cp|currState\(1) $ (((!\cp|currState\(4) & !\cp|currState\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(1),
	datac => \cp|currState\(3),
	datad => \cp|currState\(5),
	combout => \cp|WideOr20~9_combout\);

-- Location: LCCOMB_X109_Y30_N8
\cp|WideOr20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~10_combout\ = (\cp|currState\(6) & (\cp|currState\(1))) # (!\cp|currState\(6) & (\cp|WideOr20~9_combout\ & (\cp|currState\(1) $ (\cp|currState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|currState\(1),
	datac => \cp|currState\(0),
	datad => \cp|WideOr20~9_combout\,
	combout => \cp|WideOr20~10_combout\);

-- Location: LCCOMB_X109_Y30_N30
\cp|WideOr20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~11_combout\ = (!\cp|currState\(0) & (\cp|currState\(3) & !\cp|currState\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(0),
	datac => \cp|currState\(3),
	datad => \cp|currState\(5),
	combout => \cp|WideOr20~11_combout\);

-- Location: LCCOMB_X109_Y30_N28
\cp|WideOr20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~12_combout\ = (\cp|WideOr20~10_combout\ & ((\cp|WideOr20~11_combout\) # ((!\cp|currState\(6))))) # (!\cp|WideOr20~10_combout\ & (((\cp|WideOr20~8_combout\ & \cp|currState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr20~11_combout\,
	datab => \cp|WideOr20~8_combout\,
	datac => \cp|WideOr20~10_combout\,
	datad => \cp|currState\(6),
	combout => \cp|WideOr20~12_combout\);

-- Location: LCCOMB_X108_Y30_N0
\cp|WideOr20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~13_combout\ = (!\cp|currState\(5) & (\cp|currState\(0) & (\cp|currState\(4) & \cp|currState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(0),
	datac => \cp|currState\(4),
	datad => \cp|currState\(1),
	combout => \cp|WideOr20~13_combout\);

-- Location: LCCOMB_X108_Y30_N14
\cp|WideOr20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~14_combout\ = (\cp|currState\(0) & (((\cp|currState\(5) & !\cp|currState\(1))))) # (!\cp|currState\(0) & (\cp|currState\(1) & (\cp|currState\(3) $ (!\cp|currState\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(0),
	datac => \cp|currState\(5),
	datad => \cp|currState\(1),
	combout => \cp|WideOr20~14_combout\);

-- Location: LCCOMB_X108_Y30_N20
\cp|WideOr20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~15_combout\ = (!\cp|currState\(6) & ((\cp|WideOr20~13_combout\) # ((!\cp|currState\(4) & \cp|WideOr20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|WideOr20~14_combout\,
	datac => \cp|currState\(6),
	datad => \cp|WideOr20~13_combout\,
	combout => \cp|WideOr20~15_combout\);

-- Location: LCCOMB_X108_Y30_N10
\cp|WideOr20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~16_combout\ = (\cp|currState\(2) & (((\cp|currState\(7))))) # (!\cp|currState\(2) & ((\cp|currState\(7) & ((\cp|WideOr20~12_combout\))) # (!\cp|currState\(7) & (\cp|WideOr20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(2),
	datab => \cp|WideOr20~15_combout\,
	datac => \cp|currState\(7),
	datad => \cp|WideOr20~12_combout\,
	combout => \cp|WideOr20~16_combout\);

-- Location: LCCOMB_X108_Y30_N8
\cp|WideOr20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~17_combout\ = (!\cp|currState\(1) & ((\cp|currState\(3) & (!\cp|currState\(0) & \cp|currState\(4))) # (!\cp|currState\(3) & (\cp|currState\(0) & !\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(0),
	datac => \cp|currState\(4),
	datad => \cp|currState\(1),
	combout => \cp|WideOr20~17_combout\);

-- Location: LCCOMB_X108_Y30_N6
\cp|WideOr20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~18_combout\ = (\cp|currState\(2) & ((\cp|WideOr20~16_combout\ & ((\cp|WideOr20~20_combout\))) # (!\cp|WideOr20~16_combout\ & (!\cp|WideOr20~7_combout\)))) # (!\cp|currState\(2) & (((\cp|WideOr20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(2),
	datab => \cp|WideOr20~7_combout\,
	datac => \cp|WideOr20~20_combout\,
	datad => \cp|WideOr20~16_combout\,
	combout => \cp|WideOr20~18_combout\);

-- Location: LCCOMB_X111_Y31_N4
\cp|WideOr18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~2_combout\ = (\cp|currState\(7)) # ((!\cp|currState\(4) & ((\cp|currState\(3)) # (\cp|currState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(4),
	datac => \cp|currState\(1),
	datad => \cp|currState\(7),
	combout => \cp|WideOr18~2_combout\);

-- Location: LCCOMB_X111_Y31_N26
\cp|WideOr18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~3_combout\ = (\cp|currState\(3) & (!\cp|currState\(7) & ((\cp|currState\(4)) # (\cp|currState\(1))))) # (!\cp|currState\(3) & (\cp|currState\(1) & ((!\cp|currState\(7)) # (!\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(4),
	datac => \cp|currState\(1),
	datad => \cp|currState\(7),
	combout => \cp|WideOr18~3_combout\);

-- Location: LCCOMB_X111_Y31_N28
\cp|WideOr18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~4_combout\ = (\cp|currState\(0) & ((\cp|currState\(5) & (!\cp|WideOr18~3_combout\)) # (!\cp|currState\(5) & ((!\cp|WideOr18~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr18~3_combout\,
	datab => \cp|currState\(5),
	datac => \cp|WideOr18~2_combout\,
	datad => \cp|currState\(0),
	combout => \cp|WideOr18~4_combout\);

-- Location: LCCOMB_X111_Y31_N30
\cp|WideOr18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~5_combout\ = (\cp|currState\(1) & ((\cp|currState\(7)) # ((\cp|currState\(3) & !\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(4),
	datac => \cp|currState\(1),
	datad => \cp|currState\(7),
	combout => \cp|WideOr18~5_combout\);

-- Location: LCCOMB_X111_Y31_N20
\cp|WideOr18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~6_combout\ = (!\cp|currState\(6) & ((\cp|WideOr18~4_combout\) # ((\cp|Equal4~27_combout\ & \cp|WideOr18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|Equal4~27_combout\,
	datac => \cp|WideOr18~5_combout\,
	datad => \cp|WideOr18~4_combout\,
	combout => \cp|WideOr18~6_combout\);

-- Location: LCCOMB_X111_Y31_N14
\cp|WideOr18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~7_combout\ = (\cp|currState\(0) & (((\cp|currState\(5)) # (\cp|currState\(1))))) # (!\cp|currState\(0) & ((\cp|currState\(3)) # (\cp|currState\(5) $ (\cp|currState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(5),
	datac => \cp|currState\(1),
	datad => \cp|currState\(0),
	combout => \cp|WideOr18~7_combout\);

-- Location: LCCOMB_X111_Y31_N24
\cp|WideOr18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~8_combout\ = (\cp|Equal4~18_combout\ & ((\cp|Equal4~15_combout\) # ((!\cp|WideOr18~7_combout\ & !\cp|currState\(4))))) # (!\cp|Equal4~18_combout\ & (((!\cp|WideOr18~7_combout\ & !\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~18_combout\,
	datab => \cp|Equal4~15_combout\,
	datac => \cp|WideOr18~7_combout\,
	datad => \cp|currState\(4),
	combout => \cp|WideOr18~8_combout\);

-- Location: LCCOMB_X111_Y31_N18
\cp|WideOr18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~9_combout\ = (!\cp|currState\(2) & ((\cp|WideOr18~6_combout\) # ((\cp|WideOr24~8_combout\ & \cp|WideOr18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(2),
	datab => \cp|WideOr18~6_combout\,
	datac => \cp|WideOr24~8_combout\,
	datad => \cp|WideOr18~8_combout\,
	combout => \cp|WideOr18~9_combout\);

-- Location: LCCOMB_X107_Y30_N20
\cp|Equal4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~28_combout\ = (\cp|currState\(0) & \cp|currState\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datad => \cp|currState\(4),
	combout => \cp|Equal4~28_combout\);

-- Location: LCCOMB_X107_Y31_N26
\cp|WideOr18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~13_combout\ = (!\cp|currState\(5) & ((\cp|currState\(0) & (!\cp|currState\(1) & !\cp|currState\(3))) # (!\cp|currState\(0) & (\cp|currState\(1) $ (\cp|currState\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(1),
	datac => \cp|currState\(3),
	datad => \cp|currState\(5),
	combout => \cp|WideOr18~13_combout\);

-- Location: LCCOMB_X111_Y30_N16
\cp|WideOr16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~2_combout\ = (\cp|currState\(3) & ((\cp|currState\(5) & (!\cp|currState\(8) & \cp|currState\(4))) # (!\cp|currState\(5) & (\cp|currState\(8) & !\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(8),
	datac => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|WideOr16~2_combout\);

-- Location: LCCOMB_X110_Y30_N8
\cp|WideOr16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~3_combout\ = (!\cp|currState\(8) & !\cp|currState\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datad => \cp|currState\(5),
	combout => \cp|WideOr16~3_combout\);

-- Location: LCCOMB_X112_Y30_N0
\cp|WideOr16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~4_combout\ = (\cp|currState\(7) & (((!\cp|currState\(3)) # (!\cp|currState\(6))) # (!\cp|currState\(4)))) # (!\cp|currState\(7) & ((\cp|currState\(6)) # (\cp|currState\(4) $ (\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(4),
	datac => \cp|currState\(6),
	datad => \cp|currState\(3),
	combout => \cp|WideOr16~4_combout\);

-- Location: LCCOMB_X111_Y30_N30
\cp|WideOr16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~5_combout\ = (\cp|currState\(0) & (\cp|Equal4~12_combout\ & ((\cp|WideOr24~8_combout\)))) # (!\cp|currState\(0) & (((!\cp|WideOr16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~12_combout\,
	datab => \cp|currState\(0),
	datac => \cp|WideOr16~4_combout\,
	datad => \cp|WideOr24~8_combout\,
	combout => \cp|WideOr16~5_combout\);

-- Location: LCCOMB_X110_Y30_N14
\cp|WideOr16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~6_combout\ = (\cp|WideOr26~1_combout\ & ((\cp|WideOr16~22_combout\) # ((\cp|WideOr16~3_combout\ & \cp|WideOr16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr26~1_combout\,
	datab => \cp|WideOr16~3_combout\,
	datac => \cp|WideOr16~5_combout\,
	datad => \cp|WideOr16~22_combout\,
	combout => \cp|WideOr16~6_combout\);

-- Location: LCCOMB_X107_Y30_N30
\cp|WideOr16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~7_combout\ = (\cp|currState\(7) & ((\cp|currState\(4) & (!\cp|currState\(5) & !\cp|currState\(3))) # (!\cp|currState\(4) & (\cp|currState\(5) $ (\cp|currState\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(4),
	datac => \cp|currState\(5),
	datad => \cp|currState\(3),
	combout => \cp|WideOr16~7_combout\);

-- Location: LCCOMB_X107_Y30_N24
\cp|WideOr16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~8_combout\ = (!\cp|currState\(1) & (\cp|WideOr16~7_combout\ & !\cp|currState\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datac => \cp|WideOr16~7_combout\,
	datad => \cp|currState\(8),
	combout => \cp|WideOr16~8_combout\);

-- Location: LCCOMB_X112_Y30_N18
\cp|WideOr16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~9_combout\ = (\cp|currState\(1) & (\cp|WideOr7~4_combout\ & (!\cp|currState\(8) & !\cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|WideOr7~4_combout\,
	datac => \cp|currState\(8),
	datad => \cp|currState\(7),
	combout => \cp|WideOr16~9_combout\);

-- Location: LCCOMB_X112_Y30_N12
\cp|WideOr16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~10_combout\ = (\cp|currState\(1) & (!\cp|currState\(7) & (\cp|currState\(8) & !\cp|currState\(5)))) # (!\cp|currState\(1) & (((!\cp|currState\(8) & \cp|currState\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(7),
	datac => \cp|currState\(8),
	datad => \cp|currState\(5),
	combout => \cp|WideOr16~10_combout\);

-- Location: LCCOMB_X112_Y30_N14
\cp|WideOr16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~11_combout\ = (!\cp|currState\(3) & ((\cp|WideOr16~9_combout\) # ((\cp|WideOr16~10_combout\ & !\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~10_combout\,
	datab => \cp|WideOr16~9_combout\,
	datac => \cp|currState\(3),
	datad => \cp|currState\(4),
	combout => \cp|WideOr16~11_combout\);

-- Location: LCCOMB_X112_Y30_N20
\cp|WideOr16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~12_combout\ = (\cp|currState\(5) & ((\cp|currState\(4)) # ((\cp|currState\(3)) # (!\cp|currState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(4),
	datac => \cp|currState\(3),
	datad => \cp|currState\(1),
	combout => \cp|WideOr16~12_combout\);

-- Location: LCCOMB_X112_Y30_N30
\cp|WideOr16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~13_combout\ = (\cp|currState\(3) & (\cp|currState\(5) $ ((!\cp|currState\(4))))) # (!\cp|currState\(3) & (\cp|currState\(5) & ((\cp|currState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(4),
	datac => \cp|currState\(3),
	datad => \cp|currState\(1),
	combout => \cp|WideOr16~13_combout\);

-- Location: LCCOMB_X112_Y30_N28
\cp|WideOr16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~14_combout\ = (!\cp|currState\(8) & ((\cp|currState\(7) & (\cp|WideOr16~12_combout\)) # (!\cp|currState\(7) & ((!\cp|WideOr16~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|WideOr16~12_combout\,
	datac => \cp|WideOr16~13_combout\,
	datad => \cp|currState\(7),
	combout => \cp|WideOr16~14_combout\);

-- Location: LCCOMB_X112_Y30_N2
\cp|WideOr16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~15_combout\ = (\cp|currState\(5) & ((\cp|currState\(4)) # ((\cp|currState\(3))))) # (!\cp|currState\(5) & (\cp|currState\(4) & (\cp|currState\(3) & \cp|currState\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(4),
	datac => \cp|currState\(3),
	datad => \cp|currState\(1),
	combout => \cp|WideOr16~15_combout\);

-- Location: LCCOMB_X112_Y30_N24
\cp|WideOr16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~16_combout\ = (\cp|WideOr16~14_combout\) # ((\cp|currState\(8) & (!\cp|WideOr16~15_combout\ & !\cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|WideOr16~15_combout\,
	datac => \cp|currState\(7),
	datad => \cp|WideOr16~14_combout\,
	combout => \cp|WideOr16~16_combout\);

-- Location: LCCOMB_X112_Y30_N26
\cp|WideOr16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~17_combout\ = (\cp|currState\(0) & (((\cp|WideOr16~11_combout\) # (\cp|currState\(6))))) # (!\cp|currState\(0) & (\cp|WideOr16~16_combout\ & ((!\cp|currState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|WideOr16~16_combout\,
	datac => \cp|WideOr16~11_combout\,
	datad => \cp|currState\(6),
	combout => \cp|WideOr16~17_combout\);

-- Location: LCCOMB_X107_Y30_N18
\cp|WideOr16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~18_combout\ = (\cp|currState\(7) & ((\cp|currState\(3) & ((\cp|currState\(4)))) # (!\cp|currState\(3) & (!\cp|currState\(1) & !\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(3),
	datac => \cp|currState\(1),
	datad => \cp|currState\(4),
	combout => \cp|WideOr16~18_combout\);

-- Location: LCCOMB_X107_Y30_N12
\cp|WideOr16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~19_combout\ = (!\cp|currState\(5) & (!\cp|currState\(8) & \cp|WideOr16~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(8),
	datad => \cp|WideOr16~18_combout\,
	combout => \cp|WideOr16~19_combout\);

-- Location: LCCOMB_X108_Y30_N12
\cp|WideOr16~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~20_combout\ = (\cp|currState\(6) & ((\cp|WideOr16~17_combout\ & (\cp|WideOr16~19_combout\)) # (!\cp|WideOr16~17_combout\ & ((\cp|WideOr16~8_combout\))))) # (!\cp|currState\(6) & (((\cp|WideOr16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~19_combout\,
	datab => \cp|currState\(6),
	datac => \cp|WideOr16~17_combout\,
	datad => \cp|WideOr16~8_combout\,
	combout => \cp|WideOr16~20_combout\);

-- Location: LCCOMB_X107_Y30_N2
\cp|WideOr16~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~21_combout\ = (!\cp|currState\(9) & ((\cp|WideOr16~6_combout\) # ((!\cp|currState\(2) & \cp|WideOr16~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~6_combout\,
	datab => \cp|currState\(2),
	datac => \cp|WideOr16~20_combout\,
	datad => \cp|currState\(9),
	combout => \cp|WideOr16~21_combout\);

-- Location: LCCOMB_X108_Y36_N4
\dp|alu_dp|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~4_combout\ = \dp|MuxB|Selector1~8_combout\ $ (((\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector1~8_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~2_combout\,
	datab => \dp|memDataReg|out\(14),
	datac => \dp|MuxB|Selector1~8_combout\,
	datad => \dp|MuxA|Selector1~8_combout\,
	combout => \dp|alu_dp|Selector1~4_combout\);

-- Location: LCCOMB_X108_Y36_N26
\dp|alu_dp|Selector1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~5_combout\ = (\cp|WideOr1~2_combout\ & (((\cp|WideOr7~17_combout\)))) # (!\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector1~4_combout\) # ((\dp|MuxB|Selector1~8_combout\ & !\cp|WideOr7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|MuxB|Selector1~8_combout\,
	datac => \dp|alu_dp|Selector1~4_combout\,
	datad => \cp|WideOr7~17_combout\,
	combout => \dp|alu_dp|Selector1~5_combout\);

-- Location: LCCOMB_X112_Y37_N20
\dp|alu_dp|Selector0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~14_combout\ = (\cp|WideOr7~17_combout\ & (\dp|MuxA|Selector0~6_combout\ & (\dp|MuxB|Selector0~8_combout\ & !\cp|WideOr1~2_combout\))) # (!\cp|WideOr7~17_combout\ & (\dp|MuxA|Selector0~6_combout\ $ (((!\cp|WideOr1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \dp|MuxA|Selector0~6_combout\,
	datac => \dp|MuxB|Selector0~8_combout\,
	datad => \cp|WideOr1~2_combout\,
	combout => \dp|alu_dp|Selector0~14_combout\);

-- Location: LCCOMB_X112_Y37_N18
\dp|alu_dp|Selector0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~15_combout\ = (\dp|alu_dp|Selector0~14_combout\) # ((\dp|alu_dp|Selector14~2_combout\ & \dp|alu_dp|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector14~2_combout\,
	datac => \dp|alu_dp|Add0~30_combout\,
	datad => \dp|alu_dp|Selector0~14_combout\,
	combout => \dp|alu_dp|Selector0~15_combout\);

-- Location: LCCOMB_X111_Y35_N18
\dp|alu_dp|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~2_combout\ = (\cp|WideOr1~2_combout\ & ((\cp|WideOr7~17_combout\ & (\dp|alu_dp|Add0~16_combout\)) # (!\cp|WideOr7~17_combout\ & ((\dp|alu_dp|Selector7~11_combout\))))) # (!\cp|WideOr1~2_combout\ & (\cp|WideOr7~17_combout\ $ 
-- (((!\dp|alu_dp|Selector7~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|alu_dp|Add0~16_combout\,
	datad => \dp|alu_dp|Selector7~11_combout\,
	combout => \dp|alu_dp|Selector7~2_combout\);

-- Location: LCCOMB_X111_Y35_N12
\dp|alu_dp|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~3_combout\ = (\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~13_combout\ & (\dp|MuxA|Selector8~6_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector7~2_combout\))))) # (!\dp|alu_dp|Selector0~12_combout\ 
-- & (((\dp|alu_dp|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector8~6_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector7~2_combout\,
	combout => \dp|alu_dp|Selector7~3_combout\);

-- Location: LCCOMB_X112_Y34_N16
\dp|alu_dp|Selector5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~5_combout\ = \dp|MuxB|Selector5~8_combout\ $ (((\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector5~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~2_combout\,
	datab => \dp|memDataReg|out\(10),
	datac => \dp|MuxB|Selector5~8_combout\,
	datad => \dp|MuxA|Selector5~5_combout\,
	combout => \dp|alu_dp|Selector5~5_combout\);

-- Location: LCCOMB_X112_Y34_N6
\dp|alu_dp|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~6_combout\ = (\cp|WideOr1~2_combout\ & (\cp|WideOr7~17_combout\)) # (!\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector5~5_combout\) # ((!\cp|WideOr7~17_combout\ & \dp|MuxB|Selector5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|MuxB|Selector5~8_combout\,
	datad => \dp|alu_dp|Selector5~5_combout\,
	combout => \dp|alu_dp|Selector5~6_combout\);

-- Location: LCCOMB_X110_Y38_N10
\dp|alu_dp|Selector0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~25_combout\ = (\cp|WideOr7~17_combout\ & (((\dp|alu_dp|Add1~0_combout\)))) # (!\cp|WideOr7~17_combout\ & ((\dp|MuxB|Selector15~6_combout\) # ((\dp|MuxA|Selector15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector15~6_combout\,
	datab => \dp|MuxA|Selector15~10_combout\,
	datac => \dp|alu_dp|Add1~0_combout\,
	datad => \cp|WideOr7~17_combout\,
	combout => \dp|alu_dp|Selector0~25_combout\);

-- Location: LCCOMB_X113_Y38_N30
\dp|alu_dp|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~3_combout\ = (\cp|WideOr7~17_combout\ & ((\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Add0~2_combout\))) # (!\cp|WideOr1~2_combout\ & (\dp|alu_dp|Selector14~11_combout\)))) # (!\cp|WideOr7~17_combout\ & (\cp|WideOr1~2_combout\ $ 
-- ((!\dp|alu_dp|Selector14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100101100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Selector14~11_combout\,
	datad => \dp|alu_dp|Add0~2_combout\,
	combout => \dp|alu_dp|Selector14~3_combout\);

-- Location: LCCOMB_X113_Y38_N12
\dp|alu_dp|Selector14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~4_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((\dp|MuxA|Selector15~10_combout\)) # (!\dp|alu_dp|Selector0~12_combout\))) # (!\dp|alu_dp|Selector0~13_combout\ & (\dp|alu_dp|Selector0~12_combout\ & 
-- (\dp|alu_dp|Selector14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector14~3_combout\,
	datad => \dp|MuxA|Selector15~10_combout\,
	combout => \dp|alu_dp|Selector14~4_combout\);

-- Location: LCCOMB_X112_Y38_N8
\dp|alu_dp|Selector12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector12~5_combout\ = (\cp|WideOr1~2_combout\ & (\cp|WideOr7~17_combout\)) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxA|Selector12~6_combout\ & ((!\dp|MuxB|Selector12~6_combout\) # (!\cp|WideOr7~17_combout\))) # (!\dp|MuxA|Selector12~6_combout\ & 
-- ((\dp|MuxB|Selector12~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|MuxA|Selector12~6_combout\,
	datad => \dp|MuxB|Selector12~6_combout\,
	combout => \dp|alu_dp|Selector12~5_combout\);

-- Location: LCCOMB_X107_Y33_N26
\dp|rfile|reg_en_decoder|out[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[2]~3_combout\ = (!\cp|WideOr16~21_combout\ & (!\dp|regSelA[0]~1_combout\ & (!\cp|WideOr20~19_combout\ & !\cp|WideOr18~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~21_combout\,
	datab => \dp|regSelA[0]~1_combout\,
	datac => \cp|WideOr20~19_combout\,
	datad => \cp|WideOr18~17_combout\,
	combout => \dp|rfile|reg_en_decoder|out[2]~3_combout\);

-- Location: FF_X114_Y41_N9
\mem|dmem|mem~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[12]~3_combout\,
	sload => VCC,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~13_q\);

-- Location: LCCOMB_X114_Y41_N8
\mem|dmem|data[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[12]~0_combout\ = (\mem|dmem|mem~0_q\ & (\mem|dmem|mem_rtl_0|auto_generated|ram_block1a12\)) # (!\mem|dmem|mem~0_q\ & ((\mem|dmem|mem~13_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a12\,
	datac => \mem|dmem|mem~13_q\,
	datad => \mem|dmem|mem~0_q\,
	combout => \mem|dmem|data[12]~0_combout\);

-- Location: FF_X114_Y37_N21
\mem|dmem|mem_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(5));

-- Location: FF_X114_Y37_N27
\mem|dmem|mem_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(7));

-- Location: FF_X114_Y37_N23
\mem|dmem|mem_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector12~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(8));

-- Location: FF_X114_Y37_N7
\mem|dmem|mem_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem_rtl_0_bypass[6]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(6));

-- Location: LCCOMB_X114_Y37_N22
\mem|dmem|mem~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~17_combout\ = (\mem|dmem|mem_rtl_0_bypass\(7) & (\mem|dmem|mem_rtl_0_bypass\(8) & (\mem|dmem|mem_rtl_0_bypass\(5) $ (!\mem|dmem|mem_rtl_0_bypass\(6))))) # (!\mem|dmem|mem_rtl_0_bypass\(7) & (!\mem|dmem|mem_rtl_0_bypass\(8) & 
-- (\mem|dmem|mem_rtl_0_bypass\(5) $ (!\mem|dmem|mem_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem_rtl_0_bypass\(7),
	datab => \mem|dmem|mem_rtl_0_bypass\(5),
	datac => \mem|dmem|mem_rtl_0_bypass\(8),
	datad => \mem|dmem|mem_rtl_0_bypass\(6),
	combout => \mem|dmem|mem~17_combout\);

-- Location: FF_X114_Y38_N31
\mem|dmem|mem_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(1));

-- Location: FF_X111_Y40_N29
\mem|dmem|mem_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(9));

-- Location: FF_X110_Y40_N13
\mem|dmem|mem_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(11));

-- Location: FF_X109_Y36_N25
\mem|dmem|mem_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector10~9_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(12));

-- Location: FF_X110_Y40_N7
\mem|dmem|mem_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector11~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(10));

-- Location: LCCOMB_X110_Y40_N6
\mem|dmem|mem~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~20_combout\ = (\mem|dmem|mem_rtl_0_bypass\(11) & (\mem|dmem|mem_rtl_0_bypass\(12) & (\mem|dmem|mem_rtl_0_bypass\(10) $ (!\mem|dmem|mem_rtl_0_bypass\(9))))) # (!\mem|dmem|mem_rtl_0_bypass\(11) & (!\mem|dmem|mem_rtl_0_bypass\(12) & 
-- (\mem|dmem|mem_rtl_0_bypass\(10) $ (!\mem|dmem|mem_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem_rtl_0_bypass\(11),
	datab => \mem|dmem|mem_rtl_0_bypass\(12),
	datac => \mem|dmem|mem_rtl_0_bypass\(10),
	datad => \mem|dmem|mem_rtl_0_bypass\(9),
	combout => \mem|dmem|mem~20_combout\);

-- Location: FF_X111_Y40_N27
\mem|dmem|mem_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(15));

-- Location: FF_X107_Y41_N27
\mem|smem|mem_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[12]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(29));

-- Location: FF_X107_Y41_N9
\mem|smem|mem~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[12]~3_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~13_q\);

-- Location: LCCOMB_X107_Y41_N8
\mem|smem|data[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[12]~1_combout\ = (\mem|smem|mem~0_q\ & (\mem|smem|mem_rtl_0|auto_generated|ram_block1a12\)) # (!\mem|smem|mem~0_q\ & ((\mem|smem|mem~13_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|smem|mem_rtl_0|auto_generated|ram_block1a12\,
	datac => \mem|smem|mem~13_q\,
	datad => \mem|smem|mem~0_q\,
	combout => \mem|smem|data[12]~1_combout\);

-- Location: FF_X110_Y38_N25
\mem|smem|mem_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector15~4_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(2));

-- Location: FF_X114_Y37_N19
\mem|smem|mem_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(5));

-- Location: FF_X114_Y38_N7
\mem|smem|mem_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(7));

-- Location: FF_X113_Y40_N21
\mem|smem|mem_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[8]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(8));

-- Location: FF_X114_Y34_N25
\mem|smem|mem_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector13~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(6));

-- Location: LCCOMB_X114_Y34_N24
\mem|smem|mem~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem~18_combout\ = (\mem|smem|mem_rtl_0_bypass\(8) & (\mem|smem|mem_rtl_0_bypass\(7) & (\mem|smem|mem_rtl_0_bypass\(5) $ (!\mem|smem|mem_rtl_0_bypass\(6))))) # (!\mem|smem|mem_rtl_0_bypass\(8) & (!\mem|smem|mem_rtl_0_bypass\(7) & 
-- (\mem|smem|mem_rtl_0_bypass\(5) $ (!\mem|smem|mem_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem_rtl_0_bypass\(8),
	datab => \mem|smem|mem_rtl_0_bypass\(5),
	datac => \mem|smem|mem_rtl_0_bypass\(6),
	datad => \mem|smem|mem_rtl_0_bypass\(7),
	combout => \mem|smem|mem~18_combout\);

-- Location: FF_X110_Y40_N27
\mem|smem|mem_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(11));

-- Location: FF_X109_Y40_N13
\mem|smem|mem_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(14));

-- Location: LCCOMB_X107_Y41_N26
\dp|c|bus[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[12]~1_combout\ = (\mem|smem|data~0_combout\ & ((\mem|smem|mem~22_combout\ & ((!\mem|smem|mem_rtl_0_bypass\(29)))) # (!\mem|smem|mem~22_combout\ & (!\mem|smem|data[12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~22_combout\,
	datab => \mem|smem|data[12]~1_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(29),
	datad => \mem|smem|data~0_combout\,
	combout => \dp|c|bus[12]~1_combout\);

-- Location: FF_X113_Y40_N7
\mem|pmem|mem_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(7));

-- Location: FF_X113_Y40_N23
\mem|pmem|mem_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(3));

-- Location: FF_X113_Y40_N17
\mem|pmem|mem_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[4]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(4));

-- Location: LCCOMB_X113_Y40_N22
\mem|pmem|mem~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~18_combout\ = \mem|pmem|mem_rtl_0_bypass\(3) $ (\mem|pmem|mem_rtl_0_bypass\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|pmem|mem_rtl_0_bypass\(3),
	datad => \mem|pmem|mem_rtl_0_bypass\(4),
	combout => \mem|pmem|mem~18_combout\);

-- Location: FF_X111_Y40_N23
\mem|pmem|mem_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(9));

-- Location: FF_X110_Y40_N17
\mem|pmem|mem_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(11));

-- Location: FF_X110_Y40_N23
\mem|pmem|mem_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[12]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(12));

-- Location: FF_X110_Y40_N21
\mem|pmem|mem_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector11~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(10));

-- Location: LCCOMB_X110_Y40_N20
\mem|pmem|mem~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~20_combout\ = (\mem|pmem|mem_rtl_0_bypass\(12) & (\mem|pmem|mem_rtl_0_bypass\(11) & (\mem|pmem|mem_rtl_0_bypass\(10) $ (!\mem|pmem|mem_rtl_0_bypass\(9))))) # (!\mem|pmem|mem_rtl_0_bypass\(12) & (!\mem|pmem|mem_rtl_0_bypass\(11) & 
-- (\mem|pmem|mem_rtl_0_bypass\(10) $ (!\mem|pmem|mem_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0_bypass\(12),
	datab => \mem|pmem|mem_rtl_0_bypass\(11),
	datac => \mem|pmem|mem_rtl_0_bypass\(10),
	datad => \mem|pmem|mem_rtl_0_bypass\(9),
	combout => \mem|pmem|mem~20_combout\);

-- Location: FF_X108_Y38_N13
\mem|pmem|mem_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector9~9_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(14));

-- Location: FF_X106_Y40_N17
\mem|smem|mem_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(30));

-- Location: FF_X108_Y40_N13
\mem|smem|mem~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[13]~46_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~14_q\);

-- Location: LCCOMB_X108_Y40_N12
\mem|smem|data[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[13]~2_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a13\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~14_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~14_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a13\,
	combout => \mem|smem|data[13]~2_combout\);

-- Location: LCCOMB_X107_Y40_N28
\mem|smem|data[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[13]~3_combout\ = (\mem|smem|mem~22_combout\ & (\mem|smem|mem_rtl_0_bypass\(30))) # (!\mem|smem|mem~22_combout\ & ((\mem|smem|data[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem_rtl_0_bypass\(30),
	datac => \mem|smem|data[13]~2_combout\,
	datad => \mem|smem|mem~22_combout\,
	combout => \mem|smem|data[13]~3_combout\);

-- Location: FF_X106_Y40_N19
\mem|pmem|mem_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[13]~46_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(43));

-- Location: FF_X106_Y40_N21
\mem|pmem|mem~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[13]~46_combout\,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~14_q\);

-- Location: LCCOMB_X106_Y40_N2
\mem|pmem|data[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[13]~3_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a13\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~14_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~14_q\,
	datac => \mem|pmem|mem~0_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a13\,
	combout => \mem|pmem|data[13]~3_combout\);

-- Location: FF_X114_Y40_N9
\mem|pmem|mem_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(44));

-- Location: LCCOMB_X106_Y40_N18
\mem|pmem|data[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[13]~4_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(43))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(44) & ((\mem|pmem|data[13]~3_combout\))) # (!\mem|pmem|mem_rtl_0_bypass\(44) & 
-- (\mem|pmem|mem_rtl_0_bypass\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~22_combout\,
	datab => \mem|pmem|mem_rtl_0_bypass\(44),
	datac => \mem|pmem|mem_rtl_0_bypass\(43),
	datad => \mem|pmem|data[13]~3_combout\,
	combout => \mem|pmem|data[13]~4_combout\);

-- Location: LCCOMB_X106_Y40_N12
\dp|c|bus[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[13]~5_combout\ = (\mem|pmem|data~0_combout\ & (\mem|pmem|data[13]~4_combout\ & ((\mem|smem|data[13]~3_combout\) # (!\mem|smem|data~0_combout\)))) # (!\mem|pmem|data~0_combout\ & ((\mem|smem|data[13]~3_combout\) # ((!\mem|smem|data~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data~0_combout\,
	datab => \mem|smem|data[13]~3_combout\,
	datac => \mem|smem|data~0_combout\,
	datad => \mem|pmem|data[13]~4_combout\,
	combout => \dp|c|bus[13]~5_combout\);

-- Location: FF_X106_Y39_N5
\mem|dmem|mem~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[14]~47_combout\,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~15_q\);

-- Location: LCCOMB_X106_Y39_N26
\mem|dmem|data[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[14]~5_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a14\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~15_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~15_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a14\,
	combout => \mem|dmem|data[14]~5_combout\);

-- Location: FF_X107_Y39_N29
\mem|smem|mem_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[14]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(31));

-- Location: FF_X107_Y39_N3
\mem|smem|mem~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[14]~47_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~15_q\);

-- Location: LCCOMB_X107_Y39_N2
\mem|smem|data[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[14]~4_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a14\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~15_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~15_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a14\,
	combout => \mem|smem|data[14]~4_combout\);

-- Location: LCCOMB_X107_Y39_N28
\mem|smem|data[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[14]~5_combout\ = (\mem|smem|mem~22_combout\ & (\mem|smem|mem_rtl_0_bypass\(31))) # (!\mem|smem|mem~22_combout\ & ((\mem|smem|data[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~22_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(31),
	datad => \mem|smem|data[14]~4_combout\,
	combout => \mem|smem|data[14]~5_combout\);

-- Location: FF_X107_Y40_N5
\mem|pmem|mem_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[14]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(45));

-- Location: FF_X107_Y40_N19
\mem|pmem|mem~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[14]~47_combout\,
	sload => VCC,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~15_q\);

-- Location: LCCOMB_X107_Y40_N18
\mem|pmem|data[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[14]~5_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a14\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~15_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~0_q\,
	datac => \mem|pmem|mem~15_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a14\,
	combout => \mem|pmem|data[14]~5_combout\);

-- Location: FF_X114_Y40_N3
\mem|pmem|mem_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(46));

-- Location: LCCOMB_X107_Y40_N4
\mem|pmem|data[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[14]~6_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(45))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(46) & (\mem|pmem|data[14]~5_combout\)) # (!\mem|pmem|mem_rtl_0_bypass\(46) & 
-- ((\mem|pmem|mem_rtl_0_bypass\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~22_combout\,
	datab => \mem|pmem|data[14]~5_combout\,
	datac => \mem|pmem|mem_rtl_0_bypass\(45),
	datad => \mem|pmem|mem_rtl_0_bypass\(46),
	combout => \mem|pmem|data[14]~6_combout\);

-- Location: LCCOMB_X107_Y39_N4
\dp|c|bus[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[14]~7_combout\ = (\mem|pmem|data~0_combout\ & (\mem|pmem|data[14]~6_combout\ & ((\mem|smem|data[14]~5_combout\) # (!\mem|smem|data~0_combout\)))) # (!\mem|pmem|data~0_combout\ & (((\mem|smem|data[14]~5_combout\) # (!\mem|smem|data~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data~0_combout\,
	datab => \mem|pmem|data[14]~6_combout\,
	datac => \mem|smem|data~0_combout\,
	datad => \mem|smem|data[14]~5_combout\,
	combout => \dp|c|bus[14]~7_combout\);

-- Location: FF_X111_Y40_N7
\mem|dmem|mem_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[15]~48_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(32));

-- Location: FF_X111_Y40_N5
\mem|dmem|mem~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[15]~48_combout\,
	sload => VCC,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~16_q\);

-- Location: LCCOMB_X111_Y40_N4
\mem|dmem|data[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[15]~7_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a15\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~16_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~16_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a15\,
	combout => \mem|dmem|data[15]~7_combout\);

-- Location: LCCOMB_X111_Y40_N6
\mem|dmem|data[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[15]~8_combout\ = ((\mem|dmem|mem~22_combout\ & ((\mem|dmem|mem_rtl_0_bypass\(32)))) # (!\mem|dmem|mem~22_combout\ & (\mem|dmem|data[15]~7_combout\))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datab => \mem|dmem|data[15]~7_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(32),
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[15]~8_combout\);

-- Location: LCCOMB_X111_Y35_N2
\dp|a|bus[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[8]~14_combout\ = (\SW[8]~input_o\ & (((\dp|alu_dp|Selector7~10_combout\)) # (!\dp|reg_load_decoder|Decoder0~2_combout\))) # (!\SW[8]~input_o\ & (!\dp|drive_SW_L~5_combout\ & ((\dp|alu_dp|Selector7~10_combout\) # 
-- (!\dp|reg_load_decoder|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datab => \dp|reg_load_decoder|Decoder0~2_combout\,
	datac => \dp|drive_SW_L~5_combout\,
	datad => \dp|alu_dp|Selector7~10_combout\,
	combout => \dp|a|bus[8]~14_combout\);

-- Location: FF_X107_Y41_N21
\mem|dmem|mem_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(25));

-- Location: FF_X114_Y39_N17
\mem|dmem|mem~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem~9feeder_combout\,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~9_q\);

-- Location: LCCOMB_X106_Y39_N2
\mem|dmem|data[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[8]~9_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a8\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~9_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~9_q\,
	datab => \mem|dmem|mem~0_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a8\,
	combout => \mem|dmem|data[8]~9_combout\);

-- Location: LCCOMB_X107_Y41_N22
\mem|dmem|data[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[8]~10_combout\ = ((\mem|dmem|mem~22_combout\ & ((\mem|dmem|mem_rtl_0_bypass\(25)))) # (!\mem|dmem|mem~22_combout\ & (\mem|dmem|data[8]~9_combout\))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|data[8]~9_combout\,
	datab => \mem|dmem|mem_rtl_0_bypass\(25),
	datac => \mem|dmem|mem~22_combout\,
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[8]~10_combout\);

-- Location: LCCOMB_X110_Y39_N24
\dp|a|bus[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[8]~15_combout\ = ((\dp|a|bus[8]~14_combout\ & ((\dp|c|bus[8]~12_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr24~13_combout\,
	datab => \dp|c|bus[8]~12_combout\,
	datac => \dp|a|bus[12]~0_combout\,
	datad => \dp|a|bus[8]~14_combout\,
	combout => \dp|a|bus[8]~15_combout\);

-- Location: FF_X112_Y41_N23
\mem|pmem|mem_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(35));

-- Location: FF_X108_Y40_N15
\mem|pmem|mem~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[9]~15_combout\,
	sload => VCC,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~10_q\);

-- Location: LCCOMB_X108_Y40_N14
\mem|pmem|data[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[9]~11_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a9\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~10_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~0_q\,
	datac => \mem|pmem|mem~10_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a9\,
	combout => \mem|pmem|data[9]~11_combout\);

-- Location: FF_X110_Y40_N3
\mem|pmem|mem_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(36));

-- Location: LCCOMB_X109_Y40_N10
\mem|pmem|data[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[9]~12_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(35))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(36) & (\mem|pmem|data[9]~11_combout\)) # (!\mem|pmem|mem_rtl_0_bypass\(36) & 
-- ((\mem|pmem|mem_rtl_0_bypass\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data[9]~11_combout\,
	datab => \mem|pmem|mem~22_combout\,
	datac => \mem|pmem|mem_rtl_0_bypass\(35),
	datad => \mem|pmem|mem_rtl_0_bypass\(36),
	combout => \mem|pmem|data[9]~12_combout\);

-- Location: LCCOMB_X109_Y40_N28
\dp|c|bus[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[9]~14_combout\ = (\mem|pmem|data[9]~12_combout\ & (!\dp|memDataReg|out\(9) & ((\cp|WideOr26~6_combout\)))) # (!\mem|pmem|data[9]~12_combout\ & ((\mem|pmem|data~0_combout\) # ((!\dp|memDataReg|out\(9) & \cp|WideOr26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data[9]~12_combout\,
	datab => \dp|memDataReg|out\(9),
	datac => \mem|pmem|data~0_combout\,
	datad => \cp|WideOr26~6_combout\,
	combout => \dp|c|bus[9]~14_combout\);

-- Location: FF_X107_Y41_N13
\mem|smem|mem_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[10]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(27));

-- Location: FF_X107_Y41_N19
\mem|smem|mem~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[10]~18_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~11_q\);

-- Location: LCCOMB_X107_Y41_N18
\mem|smem|data[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[10]~10_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a10\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~11_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~11_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a10\,
	combout => \mem|smem|data[10]~10_combout\);

-- Location: LCCOMB_X107_Y41_N12
\dp|c|bus[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[10]~16_combout\ = (\mem|smem|data~0_combout\ & ((\mem|smem|mem~22_combout\ & ((!\mem|smem|mem_rtl_0_bypass\(27)))) # (!\mem|smem|mem~22_combout\ & (!\mem|smem|data[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~22_combout\,
	datab => \mem|smem|data[10]~10_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(27),
	datad => \mem|smem|data~0_combout\,
	combout => \dp|c|bus[10]~16_combout\);

-- Location: FF_X114_Y39_N7
\mem|pmem|mem_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[37]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(37));

-- Location: FF_X112_Y41_N11
\mem|smem|mem_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[11]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(28));

-- Location: FF_X112_Y41_N29
\mem|smem|mem~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[11]~21_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~12_q\);

-- Location: LCCOMB_X112_Y41_N28
\mem|smem|data[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[11]~11_combout\ = (\mem|smem|mem~0_q\ & (\mem|smem|mem_rtl_0|auto_generated|ram_block1a11\)) # (!\mem|smem|mem~0_q\ & ((\mem|smem|mem~12_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem_rtl_0|auto_generated|ram_block1a11\,
	datab => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~12_q\,
	combout => \mem|smem|data[11]~11_combout\);

-- Location: LCCOMB_X112_Y41_N10
\dp|c|bus[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[11]~19_combout\ = (\mem|smem|data~0_combout\ & ((\mem|smem|mem~22_combout\ & ((!\mem|smem|mem_rtl_0_bypass\(28)))) # (!\mem|smem|mem~22_combout\ & (!\mem|smem|data[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|data~0_combout\,
	datab => \mem|smem|data[11]~11_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(28),
	datad => \mem|smem|mem~22_combout\,
	combout => \dp|c|bus[11]~19_combout\);

-- Location: FF_X112_Y41_N31
\mem|pmem|mem_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(39));

-- Location: FF_X114_Y40_N15
\mem|pmem|mem~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem~12feeder_combout\,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~12_q\);

-- Location: LCCOMB_X108_Y40_N16
\mem|pmem|data[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[11]~15_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a11\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~12_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~0_q\,
	datac => \mem|pmem|mem~12_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a11\,
	combout => \mem|pmem|data[11]~15_combout\);

-- Location: FF_X113_Y40_N9
\mem|pmem|mem_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(40));

-- Location: LCCOMB_X109_Y40_N6
\mem|pmem|data[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[11]~16_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(39))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(40) & (\mem|pmem|data[11]~15_combout\)) # (!\mem|pmem|mem_rtl_0_bypass\(40) & 
-- ((\mem|pmem|mem_rtl_0_bypass\(39))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data[11]~15_combout\,
	datab => \mem|pmem|mem~22_combout\,
	datac => \mem|pmem|mem_rtl_0_bypass\(39),
	datad => \mem|pmem|mem_rtl_0_bypass\(40),
	combout => \mem|pmem|data[11]~16_combout\);

-- Location: LCCOMB_X113_Y37_N16
\dp|a|bus[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[4]~23_combout\ = (\SW[4]~input_o\ & (((\dp|alu_dp|Selector11~9_combout\)) # (!\dp|reg_load_decoder|Decoder0~2_combout\))) # (!\SW[4]~input_o\ & (!\dp|drive_SW_L~5_combout\ & ((\dp|alu_dp|Selector11~9_combout\) # 
-- (!\dp|reg_load_decoder|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \dp|reg_load_decoder|Decoder0~2_combout\,
	datac => \dp|drive_SW_L~5_combout\,
	datad => \dp|alu_dp|Selector11~9_combout\,
	combout => \dp|a|bus[4]~23_combout\);

-- Location: FF_X111_Y40_N13
\mem|smem|mem_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[4]~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(21));

-- Location: FF_X107_Y40_N17
\mem|pmem|mem_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[4]~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(25));

-- Location: FF_X107_Y40_N31
\mem|pmem|mem~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[4]~24_combout\,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~5_q\);

-- Location: LCCOMB_X107_Y40_N24
\mem|pmem|data[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[4]~17_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a4\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~5_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~0_q\,
	datac => \mem|pmem|mem~5_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a4\,
	combout => \mem|pmem|data[4]~17_combout\);

-- Location: FF_X114_Y40_N29
\mem|pmem|mem_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(26));

-- Location: LCCOMB_X107_Y40_N16
\mem|pmem|data[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[4]~18_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(25))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(26) & (\mem|pmem|data[4]~17_combout\)) # (!\mem|pmem|mem_rtl_0_bypass\(26) & 
-- ((\mem|pmem|mem_rtl_0_bypass\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~22_combout\,
	datab => \mem|pmem|data[4]~17_combout\,
	datac => \mem|pmem|mem_rtl_0_bypass\(25),
	datad => \mem|pmem|mem_rtl_0_bypass\(26),
	combout => \mem|pmem|data[4]~18_combout\);

-- Location: LCCOMB_X107_Y40_N26
\dp|c|bus[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[4]~23_combout\ = (\dp|memDataReg|out\(4) & (((\mem|pmem|data~0_combout\ & !\mem|pmem|data[4]~18_combout\)))) # (!\dp|memDataReg|out\(4) & ((\cp|WideOr26~6_combout\) # ((\mem|pmem|data~0_combout\ & !\mem|pmem|data[4]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(4),
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|pmem|data~0_combout\,
	datad => \mem|pmem|data[4]~18_combout\,
	combout => \dp|c|bus[4]~23_combout\);

-- Location: LCCOMB_X113_Y37_N2
\dp|a|bus[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[4]~24_combout\ = ((\dp|a|bus[4]~23_combout\ & ((\dp|c|bus[4]~24_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \cp|WideOr24~13_combout\,
	datac => \dp|c|bus[4]~24_combout\,
	datad => \dp|a|bus[4]~23_combout\,
	combout => \dp|a|bus[4]~24_combout\);

-- Location: FF_X106_Y39_N15
\mem|dmem|mem_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(22));

-- Location: FF_X107_Y40_N13
\mem|pmem|mem~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[5]~27_combout\,
	sload => VCC,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~6_q\);

-- Location: LCCOMB_X107_Y40_N12
\mem|pmem|data[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[5]~19_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a5\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~6_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~0_q\,
	datac => \mem|pmem|mem~6_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a5\,
	combout => \mem|pmem|data[5]~19_combout\);

-- Location: FF_X108_Y40_N29
\mem|pmem|mem~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[6]~30_combout\,
	sload => VCC,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~7_q\);

-- Location: LCCOMB_X108_Y40_N28
\mem|pmem|data[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[6]~21_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a6\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~7_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~0_q\,
	datac => \mem|pmem|mem~7_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a6\,
	combout => \mem|pmem|data[6]~21_combout\);

-- Location: FF_X112_Y40_N1
\mem|smem|mem~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem~8feeder_combout\,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~8_q\);

-- Location: LCCOMB_X112_Y41_N4
\mem|smem|data[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[7]~17_combout\ = (\mem|smem|mem~0_q\ & (\mem|smem|mem_rtl_0|auto_generated|ram_block1a7\)) # (!\mem|smem|mem~0_q\ & ((\mem|smem|mem~8_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem_rtl_0|auto_generated|ram_block1a7\,
	datad => \mem|smem|mem~8_q\,
	combout => \mem|smem|data[7]~17_combout\);

-- Location: FF_X112_Y40_N3
\mem|pmem|mem_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[7]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(31));

-- Location: FF_X108_Y40_N7
\mem|pmem|mem~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[7]~33_combout\,
	sload => VCC,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~8_q\);

-- Location: LCCOMB_X108_Y40_N6
\mem|pmem|data[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[7]~23_combout\ = (\mem|pmem|mem~0_q\ & (\mem|pmem|mem_rtl_0|auto_generated|ram_block1a7\)) # (!\mem|pmem|mem~0_q\ & ((\mem|pmem|mem~8_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a7\,
	datac => \mem|pmem|mem~8_q\,
	datad => \mem|pmem|mem~0_q\,
	combout => \mem|pmem|data[7]~23_combout\);

-- Location: FF_X113_Y40_N19
\mem|pmem|mem_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(32));

-- Location: LCCOMB_X112_Y40_N2
\mem|pmem|data[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[7]~24_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(31))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(32) & ((\mem|pmem|data[7]~23_combout\))) # (!\mem|pmem|mem_rtl_0_bypass\(32) & 
-- (\mem|pmem|mem_rtl_0_bypass\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~22_combout\,
	datab => \mem|pmem|mem_rtl_0_bypass\(32),
	datac => \mem|pmem|mem_rtl_0_bypass\(31),
	datad => \mem|pmem|data[7]~23_combout\,
	combout => \mem|pmem|data[7]~24_combout\);

-- Location: FF_X113_Y40_N29
\mem|dmem|mem_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(17));

-- Location: FF_X114_Y39_N25
\mem|dmem|mem~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[0]~36_combout\,
	sload => VCC,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~1_q\);

-- Location: LCCOMB_X114_Y39_N24
\mem|dmem|data[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[0]~25_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~1_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \mem|dmem|data[0]~25_combout\);

-- Location: LCCOMB_X112_Y39_N30
\mem|dmem|data[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[0]~26_combout\ = (\mem|dmem|mem~22_combout\ & (\mem|dmem|mem_rtl_0_bypass\(17))) # (!\mem|dmem|mem~22_combout\ & ((\mem|dmem|data[0]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(17),
	datad => \mem|dmem|data[0]~25_combout\,
	combout => \mem|dmem|data[0]~26_combout\);

-- Location: FF_X113_Y40_N3
\mem|smem|mem_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[0]~36_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(17));

-- Location: FF_X112_Y40_N17
\mem|smem|mem~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[0]~36_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~1_q\);

-- Location: LCCOMB_X112_Y40_N16
\mem|smem|data[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[0]~18_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~1_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \mem|smem|data[0]~18_combout\);

-- Location: LCCOMB_X113_Y40_N2
\mem|smem|data[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[0]~19_combout\ = (\mem|smem|mem~22_combout\ & ((\mem|smem|mem_rtl_0_bypass\(17)))) # (!\mem|smem|mem~22_combout\ & (\mem|smem|data[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|data[0]~18_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(17),
	datad => \mem|smem|mem~22_combout\,
	combout => \mem|smem|data[0]~19_combout\);

-- Location: FF_X114_Y40_N5
\mem|pmem|mem~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[0]~36_combout\,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~1_q\);

-- Location: LCCOMB_X114_Y40_N30
\mem|pmem|data[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[0]~25_combout\ = (\mem|pmem|mem~0_q\ & (\mem|pmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\mem|pmem|mem~0_q\ & ((\mem|pmem|mem~1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \mem|pmem|mem~1_q\,
	datad => \mem|pmem|mem~0_q\,
	combout => \mem|pmem|data[0]~25_combout\);

-- Location: FF_X112_Y40_N11
\mem|smem|mem~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[1]~39_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~2_q\);

-- Location: LCCOMB_X112_Y40_N10
\mem|smem|data[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[1]~20_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a1\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~2_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~2_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a1\,
	combout => \mem|smem|data[1]~20_combout\);

-- Location: FF_X112_Y40_N25
\mem|pmem|mem_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(19));

-- Location: FF_X108_Y40_N21
\mem|pmem|mem~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[1]~39_combout\,
	sload => VCC,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~2_q\);

-- Location: LCCOMB_X108_Y40_N20
\mem|pmem|data[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[1]~27_combout\ = (\mem|pmem|mem~0_q\ & (\mem|pmem|mem_rtl_0|auto_generated|ram_block1a1\)) # (!\mem|pmem|mem~0_q\ & ((\mem|pmem|mem~2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a1\,
	datac => \mem|pmem|mem~2_q\,
	datad => \mem|pmem|mem~0_q\,
	combout => \mem|pmem|data[1]~27_combout\);

-- Location: FF_X109_Y40_N23
\mem|pmem|mem_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(20));

-- Location: LCCOMB_X109_Y40_N20
\mem|pmem|data[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[1]~28_combout\ = (\mem|pmem|mem~22_combout\ & (\mem|pmem|mem_rtl_0_bypass\(19))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(20) & ((\mem|pmem|data[1]~27_combout\))) # (!\mem|pmem|mem_rtl_0_bypass\(20) & 
-- (\mem|pmem|mem_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0_bypass\(19),
	datab => \mem|pmem|mem~22_combout\,
	datac => \mem|pmem|mem_rtl_0_bypass\(20),
	datad => \mem|pmem|data[1]~27_combout\,
	combout => \mem|pmem|data[1]~28_combout\);

-- Location: LCCOMB_X109_Y40_N18
\dp|c|bus[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[1]~38_combout\ = (\dp|memDataReg|out\(1) & (!\mem|pmem|data[1]~28_combout\ & (\mem|pmem|data~0_combout\))) # (!\dp|memDataReg|out\(1) & ((\cp|WideOr26~6_combout\) # ((!\mem|pmem|data[1]~28_combout\ & \mem|pmem|data~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(1),
	datab => \mem|pmem|data[1]~28_combout\,
	datac => \mem|pmem|data~0_combout\,
	datad => \cp|WideOr26~6_combout\,
	combout => \dp|c|bus[1]~38_combout\);

-- Location: FF_X114_Y40_N11
\mem|smem|mem_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[3]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(20));

-- Location: FF_X112_Y40_N7
\mem|smem|mem~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[3]~45_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~4_q\);

-- Location: LCCOMB_X112_Y40_N6
\mem|smem|data[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[3]~23_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a3\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~4_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~4_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a3\,
	combout => \mem|smem|data[3]~23_combout\);

-- Location: LCCOMB_X113_Y40_N14
\mem|smem|data[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[3]~24_combout\ = (\mem|smem|mem~22_combout\ & (\mem|smem|mem_rtl_0_bypass\(20))) # (!\mem|smem|mem~22_combout\ & ((\mem|smem|data[3]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem_rtl_0_bypass\(20),
	datab => \mem|smem|data[3]~23_combout\,
	datad => \mem|smem|mem~22_combout\,
	combout => \mem|smem|data[3]~24_combout\);

-- Location: FF_X114_Y40_N17
\mem|pmem|mem_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[3]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(23));

-- Location: FF_X114_Y40_N19
\mem|pmem|mem~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[3]~45_combout\,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~4_q\);

-- Location: LCCOMB_X114_Y40_N10
\mem|pmem|data[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[3]~31_combout\ = (\mem|pmem|mem~0_q\ & (\mem|pmem|mem_rtl_0|auto_generated|ram_block1a3\)) # (!\mem|pmem|mem~0_q\ & ((\mem|pmem|mem~4_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a3\,
	datab => \mem|pmem|mem~4_q\,
	datad => \mem|pmem|mem~0_q\,
	combout => \mem|pmem|data[3]~31_combout\);

-- Location: FF_X114_Y40_N13
\mem|pmem|mem_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(24));

-- Location: LCCOMB_X114_Y40_N16
\mem|pmem|data[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[3]~32_combout\ = (\mem|pmem|mem_rtl_0_bypass\(24) & ((\mem|pmem|mem~22_combout\ & (\mem|pmem|mem_rtl_0_bypass\(23))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|data[3]~31_combout\))))) # (!\mem|pmem|mem_rtl_0_bypass\(24) & 
-- (((\mem|pmem|mem_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0_bypass\(24),
	datab => \mem|pmem|mem~22_combout\,
	datac => \mem|pmem|mem_rtl_0_bypass\(23),
	datad => \mem|pmem|data[3]~31_combout\,
	combout => \mem|pmem|data[3]~32_combout\);

-- Location: LCCOMB_X114_Y40_N22
\dp|c|bus[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[3]~44_combout\ = (\mem|pmem|data~0_combout\ & (\mem|pmem|data[3]~32_combout\ & ((\mem|smem|data[3]~24_combout\) # (!\mem|smem|data~0_combout\)))) # (!\mem|pmem|data~0_combout\ & (((\mem|smem|data[3]~24_combout\) # (!\mem|smem|data~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data~0_combout\,
	datab => \mem|pmem|data[3]~32_combout\,
	datac => \mem|smem|data~0_combout\,
	datad => \mem|smem|data[3]~24_combout\,
	combout => \dp|c|bus[3]~44_combout\);

-- Location: LCCOMB_X112_Y31_N20
\cp|Selector19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~14_combout\ = (\cp|Equal4~30_combout\) # (((\dp|instrReg|out\(9) & \cp|Equal4~50_combout\)) # (!\cp|Selector19~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~30_combout\,
	datab => \cp|Selector19~23_combout\,
	datac => \dp|instrReg|out\(9),
	datad => \cp|Equal4~50_combout\,
	combout => \cp|Selector19~14_combout\);

-- Location: LCCOMB_X111_Y32_N0
\cp|Equal4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~32_combout\ = (!\cp|currState\(8) & (!\cp|currState\(9) & !\cp|currState\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|currState\(9),
	datad => \cp|currState\(2),
	combout => \cp|Equal4~32_combout\);

-- Location: LCCOMB_X109_Y30_N2
\cp|Equal4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~35_combout\ = (!\cp|currState\(9) & (!\cp|currState\(7) & (!\cp|currState\(6) & !\cp|currState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \cp|currState\(7),
	datac => \cp|currState\(6),
	datad => \cp|currState\(2),
	combout => \cp|Equal4~35_combout\);

-- Location: LCCOMB_X112_Y32_N30
\cp|Equal4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~37_combout\ = (!\cp|currState\(0) & (\cp|Equal4~11_combout\ & (\cp|Equal4~13_combout\ & \cp|Equal4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|Equal4~11_combout\,
	datac => \cp|Equal4~13_combout\,
	datad => \cp|Equal4~8_combout\,
	combout => \cp|Equal4~37_combout\);

-- Location: LCCOMB_X112_Y31_N6
\cp|Selector19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~18_combout\ = (\cp|Equal4~23_combout\ & ((\cp|Equal4~19_combout\) # ((\cp|Equal4~11_combout\ & !\cp|currState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~11_combout\,
	datab => \cp|Equal4~23_combout\,
	datac => \cp|currState\(0),
	datad => \cp|Equal4~19_combout\,
	combout => \cp|Selector19~18_combout\);

-- Location: LCCOMB_X113_Y32_N6
\cp|Equal4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~44_combout\ = (!\cp|currState\(6) & (\cp|Equal4~12_combout\ & (\cp|currState\(5) & \cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|Equal4~12_combout\,
	datac => \cp|currState\(5),
	datad => \cp|currState\(7),
	combout => \cp|Equal4~44_combout\);

-- Location: LCCOMB_X109_Y32_N2
\cp|Equal4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~46_combout\ = (!\cp|currState\(8) & (\cp|Equal4~17_combout\ & (\cp|currState\(1) & \cp|Equal4~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|Equal4~17_combout\,
	datac => \cp|currState\(1),
	datad => \cp|Equal4~35_combout\,
	combout => \cp|Equal4~46_combout\);

-- Location: FF_X111_Y38_N23
\dp|condCodeReg|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector16~5_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \cp|WideOr22~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|condCodeReg|out\(2));

-- Location: FF_X111_Y38_N17
\dp|condCodeReg|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|condCodeReg|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \cp|WideOr22~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|condCodeReg|out\(1));

-- Location: LCCOMB_X108_Y30_N22
\cp|WideOr42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr42~0_combout\ = (\cp|currState\(1) & (!\cp|currState\(0) & ((!\cp|currState\(5)) # (!\cp|currState\(3))))) # (!\cp|currState\(1) & (((!\cp|currState\(5) & \cp|currState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(1),
	datac => \cp|currState\(5),
	datad => \cp|currState\(0),
	combout => \cp|WideOr42~0_combout\);

-- Location: LCCOMB_X107_Y30_N0
\cp|Selector21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~5_combout\ = (!\cp|currState\(4) & (\cp|currState\(8) & (!\cp|currState\(2) & \cp|WideOr42~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(8),
	datac => \cp|currState\(2),
	datad => \cp|WideOr42~0_combout\,
	combout => \cp|Selector21~5_combout\);

-- Location: LCCOMB_X107_Y30_N22
\cp|Selector21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~6_combout\ = (\cp|currState\(5) & (!\cp|currState\(8) & (\cp|currState\(2) & \cp|currState\(3)))) # (!\cp|currState\(5) & (\cp|currState\(8) & (!\cp|currState\(2) & !\cp|currState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(8),
	datac => \cp|currState\(2),
	datad => \cp|currState\(3),
	combout => \cp|Selector21~6_combout\);

-- Location: LCCOMB_X107_Y30_N28
\cp|Selector21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~7_combout\ = (\cp|Selector21~5_combout\) # ((!\cp|currState\(1) & (\cp|Equal4~28_combout\ & \cp|Selector21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|Equal4~28_combout\,
	datac => \cp|Selector21~6_combout\,
	datad => \cp|Selector21~5_combout\,
	combout => \cp|Selector21~7_combout\);

-- Location: LCCOMB_X106_Y31_N28
\cp|WideOr42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr42~1_combout\ = (\cp|currState\(5) & ((\cp|currState\(0) & (!\cp|currState\(1) & !\cp|currState\(3))) # (!\cp|currState\(0) & (\cp|currState\(1) & \cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(1),
	datac => \cp|currState\(5),
	datad => \cp|currState\(3),
	combout => \cp|WideOr42~1_combout\);

-- Location: LCCOMB_X107_Y30_N26
\cp|WideOr42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr42~2_combout\ = (\cp|currState\(0) & (!\cp|currState\(1) & ((!\cp|currState\(3)) # (!\cp|currState\(5))))) # (!\cp|currState\(0) & (!\cp|currState\(5) & ((\cp|currState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(5),
	datac => \cp|currState\(3),
	datad => \cp|currState\(1),
	combout => \cp|WideOr42~2_combout\);

-- Location: LCCOMB_X107_Y30_N4
\cp|WideOr42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr42~3_combout\ = (\cp|currState\(0) & (!\cp|currState\(1) & ((\cp|currState\(5)) # (!\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(1),
	datac => \cp|currState\(3),
	datad => \cp|currState\(5),
	combout => \cp|WideOr42~3_combout\);

-- Location: LCCOMB_X107_Y30_N14
\cp|WideOr42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr42~4_combout\ = (\cp|currState\(4) & ((\cp|WideOr42~2_combout\) # ((\cp|currState\(7))))) # (!\cp|currState\(4) & (((\cp|WideOr42~3_combout\ & !\cp|currState\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr42~2_combout\,
	datab => \cp|currState\(4),
	datac => \cp|WideOr42~3_combout\,
	datad => \cp|currState\(7),
	combout => \cp|WideOr42~4_combout\);

-- Location: LCCOMB_X106_Y31_N30
\cp|WideOr42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr42~5_combout\ = (\cp|currState\(7) & ((\cp|WideOr42~4_combout\ & (\cp|Equal4~9_combout\)) # (!\cp|WideOr42~4_combout\ & ((\cp|WideOr42~1_combout\))))) # (!\cp|currState\(7) & (((\cp|WideOr42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|Equal4~9_combout\,
	datac => \cp|WideOr42~1_combout\,
	datad => \cp|WideOr42~4_combout\,
	combout => \cp|WideOr42~5_combout\);

-- Location: LCCOMB_X106_Y31_N16
\cp|Selector21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~8_combout\ = (!\cp|currState\(4) & (!\cp|currState\(3) & (!\cp|currState\(1) & \cp|currState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(3),
	datac => \cp|currState\(1),
	datad => \cp|currState\(0),
	combout => \cp|Selector21~8_combout\);

-- Location: LCCOMB_X106_Y31_N26
\cp|WideOr42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr42~6_combout\ = (\cp|currState\(1) & (\cp|currState\(4) & (\cp|currState\(3) & !\cp|currState\(0)))) # (!\cp|currState\(1) & (\cp|currState\(0) & ((\cp|currState\(4)) # (\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(3),
	datac => \cp|currState\(1),
	datad => \cp|currState\(0),
	combout => \cp|WideOr42~6_combout\);

-- Location: LCCOMB_X106_Y31_N0
\cp|Selector21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~9_combout\ = (\cp|currState\(5) & (!\cp|currState\(2) & ((\cp|Selector21~8_combout\)))) # (!\cp|currState\(5) & ((\cp|currState\(2) & ((\cp|Selector21~8_combout\))) # (!\cp|currState\(2) & (\cp|WideOr42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(2),
	datac => \cp|WideOr42~6_combout\,
	datad => \cp|Selector21~8_combout\,
	combout => \cp|Selector21~9_combout\);

-- Location: LCCOMB_X106_Y31_N22
\cp|Selector21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~10_combout\ = (\cp|WideOr42~5_combout\ & ((\cp|WideOr24~0_combout\) # ((\cp|Selector21~9_combout\ & \cp|WideOr24~8_combout\)))) # (!\cp|WideOr42~5_combout\ & (\cp|Selector21~9_combout\ & ((\cp|WideOr24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr42~5_combout\,
	datab => \cp|Selector21~9_combout\,
	datac => \cp|WideOr24~0_combout\,
	datad => \cp|WideOr24~8_combout\,
	combout => \cp|Selector21~10_combout\);

-- Location: LCCOMB_X106_Y32_N26
\cp|Selector21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~11_combout\ = (\cp|currState\(8) & (\cp|Selector21~7_combout\ & (\cp|Equal4~16_combout\))) # (!\cp|currState\(8) & ((\cp|Selector21~10_combout\) # ((\cp|Selector21~7_combout\ & \cp|Equal4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|Selector21~7_combout\,
	datac => \cp|Equal4~16_combout\,
	datad => \cp|Selector21~10_combout\,
	combout => \cp|Selector21~11_combout\);

-- Location: LCCOMB_X110_Y31_N24
\cp|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~1_combout\ = (\cp|Equal4~47_combout\) # ((\cp|Equal4~13_combout\ & (\cp|Equal4~26_combout\ & \cp|currState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~13_combout\,
	datab => \cp|Equal4~26_combout\,
	datac => \cp|currState\(0),
	datad => \cp|Equal4~47_combout\,
	combout => \cp|Selector22~1_combout\);

-- Location: LCCOMB_X111_Y31_N0
\cp|Selector22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~2_combout\ = (\cp|Equal4~50_combout\ & ((\dp|instrReg|out\(6)) # ((!\dp|condCodeReg|out\(2) & \cp|Selector22~1_combout\)))) # (!\cp|Equal4~50_combout\ & (!\dp|condCodeReg|out\(2) & ((\cp|Selector22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~50_combout\,
	datab => \dp|condCodeReg|out\(2),
	datac => \dp|instrReg|out\(6),
	datad => \cp|Selector22~1_combout\,
	combout => \cp|Selector22~2_combout\);

-- Location: LCCOMB_X111_Y32_N2
\cp|Selector22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~3_combout\ = (\cp|Selector22~2_combout\) # ((!\dp|condCodeReg|out\(1) & (\cp|Equal4~31_combout\ & \cp|Equal4~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|condCodeReg|out\(1),
	datab => \cp|Equal4~31_combout\,
	datac => \cp|Equal4~21_combout\,
	datad => \cp|Selector22~2_combout\,
	combout => \cp|Selector22~3_combout\);

-- Location: LCCOMB_X108_Y30_N18
\cp|WideOr43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr43~0_combout\ = (\cp|currState\(3) & ((\cp|currState\(5) & (!\cp|currState\(6) & !\cp|currState\(7))) # (!\cp|currState\(5) & (\cp|currState\(6) & \cp|currState\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(6),
	datac => \cp|currState\(7),
	datad => \cp|currState\(3),
	combout => \cp|WideOr43~0_combout\);

-- Location: LCCOMB_X108_Y30_N16
\cp|Selector22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~5_combout\ = (\cp|currState\(2) & (\cp|WideOr43~0_combout\ & (\cp|currState\(4) & !\cp|currState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(2),
	datab => \cp|WideOr43~0_combout\,
	datac => \cp|currState\(4),
	datad => \cp|currState\(0),
	combout => \cp|Selector22~5_combout\);

-- Location: LCCOMB_X110_Y30_N10
\cp|WideOr43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr43~1_combout\ = (\cp|currState\(4) & (\cp|currState\(7) & (!\cp|currState\(5)))) # (!\cp|currState\(4) & ((\cp|currState\(3) & ((!\cp|currState\(5)))) # (!\cp|currState\(3) & (\cp|currState\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(7),
	datac => \cp|currState\(5),
	datad => \cp|currState\(3),
	combout => \cp|WideOr43~1_combout\);

-- Location: LCCOMB_X110_Y30_N20
\cp|WideOr43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr43~2_combout\ = (\cp|currState\(4) & (\cp|currState\(7) $ ((!\cp|currState\(5))))) # (!\cp|currState\(4) & (\cp|currState\(7) & (\cp|currState\(5) & \cp|currState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(7),
	datac => \cp|currState\(5),
	datad => \cp|currState\(3),
	combout => \cp|WideOr43~2_combout\);

-- Location: LCCOMB_X110_Y30_N30
\cp|WideOr43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr43~3_combout\ = (\cp|currState\(7) & ((\cp|currState\(4)) # ((\cp|currState\(3)) # (!\cp|currState\(5))))) # (!\cp|currState\(7) & (\cp|currState\(3) & (\cp|currState\(4) $ (!\cp|currState\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(7),
	datac => \cp|currState\(5),
	datad => \cp|currState\(3),
	combout => \cp|WideOr43~3_combout\);

-- Location: LCCOMB_X110_Y30_N4
\cp|WideOr43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr43~4_combout\ = (\cp|currState\(1) & (((\cp|WideOr43~2_combout\) # (\cp|currState\(6))))) # (!\cp|currState\(1) & (!\cp|WideOr43~3_combout\ & ((!\cp|currState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr43~3_combout\,
	datab => \cp|WideOr43~2_combout\,
	datac => \cp|currState\(1),
	datad => \cp|currState\(6),
	combout => \cp|WideOr43~4_combout\);

-- Location: LCCOMB_X110_Y30_N6
\cp|WideOr43~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr43~5_combout\ = (\cp|currState\(6) & ((\cp|WideOr43~4_combout\ & (\cp|WideOr5~13_combout\)) # (!\cp|WideOr43~4_combout\ & ((\cp|WideOr43~1_combout\))))) # (!\cp|currState\(6) & (((\cp|WideOr43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~13_combout\,
	datab => \cp|currState\(6),
	datac => \cp|WideOr43~4_combout\,
	datad => \cp|WideOr43~1_combout\,
	combout => \cp|WideOr43~5_combout\);

-- Location: LCCOMB_X111_Y30_N0
\cp|WideOr43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr43~6_combout\ = (\cp|currState\(3) & (((\cp|currState\(4)) # (\cp|currState\(5))))) # (!\cp|currState\(3) & ((\cp|currState\(1) & (\cp|currState\(4))) # (!\cp|currState\(1) & ((\cp|currState\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(1),
	datac => \cp|currState\(4),
	datad => \cp|currState\(5),
	combout => \cp|WideOr43~6_combout\);

-- Location: LCCOMB_X110_Y30_N12
\cp|Selector22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~7_combout\ = (\cp|WideOr11~13_combout\ & (((!\cp|currState\(8) & \cp|WideOr43~5_combout\)) # (!\cp|WideOr43~6_combout\))) # (!\cp|WideOr11~13_combout\ & (!\cp|currState\(8) & ((\cp|WideOr43~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr11~13_combout\,
	datab => \cp|currState\(8),
	datac => \cp|WideOr43~6_combout\,
	datad => \cp|WideOr43~5_combout\,
	combout => \cp|Selector22~7_combout\);

-- Location: LCCOMB_X109_Y39_N30
\dp|alu_dp|Selector17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~4_combout\ = (\cp|WideOr7~17_combout\ & (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Add3~30_combout\))) # (!\cp|WideOr7~17_combout\ & ((\cp|WideOr5~23_combout\) # ((\dp|alu_dp|Add6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Add3~30_combout\,
	datad => \dp|alu_dp|Add6~30_combout\,
	combout => \dp|alu_dp|Selector17~4_combout\);

-- Location: LCCOMB_X109_Y30_N22
\cp|WideOr22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~7_combout\ = (\cp|currState\(3) & ((\cp|currState\(6) & ((\cp|currState\(4)))) # (!\cp|currState\(6) & ((\cp|currState\(0)) # (!\cp|currState\(4)))))) # (!\cp|currState\(3) & ((\cp|currState\(4) & ((!\cp|currState\(6)))) # (!\cp|currState\(4) 
-- & (\cp|currState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(3),
	datac => \cp|currState\(6),
	datad => \cp|currState\(4),
	combout => \cp|WideOr22~7_combout\);

-- Location: LCCOMB_X109_Y30_N12
\cp|WideOr22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~8_combout\ = (\cp|WideOr22~6_combout\ & ((\cp|currState\(6) & (\cp|currState\(7) & \cp|WideOr22~7_combout\)) # (!\cp|currState\(6) & (!\cp|currState\(7) & !\cp|WideOr22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|currState\(7),
	datac => \cp|WideOr22~7_combout\,
	datad => \cp|WideOr22~6_combout\,
	combout => \cp|WideOr22~8_combout\);

-- Location: LCCOMB_X110_Y31_N2
\cp|WideOr22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~9_combout\ = (\cp|currState\(2) & ((\cp|WideOr22~8_combout\) # ((\cp|Equal4~38_combout\ & !\cp|Selector14~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~38_combout\,
	datab => \cp|WideOr22~8_combout\,
	datac => \cp|Selector14~23_combout\,
	datad => \cp|currState\(2),
	combout => \cp|WideOr22~9_combout\);

-- Location: LCCOMB_X109_Y30_N26
\cp|WideOr22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~10_combout\ = (\cp|currState\(7)) # ((!\cp|currState\(4) & ((\cp|currState\(0)) # (\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(7),
	datac => \cp|currState\(3),
	datad => \cp|currState\(4),
	combout => \cp|WideOr22~10_combout\);

-- Location: LCCOMB_X109_Y30_N16
\cp|WideOr22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~11_combout\ = (\cp|currState\(1)) # (\cp|currState\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(1),
	datad => \cp|currState\(7),
	combout => \cp|WideOr22~11_combout\);

-- Location: LCCOMB_X109_Y30_N6
\cp|WideOr22~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~12_combout\ = (\cp|WideOr22~11_combout\ & (((\cp|currState\(5))))) # (!\cp|WideOr22~11_combout\ & ((\cp|currState\(5) $ (\cp|currState\(4))) # (!\cp|currState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|WideOr22~11_combout\,
	datac => \cp|currState\(5),
	datad => \cp|currState\(4),
	combout => \cp|WideOr22~12_combout\);

-- Location: LCCOMB_X109_Y30_N0
\cp|WideOr22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~13_combout\ = (\cp|currState\(0) & (\cp|currState\(7) & ((\cp|currState\(3)) # (\cp|currState\(4))))) # (!\cp|currState\(0) & ((\cp|currState\(7)) # ((\cp|currState\(3) & !\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(7),
	datac => \cp|currState\(3),
	datad => \cp|currState\(4),
	combout => \cp|WideOr22~13_combout\);

-- Location: LCCOMB_X109_Y30_N10
\cp|WideOr22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~14_combout\ = (\cp|WideOr22~12_combout\ & (((\cp|WideOr22~13_combout\)) # (!\cp|currState\(1)))) # (!\cp|WideOr22~12_combout\ & (\cp|currState\(1) & (!\cp|WideOr22~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr22~12_combout\,
	datab => \cp|currState\(1),
	datac => \cp|WideOr22~10_combout\,
	datad => \cp|WideOr22~13_combout\,
	combout => \cp|WideOr22~14_combout\);

-- Location: LCCOMB_X111_Y31_N6
\cp|WideOr22~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~15_combout\ = (\cp|currState\(3) & (!\cp|currState\(5) & ((\cp|currState\(4)) # (!\cp|currState\(0))))) # (!\cp|currState\(3) & (!\cp|currState\(0) & (\cp|currState\(4) $ (\cp|currState\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(4),
	datac => \cp|currState\(5),
	datad => \cp|currState\(0),
	combout => \cp|WideOr22~15_combout\);

-- Location: LCCOMB_X112_Y31_N14
\cp|WideOr22~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~16_combout\ = (\cp|currState\(0) & (\cp|currState\(5) & ((\cp|currState\(4)) # (\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(3),
	datac => \cp|currState\(0),
	datad => \cp|currState\(5),
	combout => \cp|WideOr22~16_combout\);

-- Location: LCCOMB_X111_Y31_N12
\cp|WideOr22~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~17_combout\ = (\cp|currState\(7) & ((\cp|currState\(1) & (\cp|WideOr22~15_combout\)) # (!\cp|currState\(1) & ((!\cp|WideOr22~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr22~15_combout\,
	datab => \cp|WideOr22~16_combout\,
	datac => \cp|currState\(1),
	datad => \cp|currState\(7),
	combout => \cp|WideOr22~17_combout\);

-- Location: LCCOMB_X110_Y31_N8
\cp|WideOr22~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~18_combout\ = (\cp|currState\(6) & ((\cp|WideOr22~17_combout\) # ((\cp|WideOr22~22_combout\)))) # (!\cp|currState\(6) & (((\cp|WideOr22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr22~17_combout\,
	datab => \cp|currState\(6),
	datac => \cp|WideOr22~14_combout\,
	datad => \cp|WideOr22~22_combout\,
	combout => \cp|WideOr22~18_combout\);

-- Location: LCCOMB_X110_Y31_N22
\cp|WideOr22~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~19_combout\ = (!\cp|currState\(8) & ((\cp|WideOr22~9_combout\) # ((!\cp|currState\(2) & \cp|WideOr22~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(2),
	datab => \cp|currState\(8),
	datac => \cp|WideOr22~18_combout\,
	datad => \cp|WideOr22~9_combout\,
	combout => \cp|WideOr22~19_combout\);

-- Location: LCCOMB_X114_Y37_N14
\dp|alu_dp|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector16~2_combout\ = (\cp|WideOr1~2_combout\ & (((\cp|WideOr5~23_combout\) # (\dp|alu_dp|Selector0~32_combout\)))) # (!\cp|WideOr1~2_combout\ & (\dp|MuxA|Selector15~10_combout\ & (!\cp|WideOr5~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector15~10_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \cp|WideOr5~23_combout\,
	datad => \dp|alu_dp|Selector0~32_combout\,
	combout => \dp|alu_dp|Selector16~2_combout\);

-- Location: LCCOMB_X114_Y37_N24
\dp|alu_dp|Selector0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~26_combout\ = (\cp|WideOr7~17_combout\ & (((\dp|alu_dp|LessThan1~30_combout\)))) # (!\cp|WideOr7~17_combout\ & ((\dp|alu_dp|Add5~30_combout\) # ((\dp|alu_dp|LessThan0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add5~30_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|alu_dp|LessThan0~30_combout\,
	datad => \dp|alu_dp|LessThan1~30_combout\,
	combout => \dp|alu_dp|Selector0~26_combout\);

-- Location: LCCOMB_X114_Y37_N0
\dp|alu_dp|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector16~3_combout\ = (\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector16~2_combout\ & ((\dp|alu_dp|Selector0~26_combout\))) # (!\dp|alu_dp|Selector16~2_combout\ & (\dp|MuxA|Selector0~6_combout\)))) # (!\cp|WideOr5~23_combout\ & 
-- (((\dp|alu_dp|Selector16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector0~6_combout\,
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector16~2_combout\,
	datad => \dp|alu_dp|Selector0~26_combout\,
	combout => \dp|alu_dp|Selector16~3_combout\);

-- Location: LCCOMB_X111_Y37_N6
\dp|alu_dp|Selector16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector16~4_combout\ = (\cp|WideOr7~17_combout\ & ((\dp|alu_dp|Selector16~6_combout\ & ((\dp|alu_dp|Add0~32_combout\))) # (!\dp|alu_dp|Selector16~6_combout\ & (\dp|alu_dp|Add2~32_combout\)))) # (!\cp|WideOr7~17_combout\ & 
-- (((\dp|alu_dp|Selector16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add2~32_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|alu_dp|Selector16~6_combout\,
	datad => \dp|alu_dp|Add0~32_combout\,
	combout => \dp|alu_dp|Selector16~4_combout\);

-- Location: LCCOMB_X111_Y38_N22
\dp|alu_dp|Selector16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector16~5_combout\ = (\cp|WideOr3~9_combout\ & (((\dp|alu_dp|Selector16~3_combout\)))) # (!\cp|WideOr3~9_combout\ & (\cp|WideOr1~2_combout\ & (\dp|alu_dp|Selector16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr3~9_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Selector16~4_combout\,
	datad => \dp|alu_dp|Selector16~3_combout\,
	combout => \dp|alu_dp|Selector16~5_combout\);

-- Location: LCCOMB_X111_Y38_N12
\dp|alu_dp|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Equal16~0_combout\ = (!\dp|alu_dp|Selector15~4_combout\ & (!\dp|alu_dp|Selector14~10_combout\ & (!\dp|alu_dp|Selector12~9_combout\ & !\dp|alu_dp|Selector13~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector15~4_combout\,
	datab => \dp|alu_dp|Selector14~10_combout\,
	datac => \dp|alu_dp|Selector12~9_combout\,
	datad => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|alu_dp|Equal16~0_combout\);

-- Location: LCCOMB_X108_Y30_N26
\cp|WideOr20~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~20_combout\ = (!\cp|currState\(5) & (\cp|WideOr20~17_combout\ & \cp|currState\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|WideOr20~17_combout\,
	datac => \cp|currState\(6),
	combout => \cp|WideOr20~20_combout\);

-- Location: LCCOMB_X107_Y31_N12
\cp|WideOr18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~18_combout\ = (\cp|currState\(5) & (\cp|currState\(3) & (\cp|currState\(4) & \cp|currState\(0)))) # (!\cp|currState\(5) & (\cp|currState\(3) $ ((\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(5),
	datac => \cp|currState\(4),
	datad => \cp|currState\(0),
	combout => \cp|WideOr18~18_combout\);

-- Location: LCCOMB_X111_Y30_N26
\cp|WideOr16~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr16~22_combout\ = (!\cp|currState\(6) & (\cp|WideOr16~2_combout\ & (!\cp|currState\(0) & !\cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|WideOr16~2_combout\,
	datac => \cp|currState\(0),
	datad => \cp|currState\(7),
	combout => \cp|WideOr16~22_combout\);

-- Location: LCCOMB_X108_Y36_N16
\dp|MuxB|Selector0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector0~8_combout\ = (\cp|Equal4~22_combout\ & ((\cp|WideOr14~2_combout\ & (\dp|memDataReg|out\(15))) # (!\cp|WideOr14~2_combout\ & ((\dp|MuxB|Selector0~7_combout\))))) # (!\cp|Equal4~22_combout\ & (((\dp|MuxB|Selector0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~22_combout\,
	datab => \dp|memDataReg|out\(15),
	datac => \dp|MuxB|Selector0~7_combout\,
	datad => \cp|WideOr14~2_combout\,
	combout => \dp|MuxB|Selector0~8_combout\);

-- Location: LCCOMB_X111_Y35_N0
\dp|alu_dp|Selector7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~11_combout\ = (\dp|MuxA|Selector7~6_combout\ & ((\dp|MuxB|Selector7~12_combout\) # ((\cp|currState\(9)) # (!\cp|WideOr7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector7~6_combout\,
	datab => \dp|MuxB|Selector7~12_combout\,
	datac => \cp|currState\(9),
	datad => \cp|WideOr7~16_combout\,
	combout => \dp|alu_dp|Selector7~11_combout\);

-- Location: LCCOMB_X111_Y37_N12
\dp|alu_dp|Selector11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector11~10_combout\ = (\dp|MuxA|Selector11~6_combout\ & ((\cp|currState\(9)) # ((\dp|MuxB|Selector11~6_combout\) # (!\cp|WideOr7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \cp|WideOr7~16_combout\,
	datac => \dp|MuxA|Selector11~6_combout\,
	datad => \dp|MuxB|Selector11~6_combout\,
	combout => \dp|alu_dp|Selector11~10_combout\);

-- Location: LCCOMB_X113_Y38_N22
\dp|alu_dp|Selector8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector8~10_combout\ = (\dp|MuxA|Selector8~6_combout\ & ((\cp|currState\(9)) # ((\dp|MuxB|Selector8~8_combout\) # (!\cp|WideOr7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \cp|WideOr7~16_combout\,
	datac => \dp|MuxB|Selector8~8_combout\,
	datad => \dp|MuxA|Selector8~6_combout\,
	combout => \dp|alu_dp|Selector8~10_combout\);

-- Location: LCCOMB_X113_Y38_N4
\dp|alu_dp|Selector14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~11_combout\ = (\dp|MuxA|Selector14~6_combout\ & (((\cp|currState\(9)) # (\dp|MuxB|Selector14~6_combout\)) # (!\cp|WideOr7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector14~6_combout\,
	datab => \cp|WideOr7~16_combout\,
	datac => \cp|currState\(9),
	datad => \dp|MuxB|Selector14~6_combout\,
	combout => \dp|alu_dp|Selector14~11_combout\);

-- Location: LCCOMB_X113_Y38_N26
\dp|alu_dp|Selector13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector13~10_combout\ = (\dp|MuxA|Selector13~6_combout\ & ((\cp|currState\(9)) # ((\dp|MuxB|Selector13~6_combout\) # (!\cp|WideOr7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \cp|WideOr7~16_combout\,
	datac => \dp|MuxA|Selector13~6_combout\,
	datad => \dp|MuxB|Selector13~6_combout\,
	combout => \dp|alu_dp|Selector13~10_combout\);

-- Location: LCCOMB_X113_Y32_N10
\cp|Selector19~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~24_combout\ = ((\cp|currState\(4)) # ((!\cp|Equal4~33_combout\ & !\cp|Equal4~31_combout\))) # (!\cp|currState\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|Equal4~33_combout\,
	datac => \cp|Equal4~31_combout\,
	datad => \cp|currState\(4),
	combout => \cp|Selector19~24_combout\);

-- Location: LCCOMB_X112_Y32_N22
\cp|Selector19~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~26_combout\ = (\cp|Equal4~23_combout\ & (!\cp|currState\(6) & (\cp|Equal4~15_combout\ & !\cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~23_combout\,
	datab => \cp|currState\(6),
	datac => \cp|Equal4~15_combout\,
	datad => \cp|currState\(7),
	combout => \cp|Selector19~26_combout\);

-- Location: LCCOMB_X112_Y30_N4
\cp|Selector17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector17~6_combout\ = (!\cp|currState\(3) & \cp|currState\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(3),
	datad => \cp|currState\(4),
	combout => \cp|Selector17~6_combout\);

-- Location: LCCOMB_X109_Y39_N6
\cp|Selector21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~13_combout\ = (!\cp|currState\(3) & (\cp|Equal4~31_combout\ & (\dp|condCodeReg|out\(1) & \cp|currState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|Equal4~31_combout\,
	datac => \dp|condCodeReg|out\(1),
	datad => \cp|currState\(4),
	combout => \cp|Selector21~13_combout\);

-- Location: LCCOMB_X111_Y31_N2
\cp|WideOr22~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~22_combout\ = (!\cp|currState\(1) & (!\cp|currState\(5) & (\cp|Equal4~24_combout\ & !\cp|currState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(5),
	datac => \cp|Equal4~24_combout\,
	datad => \cp|currState\(4),
	combout => \cp|WideOr22~22_combout\);

-- Location: LCCOMB_X114_Y37_N12
\dp|alu_dp|Selector0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~32_combout\ = (\dp|alu_dp|Add6~32_combout\ & ((\cp|currState\(9)) # (!\cp|WideOr7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~16_combout\,
	datac => \cp|currState\(9),
	datad => \dp|alu_dp|Add6~32_combout\,
	combout => \dp|alu_dp|Selector0~32_combout\);

-- Location: LCCOMB_X111_Y37_N26
\dp|alu_dp|Selector16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector16~6_combout\ = (\cp|WideOr5~23_combout\ & (!\cp|currState\(9) & (\cp|WideOr7~16_combout\))) # (!\cp|WideOr5~23_combout\ & (\dp|alu_dp|Add1~32_combout\ & ((\cp|currState\(9)) # (!\cp|WideOr7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \cp|WideOr7~16_combout\,
	datac => \cp|WideOr5~23_combout\,
	datad => \dp|alu_dp|Add1~32_combout\,
	combout => \dp|alu_dp|Selector16~6_combout\);

-- Location: LCCOMB_X113_Y32_N2
\cp|Selector19~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~27_combout\ = (\cp|Selector19~14_combout\) # (((\cp|Selector19~25_combout\ & \cp|currState\(5))) # (!\cp|Selector19~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector19~14_combout\,
	datab => \cp|Selector19~25_combout\,
	datac => \cp|currState\(5),
	datad => \cp|Selector19~24_combout\,
	combout => \cp|Selector19~27_combout\);

-- Location: LCCOMB_X107_Y31_N20
\cp|Selector14~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector14~28_combout\ = ((\cp|currState\(1)) # ((\cp|Selector14~7_combout\) # (\cp|currState\(7)))) # (!\cp|currState\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|currState\(1),
	datac => \cp|Selector14~7_combout\,
	datad => \cp|currState\(7),
	combout => \cp|Selector14~28_combout\);

-- Location: LCCOMB_X107_Y31_N14
\cp|Selector14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector14~7_combout\ = (\cp|Selector14~10_combout\) # ((\cp|currState\(6)) # ((\cp|currState\(2)) # (\cp|currState\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector14~10_combout\,
	datab => \cp|currState\(6),
	datac => \cp|currState\(2),
	datad => \cp|currState\(9),
	combout => \cp|Selector14~7_combout\);

-- Location: LCCOMB_X106_Y31_N10
\cp|Selector14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector14~10_combout\ = (\cp|currState\(5)) # ((\cp|currState\(3)) # (!\cp|currState\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datac => \cp|currState\(3),
	datad => \cp|currState\(4),
	combout => \cp|Selector14~10_combout\);

-- Location: LCCOMB_X106_Y30_N4
\cp|WideOr5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~24_combout\ = (!\cp|currState\(6) & (!\cp|currState\(7) & ((\cp|WideOr5~21_combout\) # (!\cp|WideOr5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|WideOr5~8_combout\,
	datac => \cp|currState\(7),
	datad => \cp|WideOr5~21_combout\,
	combout => \cp|WideOr5~24_combout\);

-- Location: LCCOMB_X106_Y30_N2
\cp|WideOr5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~25_combout\ = (\cp|currState\(8) & (\cp|WideOr5~24_combout\ & ((\cp|WideOr5~22_combout\) # (!\cp|WideOr5~21_combout\)))) # (!\cp|currState\(8) & (\cp|WideOr5~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|WideOr5~21_combout\,
	datac => \cp|WideOr5~24_combout\,
	datad => \cp|WideOr5~22_combout\,
	combout => \cp|WideOr5~25_combout\);

-- Location: LCCOMB_X114_Y39_N6
\mem|pmem|mem_rtl_0_bypass[37]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[37]~0_combout\ = !\dp|c|bus[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|c|bus[10]~18_combout\,
	combout => \mem|pmem|mem_rtl_0_bypass[37]~0_combout\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LCCOMB_X111_Y40_N28
\mem|dmem|mem_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem_rtl_0_bypass[9]~feeder_combout\ = \dp|memAddrReg|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memAddrReg|out\(4),
	combout => \mem|dmem|mem_rtl_0_bypass[9]~feeder_combout\);

-- Location: LCCOMB_X111_Y40_N22
\mem|pmem|mem_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[9]~feeder_combout\ = \dp|memAddrReg|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memAddrReg|out\(4),
	combout => \mem|pmem|mem_rtl_0_bypass[9]~feeder_combout\);

-- Location: LCCOMB_X114_Y38_N30
\mem|dmem|mem_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem_rtl_0_bypass[1]~feeder_combout\ = \dp|memAddrReg|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memAddrReg|out\(0),
	combout => \mem|dmem|mem_rtl_0_bypass[1]~feeder_combout\);

-- Location: LCCOMB_X111_Y38_N16
\dp|condCodeReg|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|condCodeReg|out[1]~feeder_combout\ = \dp|alu_dp|Selector0~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector0~24_combout\,
	combout => \dp|condCodeReg|out[1]~feeder_combout\);

-- Location: LCCOMB_X106_Y34_N8
\dp|rfile|reg1|out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg1|out[8]~feeder_combout\ = \dp|alu_dp|Selector7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector7~10_combout\,
	combout => \dp|rfile|reg1|out[8]~feeder_combout\);

-- Location: LCCOMB_X114_Y35_N24
\dp|rfile|reg7|out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[8]~feeder_combout\ = \dp|alu_dp|Selector7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector7~10_combout\,
	combout => \dp|rfile|reg7|out[8]~feeder_combout\);

-- Location: LCCOMB_X112_Y35_N30
\dp|rfile|reg6|out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg6|out[9]~feeder_combout\ = \dp|alu_dp|Selector6~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector6~9_combout\,
	combout => \dp|rfile|reg6|out[9]~feeder_combout\);

-- Location: LCCOMB_X108_Y34_N8
\dp|rfile|reg7|out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[9]~feeder_combout\ = \dp|alu_dp|Selector6~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector6~9_combout\,
	combout => \dp|rfile|reg7|out[9]~feeder_combout\);

-- Location: LCCOMB_X112_Y35_N26
\dp|rfile|reg6|out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg6|out[10]~feeder_combout\ = \dp|alu_dp|Selector5~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector5~10_combout\,
	combout => \dp|rfile|reg6|out[10]~feeder_combout\);

-- Location: LCCOMB_X110_Y40_N22
\mem|pmem|mem_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[12]~feeder_combout\ = \dp|alu_dp|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector10~9_combout\,
	combout => \mem|pmem|mem_rtl_0_bypass[12]~feeder_combout\);

-- Location: LCCOMB_X109_Y41_N10
\dp|instrReg|out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|instrReg|out[6]~feeder_combout\ = \dp|alu_dp|Selector9~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector9~9_combout\,
	combout => \dp|instrReg|out[6]~feeder_combout\);

-- Location: LCCOMB_X109_Y40_N12
\mem|smem|mem_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[14]~feeder_combout\ = \dp|alu_dp|Selector9~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector9~9_combout\,
	combout => \mem|smem|mem_rtl_0_bypass[14]~feeder_combout\);

-- Location: LCCOMB_X113_Y40_N16
\mem|pmem|mem_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[4]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector14~10_combout\,
	combout => \mem|pmem|mem_rtl_0_bypass[4]~feeder_combout\);

-- Location: LCCOMB_X114_Y37_N6
\mem|dmem|mem_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem_rtl_0_bypass[6]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector13~9_combout\,
	combout => \mem|dmem|mem_rtl_0_bypass[6]~feeder_combout\);

-- Location: LCCOMB_X109_Y35_N22
\dp|rfile|reg4|out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg4|out[2]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|rfile|reg4|out[2]~feeder_combout\);

-- Location: LCCOMB_X113_Y40_N20
\mem|smem|mem_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[8]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector12~9_combout\,
	combout => \mem|smem|mem_rtl_0_bypass[8]~feeder_combout\);

-- Location: LCCOMB_X106_Y36_N26
\dp|pcReg|out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[3]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|pcReg|out[3]~feeder_combout\);

-- Location: LCCOMB_X114_Y39_N16
\mem|dmem|mem~9feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~9feeder_combout\ = \dp|c|bus[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|c|bus[8]~12_combout\,
	combout => \mem|dmem|mem~9feeder_combout\);

-- Location: LCCOMB_X114_Y40_N14
\mem|pmem|mem~12feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~12feeder_combout\ = \dp|c|bus[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|c|bus[11]~21_combout\,
	combout => \mem|pmem|mem~12feeder_combout\);

-- Location: LCCOMB_X112_Y40_N0
\mem|smem|mem~8feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem~8feeder_combout\ = \dp|c|bus[7]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|c|bus[7]~33_combout\,
	combout => \mem|smem|mem~8feeder_combout\);

-- Location: LCCOMB_X113_Y40_N28
\mem|dmem|mem_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem_rtl_0_bypass[17]~feeder_combout\ = \dp|c|bus[0]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|c|bus[0]~36_combout\,
	combout => \mem|dmem|mem_rtl_0_bypass[17]~feeder_combout\);

-- Location: LCCOMB_X112_Y40_N24
\mem|pmem|mem_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[19]~feeder_combout\ = \dp|c|bus[1]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|c|bus[1]~39_combout\,
	combout => \mem|pmem|mem_rtl_0_bypass[19]~feeder_combout\);

-- Location: LCCOMB_X106_Y40_N16
\mem|smem|mem_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[30]~feeder_combout\ = \dp|c|bus[13]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|c|bus[13]~46_combout\,
	combout => \mem|smem|mem_rtl_0_bypass[30]~feeder_combout\);

-- Location: LCCOMB_X114_Y40_N8
\mem|pmem|mem_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[44]~feeder_combout\);

-- Location: LCCOMB_X114_Y40_N2
\mem|pmem|mem_rtl_0_bypass[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[46]~feeder_combout\);

-- Location: LCCOMB_X110_Y40_N2
\mem|pmem|mem_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[36]~feeder_combout\);

-- Location: LCCOMB_X113_Y40_N8
\mem|pmem|mem_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[40]~feeder_combout\);

-- Location: LCCOMB_X114_Y40_N28
\mem|pmem|mem_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[26]~feeder_combout\);

-- Location: LCCOMB_X113_Y40_N18
\mem|pmem|mem_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[32]~feeder_combout\);

-- Location: LCCOMB_X109_Y40_N22
\mem|pmem|mem_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[20]~feeder_combout\);

-- Location: LCCOMB_X114_Y40_N12
\mem|pmem|mem_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[24]~feeder_combout\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd7|h2ss|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd7|h2ss|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd7|h2ss|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd7|h2ss|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd7|h2ss|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd7|h2ss|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd7|h2ss|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd6|h2ss|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd6|h2ss|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd6|h2ss|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd6|h2ss|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd6|h2ss|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd6|h2ss|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd6|h2ss|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd5|h2ss|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd5|h2ss|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd5|h2ss|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd5|h2ss|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd5|h2ss|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd5|h2ss|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd5|h2ss|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd4|h2ss|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd4|h2ss|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd4|h2ss|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd4|h2ss|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd4|h2ss|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd4|h2ss|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd4|h2ss|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd3|h2ss|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd3|h2ss|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd3|h2ss|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd3|h2ss|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd3|h2ss|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd3|h2ss|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd3|h2ss|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd2|h2ss|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd2|h2ss|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd2|h2ss|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd2|h2ss|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd2|h2ss|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd2|h2ss|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd2|h2ss|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd1|h2ss|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd1|h2ss|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd1|h2ss|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd1|h2ss|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd1|h2ss|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd1|h2ss|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd1|h2ss|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd0|h2ss|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd0|h2ss|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd0|h2ss|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd0|h2ss|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd0|h2ss|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd0|h2ss|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ssc|ssd0|h2ss|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cp|WideOr26~6_combout\,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cp|WideOr24~13_combout\,
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[1]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[2]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[6]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[7]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[3]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[6]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[7]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[2]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[5]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[7]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_BLANK_N~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_CLK~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\VGA_SYNC_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_SYNC_N~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_VS~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_HS~output_o\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: LCCOMB_X110_Y34_N0
\cp|Equal4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~20_combout\ = (\cp|Equal4~16_combout\ & (!\cp|currState\(9) & (!\cp|currState\(2) & \cp|currState\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~16_combout\,
	datab => \cp|currState\(9),
	datac => \cp|currState\(2),
	datad => \cp|currState\(8),
	combout => \cp|Equal4~20_combout\);

-- Location: LCCOMB_X109_Y39_N0
\cp|Equal4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~52_combout\ = (!\cp|currState\(4) & (\cp|currState\(3) & \cp|Equal4~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(4),
	datac => \cp|currState\(3),
	datad => \cp|Equal4~31_combout\,
	combout => \cp|Equal4~52_combout\);

-- Location: LCCOMB_X110_Y32_N14
\cp|Equal4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~18_combout\ = (\cp|currState\(1) & !\cp|currState\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datad => \cp|currState\(0),
	combout => \cp|Equal4~18_combout\);

-- Location: LCCOMB_X110_Y34_N24
\cp|WideOr14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr14~2_combout\ = (\cp|WideOr14~1_combout\ & (!\cp|currState\(9) & (\cp|Equal4~16_combout\ & \cp|Equal4~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr14~1_combout\,
	datab => \cp|currState\(9),
	datac => \cp|Equal4~16_combout\,
	datad => \cp|Equal4~18_combout\,
	combout => \cp|WideOr14~2_combout\);

-- Location: LCCOMB_X110_Y34_N16
\cp|Equal4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~21_combout\ = (\cp|currState\(4) & !\cp|currState\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|Equal4~21_combout\);

-- Location: LCCOMB_X110_Y34_N14
\cp|Equal4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~22_combout\ = (\cp|Equal4~18_combout\ & (\cp|Equal4~21_combout\ & (!\cp|currState\(5) & \cp|Equal4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~18_combout\,
	datab => \cp|Equal4~21_combout\,
	datac => \cp|currState\(5),
	datad => \cp|Equal4~20_combout\,
	combout => \cp|Equal4~22_combout\);

-- Location: LCCOMB_X110_Y33_N26
\dp|pcReg|out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[13]~feeder_combout\ = \dp|alu_dp|Selector2~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector2~9_combout\,
	combout => \dp|pcReg|out[13]~feeder_combout\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X110_Y30_N26
\cp|WideOr11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~13_combout\ = (\cp|currState\(8) & (!\cp|currState\(7) & !\cp|currState\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|currState\(7),
	datad => \cp|currState\(6),
	combout => \cp|WideOr11~13_combout\);

-- Location: LCCOMB_X110_Y30_N28
\cp|WideOr20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~3_combout\ = (\cp|currState\(5) & (!\cp|currState\(0) & (!\cp|currState\(3) & !\cp|currState\(4)))) # (!\cp|currState\(5) & (\cp|currState\(0) $ (((\cp|currState\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(5),
	datac => \cp|currState\(3),
	datad => \cp|currState\(4),
	combout => \cp|WideOr20~3_combout\);

-- Location: LCCOMB_X110_Y30_N2
\cp|WideOr20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~4_combout\ = (\cp|WideOr11~13_combout\ & (\cp|currState\(2) $ (\cp|WideOr20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(2),
	datac => \cp|WideOr11~13_combout\,
	datad => \cp|WideOr20~3_combout\,
	combout => \cp|WideOr20~4_combout\);

-- Location: LCCOMB_X107_Y30_N8
\cp|WideOr20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~5_combout\ = (\cp|WideOr20~4_combout\ & ((\cp|WideOr20~2_combout\ & ((!\cp|currState\(1)))) # (!\cp|WideOr20~2_combout\ & (!\cp|currState\(2) & \cp|currState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr20~2_combout\,
	datab => \cp|currState\(2),
	datac => \cp|WideOr20~4_combout\,
	datad => \cp|currState\(1),
	combout => \cp|WideOr20~5_combout\);

-- Location: LCCOMB_X107_Y30_N10
\cp|WideOr20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr20~19_combout\ = (!\cp|currState\(9) & ((\cp|WideOr20~5_combout\) # ((\cp|WideOr20~18_combout\ & !\cp|currState\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr20~18_combout\,
	datab => \cp|WideOr20~5_combout\,
	datac => \cp|currState\(8),
	datad => \cp|currState\(9),
	combout => \cp|WideOr20~19_combout\);

-- Location: LCCOMB_X106_Y32_N22
\cp|WideOr26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr26~1_combout\ = (\cp|currState\(2) & !\cp|currState\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(2),
	datad => \cp|currState\(1),
	combout => \cp|WideOr26~1_combout\);

-- Location: LCCOMB_X107_Y31_N16
\cp|WideOr18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~14_combout\ = (\cp|currState\(5) & (!\cp|currState\(3) & ((\cp|currState\(0)) # (\cp|currState\(1))))) # (!\cp|currState\(5) & (\cp|currState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(1),
	datac => \cp|currState\(3),
	datad => \cp|currState\(5),
	combout => \cp|WideOr18~14_combout\);

-- Location: LCCOMB_X107_Y31_N10
\cp|WideOr18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~15_combout\ = (!\cp|currState\(2) & ((\cp|currState\(4) & (\cp|WideOr18~13_combout\)) # (!\cp|currState\(4) & ((\cp|WideOr18~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr18~13_combout\,
	datab => \cp|currState\(4),
	datac => \cp|currState\(2),
	datad => \cp|WideOr18~14_combout\,
	combout => \cp|WideOr18~15_combout\);

-- Location: LCCOMB_X107_Y31_N4
\cp|WideOr18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~16_combout\ = (\cp|WideOr18~15_combout\) # ((\cp|currState\(3) & (\cp|WideOr26~1_combout\ & \cp|Equal4~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|WideOr26~1_combout\,
	datac => \cp|Equal4~29_combout\,
	datad => \cp|WideOr18~15_combout\,
	combout => \cp|WideOr18~16_combout\);

-- Location: LCCOMB_X107_Y31_N28
\cp|WideOr18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~10_combout\ = (\cp|currState\(7) & (((!\cp|currState\(4) & !\cp|currState\(0))) # (!\cp|currState\(6)))) # (!\cp|currState\(7) & (((\cp|currState\(6)) # (\cp|currState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(4),
	datac => \cp|currState\(6),
	datad => \cp|currState\(0),
	combout => \cp|WideOr18~10_combout\);

-- Location: LCCOMB_X107_Y31_N18
\cp|WideOr18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~11_combout\ = (\cp|WideOr18~18_combout\ & (\cp|currState\(5) & (\cp|Equal4~16_combout\))) # (!\cp|WideOr18~18_combout\ & (!\cp|currState\(5) & ((!\cp|WideOr18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr18~18_combout\,
	datab => \cp|currState\(5),
	datac => \cp|Equal4~16_combout\,
	datad => \cp|WideOr18~10_combout\,
	combout => \cp|WideOr18~11_combout\);

-- Location: LCCOMB_X107_Y31_N24
\cp|WideOr18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~12_combout\ = (!\cp|currState\(8) & ((\cp|WideOr18~9_combout\) # ((\cp|WideOr26~1_combout\ & \cp|WideOr18~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr18~9_combout\,
	datab => \cp|WideOr26~1_combout\,
	datac => \cp|currState\(8),
	datad => \cp|WideOr18~11_combout\,
	combout => \cp|WideOr18~12_combout\);

-- Location: LCCOMB_X107_Y31_N2
\cp|WideOr18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr18~17_combout\ = (!\cp|currState\(9) & ((\cp|WideOr18~12_combout\) # ((\cp|WideOr11~13_combout\ & \cp|WideOr18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr11~13_combout\,
	datab => \cp|currState\(9),
	datac => \cp|WideOr18~16_combout\,
	datad => \cp|WideOr18~12_combout\,
	combout => \cp|WideOr18~17_combout\);

-- Location: LCCOMB_X107_Y33_N10
\dp|reg_load_decoder|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|reg_load_decoder|Decoder0~1_combout\ = (!\cp|WideOr16~21_combout\ & (!\cp|WideOr20~19_combout\ & \cp|WideOr18~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~21_combout\,
	datab => \cp|WideOr20~19_combout\,
	datad => \cp|WideOr18~17_combout\,
	combout => \dp|reg_load_decoder|Decoder0~1_combout\);

-- Location: FF_X110_Y33_N27
\dp|pcReg|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[13]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(13));

-- Location: LCCOMB_X107_Y33_N2
\dp|reg_load_decoder|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|reg_load_decoder|Decoder0~4_combout\ = (!\cp|WideOr16~21_combout\ & (\cp|WideOr20~19_combout\ & !\cp|WideOr18~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~21_combout\,
	datac => \cp|WideOr20~19_combout\,
	datad => \cp|WideOr18~17_combout\,
	combout => \dp|reg_load_decoder|Decoder0~4_combout\);

-- Location: FF_X108_Y33_N21
\dp|spReg|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector2~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(13));

-- Location: LCCOMB_X110_Y32_N24
\cp|Equal4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~8_combout\ = (!\cp|currState\(5) & (\cp|currState\(6) & \cp|currState\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datac => \cp|currState\(6),
	datad => \cp|currState\(7),
	combout => \cp|Equal4~8_combout\);

-- Location: LCCOMB_X110_Y32_N20
\cp|Equal4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~14_combout\ = (!\cp|currState\(0) & (\cp|Equal4~12_combout\ & (\cp|Equal4~13_combout\ & \cp|Equal4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|Equal4~12_combout\,
	datac => \cp|Equal4~13_combout\,
	datad => \cp|Equal4~8_combout\,
	combout => \cp|Equal4~14_combout\);

-- Location: LCCOMB_X110_Y34_N8
\dp|regSelB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regSelB[0]~0_combout\ = \dp|instrReg|out\(0) $ (\cp|Equal4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(0),
	datad => \cp|Equal4~14_combout\,
	combout => \dp|regSelB[0]~0_combout\);

-- Location: LCCOMB_X106_Y32_N4
\cp|WideOr24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~11_combout\ = (\cp|currState\(0) & (!\cp|currState\(6) & (\cp|currState\(5) & !\cp|currState\(7)))) # (!\cp|currState\(0) & (\cp|currState\(6) & (!\cp|currState\(5) & \cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(6),
	datac => \cp|currState\(5),
	datad => \cp|currState\(7),
	combout => \cp|WideOr24~11_combout\);

-- Location: LCCOMB_X111_Y32_N22
\cp|WideOr24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~8_combout\ = (\cp|currState\(7) & \cp|currState\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(7),
	datad => \cp|currState\(6),
	combout => \cp|WideOr24~8_combout\);

-- Location: LCCOMB_X106_Y32_N16
\cp|WideOr24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~9_combout\ = (!\cp|currState\(1) & (\cp|currState\(0) & (\cp|currState\(5) $ (\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(1),
	datac => \cp|currState\(4),
	datad => \cp|currState\(0),
	combout => \cp|WideOr24~9_combout\);

-- Location: LCCOMB_X106_Y32_N6
\cp|WideOr24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~10_combout\ = (!\cp|currState\(3) & (\cp|WideOr24~8_combout\ & (!\cp|currState\(2) & \cp|WideOr24~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|WideOr24~8_combout\,
	datac => \cp|currState\(2),
	datad => \cp|WideOr24~9_combout\,
	combout => \cp|WideOr24~10_combout\);

-- Location: LCCOMB_X106_Y32_N14
\cp|WideOr24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~12_combout\ = (\cp|WideOr24~10_combout\) # ((\cp|Equal4~11_combout\ & (\cp|WideOr24~11_combout\ & \cp|WideOr26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~11_combout\,
	datab => \cp|WideOr24~11_combout\,
	datac => \cp|WideOr26~1_combout\,
	datad => \cp|WideOr24~10_combout\,
	combout => \cp|WideOr24~12_combout\);

-- Location: LCCOMB_X106_Y32_N24
\cp|WideOr24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr24~13_combout\ = (!\cp|currState\(9) & ((\cp|WideOr24~7_combout\) # ((\cp|WideOr24~12_combout\ & !\cp|currState\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr24~7_combout\,
	datab => \cp|WideOr24~12_combout\,
	datac => \cp|currState\(8),
	datad => \cp|currState\(9),
	combout => \cp|WideOr24~13_combout\);

-- Location: LCCOMB_X106_Y32_N0
\cp|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr26~0_combout\ = (!\cp|currState\(7) & (!\cp|currState\(6) & (\cp|currState\(8) $ (\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|currState\(7),
	datac => \cp|currState\(4),
	datad => \cp|currState\(6),
	combout => \cp|WideOr26~0_combout\);

-- Location: LCCOMB_X106_Y32_N8
\cp|WideOr26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr26~2_combout\ = (!\cp|currState\(5) & (\cp|WideOr26~0_combout\ & (\cp|WideOr26~1_combout\ & !\cp|currState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|WideOr26~0_combout\,
	datac => \cp|WideOr26~1_combout\,
	datad => \cp|currState\(0),
	combout => \cp|WideOr26~2_combout\);

-- Location: LCCOMB_X113_Y32_N28
\cp|WideOr26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr26~3_combout\ = (!\cp|currState\(6) & (!\cp|currState\(7) & (\cp|currState\(5) & !\cp|currState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|currState\(7),
	datac => \cp|currState\(5),
	datad => \cp|currState\(0),
	combout => \cp|WideOr26~3_combout\);

-- Location: LCCOMB_X113_Y32_N18
\cp|WideOr26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr26~4_combout\ = (\cp|currState\(4) & (\cp|currState\(0) & (\cp|Equal4~8_combout\))) # (!\cp|currState\(4) & ((\cp|WideOr26~3_combout\) # ((!\cp|currState\(0) & \cp|Equal4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(4),
	datac => \cp|Equal4~8_combout\,
	datad => \cp|WideOr26~3_combout\,
	combout => \cp|WideOr26~4_combout\);

-- Location: LCCOMB_X106_Y32_N2
\cp|WideOr26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr26~5_combout\ = (!\cp|currState\(8) & (\cp|currState\(1) & (!\cp|currState\(2) & \cp|WideOr26~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|currState\(1),
	datac => \cp|currState\(2),
	datad => \cp|WideOr26~4_combout\,
	combout => \cp|WideOr26~5_combout\);

-- Location: LCCOMB_X106_Y32_N20
\cp|WideOr26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr26~6_combout\ = (\cp|currState\(3) & (!\cp|currState\(9) & ((\cp|WideOr26~2_combout\) # (\cp|WideOr26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|WideOr26~2_combout\,
	datac => \cp|currState\(9),
	datad => \cp|WideOr26~5_combout\,
	combout => \cp|WideOr26~6_combout\);

-- Location: LCCOMB_X111_Y39_N8
\dp|memAddrReg|out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[8]~feeder_combout\ = \dp|alu_dp|Selector7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector7~10_combout\,
	combout => \dp|memAddrReg|out[8]~feeder_combout\);

-- Location: LCCOMB_X107_Y33_N16
\dp|reg_load_decoder|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|reg_load_decoder|Decoder0~0_combout\ = ((\cp|WideOr20~19_combout\) # (\cp|WideOr18~17_combout\)) # (!\cp|WideOr16~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~21_combout\,
	datac => \cp|WideOr20~19_combout\,
	datad => \cp|WideOr18~17_combout\,
	combout => \dp|reg_load_decoder|Decoder0~0_combout\);

-- Location: FF_X111_Y39_N9
\dp|memAddrReg|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[8]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(8));

-- Location: LCCOMB_X111_Y40_N26
\mem|pmem|data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data~0_combout\ = (\mem|Equal0~0_combout\ & (!\dp|memAddrReg|out\(8) & \cp|WideOr24~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Equal0~0_combout\,
	datab => \dp|memAddrReg|out\(8),
	datad => \cp|WideOr24~13_combout\,
	combout => \mem|pmem|data~0_combout\);

-- Location: LCCOMB_X111_Y37_N16
\cp|WideOr7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~17_combout\ = (!\cp|currState\(9) & \cp|WideOr7~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datad => \cp|WideOr7~16_combout\,
	combout => \cp|WideOr7~17_combout\);

-- Location: FF_X107_Y41_N25
\mem|dmem|mem_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(27));

-- Location: LCCOMB_X113_Y39_N4
\mem|dmem|mem~0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~0feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|dmem|mem~0feeder_combout\);

-- Location: FF_X113_Y39_N5
\mem|dmem|mem~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem~0feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~0_q\);

-- Location: LCCOMB_X107_Y39_N30
\dp|reg_load_decoder|Decoder0~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|reg_load_decoder|Decoder0~0_wirecell_combout\ = !\dp|reg_load_decoder|Decoder0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|reg_load_decoder|Decoder0~0_combout\,
	combout => \dp|reg_load_decoder|Decoder0~0_wirecell_combout\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X108_Y32_N18
\cp|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~0_combout\ = (!\cp|currState\(6) & (!\cp|currState\(4) & (\cp|currState\(8) & !\cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|currState\(4),
	datac => \cp|currState\(8),
	datad => \cp|currState\(7),
	combout => \cp|WideOr11~0_combout\);

-- Location: LCCOMB_X109_Y31_N8
\cp|WideOr11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~14_combout\ = (\cp|currState\(0) & (!\cp|currState\(2) & (\cp|currState\(5) & !\cp|currState\(3)))) # (!\cp|currState\(0) & (!\cp|currState\(5) & ((!\cp|currState\(3)) # (!\cp|currState\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(2),
	datac => \cp|currState\(5),
	datad => \cp|currState\(3),
	combout => \cp|WideOr11~14_combout\);

-- Location: LCCOMB_X109_Y31_N22
\cp|WideOr11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~15_combout\ = (\cp|WideOr11~14_combout\ & ((\cp|currState\(1) & (!\cp|currState\(2))) # (!\cp|currState\(1) & (\cp|currState\(2) & !\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(2),
	datac => \cp|WideOr11~14_combout\,
	datad => \cp|currState\(3),
	combout => \cp|WideOr11~15_combout\);

-- Location: LCCOMB_X110_Y32_N2
\cp|WideOr11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~1_combout\ = (\cp|currState\(0)) # ((\cp|currState\(5) & ((!\cp|currState\(3)) # (!\cp|currState\(1)))) # (!\cp|currState\(5) & ((\cp|currState\(1)) # (\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(0),
	datac => \cp|currState\(1),
	datad => \cp|currState\(3),
	combout => \cp|WideOr11~1_combout\);

-- Location: LCCOMB_X110_Y32_N16
\cp|WideOr11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~2_combout\ = (\cp|currState\(4) & (!\cp|currState\(6) & !\cp|WideOr11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datac => \cp|currState\(6),
	datad => \cp|WideOr11~1_combout\,
	combout => \cp|WideOr11~2_combout\);

-- Location: LCCOMB_X112_Y32_N18
\cp|Equal4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~15_combout\ = (\cp|currState\(3) & (\cp|currState\(4) & !\cp|currState\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datac => \cp|currState\(4),
	datad => \cp|currState\(5),
	combout => \cp|Equal4~15_combout\);

-- Location: LCCOMB_X112_Y32_N0
\cp|WideOr11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~10_combout\ = (\cp|currState\(0) & (!\cp|currState\(1) & (\cp|currState\(6) & \cp|Equal4~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(1),
	datac => \cp|currState\(6),
	datad => \cp|Equal4~15_combout\,
	combout => \cp|WideOr11~10_combout\);

-- Location: LCCOMB_X109_Y32_N18
\cp|WideOr11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~7_combout\ = (\cp|currState\(0)) # ((\cp|currState\(3) & ((\cp|currState\(5)) # (!\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(4),
	datac => \cp|currState\(5),
	datad => \cp|currState\(0),
	combout => \cp|WideOr11~7_combout\);

-- Location: LCCOMB_X108_Y32_N22
\cp|WideOr11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~8_combout\ = (!\cp|currState\(6) & (\cp|currState\(1) & !\cp|WideOr11~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|currState\(1),
	datad => \cp|WideOr11~7_combout\,
	combout => \cp|WideOr11~8_combout\);

-- Location: LCCOMB_X109_Y32_N20
\cp|WideOr11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~5_combout\ = (\cp|currState\(5) & \cp|currState\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(5),
	datad => \cp|currState\(1),
	combout => \cp|WideOr11~5_combout\);

-- Location: LCCOMB_X109_Y32_N22
\cp|WideOr11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~3_combout\ = (\cp|currState\(3) & ((\cp|currState\(4) & (!\cp|currState\(1))) # (!\cp|currState\(4) & ((!\cp|currState\(5)))))) # (!\cp|currState\(3) & ((\cp|currState\(5) $ (\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(3),
	datac => \cp|currState\(5),
	datad => \cp|currState\(4),
	combout => \cp|WideOr11~3_combout\);

-- Location: LCCOMB_X108_Y32_N12
\cp|WideOr11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~6_combout\ = (\cp|currState\(6) & (\cp|WideOr11~4_combout\ & ((\cp|WideOr11~3_combout\)))) # (!\cp|currState\(6) & (\cp|WideOr11~5_combout\ & (\cp|WideOr11~4_combout\ $ (!\cp|WideOr11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr11~4_combout\,
	datab => \cp|currState\(6),
	datac => \cp|WideOr11~5_combout\,
	datad => \cp|WideOr11~3_combout\,
	combout => \cp|WideOr11~6_combout\);

-- Location: LCCOMB_X108_Y32_N24
\cp|WideOr11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~9_combout\ = (\cp|currState\(7) & ((\cp|currState\(2)) # ((\cp|WideOr11~6_combout\)))) # (!\cp|currState\(7) & (!\cp|currState\(2) & (\cp|WideOr11~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(2),
	datac => \cp|WideOr11~8_combout\,
	datad => \cp|WideOr11~6_combout\,
	combout => \cp|WideOr11~9_combout\);

-- Location: LCCOMB_X108_Y32_N6
\cp|WideOr11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~11_combout\ = (\cp|currState\(2) & ((\cp|WideOr11~9_combout\ & ((\cp|WideOr11~10_combout\))) # (!\cp|WideOr11~9_combout\ & (\cp|WideOr11~2_combout\)))) # (!\cp|currState\(2) & (((\cp|WideOr11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(2),
	datab => \cp|WideOr11~2_combout\,
	datac => \cp|WideOr11~10_combout\,
	datad => \cp|WideOr11~9_combout\,
	combout => \cp|WideOr11~11_combout\);

-- Location: LCCOMB_X108_Y32_N8
\cp|WideOr11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr11~12_combout\ = (\cp|currState\(8) & (\cp|WideOr11~0_combout\ & (\cp|WideOr11~15_combout\))) # (!\cp|currState\(8) & ((\cp|WideOr11~11_combout\) # ((\cp|WideOr11~0_combout\ & \cp|WideOr11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|WideOr11~0_combout\,
	datac => \cp|WideOr11~15_combout\,
	datad => \cp|WideOr11~11_combout\,
	combout => \cp|WideOr11~12_combout\);

-- Location: LCCOMB_X109_Y32_N14
\cp|WideOr9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~4_combout\ = (\cp|currState\(1) & ((\cp|currState\(5) $ (!\cp|currState\(0))))) # (!\cp|currState\(1) & (((!\cp|currState\(5))) # (!\cp|currState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(4),
	datac => \cp|currState\(5),
	datad => \cp|currState\(0),
	combout => \cp|WideOr9~4_combout\);

-- Location: LCCOMB_X109_Y32_N28
\cp|WideOr9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~5_combout\ = ((\cp|currState\(8) & !\cp|currState\(3))) # (!\cp|currState\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(8),
	datac => \cp|currState\(5),
	datad => \cp|currState\(3),
	combout => \cp|WideOr9~5_combout\);

-- Location: LCCOMB_X109_Y32_N10
\cp|WideOr9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~6_combout\ = (\cp|WideOr9~3_combout\ & ((\cp|WideOr9~4_combout\ & ((\cp|WideOr9~5_combout\))) # (!\cp|WideOr9~4_combout\ & (!\cp|currState\(3) & !\cp|WideOr9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr9~3_combout\,
	datab => \cp|currState\(3),
	datac => \cp|WideOr9~4_combout\,
	datad => \cp|WideOr9~5_combout\,
	combout => \cp|WideOr9~6_combout\);

-- Location: LCCOMB_X109_Y32_N8
\cp|WideOr9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~1_combout\ = (\cp|currState\(8) & (!\cp|currState\(1))) # (!\cp|currState\(8) & ((\cp|currState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(8),
	datac => \cp|currState\(1),
	datad => \cp|currState\(4),
	combout => \cp|WideOr9~1_combout\);

-- Location: LCCOMB_X109_Y32_N26
\cp|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~0_combout\ = (\cp|currState\(3) & (\cp|currState\(5) & ((!\cp|currState\(0)) # (!\cp|currState\(1))))) # (!\cp|currState\(3) & (!\cp|currState\(1) & (!\cp|currState\(5) & !\cp|currState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(3),
	datac => \cp|currState\(5),
	datad => \cp|currState\(0),
	combout => \cp|WideOr9~0_combout\);

-- Location: LCCOMB_X109_Y32_N0
\cp|Equal4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~17_combout\ = (!\cp|currState\(3) & (!\cp|currState\(0) & (!\cp|currState\(5) & !\cp|currState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(0),
	datac => \cp|currState\(5),
	datad => \cp|currState\(4),
	combout => \cp|Equal4~17_combout\);

-- Location: LCCOMB_X109_Y32_N6
\cp|WideOr9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~2_combout\ = (\cp|WideOr9~1_combout\ & ((\cp|currState\(8) & ((\cp|Equal4~17_combout\))) # (!\cp|currState\(8) & (\cp|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|WideOr9~1_combout\,
	datac => \cp|WideOr9~0_combout\,
	datad => \cp|Equal4~17_combout\,
	combout => \cp|WideOr9~2_combout\);

-- Location: LCCOMB_X108_Y32_N30
\cp|WideOr9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~7_combout\ = (\cp|Equal4~16_combout\ & ((\cp|currState\(2) & ((\cp|WideOr9~2_combout\))) # (!\cp|currState\(2) & (\cp|WideOr9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~16_combout\,
	datab => \cp|currState\(2),
	datac => \cp|WideOr9~6_combout\,
	datad => \cp|WideOr9~2_combout\,
	combout => \cp|WideOr9~7_combout\);

-- Location: LCCOMB_X109_Y32_N30
\cp|Equal4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~19_combout\ = (\cp|currState\(3) & (\cp|currState\(0) & \cp|currState\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(3),
	datac => \cp|currState\(0),
	datad => \cp|currState\(4),
	combout => \cp|Equal4~19_combout\);

-- Location: LCCOMB_X109_Y32_N16
\cp|WideOr9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~10_combout\ = (\cp|currState\(3) & (((!\cp|currState\(4))) # (!\cp|currState\(1)))) # (!\cp|currState\(3) & ((\cp|currState\(0)) # (\cp|currState\(1) $ (\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(3),
	datac => \cp|currState\(0),
	datad => \cp|currState\(4),
	combout => \cp|WideOr9~10_combout\);

-- Location: LCCOMB_X108_Y32_N14
\cp|WideOr9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~11_combout\ = (\cp|currState\(2) & (!\cp|currState\(1) & (\cp|Equal4~19_combout\))) # (!\cp|currState\(2) & (((!\cp|WideOr9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(2),
	datac => \cp|Equal4~19_combout\,
	datad => \cp|WideOr9~10_combout\,
	combout => \cp|WideOr9~11_combout\);

-- Location: LCCOMB_X109_Y32_N4
\cp|WideOr9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~8_combout\ = (\cp|currState\(0) & (((!\cp|currState\(4) & !\cp|currState\(3))))) # (!\cp|currState\(0) & (\cp|currState\(1) & ((\cp|currState\(4)) # (\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(4),
	datac => \cp|currState\(3),
	datad => \cp|currState\(0),
	combout => \cp|WideOr9~8_combout\);

-- Location: LCCOMB_X108_Y32_N28
\cp|WideOr9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~9_combout\ = (\cp|currState\(6) & (\cp|Equal4~18_combout\ & (\cp|Equal4~12_combout\))) # (!\cp|currState\(6) & (((!\cp|WideOr9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~18_combout\,
	datab => \cp|currState\(6),
	datac => \cp|Equal4~12_combout\,
	datad => \cp|WideOr9~8_combout\,
	combout => \cp|WideOr9~9_combout\);

-- Location: LCCOMB_X108_Y32_N20
\cp|WideOr9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~13_combout\ = (\cp|currState\(5) & (!\cp|currState\(2) & ((\cp|WideOr9~9_combout\)))) # (!\cp|currState\(5) & (((\cp|WideOr9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(2),
	datac => \cp|WideOr9~11_combout\,
	datad => \cp|WideOr9~9_combout\,
	combout => \cp|WideOr9~13_combout\);

-- Location: LCCOMB_X108_Y32_N2
\cp|WideOr9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~14_combout\ = (\cp|WideOr9~13_combout\ & ((\cp|currState\(5) & (!\cp|currState\(2))) # (!\cp|currState\(5) & ((\cp|currState\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(2),
	datac => \cp|currState\(6),
	datad => \cp|WideOr9~13_combout\,
	combout => \cp|WideOr9~14_combout\);

-- Location: LCCOMB_X108_Y32_N16
\cp|WideOr9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr9~12_combout\ = (\cp|WideOr9~7_combout\) # ((\cp|currState\(7) & (!\cp|currState\(8) & \cp|WideOr9~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(8),
	datac => \cp|WideOr9~7_combout\,
	datad => \cp|WideOr9~14_combout\,
	combout => \cp|WideOr9~12_combout\);

-- Location: LCCOMB_X108_Y32_N26
\dp|MuxA|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~2_combout\ = (\cp|currState\(9)) # ((!\cp|WideOr9~12_combout\) # (!\cp|WideOr11~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(9),
	datac => \cp|WideOr11~12_combout\,
	datad => \cp|WideOr9~12_combout\,
	combout => \dp|MuxA|Selector1~2_combout\);

-- Location: FF_X110_Y35_N25
\dp|spReg|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector7~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(8));

-- Location: LCCOMB_X107_Y35_N24
\dp|rfile|reg5|out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[8]~feeder_combout\ = \dp|alu_dp|Selector7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector7~10_combout\,
	combout => \dp|rfile|reg5|out[8]~feeder_combout\);

-- Location: LCCOMB_X107_Y33_N24
\dp|reg_load_decoder|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|reg_load_decoder|Decoder0~2_combout\ = (!\cp|WideOr16~21_combout\ & (\cp|WideOr20~19_combout\ & \cp|WideOr18~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~21_combout\,
	datac => \cp|WideOr20~19_combout\,
	datad => \cp|WideOr18~17_combout\,
	combout => \dp|reg_load_decoder|Decoder0~2_combout\);

-- Location: LCCOMB_X111_Y39_N12
\dp|memAddrReg|out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[13]~feeder_combout\ = \dp|alu_dp|Selector2~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector2~9_combout\,
	combout => \dp|memAddrReg|out[13]~feeder_combout\);

-- Location: FF_X111_Y39_N13
\dp|memAddrReg|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[13]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(13));

-- Location: LCCOMB_X111_Y39_N0
\dp|memAddrReg|out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[12]~feeder_combout\ = \dp|alu_dp|Selector3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector3~8_combout\,
	combout => \dp|memAddrReg|out[12]~feeder_combout\);

-- Location: FF_X111_Y39_N1
\dp|memAddrReg|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[12]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(12));

-- Location: LCCOMB_X109_Y34_N10
\dp|MuxB|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~4_combout\ = (\cp|Equal4~22_combout\) # (\cp|WideOr14~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|Equal4~22_combout\,
	datad => \cp|WideOr14~2_combout\,
	combout => \dp|MuxB|Selector7~4_combout\);

-- Location: FF_X108_Y36_N9
\dp|pcReg|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector4~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(11));

-- Location: LCCOMB_X111_Y33_N6
\dp|rfile|reg2|out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[11]~feeder_combout\ = \dp|alu_dp|Selector4~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector4~9_combout\,
	combout => \dp|rfile|reg2|out[11]~feeder_combout\);

-- Location: LCCOMB_X111_Y34_N22
\dp|rfile|reg_en_decoder|out[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[2]~4_combout\ = (\dp|rfile|reg_en_decoder|out[2]~3_combout\ & (!\dp|regSelA[2]~3_combout\ & \dp|regSelA[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg_en_decoder|out[2]~3_combout\,
	datab => \dp|regSelA[2]~3_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|rfile|reg_en_decoder|out[2]~4_combout\);

-- Location: FF_X111_Y33_N7
\dp|rfile|reg2|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[11]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(11));

-- Location: LCCOMB_X107_Y34_N30
\dp|rfile|reg3|out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg3|out[11]~feeder_combout\ = \dp|alu_dp|Selector4~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector4~9_combout\,
	combout => \dp|rfile|reg3|out[11]~feeder_combout\);

-- Location: LCCOMB_X110_Y32_N4
\dp|regSelA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regSelA[0]~0_combout\ = (\cp|currState\(0)) # (!\cp|Equal4~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|Equal4~13_combout\,
	datad => \cp|currState\(0),
	combout => \dp|regSelA[0]~0_combout\);

-- Location: LCCOMB_X110_Y32_N6
\dp|regSelA[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regSelA[0]~1_combout\ = \dp|instrReg|out\(3) $ (((\cp|Equal4~12_combout\ & (!\dp|regSelA[0]~0_combout\ & \cp|Equal4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(3),
	datab => \cp|Equal4~12_combout\,
	datac => \dp|regSelA[0]~0_combout\,
	datad => \cp|Equal4~8_combout\,
	combout => \dp|regSelA[0]~1_combout\);

-- Location: LCCOMB_X107_Y33_N22
\dp|rfile|reg_en_decoder|out[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[3]~0_combout\ = (!\cp|WideOr16~21_combout\ & (\dp|regSelA[0]~1_combout\ & (!\cp|WideOr20~19_combout\ & !\cp|WideOr18~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~21_combout\,
	datab => \dp|regSelA[0]~1_combout\,
	datac => \cp|WideOr20~19_combout\,
	datad => \cp|WideOr18~17_combout\,
	combout => \dp|rfile|reg_en_decoder|out[3]~0_combout\);

-- Location: LCCOMB_X109_Y33_N14
\dp|rfile|reg_en_decoder|out[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[3]~1_combout\ = (\dp|regSelA[1]~2_combout\ & (!\dp|regSelA[2]~3_combout\ & \dp|rfile|reg_en_decoder|out[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[1]~2_combout\,
	datab => \dp|regSelA[2]~3_combout\,
	datad => \dp|rfile|reg_en_decoder|out[3]~0_combout\,
	combout => \dp|rfile|reg_en_decoder|out[3]~1_combout\);

-- Location: FF_X107_Y34_N31
\dp|rfile|reg3|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg3|out[11]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(11));

-- Location: LCCOMB_X111_Y34_N30
\dp|rfile|reg_en_decoder|out[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[0]~5_combout\ = (\dp|rfile|reg_en_decoder|out[2]~3_combout\ & (!\dp|regSelA[2]~3_combout\ & !\dp|regSelA[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg_en_decoder|out[2]~3_combout\,
	datab => \dp|regSelA[2]~3_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|rfile|reg_en_decoder|out[0]~5_combout\);

-- Location: FF_X111_Y34_N9
\dp|rfile|reg0|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector4~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(11));

-- Location: LCCOMB_X109_Y38_N4
\dp|pcReg|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[1]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|pcReg|out[1]~feeder_combout\);

-- Location: FF_X109_Y38_N5
\dp|pcReg|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(1));

-- Location: LCCOMB_X108_Y32_N0
\dp|MuxA|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~1_combout\ = (!\cp|currState\(9) & ((\cp|WideOr11~12_combout\) # (\cp|WideOr9~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(9),
	datac => \cp|WideOr11~12_combout\,
	datad => \cp|WideOr9~12_combout\,
	combout => \dp|MuxA|Selector1~1_combout\);

-- Location: LCCOMB_X107_Y35_N18
\dp|rfile|reg5|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[1]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|rfile|reg5|out[1]~feeder_combout\);

-- Location: FF_X107_Y35_N19
\dp|rfile|reg5|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(1));

-- Location: LCCOMB_X112_Y35_N28
\dp|rfile|reg6|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg6|out[1]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|rfile|reg6|out[1]~feeder_combout\);

-- Location: LCCOMB_X111_Y34_N2
\dp|rfile|reg_en_decoder|out[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[6]~7_combout\ = (\dp|rfile|reg_en_decoder|out[2]~3_combout\ & (\dp|regSelA[2]~3_combout\ & \dp|regSelA[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg_en_decoder|out[2]~3_combout\,
	datab => \dp|regSelA[2]~3_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|rfile|reg_en_decoder|out[6]~7_combout\);

-- Location: FF_X112_Y35_N29
\dp|rfile|reg6|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg6|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(1));

-- Location: LCCOMB_X112_Y35_N22
\dp|MuxA|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector14~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(1)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(1),
	datab => \dp|rfile|reg6|out\(1),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector14~0_combout\);

-- Location: LCCOMB_X108_Y35_N6
\dp|MuxA|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector14~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector14~0_combout\ & (\dp|rfile|reg7|out\(1))) # (!\dp|MuxA|Selector14~0_combout\ & ((\dp|rfile|reg5|out\(1)))))) # (!\dp|regSelA[0]~1_combout\ & 
-- (((\dp|MuxA|Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(1),
	datab => \dp|rfile|reg5|out\(1),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|MuxA|Selector14~0_combout\,
	combout => \dp|MuxA|Selector14~1_combout\);

-- Location: FF_X108_Y37_N29
\dp|rfile|reg3|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector14~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(1));

-- Location: LCCOMB_X106_Y37_N30
\dp|rfile|reg0|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg0|out[1]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|rfile|reg0|out[1]~feeder_combout\);

-- Location: FF_X106_Y37_N31
\dp|rfile|reg0|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg0|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(1));

-- Location: LCCOMB_X106_Y34_N6
\dp|MuxA|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector14~2_combout\ = (\dp|regSelA[1]~2_combout\ & (((\dp|regSelA[0]~1_combout\)))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg1|out\(1))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg0|out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(1),
	datab => \dp|rfile|reg0|out\(1),
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|regSelA[0]~1_combout\,
	combout => \dp|MuxA|Selector14~2_combout\);

-- Location: LCCOMB_X105_Y38_N14
\dp|MuxA|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector14~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector14~2_combout\ & ((\dp|rfile|reg3|out\(1)))) # (!\dp|MuxA|Selector14~2_combout\ & (\dp|rfile|reg2|out\(1))))) # (!\dp|regSelA[1]~2_combout\ & 
-- (((\dp|MuxA|Selector14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(1),
	datab => \dp|rfile|reg3|out\(1),
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|MuxA|Selector14~2_combout\,
	combout => \dp|MuxA|Selector14~3_combout\);

-- Location: LCCOMB_X109_Y38_N10
\dp|MuxA|Selector14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector14~4_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector14~1_combout\) # ((\dp|MuxA|Selector1~1_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & (((!\dp|MuxA|Selector1~1_combout\ & \dp|MuxA|Selector14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|MuxA|Selector14~1_combout\,
	datac => \dp|MuxA|Selector1~1_combout\,
	datad => \dp|MuxA|Selector14~3_combout\,
	combout => \dp|MuxA|Selector14~4_combout\);

-- Location: LCCOMB_X109_Y38_N0
\dp|MuxA|Selector14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector14~5_combout\ = (\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector14~4_combout\ & (\dp|spReg|out\(1))) # (!\dp|MuxA|Selector14~4_combout\ & ((\dp|pcReg|out\(1)))))) # (!\dp|MuxA|Selector1~1_combout\ & 
-- (((\dp|MuxA|Selector14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|spReg|out\(1),
	datab => \dp|pcReg|out\(1),
	datac => \dp|MuxA|Selector1~1_combout\,
	datad => \dp|MuxA|Selector14~4_combout\,
	combout => \dp|MuxA|Selector14~5_combout\);

-- Location: LCCOMB_X109_Y38_N14
\dp|MuxA|Selector14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector14~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector14~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(1),
	datac => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector14~5_combout\,
	combout => \dp|MuxA|Selector14~6_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X111_Y35_N16
\cp|WideOr3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~9_combout\ = (!\cp|currState\(9) & \cp|WideOr3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(9),
	datad => \cp|WideOr3~8_combout\,
	combout => \cp|WideOr3~9_combout\);

-- Location: LCCOMB_X107_Y30_N16
\cp|Equal4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~23_combout\ = (!\cp|currState\(1) & (!\cp|currState\(8) & (!\cp|currState\(2) & !\cp|currState\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(8),
	datac => \cp|currState\(2),
	datad => \cp|currState\(9),
	combout => \cp|Equal4~23_combout\);

-- Location: LCCOMB_X106_Y32_N12
\cp|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr1~1_combout\ = (\cp|currState\(6) & (!\cp|currState\(7) & ((\cp|WideOr1~0_combout\) # (\cp|currState\(5))))) # (!\cp|currState\(6) & (((!\cp|currState\(5) & \cp|currState\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~0_combout\,
	datab => \cp|currState\(6),
	datac => \cp|currState\(5),
	datad => \cp|currState\(7),
	combout => \cp|WideOr1~1_combout\);

-- Location: LCCOMB_X107_Y32_N10
\cp|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr1~2_combout\ = (\cp|currState\(0)) # ((!\cp|WideOr1~1_combout\) # (!\cp|Equal4~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(0),
	datac => \cp|Equal4~23_combout\,
	datad => \cp|WideOr1~1_combout\,
	combout => \cp|WideOr1~2_combout\);

-- Location: FF_X108_Y32_N5
\dp|pcReg|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector15~4_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(0));

-- Location: LCCOMB_X114_Y35_N8
\dp|rfile|reg7|out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[0]~feeder_combout\ = \dp|alu_dp|Selector15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector15~4_combout\,
	combout => \dp|rfile|reg7|out[0]~feeder_combout\);

-- Location: FF_X114_Y35_N9
\dp|rfile|reg7|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[0]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(0));

-- Location: FF_X112_Y35_N21
\dp|rfile|reg6|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector15~4_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(0));

-- Location: LCCOMB_X111_Y34_N6
\dp|rfile|reg_en_decoder|out[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[4]~8_combout\ = (\dp|rfile|reg_en_decoder|out[2]~3_combout\ & (\dp|regSelA[2]~3_combout\ & !\dp|regSelA[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg_en_decoder|out[2]~3_combout\,
	datab => \dp|regSelA[2]~3_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|rfile|reg_en_decoder|out[4]~8_combout\);

-- Location: FF_X109_Y35_N3
\dp|rfile|reg4|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector15~4_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(0));

-- Location: LCCOMB_X109_Y35_N2
\dp|MuxB|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector15~0_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg6|out\(0)) # ((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & (((\dp|rfile|reg4|out\(0) & !\dp|regSelB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg6|out\(0),
	datac => \dp|rfile|reg4|out\(0),
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector15~0_combout\);

-- Location: LCCOMB_X109_Y35_N8
\dp|MuxB|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector15~1_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector15~0_combout\ & ((\dp|rfile|reg7|out\(0)))) # (!\dp|MuxB|Selector15~0_combout\ & (\dp|rfile|reg5|out\(0))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg5|out\(0),
	datab => \dp|rfile|reg7|out\(0),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|MuxB|Selector15~0_combout\,
	combout => \dp|MuxB|Selector15~1_combout\);

-- Location: FF_X110_Y37_N29
\dp|spReg|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector15~4_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(0));

-- Location: LCCOMB_X112_Y32_N24
\dp|rfile|reg2|out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[0]~feeder_combout\ = \dp|alu_dp|Selector15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector15~4_combout\,
	combout => \dp|rfile|reg2|out[0]~feeder_combout\);

-- Location: FF_X112_Y32_N25
\dp|rfile|reg2|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[0]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(0));

-- Location: LCCOMB_X113_Y34_N12
\dp|rfile|reg_en_decoder|out[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[1]~2_combout\ = (\dp|rfile|reg_en_decoder|out[3]~0_combout\ & (!\dp|regSelA[2]~3_combout\ & !\dp|regSelA[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg_en_decoder|out[3]~0_combout\,
	datab => \dp|regSelA[2]~3_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|rfile|reg_en_decoder|out[1]~2_combout\);

-- Location: FF_X107_Y32_N17
\dp|rfile|reg1|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector15~4_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(0));

-- Location: LCCOMB_X111_Y34_N18
\dp|MuxB|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector15~2_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|rfile|reg1|out\(0)) # (\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg0|out\(0) & ((!\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(0),
	datab => \dp|rfile|reg1|out\(0),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector15~2_combout\);

-- Location: LCCOMB_X111_Y35_N30
\dp|MuxB|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector15~3_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector15~2_combout\ & (\dp|rfile|reg3|out\(0))) # (!\dp|MuxB|Selector15~2_combout\ & ((\dp|rfile|reg2|out\(0)))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg3|out\(0),
	datab => \dp|rfile|reg2|out\(0),
	datac => \dp|regSelB[1]~1_combout\,
	datad => \dp|MuxB|Selector15~2_combout\,
	combout => \dp|MuxB|Selector15~3_combout\);

-- Location: LCCOMB_X110_Y34_N20
\dp|MuxB|Selector15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector15~4_combout\ = (\dp|MuxB|Selector7~3_combout\ & (((\dp|MuxB|Selector7~4_combout\)))) # (!\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector7~4_combout\ & (\dp|spReg|out\(0))) # (!\dp|MuxB|Selector7~4_combout\ & 
-- ((\dp|MuxB|Selector15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|spReg|out\(0),
	datac => \dp|MuxB|Selector15~3_combout\,
	datad => \dp|MuxB|Selector7~4_combout\,
	combout => \dp|MuxB|Selector15~4_combout\);

-- Location: LCCOMB_X110_Y34_N2
\dp|MuxB|Selector15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector15~5_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector15~4_combout\ & (\dp|pcReg|out\(0))) # (!\dp|MuxB|Selector15~4_combout\ & ((\dp|MuxB|Selector15~1_combout\))))) # (!\dp|MuxB|Selector7~3_combout\ & 
-- (((\dp|MuxB|Selector15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|pcReg|out\(0),
	datac => \dp|MuxB|Selector15~1_combout\,
	datad => \dp|MuxB|Selector15~4_combout\,
	combout => \dp|MuxB|Selector15~5_combout\);

-- Location: LCCOMB_X110_Y34_N12
\dp|MuxB|Selector15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector15~6_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(0))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector15~5_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(0),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector15~5_combout\,
	combout => \dp|MuxB|Selector15~6_combout\);

-- Location: LCCOMB_X111_Y38_N26
\dp|alu_dp|Selector0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~28_combout\ = (\cp|WideOr7~16_combout\ & ((\cp|currState\(9) & ((!\dp|MuxA|Selector15~10_combout\))) # (!\cp|currState\(9) & (\dp|MuxB|Selector15~6_combout\ & \dp|MuxA|Selector15~10_combout\)))) # (!\cp|WideOr7~16_combout\ & 
-- (((!\dp|MuxA|Selector15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~16_combout\,
	datab => \dp|MuxB|Selector15~6_combout\,
	datac => \cp|currState\(9),
	datad => \dp|MuxA|Selector15~10_combout\,
	combout => \dp|alu_dp|Selector0~28_combout\);

-- Location: LCCOMB_X112_Y38_N16
\dp|alu_dp|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~0_combout\ = \dp|MuxA|Selector15~10_combout\ $ (VCC)
-- \dp|alu_dp|Add0~1\ = CARRY(\dp|MuxA|Selector15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector15~10_combout\,
	datad => VCC,
	combout => \dp|alu_dp|Add0~0_combout\,
	cout => \dp|alu_dp|Add0~1\);

-- Location: LCCOMB_X111_Y38_N28
\dp|alu_dp|Selector0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~27_combout\ = (\cp|WideOr7~16_combout\ & ((\cp|currState\(9) & ((\dp|MuxA|Selector15~10_combout\))) # (!\cp|currState\(9) & (\dp|alu_dp|Add0~0_combout\)))) # (!\cp|WideOr7~16_combout\ & (((\dp|MuxA|Selector15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~16_combout\,
	datab => \dp|alu_dp|Add0~0_combout\,
	datac => \cp|currState\(9),
	datad => \dp|MuxA|Selector15~10_combout\,
	combout => \dp|alu_dp|Selector0~27_combout\);

-- Location: LCCOMB_X111_Y38_N8
\dp|alu_dp|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector15~0_combout\ = (\cp|WideOr3~9_combout\ & (\cp|WideOr1~2_combout\)) # (!\cp|WideOr3~9_combout\ & ((\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector0~27_combout\))) # (!\cp|WideOr1~2_combout\ & (\dp|alu_dp|Selector0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr3~9_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Selector0~28_combout\,
	datad => \dp|alu_dp|Selector0~27_combout\,
	combout => \dp|alu_dp|Selector15~0_combout\);

-- Location: LCCOMB_X111_Y36_N0
\dp|alu_dp|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~0_combout\ = \dp|alu_dp|Add3~0_combout\ $ (VCC)
-- \dp|alu_dp|Add4~1\ = CARRY(\dp|alu_dp|Add3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~0_combout\,
	datad => VCC,
	combout => \dp|alu_dp|Add4~0_combout\,
	cout => \dp|alu_dp|Add4~1\);

-- Location: LCCOMB_X110_Y36_N0
\dp|alu_dp|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~0_combout\ = (\dp|MuxB|Selector15~6_combout\ & (\dp|MuxA|Selector15~10_combout\ $ (VCC))) # (!\dp|MuxB|Selector15~6_combout\ & ((\dp|MuxA|Selector15~10_combout\) # (GND)))
-- \dp|alu_dp|Add3~1\ = CARRY((\dp|MuxA|Selector15~10_combout\) # (!\dp|MuxB|Selector15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector15~6_combout\,
	datab => \dp|MuxA|Selector15~10_combout\,
	datad => VCC,
	combout => \dp|alu_dp|Add3~0_combout\,
	cout => \dp|alu_dp|Add3~1\);

-- Location: LCCOMB_X110_Y38_N2
\dp|alu_dp|Selector0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~29_combout\ = (\cp|currState\(9) & (((\dp|alu_dp|Add4~0_combout\)))) # (!\cp|currState\(9) & ((\cp|WideOr7~16_combout\ & ((\dp|alu_dp|Add3~0_combout\))) # (!\cp|WideOr7~16_combout\ & (\dp|alu_dp|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \cp|WideOr7~16_combout\,
	datac => \dp|alu_dp|Add4~0_combout\,
	datad => \dp|alu_dp|Add3~0_combout\,
	combout => \dp|alu_dp|Selector0~29_combout\);

-- Location: LCCOMB_X110_Y38_N8
\dp|alu_dp|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector15~1_combout\ = (\cp|WideOr3~9_combout\ & ((\dp|alu_dp|Selector15~0_combout\ & ((\dp|alu_dp|Selector0~29_combout\))) # (!\dp|alu_dp|Selector15~0_combout\ & (\dp|alu_dp|Selector0~18_combout\)))) # (!\cp|WideOr3~9_combout\ & 
-- (((\dp|alu_dp|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~18_combout\,
	datab => \cp|WideOr3~9_combout\,
	datac => \dp|alu_dp|Selector15~0_combout\,
	datad => \dp|alu_dp|Selector0~29_combout\,
	combout => \dp|alu_dp|Selector15~1_combout\);

-- Location: LCCOMB_X110_Y38_N16
\dp|alu_dp|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~0_combout\ = \dp|MuxA|Selector15~10_combout\ $ (VCC)
-- \dp|alu_dp|Add6~1\ = CARRY(\dp|MuxA|Selector15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector15~10_combout\,
	datad => VCC,
	combout => \dp|alu_dp|Add6~0_combout\,
	cout => \dp|alu_dp|Add6~1\);

-- Location: LCCOMB_X110_Y38_N14
\dp|alu_dp|Selector0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~31_combout\ = (\cp|WideOr7~16_combout\ & ((\cp|currState\(9) & ((\dp|alu_dp|Add6~0_combout\))) # (!\cp|currState\(9) & (\dp|MuxB|Selector15~6_combout\)))) # (!\cp|WideOr7~16_combout\ & (((\dp|alu_dp|Add6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector15~6_combout\,
	datab => \cp|WideOr7~16_combout\,
	datac => \cp|currState\(9),
	datad => \dp|alu_dp|Add6~0_combout\,
	combout => \dp|alu_dp|Selector0~31_combout\);

-- Location: LCCOMB_X109_Y38_N16
\dp|alu_dp|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~0_combout\ = (\dp|MuxA|Selector15~10_combout\ & (\dp|MuxB|Selector15~6_combout\ $ (VCC))) # (!\dp|MuxA|Selector15~10_combout\ & (\dp|MuxB|Selector15~6_combout\ & VCC))
-- \dp|alu_dp|Add1~1\ = CARRY((\dp|MuxA|Selector15~10_combout\ & \dp|MuxB|Selector15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector15~10_combout\,
	datab => \dp|MuxB|Selector15~6_combout\,
	datad => VCC,
	combout => \dp|alu_dp|Add1~0_combout\,
	cout => \dp|alu_dp|Add1~1\);

-- Location: LCCOMB_X108_Y38_N16
\dp|alu_dp|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~0_combout\ = \dp|alu_dp|Add1~0_combout\ $ (VCC)
-- \dp|alu_dp|Add2~1\ = CARRY(\dp|alu_dp|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~0_combout\,
	datad => VCC,
	combout => \dp|alu_dp|Add2~0_combout\,
	cout => \dp|alu_dp|Add2~1\);

-- Location: LCCOMB_X110_Y38_N0
\dp|alu_dp|Selector0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~30_combout\ = (\cp|currState\(9) & (((\dp|alu_dp|Add1~0_combout\)))) # (!\cp|currState\(9) & ((\cp|WideOr7~16_combout\ & ((\dp|alu_dp|Add2~0_combout\))) # (!\cp|WideOr7~16_combout\ & (\dp|alu_dp|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \cp|WideOr7~16_combout\,
	datac => \dp|alu_dp|Add1~0_combout\,
	datad => \dp|alu_dp|Add2~0_combout\,
	combout => \dp|alu_dp|Selector0~30_combout\);

-- Location: LCCOMB_X110_Y38_N12
\dp|alu_dp|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector15~2_combout\ = (\cp|WideOr3~9_combout\ & (((\cp|WideOr1~2_combout\)))) # (!\cp|WideOr3~9_combout\ & ((\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector0~30_combout\))) # (!\cp|WideOr1~2_combout\ & (\dp|alu_dp|Selector0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~25_combout\,
	datab => \cp|WideOr3~9_combout\,
	datac => \cp|WideOr1~2_combout\,
	datad => \dp|alu_dp|Selector0~30_combout\,
	combout => \dp|alu_dp|Selector15~2_combout\);

-- Location: LCCOMB_X110_Y38_N6
\dp|alu_dp|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector15~3_combout\ = (\cp|WideOr3~9_combout\ & ((\dp|alu_dp|Selector15~2_combout\ & ((\dp|alu_dp|Selector0~31_combout\))) # (!\dp|alu_dp|Selector15~2_combout\ & (\dp|MuxA|Selector14~6_combout\)))) # (!\cp|WideOr3~9_combout\ & 
-- (((\dp|alu_dp|Selector15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector14~6_combout\,
	datab => \cp|WideOr3~9_combout\,
	datac => \dp|alu_dp|Selector0~31_combout\,
	datad => \dp|alu_dp|Selector15~2_combout\,
	combout => \dp|alu_dp|Selector15~3_combout\);

-- Location: LCCOMB_X110_Y38_N4
\dp|alu_dp|Selector15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector15~4_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector15~1_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector15~1_combout\,
	datad => \dp|alu_dp|Selector15~3_combout\,
	combout => \dp|alu_dp|Selector15~4_combout\);

-- Location: LCCOMB_X106_Y38_N24
\dp|a|bus[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[0]~31_combout\ = (\dp|reg_load_decoder|Decoder0~2_combout\ & (\dp|alu_dp|Selector15~4_combout\ & ((\SW[0]~input_o\) # (!\dp|drive_SW_L~5_combout\)))) # (!\dp|reg_load_decoder|Decoder0~2_combout\ & ((\SW[0]~input_o\) # 
-- ((!\dp|drive_SW_L~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|reg_load_decoder|Decoder0~2_combout\,
	datab => \SW[0]~input_o\,
	datac => \dp|drive_SW_L~5_combout\,
	datad => \dp|alu_dp|Selector15~4_combout\,
	combout => \dp|a|bus[0]~31_combout\);

-- Location: LCCOMB_X106_Y38_N12
\dp|a|bus[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[0]~32_combout\ = ((\dp|a|bus[0]~31_combout\ & ((\dp|c|bus[0]~36_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[0]~36_combout\,
	datab => \cp|WideOr24~13_combout\,
	datac => \dp|a|bus[12]~0_combout\,
	datad => \dp|a|bus[0]~31_combout\,
	combout => \dp|a|bus[0]~32_combout\);

-- Location: LCCOMB_X107_Y33_N6
\dp|loadMDR_L~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|loadMDR_L~0_combout\ = (\cp|WideOr24~13_combout\) # ((!\cp|WideOr16~21_combout\ & (\cp|WideOr20~19_combout\ & \cp|WideOr18~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~21_combout\,
	datab => \cp|WideOr20~19_combout\,
	datac => \cp|WideOr24~13_combout\,
	datad => \cp|WideOr18~17_combout\,
	combout => \dp|loadMDR_L~0_combout\);

-- Location: FF_X106_Y38_N13
\dp|memDataReg|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[0]~32_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(0));

-- Location: LCCOMB_X114_Y38_N28
\dp|rfile|reg5|out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[0]~feeder_combout\ = \dp|alu_dp|Selector15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector15~4_combout\,
	combout => \dp|rfile|reg5|out[0]~feeder_combout\);

-- Location: FF_X114_Y38_N29
\dp|rfile|reg5|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[0]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(0));

-- Location: LCCOMB_X112_Y35_N20
\dp|MuxA|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(0)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(0),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg6|out\(0),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector15~0_combout\);

-- Location: LCCOMB_X113_Y38_N0
\dp|MuxA|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~1_combout\ = (\dp|MuxA|Selector15~0_combout\ & ((\dp|rfile|reg7|out\(0)) # ((!\dp|regSelA[0]~1_combout\)))) # (!\dp|MuxA|Selector15~0_combout\ & (((\dp|rfile|reg5|out\(0) & \dp|regSelA[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(0),
	datab => \dp|rfile|reg5|out\(0),
	datac => \dp|MuxA|Selector15~0_combout\,
	datad => \dp|regSelA[0]~1_combout\,
	combout => \dp|MuxA|Selector15~1_combout\);

-- Location: LCCOMB_X107_Y32_N4
\dp|MuxA|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~3_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg1|out\(0)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(0),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|rfile|reg1|out\(0),
	combout => \dp|MuxA|Selector15~3_combout\);

-- Location: LCCOMB_X107_Y32_N18
\dp|MuxA|Selector15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~4_combout\ = (!\dp|regSelA[2]~3_combout\ & ((\dp|regSelA[1]~2_combout\ & (\dp|MuxA|Selector15~2_combout\)) # (!\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector15~2_combout\,
	datab => \dp|regSelA[2]~3_combout\,
	datac => \dp|MuxA|Selector15~3_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector15~4_combout\);

-- Location: FF_X111_Y34_N23
\dp|rfile|reg0|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector15~4_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(0));

-- Location: LCCOMB_X107_Y32_N0
\dp|MuxA|Selector15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~5_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg3|out\(0))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg1|out\(0)))))) # (!\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg3|out\(0),
	datab => \dp|rfile|reg1|out\(0),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector15~5_combout\);

-- Location: LCCOMB_X107_Y32_N14
\dp|MuxA|Selector15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~6_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|MuxA|Selector15~5_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector15~5_combout\ & (\dp|rfile|reg2|out\(0))) # (!\dp|MuxA|Selector15~5_combout\ & 
-- ((\dp|rfile|reg0|out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(0),
	datab => \dp|rfile|reg0|out\(0),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|MuxA|Selector15~5_combout\,
	combout => \dp|MuxA|Selector15~6_combout\);

-- Location: LCCOMB_X108_Y32_N4
\dp|MuxA|Selector15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~7_combout\ = (\cp|WideOr9~12_combout\ & (((\dp|pcReg|out\(0))))) # (!\cp|WideOr9~12_combout\ & (!\dp|regSelA[2]~3_combout\ & ((\dp|MuxA|Selector15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[2]~3_combout\,
	datab => \cp|WideOr9~12_combout\,
	datac => \dp|pcReg|out\(0),
	datad => \dp|MuxA|Selector15~6_combout\,
	combout => \dp|MuxA|Selector15~7_combout\);

-- Location: LCCOMB_X107_Y32_N20
\dp|MuxA|Selector15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~8_combout\ = (\cp|currState\(9) & (\dp|MuxA|Selector15~4_combout\)) # (!\cp|currState\(9) & (((\cp|WideOr11~12_combout\) # (\dp|MuxA|Selector15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \dp|MuxA|Selector15~4_combout\,
	datac => \cp|WideOr11~12_combout\,
	datad => \dp|MuxA|Selector15~7_combout\,
	combout => \dp|MuxA|Selector15~8_combout\);

-- Location: LCCOMB_X109_Y38_N12
\dp|MuxA|Selector15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~9_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector15~8_combout\ & (\dp|spReg|out\(0))) # (!\dp|MuxA|Selector15~8_combout\ & ((\dp|MuxA|Selector15~1_combout\))))) # (!\dp|MuxA|Selector1~0_combout\ & 
-- (((\dp|MuxA|Selector15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|spReg|out\(0),
	datac => \dp|MuxA|Selector15~1_combout\,
	datad => \dp|MuxA|Selector15~8_combout\,
	combout => \dp|MuxA|Selector15~9_combout\);

-- Location: LCCOMB_X109_Y38_N6
\dp|MuxA|Selector15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector15~10_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector15~9_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~2_combout\,
	datac => \dp|memDataReg|out\(0),
	datad => \dp|MuxA|Selector15~9_combout\,
	combout => \dp|MuxA|Selector15~10_combout\);

-- Location: LCCOMB_X110_Y36_N2
\dp|alu_dp|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~2_combout\ = (\dp|MuxB|Selector14~6_combout\ & ((\dp|MuxA|Selector14~6_combout\ & (!\dp|alu_dp|Add3~1\)) # (!\dp|MuxA|Selector14~6_combout\ & ((\dp|alu_dp|Add3~1\) # (GND))))) # (!\dp|MuxB|Selector14~6_combout\ & 
-- ((\dp|MuxA|Selector14~6_combout\ & (\dp|alu_dp|Add3~1\ & VCC)) # (!\dp|MuxA|Selector14~6_combout\ & (!\dp|alu_dp|Add3~1\))))
-- \dp|alu_dp|Add3~3\ = CARRY((\dp|MuxB|Selector14~6_combout\ & ((!\dp|alu_dp|Add3~1\) # (!\dp|MuxA|Selector14~6_combout\))) # (!\dp|MuxB|Selector14~6_combout\ & (!\dp|MuxA|Selector14~6_combout\ & !\dp|alu_dp|Add3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector14~6_combout\,
	datab => \dp|MuxA|Selector14~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~1\,
	combout => \dp|alu_dp|Add3~2_combout\,
	cout => \dp|alu_dp|Add3~3\);

-- Location: LCCOMB_X111_Y36_N2
\dp|alu_dp|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~2_combout\ = (\dp|alu_dp|Add3~2_combout\ & (\dp|alu_dp|Add4~1\ & VCC)) # (!\dp|alu_dp|Add3~2_combout\ & (!\dp|alu_dp|Add4~1\))
-- \dp|alu_dp|Add4~3\ = CARRY((!\dp|alu_dp|Add3~2_combout\ & !\dp|alu_dp|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~2_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~1\,
	combout => \dp|alu_dp|Add4~2_combout\,
	cout => \dp|alu_dp|Add4~3\);

-- Location: LCCOMB_X113_Y38_N14
\dp|alu_dp|Selector14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~5_combout\ = (\dp|alu_dp|Selector14~4_combout\ & ((\dp|alu_dp|Selector0~12_combout\) # ((\dp|alu_dp|Add3~2_combout\)))) # (!\dp|alu_dp|Selector14~4_combout\ & (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector14~4_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Add3~2_combout\,
	datad => \dp|alu_dp|Add4~2_combout\,
	combout => \dp|alu_dp|Selector14~5_combout\);

-- Location: FF_X109_Y34_N3
\dp|spReg|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector14~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(1));

-- Location: LCCOMB_X112_Y38_N20
\dp|alu_dp|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~4_combout\ = (\dp|MuxA|Selector13~6_combout\ & (\dp|alu_dp|Add0~3\ $ (GND))) # (!\dp|MuxA|Selector13~6_combout\ & (!\dp|alu_dp|Add0~3\ & VCC))
-- \dp|alu_dp|Add0~5\ = CARRY((\dp|MuxA|Selector13~6_combout\ & !\dp|alu_dp|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector13~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~3\,
	combout => \dp|alu_dp|Add0~4_combout\,
	cout => \dp|alu_dp|Add0~5\);

-- Location: LCCOMB_X113_Y38_N18
\dp|alu_dp|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector13~2_combout\ = (\cp|WideOr1~2_combout\ & ((\cp|WideOr7~17_combout\ & ((\dp|alu_dp|Add0~4_combout\))) # (!\cp|WideOr7~17_combout\ & (\dp|alu_dp|Selector13~10_combout\)))) # (!\cp|WideOr1~2_combout\ & (\dp|alu_dp|Selector13~10_combout\ $ 
-- ((!\cp|WideOr7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector13~10_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \cp|WideOr7~17_combout\,
	datad => \dp|alu_dp|Add0~4_combout\,
	combout => \dp|alu_dp|Selector13~2_combout\);

-- Location: LCCOMB_X113_Y38_N8
\dp|alu_dp|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector13~3_combout\ = (\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~13_combout\ & (\dp|MuxA|Selector14~6_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector13~2_combout\))))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector14~6_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector13~2_combout\,
	combout => \dp|alu_dp|Selector13~3_combout\);

-- Location: LCCOMB_X110_Y33_N22
\dp|pcReg|out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[2]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|pcReg|out[2]~feeder_combout\);

-- Location: FF_X110_Y33_N23
\dp|pcReg|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(2));

-- Location: FF_X111_Y34_N25
\dp|rfile|reg0|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector13~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(2));

-- Location: LCCOMB_X112_Y34_N14
\dp|rfile|reg2|out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[2]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|rfile|reg2|out[2]~feeder_combout\);

-- Location: FF_X112_Y34_N15
\dp|rfile|reg2|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(2));

-- Location: LCCOMB_X107_Y34_N26
\dp|rfile|reg3|out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg3|out[2]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|rfile|reg3|out[2]~feeder_combout\);

-- Location: FF_X107_Y34_N27
\dp|rfile|reg3|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg3|out[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(2));

-- Location: LCCOMB_X106_Y34_N2
\dp|MuxA|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector13~0_combout\ = (\dp|regSelA[1]~2_combout\ & (((\dp|rfile|reg3|out\(2)) # (!\dp|regSelA[0]~1_combout\)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg1|out\(2) & ((\dp|regSelA[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(2),
	datab => \dp|rfile|reg3|out\(2),
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|regSelA[0]~1_combout\,
	combout => \dp|MuxA|Selector13~0_combout\);

-- Location: LCCOMB_X106_Y34_N4
\dp|MuxA|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector13~1_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|MuxA|Selector13~0_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector13~0_combout\ & ((\dp|rfile|reg2|out\(2)))) # (!\dp|MuxA|Selector13~0_combout\ & 
-- (\dp|rfile|reg0|out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[0]~1_combout\,
	datab => \dp|rfile|reg0|out\(2),
	datac => \dp|rfile|reg2|out\(2),
	datad => \dp|MuxA|Selector13~0_combout\,
	combout => \dp|MuxA|Selector13~1_combout\);

-- Location: LCCOMB_X108_Y32_N10
\dp|MuxA|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~0_combout\ = (\cp|currState\(9) & (\dp|regSelA[2]~3_combout\)) # (!\cp|currState\(9) & ((\cp|WideOr11~12_combout\) # ((\dp|regSelA[2]~3_combout\ & !\cp|WideOr9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[2]~3_combout\,
	datab => \cp|currState\(9),
	datac => \cp|WideOr11~12_combout\,
	datad => \cp|WideOr9~12_combout\,
	combout => \dp|MuxA|Selector1~0_combout\);

-- Location: FF_X109_Y33_N15
\dp|rfile|reg5|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector13~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(2));

-- Location: LCCOMB_X113_Y35_N28
\dp|rfile|reg7|out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[2]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|rfile|reg7|out[2]~feeder_combout\);

-- Location: FF_X113_Y35_N29
\dp|rfile|reg7|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(2));

-- Location: LCCOMB_X108_Y35_N8
\dp|MuxA|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector13~2_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|rfile|reg7|out\(2)) # (!\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg6|out\(2) & ((\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(2),
	datab => \dp|rfile|reg7|out\(2),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector13~2_combout\);

-- Location: LCCOMB_X109_Y33_N8
\dp|MuxA|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector13~3_combout\ = (\dp|MuxA|Selector13~2_combout\ & (((\dp|rfile|reg5|out\(2)) # (\dp|regSelA[1]~2_combout\)))) # (!\dp|MuxA|Selector13~2_combout\ & (\dp|rfile|reg4|out\(2) & ((!\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(2),
	datab => \dp|rfile|reg5|out\(2),
	datac => \dp|MuxA|Selector13~2_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector13~3_combout\);

-- Location: LCCOMB_X109_Y33_N6
\dp|MuxA|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector13~4_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector1~1_combout\ & (\dp|spReg|out\(2))) # (!\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector13~3_combout\))))) # (!\dp|MuxA|Selector1~0_combout\ & 
-- (((\dp|MuxA|Selector1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|spReg|out\(2),
	datab => \dp|MuxA|Selector1~0_combout\,
	datac => \dp|MuxA|Selector13~3_combout\,
	datad => \dp|MuxA|Selector1~1_combout\,
	combout => \dp|MuxA|Selector13~4_combout\);

-- Location: LCCOMB_X109_Y38_N2
\dp|MuxA|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector13~5_combout\ = (\dp|MuxA|Selector1~0_combout\ & (((\dp|MuxA|Selector13~4_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector13~4_combout\ & (\dp|pcReg|out\(2))) # (!\dp|MuxA|Selector13~4_combout\ & 
-- ((\dp|MuxA|Selector13~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|pcReg|out\(2),
	datac => \dp|MuxA|Selector13~1_combout\,
	datad => \dp|MuxA|Selector13~4_combout\,
	combout => \dp|MuxA|Selector13~5_combout\);

-- Location: LCCOMB_X109_Y38_N8
\dp|MuxA|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector13~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector13~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(2),
	datac => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector13~5_combout\,
	combout => \dp|MuxA|Selector13~6_combout\);

-- Location: LCCOMB_X110_Y36_N4
\dp|alu_dp|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~4_combout\ = ((\dp|MuxB|Selector13~6_combout\ $ (\dp|MuxA|Selector13~6_combout\ $ (\dp|alu_dp|Add3~3\)))) # (GND)
-- \dp|alu_dp|Add3~5\ = CARRY((\dp|MuxB|Selector13~6_combout\ & (\dp|MuxA|Selector13~6_combout\ & !\dp|alu_dp|Add3~3\)) # (!\dp|MuxB|Selector13~6_combout\ & ((\dp|MuxA|Selector13~6_combout\) # (!\dp|alu_dp|Add3~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector13~6_combout\,
	datab => \dp|MuxA|Selector13~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~3\,
	combout => \dp|alu_dp|Add3~4_combout\,
	cout => \dp|alu_dp|Add3~5\);

-- Location: LCCOMB_X111_Y36_N4
\dp|alu_dp|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~4_combout\ = (\dp|alu_dp|Add3~4_combout\ & ((GND) # (!\dp|alu_dp|Add4~3\))) # (!\dp|alu_dp|Add3~4_combout\ & (\dp|alu_dp|Add4~3\ $ (GND)))
-- \dp|alu_dp|Add4~5\ = CARRY((\dp|alu_dp|Add3~4_combout\) # (!\dp|alu_dp|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add3~4_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~3\,
	combout => \dp|alu_dp|Add4~4_combout\,
	cout => \dp|alu_dp|Add4~5\);

-- Location: LCCOMB_X112_Y34_N4
\dp|alu_dp|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector13~4_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector13~3_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector13~3_combout\ & (\dp|alu_dp|Add3~4_combout\)) # (!\dp|alu_dp|Selector13~3_combout\ & 
-- ((\dp|alu_dp|Add4~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~4_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector13~3_combout\,
	datad => \dp|alu_dp|Add4~4_combout\,
	combout => \dp|alu_dp|Selector13~4_combout\);

-- Location: LCCOMB_X108_Y35_N30
\dp|rfile|reg6|out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg6|out[2]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|rfile|reg6|out[2]~feeder_combout\);

-- Location: FF_X108_Y35_N31
\dp|rfile|reg6|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg6|out[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(2));

-- Location: LCCOMB_X109_Y35_N16
\dp|MuxB|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector13~0_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg6|out\(2)))) # (!\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg4|out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(2),
	datab => \dp|rfile|reg6|out\(2),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector13~0_combout\);

-- Location: LCCOMB_X113_Y35_N22
\dp|MuxB|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector13~1_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector13~0_combout\ & ((\dp|rfile|reg7|out\(2)))) # (!\dp|MuxB|Selector13~0_combout\ & (\dp|rfile|reg5|out\(2))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg5|out\(2),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|MuxB|Selector13~0_combout\,
	datad => \dp|rfile|reg7|out\(2),
	combout => \dp|MuxB|Selector13~1_combout\);

-- Location: LCCOMB_X114_Y33_N22
\dp|spReg|out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|spReg|out[2]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|spReg|out[2]~feeder_combout\);

-- Location: FF_X114_Y33_N23
\dp|spReg|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|spReg|out[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(2));

-- Location: LCCOMB_X111_Y34_N24
\dp|MuxB|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector13~2_combout\ = (\dp|regSelB[1]~1_combout\ & (((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg1|out\(2))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg0|out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(2),
	datab => \dp|regSelB[1]~1_combout\,
	datac => \dp|rfile|reg0|out\(2),
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector13~2_combout\);

-- Location: LCCOMB_X107_Y34_N4
\dp|MuxB|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector13~3_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector13~2_combout\ & (\dp|rfile|reg3|out\(2))) # (!\dp|MuxB|Selector13~2_combout\ & ((\dp|rfile|reg2|out\(2)))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg3|out\(2),
	datac => \dp|rfile|reg2|out\(2),
	datad => \dp|MuxB|Selector13~2_combout\,
	combout => \dp|MuxB|Selector13~3_combout\);

-- Location: LCCOMB_X110_Y33_N24
\dp|MuxB|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector13~4_combout\ = (\dp|MuxB|Selector7~3_combout\ & (((\dp|MuxB|Selector7~4_combout\)))) # (!\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector7~4_combout\ & (\dp|spReg|out\(2))) # (!\dp|MuxB|Selector7~4_combout\ & 
-- ((\dp|MuxB|Selector13~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|spReg|out\(2),
	datac => \dp|MuxB|Selector7~4_combout\,
	datad => \dp|MuxB|Selector13~3_combout\,
	combout => \dp|MuxB|Selector13~4_combout\);

-- Location: LCCOMB_X110_Y33_N18
\dp|MuxB|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector13~5_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector13~4_combout\ & (\dp|pcReg|out\(2))) # (!\dp|MuxB|Selector13~4_combout\ & ((\dp|MuxB|Selector13~1_combout\))))) # (!\dp|MuxB|Selector7~3_combout\ & 
-- (((\dp|MuxB|Selector13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|pcReg|out\(2),
	datac => \dp|MuxB|Selector13~1_combout\,
	datad => \dp|MuxB|Selector13~4_combout\,
	combout => \dp|MuxB|Selector13~5_combout\);

-- Location: LCCOMB_X110_Y33_N4
\dp|MuxB|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector13~6_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(2))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector13~5_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(2),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector13~5_combout\,
	combout => \dp|MuxB|Selector13~6_combout\);

-- Location: LCCOMB_X112_Y34_N22
\dp|alu_dp|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector13~5_combout\ = (\cp|WideOr1~2_combout\ & (\cp|WideOr7~17_combout\)) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxB|Selector13~6_combout\ & ((!\dp|MuxA|Selector13~6_combout\) # (!\cp|WideOr7~17_combout\))) # (!\dp|MuxB|Selector13~6_combout\ & 
-- ((\dp|MuxA|Selector13~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|MuxB|Selector13~6_combout\,
	datad => \dp|MuxA|Selector13~6_combout\,
	combout => \dp|alu_dp|Selector13~5_combout\);

-- Location: LCCOMB_X109_Y38_N18
\dp|alu_dp|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~2_combout\ = (\dp|MuxB|Selector14~6_combout\ & ((\dp|MuxA|Selector14~6_combout\ & (\dp|alu_dp|Add1~1\ & VCC)) # (!\dp|MuxA|Selector14~6_combout\ & (!\dp|alu_dp|Add1~1\)))) # (!\dp|MuxB|Selector14~6_combout\ & 
-- ((\dp|MuxA|Selector14~6_combout\ & (!\dp|alu_dp|Add1~1\)) # (!\dp|MuxA|Selector14~6_combout\ & ((\dp|alu_dp|Add1~1\) # (GND)))))
-- \dp|alu_dp|Add1~3\ = CARRY((\dp|MuxB|Selector14~6_combout\ & (!\dp|MuxA|Selector14~6_combout\ & !\dp|alu_dp|Add1~1\)) # (!\dp|MuxB|Selector14~6_combout\ & ((!\dp|alu_dp|Add1~1\) # (!\dp|MuxA|Selector14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector14~6_combout\,
	datab => \dp|MuxA|Selector14~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~1\,
	combout => \dp|alu_dp|Add1~2_combout\,
	cout => \dp|alu_dp|Add1~3\);

-- Location: LCCOMB_X108_Y38_N18
\dp|alu_dp|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~2_combout\ = (\dp|alu_dp|Add1~2_combout\ & (!\dp|alu_dp|Add2~1\)) # (!\dp|alu_dp|Add1~2_combout\ & ((\dp|alu_dp|Add2~1\) # (GND)))
-- \dp|alu_dp|Add2~3\ = CARRY((!\dp|alu_dp|Add2~1\) # (!\dp|alu_dp|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~2_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~1\,
	combout => \dp|alu_dp|Add2~2_combout\,
	cout => \dp|alu_dp|Add2~3\);

-- Location: LCCOMB_X108_Y38_N20
\dp|alu_dp|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~4_combout\ = (\dp|alu_dp|Add1~4_combout\ & (\dp|alu_dp|Add2~3\ $ (GND))) # (!\dp|alu_dp|Add1~4_combout\ & (!\dp|alu_dp|Add2~3\ & VCC))
-- \dp|alu_dp|Add2~5\ = CARRY((\dp|alu_dp|Add1~4_combout\ & !\dp|alu_dp|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add1~4_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~3\,
	combout => \dp|alu_dp|Add2~4_combout\,
	cout => \dp|alu_dp|Add2~5\);

-- Location: LCCOMB_X112_Y34_N24
\dp|alu_dp|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector13~6_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector13~5_combout\ & ((\dp|alu_dp|Add2~4_combout\))) # (!\dp|alu_dp|Selector13~5_combout\ & (\dp|alu_dp|Add1~4_combout\)))) # (!\cp|WideOr1~2_combout\ & 
-- (((\dp|alu_dp|Selector13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add1~4_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Selector13~5_combout\,
	datad => \dp|alu_dp|Add2~4_combout\,
	combout => \dp|alu_dp|Selector13~6_combout\);

-- Location: LCCOMB_X112_Y34_N18
\dp|alu_dp|Selector13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector13~7_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector13~6_combout\))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add6~4_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector13~6_combout\,
	combout => \dp|alu_dp|Selector13~7_combout\);

-- Location: LCCOMB_X112_Y34_N20
\dp|alu_dp|Selector13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector13~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector13~7_combout\ & ((\dp|MuxB|Selector13~6_combout\))) # (!\dp|alu_dp|Selector13~7_combout\ & (\dp|MuxA|Selector12~6_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ 
-- & (((\dp|alu_dp|Selector13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector12~6_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|MuxB|Selector13~6_combout\,
	datad => \dp|alu_dp|Selector13~7_combout\,
	combout => \dp|alu_dp|Selector13~8_combout\);

-- Location: LCCOMB_X112_Y34_N26
\dp|alu_dp|Selector13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector13~9_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector13~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector13~4_combout\,
	datad => \dp|alu_dp|Selector13~8_combout\,
	combout => \dp|alu_dp|Selector13~9_combout\);

-- Location: LCCOMB_X107_Y33_N4
\dp|reg_load_decoder|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|reg_load_decoder|Decoder0~3_combout\ = (\cp|WideOr16~21_combout\ & (\cp|WideOr20~19_combout\ & !\cp|WideOr18~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr16~21_combout\,
	datac => \cp|WideOr20~19_combout\,
	datad => \cp|WideOr18~17_combout\,
	combout => \dp|reg_load_decoder|Decoder0~3_combout\);

-- Location: FF_X110_Y34_N27
\dp|instrReg|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector13~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(2));

-- Location: LCCOMB_X110_Y34_N26
\dp|MuxB|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~2_combout\ = \dp|instrReg|out\(2) $ (((\dp|instrReg|out\(0) & (\dp|instrReg|out\(1) & \cp|Equal4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(0),
	datab => \dp|instrReg|out\(1),
	datac => \dp|instrReg|out\(2),
	datad => \cp|Equal4~14_combout\,
	combout => \dp|MuxB|Selector7~2_combout\);

-- Location: LCCOMB_X110_Y34_N22
\dp|MuxB|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~3_combout\ = (\cp|Equal4~22_combout\) # ((\dp|MuxB|Selector7~2_combout\ & !\cp|WideOr14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|Equal4~22_combout\,
	datac => \dp|MuxB|Selector7~2_combout\,
	datad => \cp|WideOr14~2_combout\,
	combout => \dp|MuxB|Selector7~3_combout\);

-- Location: LCCOMB_X108_Y34_N0
\dp|rfile|reg7|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[1]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|rfile|reg7|out[1]~feeder_combout\);

-- Location: FF_X108_Y34_N1
\dp|rfile|reg7|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(1));

-- Location: LCCOMB_X113_Y34_N0
\dp|rfile|reg4|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg4|out[1]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|rfile|reg4|out[1]~feeder_combout\);

-- Location: FF_X113_Y34_N1
\dp|rfile|reg4|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg4|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(1));

-- Location: LCCOMB_X113_Y34_N10
\dp|MuxB|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector14~0_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg6|out\(1))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg4|out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(1),
	datab => \dp|rfile|reg4|out\(1),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector14~0_combout\);

-- Location: LCCOMB_X108_Y34_N26
\dp|MuxB|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector14~1_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector14~0_combout\ & ((\dp|rfile|reg7|out\(1)))) # (!\dp|MuxB|Selector14~0_combout\ & (\dp|rfile|reg5|out\(1))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg5|out\(1),
	datab => \dp|rfile|reg7|out\(1),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|MuxB|Selector14~0_combout\,
	combout => \dp|MuxB|Selector14~1_combout\);

-- Location: LCCOMB_X105_Y38_N30
\dp|rfile|reg2|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[1]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|rfile|reg2|out[1]~feeder_combout\);

-- Location: FF_X105_Y38_N31
\dp|rfile|reg2|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(1));

-- Location: LCCOMB_X106_Y37_N20
\dp|MuxB|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector14~2_combout\ = (\dp|regSelB[1]~1_combout\ & (((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg1|out\(1))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg0|out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(1),
	datab => \dp|rfile|reg0|out\(1),
	datac => \dp|regSelB[1]~1_combout\,
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector14~2_combout\);

-- Location: LCCOMB_X108_Y37_N28
\dp|MuxB|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector14~3_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector14~2_combout\ & ((\dp|rfile|reg3|out\(1)))) # (!\dp|MuxB|Selector14~2_combout\ & (\dp|rfile|reg2|out\(1))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg2|out\(1),
	datac => \dp|rfile|reg3|out\(1),
	datad => \dp|MuxB|Selector14~2_combout\,
	combout => \dp|MuxB|Selector14~3_combout\);

-- Location: LCCOMB_X109_Y34_N12
\dp|MuxB|Selector14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector14~4_combout\ = (\dp|MuxB|Selector7~4_combout\ & (\dp|MuxB|Selector7~3_combout\)) # (!\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector7~3_combout\ & (\dp|MuxB|Selector14~1_combout\)) # (!\dp|MuxB|Selector7~3_combout\ & 
-- ((\dp|MuxB|Selector14~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|MuxB|Selector7~3_combout\,
	datac => \dp|MuxB|Selector14~1_combout\,
	datad => \dp|MuxB|Selector14~3_combout\,
	combout => \dp|MuxB|Selector14~4_combout\);

-- Location: LCCOMB_X109_Y34_N2
\dp|MuxB|Selector14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector14~5_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector14~4_combout\ & (\dp|pcReg|out\(1))) # (!\dp|MuxB|Selector14~4_combout\ & ((\dp|spReg|out\(1)))))) # (!\dp|MuxB|Selector7~4_combout\ & 
-- (((\dp|MuxB|Selector14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|pcReg|out\(1),
	datac => \dp|spReg|out\(1),
	datad => \dp|MuxB|Selector14~4_combout\,
	combout => \dp|MuxB|Selector14~5_combout\);

-- Location: LCCOMB_X109_Y34_N30
\dp|MuxB|Selector14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector14~6_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(1))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector14~5_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(1),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector14~5_combout\,
	combout => \dp|MuxB|Selector14~6_combout\);

-- Location: LCCOMB_X110_Y38_N18
\dp|alu_dp|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~2_combout\ = (\dp|MuxA|Selector14~6_combout\ & (\dp|alu_dp|Add6~1\ & VCC)) # (!\dp|MuxA|Selector14~6_combout\ & (!\dp|alu_dp|Add6~1\))
-- \dp|alu_dp|Add6~3\ = CARRY((!\dp|MuxA|Selector14~6_combout\ & !\dp|alu_dp|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector14~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~1\,
	combout => \dp|alu_dp|Add6~2_combout\,
	cout => \dp|alu_dp|Add6~3\);

-- Location: LCCOMB_X113_Y38_N16
\dp|alu_dp|Selector14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~6_combout\ = (\cp|WideOr1~2_combout\ & (((\cp|WideOr7~17_combout\)))) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxA|Selector14~6_combout\ & ((!\cp|WideOr7~17_combout\) # (!\dp|MuxB|Selector14~6_combout\))) # 
-- (!\dp|MuxA|Selector14~6_combout\ & (\dp|MuxB|Selector14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector14~6_combout\,
	datab => \dp|MuxB|Selector14~6_combout\,
	datac => \cp|WideOr7~17_combout\,
	datad => \cp|WideOr1~2_combout\,
	combout => \dp|alu_dp|Selector14~6_combout\);

-- Location: LCCOMB_X113_Y38_N6
\dp|alu_dp|Selector14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~7_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector14~6_combout\ & ((\dp|alu_dp|Add2~2_combout\))) # (!\dp|alu_dp|Selector14~6_combout\ & (\dp|alu_dp|Add1~2_combout\)))) # (!\cp|WideOr1~2_combout\ & 
-- (\dp|alu_dp|Selector14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|alu_dp|Selector14~6_combout\,
	datac => \dp|alu_dp|Add1~2_combout\,
	datad => \dp|alu_dp|Add2~2_combout\,
	combout => \dp|alu_dp|Selector14~7_combout\);

-- Location: LCCOMB_X113_Y38_N28
\dp|alu_dp|Selector14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (!\dp|alu_dp|Selector0~12_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector14~7_combout\))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Add6~2_combout\,
	datad => \dp|alu_dp|Selector14~7_combout\,
	combout => \dp|alu_dp|Selector14~8_combout\);

-- Location: LCCOMB_X113_Y38_N10
\dp|alu_dp|Selector14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~9_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector14~8_combout\ & (\dp|MuxB|Selector14~6_combout\)) # (!\dp|alu_dp|Selector14~8_combout\ & ((\dp|MuxA|Selector13~6_combout\))))) # (!\dp|alu_dp|Selector0~13_combout\ 
-- & (((\dp|alu_dp|Selector14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxB|Selector14~6_combout\,
	datac => \dp|MuxA|Selector13~6_combout\,
	datad => \dp|alu_dp|Selector14~8_combout\,
	combout => \dp|alu_dp|Selector14~9_combout\);

-- Location: LCCOMB_X113_Y38_N20
\dp|alu_dp|Selector14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~10_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector14~5_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector14~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector14~5_combout\,
	datad => \dp|alu_dp|Selector14~9_combout\,
	combout => \dp|alu_dp|Selector14~10_combout\);

-- Location: FF_X110_Y34_N17
\dp|instrReg|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector14~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(1));

-- Location: LCCOMB_X110_Y34_N18
\dp|regSelB[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regSelB[1]~1_combout\ = \dp|instrReg|out\(1) $ (((\dp|instrReg|out\(0) & \cp|Equal4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(0),
	datac => \dp|instrReg|out\(1),
	datad => \cp|Equal4~14_combout\,
	combout => \dp|regSelB[1]~1_combout\);

-- Location: LCCOMB_X111_Y34_N8
\dp|MuxB|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector4~4_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg1|out\(11)) # ((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|rfile|reg0|out\(11) & !\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(11),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg0|out\(11),
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector4~4_combout\);

-- Location: LCCOMB_X107_Y34_N14
\dp|MuxB|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector4~5_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector4~4_combout\ & ((\dp|rfile|reg3|out\(11)))) # (!\dp|MuxB|Selector4~4_combout\ & (\dp|rfile|reg2|out\(11))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg2|out\(11),
	datac => \dp|rfile|reg3|out\(11),
	datad => \dp|MuxB|Selector4~4_combout\,
	combout => \dp|MuxB|Selector4~5_combout\);

-- Location: LCCOMB_X108_Y34_N4
\dp|rfile|reg7|out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[11]~feeder_combout\ = \dp|alu_dp|Selector4~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector4~9_combout\,
	combout => \dp|rfile|reg7|out[11]~feeder_combout\);

-- Location: FF_X108_Y34_N5
\dp|rfile|reg7|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[11]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(11));

-- Location: LCCOMB_X108_Y35_N2
\dp|rfile|reg6|out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg6|out[11]~feeder_combout\ = \dp|alu_dp|Selector4~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector4~9_combout\,
	combout => \dp|rfile|reg6|out[11]~feeder_combout\);

-- Location: FF_X108_Y35_N3
\dp|rfile|reg6|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg6|out[11]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(11));

-- Location: FF_X109_Y35_N25
\dp|rfile|reg4|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector4~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(11));

-- Location: LCCOMB_X109_Y35_N24
\dp|MuxB|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector4~2_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg6|out\(11)) # ((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & (((\dp|rfile|reg4|out\(11) & !\dp|regSelB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg6|out\(11),
	datac => \dp|rfile|reg4|out\(11),
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector4~2_combout\);

-- Location: LCCOMB_X108_Y34_N2
\dp|MuxB|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector4~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector4~2_combout\ & ((\dp|rfile|reg7|out\(11)))) # (!\dp|MuxB|Selector4~2_combout\ & (\dp|rfile|reg5|out\(11))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg5|out\(11),
	datab => \dp|rfile|reg7|out\(11),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|MuxB|Selector4~2_combout\,
	combout => \dp|MuxB|Selector4~3_combout\);

-- Location: LCCOMB_X108_Y36_N18
\dp|MuxB|Selector4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector4~6_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector7~4_combout\) # ((\dp|MuxB|Selector4~3_combout\)))) # (!\dp|MuxB|Selector7~3_combout\ & (!\dp|MuxB|Selector7~4_combout\ & (\dp|MuxB|Selector4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|MuxB|Selector7~4_combout\,
	datac => \dp|MuxB|Selector4~5_combout\,
	datad => \dp|MuxB|Selector4~3_combout\,
	combout => \dp|MuxB|Selector4~6_combout\);

-- Location: LCCOMB_X108_Y36_N8
\dp|MuxB|Selector4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector4~7_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector4~6_combout\ & ((\dp|pcReg|out\(11)))) # (!\dp|MuxB|Selector4~6_combout\ & (\dp|spReg|out\(11))))) # (!\dp|MuxB|Selector7~4_combout\ & (((\dp|MuxB|Selector4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|spReg|out\(11),
	datab => \dp|MuxB|Selector7~4_combout\,
	datac => \dp|pcReg|out\(11),
	datad => \dp|MuxB|Selector4~6_combout\,
	combout => \dp|MuxB|Selector4~7_combout\);

-- Location: LCCOMB_X109_Y33_N24
\dp|MuxB|Selector4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector4~8_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(11))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector4~7_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(11),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector4~7_combout\,
	combout => \dp|MuxB|Selector4~8_combout\);

-- Location: LCCOMB_X114_Y37_N16
\mem|smem|mem_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[4]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector14~10_combout\,
	combout => \mem|smem|mem_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X114_Y37_N17
\mem|smem|mem_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[4]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(4));

-- Location: LCCOMB_X110_Y40_N24
\dp|memAddrReg|out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[0]~feeder_combout\ = \dp|alu_dp|Selector15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector15~4_combout\,
	combout => \dp|memAddrReg|out[0]~feeder_combout\);

-- Location: FF_X110_Y40_N25
\dp|memAddrReg|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[0]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(0));

-- Location: LCCOMB_X114_Y38_N4
\mem|smem|mem_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[1]~feeder_combout\ = \dp|memAddrReg|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memAddrReg|out\(0),
	combout => \mem|smem|mem_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X114_Y38_N5
\mem|smem|mem_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(1));

-- Location: LCCOMB_X114_Y37_N30
\dp|memAddrReg|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[1]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|memAddrReg|out[1]~feeder_combout\);

-- Location: FF_X114_Y37_N31
\dp|memAddrReg|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(1));

-- Location: LCCOMB_X114_Y38_N2
\mem|smem|mem_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[3]~feeder_combout\ = \dp|memAddrReg|out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memAddrReg|out\(1),
	combout => \mem|smem|mem_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X114_Y38_N3
\mem|smem|mem_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(3));

-- Location: LCCOMB_X114_Y38_N0
\mem|smem|mem~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem~17_combout\ = (\mem|smem|mem_rtl_0_bypass\(2) & (\mem|smem|mem_rtl_0_bypass\(1) & (\mem|smem|mem_rtl_0_bypass\(4) $ (!\mem|smem|mem_rtl_0_bypass\(3))))) # (!\mem|smem|mem_rtl_0_bypass\(2) & (!\mem|smem|mem_rtl_0_bypass\(1) & 
-- (\mem|smem|mem_rtl_0_bypass\(4) $ (!\mem|smem|mem_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem_rtl_0_bypass\(2),
	datab => \mem|smem|mem_rtl_0_bypass\(4),
	datac => \mem|smem|mem_rtl_0_bypass\(1),
	datad => \mem|smem|mem_rtl_0_bypass\(3),
	combout => \mem|smem|mem~17_combout\);

-- Location: LCCOMB_X107_Y38_N4
\dp|pcReg|out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[7]~feeder_combout\ = \dp|alu_dp|Selector8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector8~9_combout\,
	combout => \dp|pcReg|out[7]~feeder_combout\);

-- Location: FF_X107_Y38_N5
\dp|pcReg|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[7]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(7));

-- Location: LCCOMB_X107_Y34_N12
\dp|rfile|reg3|out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg3|out[7]~feeder_combout\ = \dp|alu_dp|Selector8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector8~9_combout\,
	combout => \dp|rfile|reg3|out[7]~feeder_combout\);

-- Location: FF_X107_Y34_N13
\dp|rfile|reg3|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg3|out[7]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(7));

-- Location: FF_X106_Y34_N25
\dp|rfile|reg1|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector8~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(7));

-- Location: LCCOMB_X106_Y34_N24
\dp|MuxA|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector8~2_combout\ = (\dp|regSelA[1]~2_combout\ & (((\dp|regSelA[0]~1_combout\)))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg1|out\(7)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(7),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg1|out\(7),
	datad => \dp|regSelA[0]~1_combout\,
	combout => \dp|MuxA|Selector8~2_combout\);

-- Location: LCCOMB_X107_Y36_N8
\dp|MuxA|Selector8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector8~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector8~2_combout\ & ((\dp|rfile|reg3|out\(7)))) # (!\dp|MuxA|Selector8~2_combout\ & (\dp|rfile|reg2|out\(7))))) # (!\dp|regSelA[1]~2_combout\ & (((\dp|MuxA|Selector8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(7),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg3|out\(7),
	datad => \dp|MuxA|Selector8~2_combout\,
	combout => \dp|MuxA|Selector8~3_combout\);

-- Location: LCCOMB_X108_Y34_N12
\dp|rfile|reg7|out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[7]~feeder_combout\ = \dp|alu_dp|Selector8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector8~9_combout\,
	combout => \dp|rfile|reg7|out[7]~feeder_combout\);

-- Location: FF_X108_Y34_N13
\dp|rfile|reg7|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[7]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(7));

-- Location: LCCOMB_X107_Y35_N22
\dp|rfile|reg5|out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[7]~feeder_combout\ = \dp|alu_dp|Selector8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector8~9_combout\,
	combout => \dp|rfile|reg5|out[7]~feeder_combout\);

-- Location: FF_X107_Y35_N23
\dp|rfile|reg5|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[7]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(7));

-- Location: FF_X108_Y35_N17
\dp|rfile|reg6|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector8~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(7));

-- Location: LCCOMB_X108_Y35_N16
\dp|MuxA|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector8~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(7)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(7),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg6|out\(7),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector8~0_combout\);

-- Location: LCCOMB_X107_Y35_N4
\dp|MuxA|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector8~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector8~0_combout\ & (\dp|rfile|reg7|out\(7))) # (!\dp|MuxA|Selector8~0_combout\ & ((\dp|rfile|reg5|out\(7)))))) # (!\dp|regSelA[0]~1_combout\ & (((\dp|MuxA|Selector8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[0]~1_combout\,
	datab => \dp|rfile|reg7|out\(7),
	datac => \dp|rfile|reg5|out\(7),
	datad => \dp|MuxA|Selector8~0_combout\,
	combout => \dp|MuxA|Selector8~1_combout\);

-- Location: LCCOMB_X107_Y36_N6
\dp|MuxA|Selector8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector8~4_combout\ = (\dp|MuxA|Selector1~1_combout\ & (\dp|MuxA|Selector1~0_combout\)) # (!\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector8~1_combout\))) # (!\dp|MuxA|Selector1~0_combout\ & 
-- (\dp|MuxA|Selector8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~1_combout\,
	datab => \dp|MuxA|Selector1~0_combout\,
	datac => \dp|MuxA|Selector8~3_combout\,
	datad => \dp|MuxA|Selector8~1_combout\,
	combout => \dp|MuxA|Selector8~4_combout\);

-- Location: LCCOMB_X107_Y38_N10
\dp|MuxA|Selector8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector8~5_combout\ = (\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector8~4_combout\ & (\dp|spReg|out\(7))) # (!\dp|MuxA|Selector8~4_combout\ & ((\dp|pcReg|out\(7)))))) # (!\dp|MuxA|Selector1~1_combout\ & (((\dp|MuxA|Selector8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|spReg|out\(7),
	datab => \dp|MuxA|Selector1~1_combout\,
	datac => \dp|pcReg|out\(7),
	datad => \dp|MuxA|Selector8~4_combout\,
	combout => \dp|MuxA|Selector8~5_combout\);

-- Location: LCCOMB_X107_Y38_N24
\dp|MuxA|Selector8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector8~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector8~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(7),
	datac => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector8~5_combout\,
	combout => \dp|MuxA|Selector8~6_combout\);

-- Location: FF_X109_Y34_N15
\dp|spReg|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector9~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(6));

-- Location: LCCOMB_X107_Y34_N10
\dp|rfile|reg3|out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg3|out[6]~feeder_combout\ = \dp|alu_dp|Selector9~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector9~9_combout\,
	combout => \dp|rfile|reg3|out[6]~feeder_combout\);

-- Location: FF_X107_Y34_N11
\dp|rfile|reg3|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg3|out[6]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(6));

-- Location: LCCOMB_X105_Y38_N12
\dp|rfile|reg2|out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[6]~feeder_combout\ = \dp|alu_dp|Selector9~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector9~9_combout\,
	combout => \dp|rfile|reg2|out[6]~feeder_combout\);

-- Location: FF_X105_Y38_N13
\dp|rfile|reg2|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[6]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(6));

-- Location: FF_X112_Y36_N25
\dp|rfile|reg1|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector9~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(6));

-- Location: LCCOMB_X111_Y34_N26
\dp|MuxB|Selector9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector9~4_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|rfile|reg1|out\(6)) # (\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg0|out\(6) & ((!\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(6),
	datab => \dp|rfile|reg1|out\(6),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector9~4_combout\);

-- Location: LCCOMB_X107_Y34_N6
\dp|MuxB|Selector9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector9~5_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector9~4_combout\ & (\dp|rfile|reg3|out\(6))) # (!\dp|MuxB|Selector9~4_combout\ & ((\dp|rfile|reg2|out\(6)))))) # (!\dp|regSelB[1]~1_combout\ & (((\dp|MuxB|Selector9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg3|out\(6),
	datac => \dp|rfile|reg2|out\(6),
	datad => \dp|MuxB|Selector9~4_combout\,
	combout => \dp|MuxB|Selector9~5_combout\);

-- Location: LCCOMB_X109_Y34_N14
\dp|MuxB|Selector9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector9~6_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector7~3_combout\) # ((\dp|spReg|out\(6))))) # (!\dp|MuxB|Selector7~4_combout\ & (!\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|MuxB|Selector7~3_combout\,
	datac => \dp|spReg|out\(6),
	datad => \dp|MuxB|Selector9~5_combout\,
	combout => \dp|MuxB|Selector9~6_combout\);

-- Location: LCCOMB_X108_Y34_N28
\dp|rfile|reg7|out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[6]~feeder_combout\ = \dp|alu_dp|Selector9~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector9~9_combout\,
	combout => \dp|rfile|reg7|out[6]~feeder_combout\);

-- Location: FF_X108_Y34_N29
\dp|rfile|reg7|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[6]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(6));

-- Location: FF_X109_Y35_N15
\dp|rfile|reg4|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector9~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(6));

-- Location: LCCOMB_X109_Y35_N14
\dp|MuxB|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector9~2_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg6|out\(6))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg4|out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(6),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg4|out\(6),
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector9~2_combout\);

-- Location: LCCOMB_X108_Y34_N10
\dp|MuxB|Selector9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector9~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector9~2_combout\ & ((\dp|rfile|reg7|out\(6)))) # (!\dp|MuxB|Selector9~2_combout\ & (\dp|rfile|reg5|out\(6))))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|MuxB|Selector9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg5|out\(6),
	datab => \dp|rfile|reg7|out\(6),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|MuxB|Selector9~2_combout\,
	combout => \dp|MuxB|Selector9~3_combout\);

-- Location: LCCOMB_X109_Y34_N8
\dp|MuxB|Selector9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector9~7_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector9~6_combout\ & (\dp|pcReg|out\(6))) # (!\dp|MuxB|Selector9~6_combout\ & ((\dp|MuxB|Selector9~3_combout\))))) # (!\dp|MuxB|Selector7~3_combout\ & 
-- (((\dp|MuxB|Selector9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(6),
	datab => \dp|MuxB|Selector7~3_combout\,
	datac => \dp|MuxB|Selector9~6_combout\,
	datad => \dp|MuxB|Selector9~3_combout\,
	combout => \dp|MuxB|Selector9~7_combout\);

-- Location: LCCOMB_X109_Y34_N26
\dp|MuxB|Selector9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector9~8_combout\ = (\cp|Equal4~22_combout\ & ((\cp|WideOr14~2_combout\ & (\dp|memDataReg|out\(6))) # (!\cp|WideOr14~2_combout\ & ((\dp|MuxB|Selector9~7_combout\))))) # (!\cp|Equal4~22_combout\ & (((\dp|MuxB|Selector9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(6),
	datab => \cp|Equal4~22_combout\,
	datac => \dp|MuxB|Selector9~7_combout\,
	datad => \cp|WideOr14~2_combout\,
	combout => \dp|MuxB|Selector9~8_combout\);

-- Location: FF_X110_Y35_N27
\dp|spReg|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector11~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(4));

-- Location: LCCOMB_X108_Y36_N30
\dp|pcReg|out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[4]~feeder_combout\ = \dp|alu_dp|Selector11~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector11~9_combout\,
	combout => \dp|pcReg|out[4]~feeder_combout\);

-- Location: FF_X108_Y36_N31
\dp|pcReg|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[4]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(4));

-- Location: FF_X111_Y35_N27
\dp|rfile|reg3|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector11~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(4));

-- Location: FF_X111_Y34_N15
\dp|rfile|reg0|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector11~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(4));

-- Location: LCCOMB_X114_Y36_N2
\dp|MuxA|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector11~2_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg1|out\(4)) # ((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & (((\dp|rfile|reg0|out\(4) & !\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(4),
	datab => \dp|rfile|reg0|out\(4),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector11~2_combout\);

-- Location: LCCOMB_X114_Y36_N24
\dp|MuxA|Selector11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector11~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector11~2_combout\ & ((\dp|rfile|reg3|out\(4)))) # (!\dp|MuxA|Selector11~2_combout\ & (\dp|rfile|reg2|out\(4))))) # (!\dp|regSelA[1]~2_combout\ & 
-- (((\dp|MuxA|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(4),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg3|out\(4),
	datad => \dp|MuxA|Selector11~2_combout\,
	combout => \dp|MuxA|Selector11~3_combout\);

-- Location: LCCOMB_X110_Y35_N8
\dp|MuxA|Selector11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector11~4_combout\ = (\dp|MuxA|Selector1~0_combout\ & (((\dp|MuxA|Selector1~1_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector1~1_combout\ & (\dp|pcReg|out\(4))) # (!\dp|MuxA|Selector1~1_combout\ & 
-- ((\dp|MuxA|Selector11~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|pcReg|out\(4),
	datac => \dp|MuxA|Selector1~1_combout\,
	datad => \dp|MuxA|Selector11~3_combout\,
	combout => \dp|MuxA|Selector11~4_combout\);

-- Location: LCCOMB_X114_Y35_N22
\dp|rfile|reg7|out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[4]~feeder_combout\ = \dp|alu_dp|Selector11~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector11~9_combout\,
	combout => \dp|rfile|reg7|out[4]~feeder_combout\);

-- Location: FF_X114_Y35_N23
\dp|rfile|reg7|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[4]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(4));

-- Location: LCCOMB_X107_Y35_N26
\dp|rfile|reg5|out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[4]~feeder_combout\ = \dp|alu_dp|Selector11~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector11~9_combout\,
	combout => \dp|rfile|reg5|out[4]~feeder_combout\);

-- Location: FF_X107_Y35_N27
\dp|rfile|reg5|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[4]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(4));

-- Location: FF_X108_Y35_N29
\dp|rfile|reg6|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector11~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(4));

-- Location: LCCOMB_X108_Y35_N28
\dp|MuxA|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector11~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(4)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(4),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg6|out\(4),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector11~0_combout\);

-- Location: LCCOMB_X107_Y35_N8
\dp|MuxA|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector11~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector11~0_combout\ & (\dp|rfile|reg7|out\(4))) # (!\dp|MuxA|Selector11~0_combout\ & ((\dp|rfile|reg5|out\(4)))))) # (!\dp|regSelA[0]~1_combout\ & 
-- (((\dp|MuxA|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[0]~1_combout\,
	datab => \dp|rfile|reg7|out\(4),
	datac => \dp|rfile|reg5|out\(4),
	datad => \dp|MuxA|Selector11~0_combout\,
	combout => \dp|MuxA|Selector11~1_combout\);

-- Location: LCCOMB_X110_Y35_N28
\dp|MuxA|Selector11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector11~5_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector11~4_combout\ & (\dp|spReg|out\(4))) # (!\dp|MuxA|Selector11~4_combout\ & ((\dp|MuxA|Selector11~1_combout\))))) # (!\dp|MuxA|Selector1~0_combout\ & 
-- (((\dp|MuxA|Selector11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|spReg|out\(4),
	datac => \dp|MuxA|Selector11~4_combout\,
	datad => \dp|MuxA|Selector11~1_combout\,
	combout => \dp|MuxA|Selector11~5_combout\);

-- Location: LCCOMB_X110_Y35_N22
\dp|MuxA|Selector11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector11~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector11~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(4),
	datab => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector11~5_combout\,
	combout => \dp|MuxA|Selector11~6_combout\);

-- Location: LCCOMB_X110_Y38_N22
\dp|alu_dp|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~6_combout\ = (\dp|MuxA|Selector12~6_combout\ & (\dp|alu_dp|Add6~5\ & VCC)) # (!\dp|MuxA|Selector12~6_combout\ & (!\dp|alu_dp|Add6~5\))
-- \dp|alu_dp|Add6~7\ = CARRY((!\dp|MuxA|Selector12~6_combout\ & !\dp|alu_dp|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector12~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~5\,
	combout => \dp|alu_dp|Add6~6_combout\,
	cout => \dp|alu_dp|Add6~7\);

-- Location: LCCOMB_X110_Y38_N26
\dp|alu_dp|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~10_combout\ = (\dp|MuxA|Selector10~6_combout\ & (\dp|alu_dp|Add6~9\ & VCC)) # (!\dp|MuxA|Selector10~6_combout\ & (!\dp|alu_dp|Add6~9\))
-- \dp|alu_dp|Add6~11\ = CARRY((!\dp|MuxA|Selector10~6_combout\ & !\dp|alu_dp|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector10~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~9\,
	combout => \dp|alu_dp|Add6~10_combout\,
	cout => \dp|alu_dp|Add6~11\);

-- Location: LCCOMB_X110_Y38_N28
\dp|alu_dp|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~12_combout\ = (\dp|MuxA|Selector9~6_combout\ & ((GND) # (!\dp|alu_dp|Add6~11\))) # (!\dp|MuxA|Selector9~6_combout\ & (\dp|alu_dp|Add6~11\ $ (GND)))
-- \dp|alu_dp|Add6~13\ = CARRY((\dp|MuxA|Selector9~6_combout\) # (!\dp|alu_dp|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector9~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~11\,
	combout => \dp|alu_dp|Add6~12_combout\,
	cout => \dp|alu_dp|Add6~13\);

-- Location: LCCOMB_X112_Y38_N22
\dp|alu_dp|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~6_combout\ = (\dp|MuxA|Selector12~6_combout\ & (!\dp|alu_dp|Add0~5\)) # (!\dp|MuxA|Selector12~6_combout\ & ((\dp|alu_dp|Add0~5\) # (GND)))
-- \dp|alu_dp|Add0~7\ = CARRY((!\dp|alu_dp|Add0~5\) # (!\dp|MuxA|Selector12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector12~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~5\,
	combout => \dp|alu_dp|Add0~6_combout\,
	cout => \dp|alu_dp|Add0~7\);

-- Location: LCCOMB_X111_Y38_N24
\dp|alu_dp|Selector12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector12~10_combout\ = (\dp|MuxA|Selector12~6_combout\ & (((\cp|currState\(9)) # (\dp|MuxB|Selector12~6_combout\)) # (!\cp|WideOr7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~16_combout\,
	datab => \cp|currState\(9),
	datac => \dp|MuxA|Selector12~6_combout\,
	datad => \dp|MuxB|Selector12~6_combout\,
	combout => \dp|alu_dp|Selector12~10_combout\);

-- Location: LCCOMB_X112_Y38_N10
\dp|alu_dp|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector12~2_combout\ = (\cp|WideOr1~2_combout\ & ((\cp|WideOr7~17_combout\ & (\dp|alu_dp|Add0~6_combout\)) # (!\cp|WideOr7~17_combout\ & ((\dp|alu_dp|Selector12~10_combout\))))) # (!\cp|WideOr1~2_combout\ & (\cp|WideOr7~17_combout\ $ 
-- (((!\dp|alu_dp|Selector12~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|alu_dp|Add0~6_combout\,
	datad => \dp|alu_dp|Selector12~10_combout\,
	combout => \dp|alu_dp|Selector12~2_combout\);

-- Location: LCCOMB_X112_Y38_N4
\dp|alu_dp|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector12~3_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((\dp|MuxA|Selector13~6_combout\)) # (!\dp|alu_dp|Selector0~12_combout\))) # (!\dp|alu_dp|Selector0~13_combout\ & (\dp|alu_dp|Selector0~12_combout\ & 
-- ((\dp|alu_dp|Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|MuxA|Selector13~6_combout\,
	datad => \dp|alu_dp|Selector12~2_combout\,
	combout => \dp|alu_dp|Selector12~3_combout\);

-- Location: LCCOMB_X110_Y36_N6
\dp|alu_dp|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~6_combout\ = (\dp|MuxA|Selector12~6_combout\ & ((\dp|MuxB|Selector12~6_combout\ & (!\dp|alu_dp|Add3~5\)) # (!\dp|MuxB|Selector12~6_combout\ & (\dp|alu_dp|Add3~5\ & VCC)))) # (!\dp|MuxA|Selector12~6_combout\ & 
-- ((\dp|MuxB|Selector12~6_combout\ & ((\dp|alu_dp|Add3~5\) # (GND))) # (!\dp|MuxB|Selector12~6_combout\ & (!\dp|alu_dp|Add3~5\))))
-- \dp|alu_dp|Add3~7\ = CARRY((\dp|MuxA|Selector12~6_combout\ & (\dp|MuxB|Selector12~6_combout\ & !\dp|alu_dp|Add3~5\)) # (!\dp|MuxA|Selector12~6_combout\ & ((\dp|MuxB|Selector12~6_combout\) # (!\dp|alu_dp|Add3~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector12~6_combout\,
	datab => \dp|MuxB|Selector12~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~5\,
	combout => \dp|alu_dp|Add3~6_combout\,
	cout => \dp|alu_dp|Add3~7\);

-- Location: LCCOMB_X111_Y36_N6
\dp|alu_dp|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~6_combout\ = (\dp|alu_dp|Add3~6_combout\ & (\dp|alu_dp|Add4~5\ & VCC)) # (!\dp|alu_dp|Add3~6_combout\ & (!\dp|alu_dp|Add4~5\))
-- \dp|alu_dp|Add4~7\ = CARRY((!\dp|alu_dp|Add3~6_combout\ & !\dp|alu_dp|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add3~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~5\,
	combout => \dp|alu_dp|Add4~6_combout\,
	cout => \dp|alu_dp|Add4~7\);

-- Location: LCCOMB_X112_Y38_N14
\dp|alu_dp|Selector12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector12~4_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector12~3_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector12~3_combout\ & (\dp|alu_dp|Add3~6_combout\)) # (!\dp|alu_dp|Selector12~3_combout\ & 
-- ((\dp|alu_dp|Add4~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~6_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector12~3_combout\,
	datad => \dp|alu_dp|Add4~6_combout\,
	combout => \dp|alu_dp|Selector12~4_combout\);

-- Location: LCCOMB_X109_Y38_N22
\dp|alu_dp|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~6_combout\ = (\dp|MuxA|Selector12~6_combout\ & ((\dp|MuxB|Selector12~6_combout\ & (\dp|alu_dp|Add1~5\ & VCC)) # (!\dp|MuxB|Selector12~6_combout\ & (!\dp|alu_dp|Add1~5\)))) # (!\dp|MuxA|Selector12~6_combout\ & 
-- ((\dp|MuxB|Selector12~6_combout\ & (!\dp|alu_dp|Add1~5\)) # (!\dp|MuxB|Selector12~6_combout\ & ((\dp|alu_dp|Add1~5\) # (GND)))))
-- \dp|alu_dp|Add1~7\ = CARRY((\dp|MuxA|Selector12~6_combout\ & (!\dp|MuxB|Selector12~6_combout\ & !\dp|alu_dp|Add1~5\)) # (!\dp|MuxA|Selector12~6_combout\ & ((!\dp|alu_dp|Add1~5\) # (!\dp|MuxB|Selector12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector12~6_combout\,
	datab => \dp|MuxB|Selector12~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~5\,
	combout => \dp|alu_dp|Add1~6_combout\,
	cout => \dp|alu_dp|Add1~7\);

-- Location: LCCOMB_X108_Y38_N22
\dp|alu_dp|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~6_combout\ = (\dp|alu_dp|Add1~6_combout\ & (!\dp|alu_dp|Add2~5\)) # (!\dp|alu_dp|Add1~6_combout\ & ((\dp|alu_dp|Add2~5\) # (GND)))
-- \dp|alu_dp|Add2~7\ = CARRY((!\dp|alu_dp|Add2~5\) # (!\dp|alu_dp|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~5\,
	combout => \dp|alu_dp|Add2~6_combout\,
	cout => \dp|alu_dp|Add2~7\);

-- Location: LCCOMB_X112_Y38_N6
\dp|alu_dp|Selector12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector12~6_combout\ = (\dp|alu_dp|Selector12~5_combout\ & (((\dp|alu_dp|Add2~6_combout\)) # (!\cp|WideOr1~2_combout\))) # (!\dp|alu_dp|Selector12~5_combout\ & (\cp|WideOr1~2_combout\ & (\dp|alu_dp|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector12~5_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Add1~6_combout\,
	datad => \dp|alu_dp|Add2~6_combout\,
	combout => \dp|alu_dp|Selector12~6_combout\);

-- Location: LCCOMB_X112_Y38_N0
\dp|alu_dp|Selector12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector12~7_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (!\dp|alu_dp|Selector0~12_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector12~6_combout\))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Add6~6_combout\,
	datad => \dp|alu_dp|Selector12~6_combout\,
	combout => \dp|alu_dp|Selector12~7_combout\);

-- Location: LCCOMB_X112_Y38_N2
\dp|alu_dp|Selector12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector12~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector12~7_combout\ & (\dp|MuxB|Selector12~6_combout\)) # (!\dp|alu_dp|Selector12~7_combout\ & ((\dp|MuxA|Selector11~6_combout\))))) # (!\dp|alu_dp|Selector0~13_combout\ 
-- & (((\dp|alu_dp|Selector12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxB|Selector12~6_combout\,
	datac => \dp|MuxA|Selector11~6_combout\,
	datad => \dp|alu_dp|Selector12~7_combout\,
	combout => \dp|alu_dp|Selector12~8_combout\);

-- Location: LCCOMB_X112_Y38_N12
\dp|alu_dp|Selector12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector12~9_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector12~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector12~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector12~4_combout\,
	datad => \dp|alu_dp|Selector12~8_combout\,
	combout => \dp|alu_dp|Selector12~9_combout\);

-- Location: FF_X110_Y35_N17
\dp|spReg|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector12~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(3));

-- Location: LCCOMB_X114_Y35_N18
\dp|rfile|reg7|out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[3]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|rfile|reg7|out[3]~feeder_combout\);

-- Location: FF_X114_Y35_N19
\dp|rfile|reg7|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[3]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(3));

-- Location: LCCOMB_X109_Y35_N28
\dp|rfile|reg4|out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg4|out[3]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|rfile|reg4|out[3]~feeder_combout\);

-- Location: FF_X109_Y35_N29
\dp|rfile|reg4|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg4|out[3]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(3));

-- Location: FF_X112_Y38_N13
\dp|rfile|reg6|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector12~9_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(3));

-- Location: LCCOMB_X109_Y35_N30
\dp|MuxB|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector12~0_combout\ = (\dp|regSelB[1]~1_combout\ & (((\dp|regSelB[0]~0_combout\) # (\dp|rfile|reg6|out\(3))))) # (!\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg4|out\(3) & (!\dp|regSelB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg4|out\(3),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|rfile|reg6|out\(3),
	combout => \dp|MuxB|Selector12~0_combout\);

-- Location: LCCOMB_X107_Y33_N8
\dp|rfile|reg5|out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[3]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|rfile|reg5|out[3]~feeder_combout\);

-- Location: FF_X107_Y33_N9
\dp|rfile|reg5|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[3]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(3));

-- Location: LCCOMB_X109_Y35_N0
\dp|MuxB|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector12~1_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector12~0_combout\ & (\dp|rfile|reg7|out\(3))) # (!\dp|MuxB|Selector12~0_combout\ & ((\dp|rfile|reg5|out\(3)))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[0]~0_combout\,
	datab => \dp|rfile|reg7|out\(3),
	datac => \dp|MuxB|Selector12~0_combout\,
	datad => \dp|rfile|reg5|out\(3),
	combout => \dp|MuxB|Selector12~1_combout\);

-- Location: LCCOMB_X107_Y34_N28
\dp|rfile|reg3|out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg3|out[3]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|rfile|reg3|out[3]~feeder_combout\);

-- Location: FF_X107_Y34_N29
\dp|rfile|reg3|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg3|out[3]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(3));

-- Location: LCCOMB_X107_Y36_N26
\dp|rfile|reg2|out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[3]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|rfile|reg2|out[3]~feeder_combout\);

-- Location: FF_X107_Y36_N27
\dp|rfile|reg2|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[3]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(3));

-- Location: LCCOMB_X106_Y34_N14
\dp|rfile|reg1|out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg1|out[3]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|rfile|reg1|out[3]~feeder_combout\);

-- Location: FF_X106_Y34_N15
\dp|rfile|reg1|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg1|out[3]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(3));

-- Location: LCCOMB_X111_Y34_N12
\dp|MuxB|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector12~2_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|rfile|reg1|out\(3)) # (\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg0|out\(3) & ((!\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(3),
	datab => \dp|rfile|reg1|out\(3),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector12~2_combout\);

-- Location: LCCOMB_X107_Y34_N2
\dp|MuxB|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector12~3_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector12~2_combout\ & (\dp|rfile|reg3|out\(3))) # (!\dp|MuxB|Selector12~2_combout\ & ((\dp|rfile|reg2|out\(3)))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg3|out\(3),
	datac => \dp|rfile|reg2|out\(3),
	datad => \dp|MuxB|Selector12~2_combout\,
	combout => \dp|MuxB|Selector12~3_combout\);

-- Location: LCCOMB_X110_Y35_N0
\dp|MuxB|Selector12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector12~4_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector7~4_combout\) # ((\dp|MuxB|Selector12~1_combout\)))) # (!\dp|MuxB|Selector7~3_combout\ & (!\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|MuxB|Selector7~4_combout\,
	datac => \dp|MuxB|Selector12~1_combout\,
	datad => \dp|MuxB|Selector12~3_combout\,
	combout => \dp|MuxB|Selector12~4_combout\);

-- Location: LCCOMB_X110_Y35_N6
\dp|MuxB|Selector12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector12~5_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector12~4_combout\ & (\dp|pcReg|out\(3))) # (!\dp|MuxB|Selector12~4_combout\ & ((\dp|spReg|out\(3)))))) # (!\dp|MuxB|Selector7~4_combout\ & 
-- (((\dp|MuxB|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(3),
	datab => \dp|spReg|out\(3),
	datac => \dp|MuxB|Selector7~4_combout\,
	datad => \dp|MuxB|Selector12~4_combout\,
	combout => \dp|MuxB|Selector12~5_combout\);

-- Location: LCCOMB_X110_Y35_N12
\dp|MuxB|Selector12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector12~6_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(3))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector12~5_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(3),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector12~5_combout\,
	combout => \dp|MuxB|Selector12~6_combout\);

-- Location: LCCOMB_X109_Y38_N24
\dp|alu_dp|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~8_combout\ = ((\dp|MuxB|Selector11~6_combout\ $ (\dp|MuxA|Selector11~6_combout\ $ (!\dp|alu_dp|Add1~7\)))) # (GND)
-- \dp|alu_dp|Add1~9\ = CARRY((\dp|MuxB|Selector11~6_combout\ & ((\dp|MuxA|Selector11~6_combout\) # (!\dp|alu_dp|Add1~7\))) # (!\dp|MuxB|Selector11~6_combout\ & (\dp|MuxA|Selector11~6_combout\ & !\dp|alu_dp|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector11~6_combout\,
	datab => \dp|MuxA|Selector11~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~7\,
	combout => \dp|alu_dp|Add1~8_combout\,
	cout => \dp|alu_dp|Add1~9\);

-- Location: LCCOMB_X109_Y38_N26
\dp|alu_dp|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~10_combout\ = (\dp|MuxB|Selector10~8_combout\ & ((\dp|MuxA|Selector10~6_combout\ & (\dp|alu_dp|Add1~9\ & VCC)) # (!\dp|MuxA|Selector10~6_combout\ & (!\dp|alu_dp|Add1~9\)))) # (!\dp|MuxB|Selector10~8_combout\ & 
-- ((\dp|MuxA|Selector10~6_combout\ & (!\dp|alu_dp|Add1~9\)) # (!\dp|MuxA|Selector10~6_combout\ & ((\dp|alu_dp|Add1~9\) # (GND)))))
-- \dp|alu_dp|Add1~11\ = CARRY((\dp|MuxB|Selector10~8_combout\ & (!\dp|MuxA|Selector10~6_combout\ & !\dp|alu_dp|Add1~9\)) # (!\dp|MuxB|Selector10~8_combout\ & ((!\dp|alu_dp|Add1~9\) # (!\dp|MuxA|Selector10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector10~8_combout\,
	datab => \dp|MuxA|Selector10~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~9\,
	combout => \dp|alu_dp|Add1~10_combout\,
	cout => \dp|alu_dp|Add1~11\);

-- Location: LCCOMB_X109_Y38_N28
\dp|alu_dp|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~12_combout\ = ((\dp|MuxA|Selector9~6_combout\ $ (\dp|MuxB|Selector9~8_combout\ $ (!\dp|alu_dp|Add1~11\)))) # (GND)
-- \dp|alu_dp|Add1~13\ = CARRY((\dp|MuxA|Selector9~6_combout\ & ((\dp|MuxB|Selector9~8_combout\) # (!\dp|alu_dp|Add1~11\))) # (!\dp|MuxA|Selector9~6_combout\ & (\dp|MuxB|Selector9~8_combout\ & !\dp|alu_dp|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector9~6_combout\,
	datab => \dp|MuxB|Selector9~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~11\,
	combout => \dp|alu_dp|Add1~12_combout\,
	cout => \dp|alu_dp|Add1~13\);

-- Location: LCCOMB_X107_Y38_N0
\dp|alu_dp|Selector9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector9~5_combout\ = (\cp|WideOr1~2_combout\ & (((\cp|WideOr7~17_combout\)))) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxA|Selector9~6_combout\ & ((!\cp|WideOr7~17_combout\) # (!\dp|MuxB|Selector9~8_combout\))) # (!\dp|MuxA|Selector9~6_combout\ & 
-- (\dp|MuxB|Selector9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector9~6_combout\,
	datab => \dp|MuxB|Selector9~8_combout\,
	datac => \cp|WideOr1~2_combout\,
	datad => \cp|WideOr7~17_combout\,
	combout => \dp|alu_dp|Selector9~5_combout\);

-- Location: LCCOMB_X108_Y38_N24
\dp|alu_dp|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~8_combout\ = (\dp|alu_dp|Add1~8_combout\ & (\dp|alu_dp|Add2~7\ $ (GND))) # (!\dp|alu_dp|Add1~8_combout\ & (!\dp|alu_dp|Add2~7\ & VCC))
-- \dp|alu_dp|Add2~9\ = CARRY((\dp|alu_dp|Add1~8_combout\ & !\dp|alu_dp|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~7\,
	combout => \dp|alu_dp|Add2~8_combout\,
	cout => \dp|alu_dp|Add2~9\);

-- Location: LCCOMB_X108_Y38_N26
\dp|alu_dp|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~10_combout\ = (\dp|alu_dp|Add1~10_combout\ & (!\dp|alu_dp|Add2~9\)) # (!\dp|alu_dp|Add1~10_combout\ & ((\dp|alu_dp|Add2~9\) # (GND)))
-- \dp|alu_dp|Add2~11\ = CARRY((!\dp|alu_dp|Add2~9\) # (!\dp|alu_dp|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add1~10_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~9\,
	combout => \dp|alu_dp|Add2~10_combout\,
	cout => \dp|alu_dp|Add2~11\);

-- Location: LCCOMB_X108_Y38_N28
\dp|alu_dp|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~12_combout\ = (\dp|alu_dp|Add1~12_combout\ & (\dp|alu_dp|Add2~11\ $ (GND))) # (!\dp|alu_dp|Add1~12_combout\ & (!\dp|alu_dp|Add2~11\ & VCC))
-- \dp|alu_dp|Add2~13\ = CARRY((\dp|alu_dp|Add1~12_combout\ & !\dp|alu_dp|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~12_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~11\,
	combout => \dp|alu_dp|Add2~12_combout\,
	cout => \dp|alu_dp|Add2~13\);

-- Location: LCCOMB_X108_Y38_N2
\dp|alu_dp|Selector9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector9~6_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector9~5_combout\ & ((\dp|alu_dp|Add2~12_combout\))) # (!\dp|alu_dp|Selector9~5_combout\ & (\dp|alu_dp|Add1~12_combout\)))) # (!\cp|WideOr1~2_combout\ & 
-- (((\dp|alu_dp|Selector9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|alu_dp|Add1~12_combout\,
	datac => \dp|alu_dp|Selector9~5_combout\,
	datad => \dp|alu_dp|Add2~12_combout\,
	combout => \dp|alu_dp|Selector9~6_combout\);

-- Location: LCCOMB_X108_Y38_N0
\dp|alu_dp|Selector9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector9~7_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector9~6_combout\))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Add6~12_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector9~6_combout\,
	combout => \dp|alu_dp|Selector9~7_combout\);

-- Location: LCCOMB_X108_Y38_N14
\dp|alu_dp|Selector9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector9~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector9~7_combout\ & ((\dp|MuxB|Selector9~8_combout\))) # (!\dp|alu_dp|Selector9~7_combout\ & (\dp|MuxA|Selector8~6_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (((\dp|alu_dp|Selector9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxA|Selector8~6_combout\,
	datac => \dp|MuxB|Selector9~8_combout\,
	datad => \dp|alu_dp|Selector9~7_combout\,
	combout => \dp|alu_dp|Selector9~8_combout\);

-- Location: LCCOMB_X114_Y36_N30
\dp|rfile|reg2|out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[4]~feeder_combout\ = \dp|alu_dp|Selector11~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector11~9_combout\,
	combout => \dp|rfile|reg2|out[4]~feeder_combout\);

-- Location: FF_X114_Y36_N31
\dp|rfile|reg2|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[4]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(4));

-- Location: LCCOMB_X111_Y34_N14
\dp|MuxB|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector11~2_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg1|out\(4)) # ((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|rfile|reg0|out\(4) & !\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(4),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg0|out\(4),
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector11~2_combout\);

-- Location: LCCOMB_X111_Y35_N26
\dp|MuxB|Selector11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector11~3_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector11~2_combout\ & ((\dp|rfile|reg3|out\(4)))) # (!\dp|MuxB|Selector11~2_combout\ & (\dp|rfile|reg2|out\(4))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg2|out\(4),
	datac => \dp|rfile|reg3|out\(4),
	datad => \dp|MuxB|Selector11~2_combout\,
	combout => \dp|MuxB|Selector11~3_combout\);

-- Location: LCCOMB_X110_Y35_N26
\dp|MuxB|Selector11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector11~4_combout\ = (\dp|MuxB|Selector7~3_combout\ & (\dp|MuxB|Selector7~4_combout\)) # (!\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector7~4_combout\ & (\dp|spReg|out\(4))) # (!\dp|MuxB|Selector7~4_combout\ & 
-- ((\dp|MuxB|Selector11~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|MuxB|Selector7~4_combout\,
	datac => \dp|spReg|out\(4),
	datad => \dp|MuxB|Selector11~3_combout\,
	combout => \dp|MuxB|Selector11~4_combout\);

-- Location: FF_X109_Y35_N11
\dp|rfile|reg4|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector11~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(4));

-- Location: LCCOMB_X109_Y35_N10
\dp|MuxB|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector11~0_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg6|out\(4))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg4|out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(4),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg4|out\(4),
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector11~0_combout\);

-- Location: LCCOMB_X114_Y35_N16
\dp|MuxB|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector11~1_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector11~0_combout\ & (\dp|rfile|reg7|out\(4))) # (!\dp|MuxB|Selector11~0_combout\ & ((\dp|rfile|reg5|out\(4)))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(4),
	datab => \dp|rfile|reg5|out\(4),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|MuxB|Selector11~0_combout\,
	combout => \dp|MuxB|Selector11~1_combout\);

-- Location: LCCOMB_X110_Y35_N20
\dp|MuxB|Selector11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector11~5_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector11~4_combout\ & (\dp|pcReg|out\(4))) # (!\dp|MuxB|Selector11~4_combout\ & ((\dp|MuxB|Selector11~1_combout\))))) # (!\dp|MuxB|Selector7~3_combout\ & 
-- (((\dp|MuxB|Selector11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|pcReg|out\(4),
	datac => \dp|MuxB|Selector11~4_combout\,
	datad => \dp|MuxB|Selector11~1_combout\,
	combout => \dp|MuxB|Selector11~5_combout\);

-- Location: LCCOMB_X110_Y35_N18
\dp|MuxB|Selector11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector11~6_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(4))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector11~5_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(4),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector11~5_combout\,
	combout => \dp|MuxB|Selector11~6_combout\);

-- Location: LCCOMB_X110_Y36_N10
\dp|alu_dp|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~10_combout\ = (\dp|MuxB|Selector10~8_combout\ & ((\dp|MuxA|Selector10~6_combout\ & (!\dp|alu_dp|Add3~9\)) # (!\dp|MuxA|Selector10~6_combout\ & ((\dp|alu_dp|Add3~9\) # (GND))))) # (!\dp|MuxB|Selector10~8_combout\ & 
-- ((\dp|MuxA|Selector10~6_combout\ & (\dp|alu_dp|Add3~9\ & VCC)) # (!\dp|MuxA|Selector10~6_combout\ & (!\dp|alu_dp|Add3~9\))))
-- \dp|alu_dp|Add3~11\ = CARRY((\dp|MuxB|Selector10~8_combout\ & ((!\dp|alu_dp|Add3~9\) # (!\dp|MuxA|Selector10~6_combout\))) # (!\dp|MuxB|Selector10~8_combout\ & (!\dp|MuxA|Selector10~6_combout\ & !\dp|alu_dp|Add3~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector10~8_combout\,
	datab => \dp|MuxA|Selector10~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~9\,
	combout => \dp|alu_dp|Add3~10_combout\,
	cout => \dp|alu_dp|Add3~11\);

-- Location: LCCOMB_X110_Y36_N12
\dp|alu_dp|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~12_combout\ = ((\dp|MuxB|Selector9~8_combout\ $ (\dp|MuxA|Selector9~6_combout\ $ (\dp|alu_dp|Add3~11\)))) # (GND)
-- \dp|alu_dp|Add3~13\ = CARRY((\dp|MuxB|Selector9~8_combout\ & (\dp|MuxA|Selector9~6_combout\ & !\dp|alu_dp|Add3~11\)) # (!\dp|MuxB|Selector9~8_combout\ & ((\dp|MuxA|Selector9~6_combout\) # (!\dp|alu_dp|Add3~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector9~8_combout\,
	datab => \dp|MuxA|Selector9~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~11\,
	combout => \dp|alu_dp|Add3~12_combout\,
	cout => \dp|alu_dp|Add3~13\);

-- Location: LCCOMB_X109_Y36_N30
\dp|alu_dp|Selector9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector9~10_combout\ = (\dp|MuxA|Selector9~6_combout\ & ((\cp|currState\(9)) # ((\dp|MuxB|Selector9~8_combout\) # (!\cp|WideOr7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \dp|MuxB|Selector9~8_combout\,
	datac => \cp|WideOr7~16_combout\,
	datad => \dp|MuxA|Selector9~6_combout\,
	combout => \dp|alu_dp|Selector9~10_combout\);

-- Location: LCCOMB_X112_Y38_N24
\dp|alu_dp|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~8_combout\ = (\dp|MuxA|Selector11~6_combout\ & (\dp|alu_dp|Add0~7\ $ (GND))) # (!\dp|MuxA|Selector11~6_combout\ & (!\dp|alu_dp|Add0~7\ & VCC))
-- \dp|alu_dp|Add0~9\ = CARRY((\dp|MuxA|Selector11~6_combout\ & !\dp|alu_dp|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector11~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~7\,
	combout => \dp|alu_dp|Add0~8_combout\,
	cout => \dp|alu_dp|Add0~9\);

-- Location: LCCOMB_X112_Y38_N26
\dp|alu_dp|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~10_combout\ = (\dp|MuxA|Selector10~6_combout\ & (!\dp|alu_dp|Add0~9\)) # (!\dp|MuxA|Selector10~6_combout\ & ((\dp|alu_dp|Add0~9\) # (GND)))
-- \dp|alu_dp|Add0~11\ = CARRY((!\dp|alu_dp|Add0~9\) # (!\dp|MuxA|Selector10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector10~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~9\,
	combout => \dp|alu_dp|Add0~10_combout\,
	cout => \dp|alu_dp|Add0~11\);

-- Location: LCCOMB_X112_Y38_N28
\dp|alu_dp|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~12_combout\ = (\dp|MuxA|Selector9~6_combout\ & (\dp|alu_dp|Add0~11\ $ (GND))) # (!\dp|MuxA|Selector9~6_combout\ & (!\dp|alu_dp|Add0~11\ & VCC))
-- \dp|alu_dp|Add0~13\ = CARRY((\dp|MuxA|Selector9~6_combout\ & !\dp|alu_dp|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector9~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~11\,
	combout => \dp|alu_dp|Add0~12_combout\,
	cout => \dp|alu_dp|Add0~13\);

-- Location: LCCOMB_X109_Y36_N6
\dp|alu_dp|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector9~2_combout\ = (\cp|WideOr7~17_combout\ & ((\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Add0~12_combout\))) # (!\cp|WideOr1~2_combout\ & (\dp|alu_dp|Selector9~10_combout\)))) # (!\cp|WideOr7~17_combout\ & (\cp|WideOr1~2_combout\ $ 
-- ((!\dp|alu_dp|Selector9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100101100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Selector9~10_combout\,
	datad => \dp|alu_dp|Add0~12_combout\,
	combout => \dp|alu_dp|Selector9~2_combout\);

-- Location: LCCOMB_X109_Y36_N4
\dp|alu_dp|Selector9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector9~3_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|MuxA|Selector10~6_combout\) # ((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & (((\dp|alu_dp|Selector0~12_combout\ & 
-- \dp|alu_dp|Selector9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxA|Selector10~6_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector9~2_combout\,
	combout => \dp|alu_dp|Selector9~3_combout\);

-- Location: LCCOMB_X111_Y36_N8
\dp|alu_dp|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~8_combout\ = (\dp|alu_dp|Add3~8_combout\ & ((GND) # (!\dp|alu_dp|Add4~7\))) # (!\dp|alu_dp|Add3~8_combout\ & (\dp|alu_dp|Add4~7\ $ (GND)))
-- \dp|alu_dp|Add4~9\ = CARRY((\dp|alu_dp|Add3~8_combout\) # (!\dp|alu_dp|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~7\,
	combout => \dp|alu_dp|Add4~8_combout\,
	cout => \dp|alu_dp|Add4~9\);

-- Location: LCCOMB_X111_Y36_N10
\dp|alu_dp|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~10_combout\ = (\dp|alu_dp|Add3~10_combout\ & (\dp|alu_dp|Add4~9\ & VCC)) # (!\dp|alu_dp|Add3~10_combout\ & (!\dp|alu_dp|Add4~9\))
-- \dp|alu_dp|Add4~11\ = CARRY((!\dp|alu_dp|Add3~10_combout\ & !\dp|alu_dp|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~10_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~9\,
	combout => \dp|alu_dp|Add4~10_combout\,
	cout => \dp|alu_dp|Add4~11\);

-- Location: LCCOMB_X111_Y36_N12
\dp|alu_dp|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~12_combout\ = (\dp|alu_dp|Add3~12_combout\ & ((GND) # (!\dp|alu_dp|Add4~11\))) # (!\dp|alu_dp|Add3~12_combout\ & (\dp|alu_dp|Add4~11\ $ (GND)))
-- \dp|alu_dp|Add4~13\ = CARRY((\dp|alu_dp|Add3~12_combout\) # (!\dp|alu_dp|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~12_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~11\,
	combout => \dp|alu_dp|Add4~12_combout\,
	cout => \dp|alu_dp|Add4~13\);

-- Location: LCCOMB_X109_Y36_N10
\dp|alu_dp|Selector9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector9~4_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector9~3_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector9~3_combout\ & (\dp|alu_dp|Add3~12_combout\)) # (!\dp|alu_dp|Selector9~3_combout\ & 
-- ((\dp|alu_dp|Add4~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~12_combout\,
	datab => \dp|alu_dp|Add3~12_combout\,
	datac => \dp|alu_dp|Selector9~3_combout\,
	datad => \dp|alu_dp|Add4~12_combout\,
	combout => \dp|alu_dp|Selector9~4_combout\);

-- Location: LCCOMB_X108_Y38_N12
\dp|alu_dp|Selector9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector9~9_combout\ = (\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector9~4_combout\))) # (!\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector9~8_combout\,
	datad => \dp|alu_dp|Selector9~4_combout\,
	combout => \dp|alu_dp|Selector9~9_combout\);

-- Location: FF_X108_Y38_N25
\dp|memAddrReg|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector9~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(6));

-- Location: FF_X112_Y40_N23
\mem|pmem|mem_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(13));

-- Location: FF_X109_Y40_N15
\mem|pmem|mem_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector8~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(16));

-- Location: FF_X111_Y40_N9
\mem|pmem|mem_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(15));

-- Location: LCCOMB_X109_Y40_N14
\mem|pmem|mem~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~21_combout\ = (\mem|pmem|mem_rtl_0_bypass\(14) & (\mem|pmem|mem_rtl_0_bypass\(13) & (\mem|pmem|mem_rtl_0_bypass\(16) $ (!\mem|pmem|mem_rtl_0_bypass\(15))))) # (!\mem|pmem|mem_rtl_0_bypass\(14) & (!\mem|pmem|mem_rtl_0_bypass\(13) & 
-- (\mem|pmem|mem_rtl_0_bypass\(16) $ (!\mem|pmem|mem_rtl_0_bypass\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0_bypass\(14),
	datab => \mem|pmem|mem_rtl_0_bypass\(13),
	datac => \mem|pmem|mem_rtl_0_bypass\(16),
	datad => \mem|pmem|mem_rtl_0_bypass\(15),
	combout => \mem|pmem|mem~21_combout\);

-- Location: LCCOMB_X111_Y40_N24
\mem|pmem|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|always0~0_combout\ = (\mem|Equal0~0_combout\ & (!\dp|memAddrReg|out\(8) & \cp|WideOr26~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Equal0~0_combout\,
	datab => \dp|memAddrReg|out\(8),
	datad => \cp|WideOr26~6_combout\,
	combout => \mem|pmem|always0~0_combout\);

-- Location: LCCOMB_X109_Y40_N8
\mem|pmem|mem_rtl_0_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[0]~feeder_combout\ = \mem|pmem|always0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|pmem|always0~0_combout\,
	combout => \mem|pmem|mem_rtl_0_bypass[0]~feeder_combout\);

-- Location: FF_X109_Y40_N9
\mem|pmem|mem_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(0));

-- Location: LCCOMB_X114_Y40_N26
\mem|pmem|mem_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[1]~feeder_combout\ = \dp|memAddrReg|out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memAddrReg|out\(0),
	combout => \mem|pmem|mem_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X114_Y40_N27
\mem|pmem|mem_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(1));

-- Location: FF_X113_Y40_N25
\mem|pmem|mem_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector15~4_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(2));

-- Location: FF_X113_Y40_N15
\mem|pmem|mem_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector13~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(6));

-- Location: FF_X113_Y40_N13
\mem|pmem|mem_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector12~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(8));

-- Location: LCCOMB_X114_Y37_N8
\dp|memAddrReg|out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[2]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|memAddrReg|out[2]~feeder_combout\);

-- Location: FF_X114_Y37_N9
\dp|memAddrReg|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(2));

-- Location: LCCOMB_X113_Y40_N0
\mem|pmem|mem_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[5]~feeder_combout\ = \dp|memAddrReg|out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memAddrReg|out\(2),
	combout => \mem|pmem|mem_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X113_Y40_N1
\mem|pmem|mem_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(5));

-- Location: LCCOMB_X113_Y40_N12
\mem|pmem|mem~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~17_combout\ = (\mem|pmem|mem_rtl_0_bypass\(7) & (\mem|pmem|mem_rtl_0_bypass\(8) & (\mem|pmem|mem_rtl_0_bypass\(6) $ (!\mem|pmem|mem_rtl_0_bypass\(5))))) # (!\mem|pmem|mem_rtl_0_bypass\(7) & (!\mem|pmem|mem_rtl_0_bypass\(8) & 
-- (\mem|pmem|mem_rtl_0_bypass\(6) $ (!\mem|pmem|mem_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0_bypass\(7),
	datab => \mem|pmem|mem_rtl_0_bypass\(6),
	datac => \mem|pmem|mem_rtl_0_bypass\(8),
	datad => \mem|pmem|mem_rtl_0_bypass\(5),
	combout => \mem|pmem|mem~17_combout\);

-- Location: LCCOMB_X113_Y40_N24
\mem|pmem|mem~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~19_combout\ = (!\mem|pmem|mem~18_combout\ & (\mem|pmem|mem~17_combout\ & (\mem|pmem|mem_rtl_0_bypass\(1) $ (!\mem|pmem|mem_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~18_combout\,
	datab => \mem|pmem|mem_rtl_0_bypass\(1),
	datac => \mem|pmem|mem_rtl_0_bypass\(2),
	datad => \mem|pmem|mem~17_combout\,
	combout => \mem|pmem|mem~19_combout\);

-- Location: LCCOMB_X109_Y40_N16
\mem|pmem|mem~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~22_combout\ = (\mem|pmem|mem~20_combout\ & (\mem|pmem|mem~21_combout\ & (\mem|pmem|mem_rtl_0_bypass\(0) & \mem|pmem|mem~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~20_combout\,
	datab => \mem|pmem|mem~21_combout\,
	datac => \mem|pmem|mem_rtl_0_bypass\(0),
	datad => \mem|pmem|mem~19_combout\,
	combout => \mem|pmem|mem~22_combout\);

-- Location: FF_X112_Y40_N9
\mem|pmem|mem_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[6]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(29));

-- Location: LCCOMB_X113_Y40_N4
\mem|pmem|mem_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X113_Y40_N5
\mem|pmem|mem_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(30));

-- Location: LCCOMB_X112_Y40_N8
\mem|pmem|data[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[6]~22_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(29))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(30) & (\mem|pmem|data[6]~21_combout\)) # (!\mem|pmem|mem_rtl_0_bypass\(30) & 
-- ((\mem|pmem|mem_rtl_0_bypass\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data[6]~21_combout\,
	datab => \mem|pmem|mem~22_combout\,
	datac => \mem|pmem|mem_rtl_0_bypass\(29),
	datad => \mem|pmem|mem_rtl_0_bypass\(30),
	combout => \mem|pmem|data[6]~22_combout\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: LCCOMB_X111_Y40_N30
\dp|c|bus[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[15]~8_combout\ = (\mem|dmem|data[15]~8_combout\ & ((\dp|memDataReg|out\(15)) # (!\cp|WideOr26~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|data[15]~8_combout\,
	datab => \dp|memDataReg|out\(15),
	datad => \cp|WideOr26~6_combout\,
	combout => \dp|c|bus[15]~8_combout\);

-- Location: LCCOMB_X111_Y40_N10
\dp|c|bus[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[15]~48_combout\ = ((\dp|c|bus[15]~8_combout\ & \dp|c|bus[15]~9_combout\)) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|c|bus[12]~0_combout\,
	datac => \dp|c|bus[15]~8_combout\,
	datad => \dp|c|bus[15]~9_combout\,
	combout => \dp|c|bus[15]~48_combout\);

-- Location: FF_X111_Y40_N11
\mem|smem|mem_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[15]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(32));

-- Location: FF_X112_Y40_N13
\mem|smem|mem~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[15]~48_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~16_q\);

-- Location: LCCOMB_X111_Y39_N26
\mem|smem|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|always0~0_combout\ = (\mem|Equal2~1_combout\ & (\mem|Equal2~0_combout\ & \cp|WideOr26~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Equal2~1_combout\,
	datac => \mem|Equal2~0_combout\,
	datad => \cp|WideOr26~6_combout\,
	combout => \mem|smem|always0~0_combout\);

-- Location: LCCOMB_X111_Y40_N12
\mem|dmem|data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data~1_combout\ = (\mem|Equal0~0_combout\ & (\dp|memAddrReg|out\(8) & \cp|WideOr24~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|Equal0~0_combout\,
	datab => \dp|memAddrReg|out\(8),
	datad => \cp|WideOr24~13_combout\,
	combout => \mem|dmem|data~1_combout\);

-- Location: LCCOMB_X112_Y39_N0
\dp|c|bus[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[0]~34_combout\ = (\mem|dmem|data[0]~26_combout\ & (((\dp|memDataReg|out\(0)) # (!\cp|WideOr26~6_combout\)))) # (!\mem|dmem|data[0]~26_combout\ & (!\mem|dmem|data~1_combout\ & ((\dp|memDataReg|out\(0)) # (!\cp|WideOr26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|data[0]~26_combout\,
	datab => \mem|dmem|data~1_combout\,
	datac => \cp|WideOr26~6_combout\,
	datad => \dp|memDataReg|out\(0),
	combout => \dp|c|bus[0]~34_combout\);

-- Location: FF_X114_Y40_N7
\mem|pmem|mem_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[0]~36_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(17));

-- Location: LCCOMB_X114_Y39_N2
\mem|pmem|mem_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X114_Y39_N3
\mem|pmem|mem_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(18));

-- Location: LCCOMB_X114_Y40_N6
\mem|pmem|data[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[0]~26_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(17))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(18) & (\mem|pmem|data[0]~25_combout\)) # (!\mem|pmem|mem_rtl_0_bypass\(18) & 
-- ((\mem|pmem|mem_rtl_0_bypass\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data[0]~25_combout\,
	datab => \mem|pmem|mem~22_combout\,
	datac => \mem|pmem|mem_rtl_0_bypass\(17),
	datad => \mem|pmem|mem_rtl_0_bypass\(18),
	combout => \mem|pmem|data[0]~26_combout\);

-- Location: LCCOMB_X114_Y40_N24
\dp|c|bus[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[0]~35_combout\ = (\mem|smem|data[0]~19_combout\ & (((\mem|pmem|data[0]~26_combout\) # (!\mem|pmem|data~0_combout\)))) # (!\mem|smem|data[0]~19_combout\ & (!\mem|smem|data~0_combout\ & ((\mem|pmem|data[0]~26_combout\) # 
-- (!\mem|pmem|data~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|data[0]~19_combout\,
	datab => \mem|smem|data~0_combout\,
	datac => \mem|pmem|data~0_combout\,
	datad => \mem|pmem|data[0]~26_combout\,
	combout => \dp|c|bus[0]~35_combout\);

-- Location: LCCOMB_X114_Y40_N4
\dp|c|bus[0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[0]~36_combout\ = ((\dp|c|bus[0]~34_combout\ & \dp|c|bus[0]~35_combout\)) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|c|bus[12]~0_combout\,
	datac => \dp|c|bus[0]~34_combout\,
	datad => \dp|c|bus[0]~35_combout\,
	combout => \dp|c|bus[0]~36_combout\);

-- Location: LCCOMB_X114_Y37_N2
\dp|memAddrReg|out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[3]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|memAddrReg|out[3]~feeder_combout\);

-- Location: FF_X114_Y37_N3
\dp|memAddrReg|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[3]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(3));

-- Location: LCCOMB_X110_Y40_N28
\dp|memAddrReg|out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[4]~feeder_combout\ = \dp|alu_dp|Selector11~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector11~9_combout\,
	combout => \dp|memAddrReg|out[4]~feeder_combout\);

-- Location: FF_X110_Y40_N29
\dp|memAddrReg|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[4]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(4));

-- Location: LCCOMB_X110_Y40_N30
\dp|memAddrReg|out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[5]~feeder_combout\ = \dp|alu_dp|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector10~9_combout\,
	combout => \dp|memAddrReg|out[5]~feeder_combout\);

-- Location: FF_X110_Y40_N31
\dp|memAddrReg|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[5]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(5));

-- Location: FF_X111_Y41_N31
\mem|smem|mem_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(18));

-- Location: LCCOMB_X111_Y41_N8
\dp|c|bus[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[1]~37_combout\ = (\mem|smem|data~0_combout\ & ((\mem|smem|mem~22_combout\ & ((!\mem|smem|mem_rtl_0_bypass\(18)))) # (!\mem|smem|mem~22_combout\ & (!\mem|smem|data[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|data[1]~20_combout\,
	datab => \mem|smem|mem~22_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(18),
	datad => \mem|smem|data~0_combout\,
	combout => \dp|c|bus[1]~37_combout\);

-- Location: LCCOMB_X108_Y39_N26
\dp|drive_SW_L~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|drive_SW_L~0_combout\ = (!\dp|memAddrReg|out\(0) & (!\dp|memAddrReg|out\(6) & (!\dp|memAddrReg|out\(5) & !\dp|memAddrReg|out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(0),
	datab => \dp|memAddrReg|out\(6),
	datac => \dp|memAddrReg|out\(5),
	datad => \dp|memAddrReg|out\(7),
	combout => \dp|drive_SW_L~0_combout\);

-- Location: LCCOMB_X108_Y39_N0
\dp|drive_SW_L~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|drive_SW_L~1_combout\ = (!\dp|memAddrReg|out\(3) & (!\dp|memAddrReg|out\(1) & (!\dp|memAddrReg|out\(4) & !\dp|memAddrReg|out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(3),
	datab => \dp|memAddrReg|out\(1),
	datac => \dp|memAddrReg|out\(4),
	datad => \dp|memAddrReg|out\(2),
	combout => \dp|drive_SW_L~1_combout\);

-- Location: LCCOMB_X108_Y39_N30
\dp|drive_SW_L~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|drive_SW_L~2_combout\ = (\dp|drive_SW_L~0_combout\ & \dp|drive_SW_L~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|drive_SW_L~0_combout\,
	datad => \dp|drive_SW_L~1_combout\,
	combout => \dp|drive_SW_L~2_combout\);

-- Location: LCCOMB_X111_Y39_N16
\mem|dmem|mem~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~23_combout\ = (\cp|WideOr26~6_combout\ & (\dp|memAddrReg|out\(8) & (\mem|Equal0~0_combout\ & \dp|drive_SW_L~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr26~6_combout\,
	datab => \dp|memAddrReg|out\(8),
	datac => \mem|Equal0~0_combout\,
	datad => \dp|drive_SW_L~2_combout\,
	combout => \mem|dmem|mem~23_combout\);

-- Location: FF_X111_Y41_N25
\mem|dmem|mem~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[1]~39_combout\,
	sload => VCC,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~2_q\);

-- Location: FF_X111_Y40_N21
\mem|dmem|mem_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[2]~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(19));

-- Location: FF_X111_Y40_N19
\mem|dmem|mem~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[2]~42_combout\,
	sload => VCC,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~3_q\);

-- Location: FF_X114_Y40_N31
\mem|dmem|mem_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[3]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(20));

-- Location: LCCOMB_X114_Y39_N10
\mem|dmem|mem~4feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~4feeder_combout\ = \dp|c|bus[3]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|c|bus[3]~45_combout\,
	combout => \mem|dmem|mem~4feeder_combout\);

-- Location: FF_X114_Y39_N11
\mem|dmem|mem~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem~4feeder_combout\,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~4_q\);

-- Location: FF_X108_Y40_N11
\mem|smem|mem~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[4]~24_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~5_q\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X106_Y38_N2
\dp|a|bus[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[7]~29_combout\ = (\dp|reg_load_decoder|Decoder0~2_combout\ & (\dp|alu_dp|Selector8~9_combout\ & ((\SW[7]~input_o\) # (!\dp|drive_SW_L~5_combout\)))) # (!\dp|reg_load_decoder|Decoder0~2_combout\ & (((\SW[7]~input_o\)) # 
-- (!\dp|drive_SW_L~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|reg_load_decoder|Decoder0~2_combout\,
	datab => \dp|drive_SW_L~5_combout\,
	datac => \dp|alu_dp|Selector8~9_combout\,
	datad => \SW[7]~input_o\,
	combout => \dp|a|bus[7]~29_combout\);

-- Location: LCCOMB_X106_Y38_N26
\dp|a|bus[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[7]~30_combout\ = ((\dp|a|bus[7]~29_combout\ & ((\dp|c|bus[7]~33_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \dp|c|bus[7]~33_combout\,
	datac => \cp|WideOr24~13_combout\,
	datad => \dp|a|bus[7]~29_combout\,
	combout => \dp|a|bus[7]~30_combout\);

-- Location: FF_X106_Y38_N27
\dp|memDataReg|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[7]~30_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(7));

-- Location: LCCOMB_X111_Y40_N2
\dp|c|bus[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[7]~32_combout\ = (\mem|pmem|data[7]~24_combout\ & (!\dp|memDataReg|out\(7) & ((\cp|WideOr26~6_combout\)))) # (!\mem|pmem|data[7]~24_combout\ & ((\mem|pmem|data~0_combout\) # ((!\dp|memDataReg|out\(7) & \cp|WideOr26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data[7]~24_combout\,
	datab => \dp|memDataReg|out\(7),
	datac => \mem|pmem|data~0_combout\,
	datad => \cp|WideOr26~6_combout\,
	combout => \dp|c|bus[7]~32_combout\);

-- Location: FF_X107_Y41_N5
\mem|smem|mem_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[8]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(25));

-- Location: LCCOMB_X111_Y39_N28
\mem|smem|mem~0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem~0feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|smem|mem~0feeder_combout\);

-- Location: FF_X111_Y39_N29
\mem|smem|mem~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem~0feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~0_q\);

-- Location: FF_X107_Y41_N11
\mem|smem|mem~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[8]~12_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~9_q\);

-- Location: LCCOMB_X113_Y37_N26
\dp|a|bus[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[11]~21_combout\ = (\SW[11]~input_o\ & (\cp|WideOr24~13_combout\ & (!\dp|c|bus[11]~21_combout\))) # (!\SW[11]~input_o\ & ((\dp|drive_SW_L~5_combout\) # ((\cp|WideOr24~13_combout\ & !\dp|c|bus[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[11]~input_o\,
	datab => \cp|WideOr24~13_combout\,
	datac => \dp|c|bus[11]~21_combout\,
	datad => \dp|drive_SW_L~5_combout\,
	combout => \dp|a|bus[11]~21_combout\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: FF_X107_Y41_N1
\mem|dmem|mem_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[12]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(29));

-- Location: LCCOMB_X109_Y40_N4
\mem|dmem|mem_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem_rtl_0_bypass[16]~feeder_combout\ = \dp|alu_dp|Selector8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector8~9_combout\,
	combout => \mem|dmem|mem_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X109_Y40_N5
\mem|dmem|mem_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem_rtl_0_bypass[16]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(16));

-- Location: FF_X109_Y40_N3
\mem|dmem|mem_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector9~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(14));

-- Location: FF_X112_Y40_N5
\mem|dmem|mem_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(13));

-- Location: LCCOMB_X109_Y40_N2
\mem|dmem|mem~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~21_combout\ = (\mem|dmem|mem_rtl_0_bypass\(15) & (\mem|dmem|mem_rtl_0_bypass\(16) & (\mem|dmem|mem_rtl_0_bypass\(14) $ (!\mem|dmem|mem_rtl_0_bypass\(13))))) # (!\mem|dmem|mem_rtl_0_bypass\(15) & (!\mem|dmem|mem_rtl_0_bypass\(16) & 
-- (\mem|dmem|mem_rtl_0_bypass\(14) $ (!\mem|dmem|mem_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem_rtl_0_bypass\(15),
	datab => \mem|dmem|mem_rtl_0_bypass\(16),
	datac => \mem|dmem|mem_rtl_0_bypass\(14),
	datad => \mem|dmem|mem_rtl_0_bypass\(13),
	combout => \mem|dmem|mem~21_combout\);

-- Location: LCCOMB_X110_Y40_N14
\mem|dmem|mem_rtl_0_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem_rtl_0_bypass[0]~feeder_combout\ = \mem|dmem|always0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|dmem|always0~0_combout\,
	combout => \mem|dmem|mem_rtl_0_bypass[0]~feeder_combout\);

-- Location: FF_X110_Y40_N15
\mem|dmem|mem_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(0));

-- Location: FF_X114_Y37_N5
\mem|dmem|mem_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(3));

-- Location: FF_X113_Y38_N21
\mem|dmem|mem_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector14~10_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(4));

-- Location: LCCOMB_X114_Y37_N28
\mem|dmem|mem_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem_rtl_0_bypass[2]~feeder_combout\ = \dp|alu_dp|Selector15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector15~4_combout\,
	combout => \mem|dmem|mem_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X114_Y37_N29
\mem|dmem|mem_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem_rtl_0_bypass[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(2));

-- Location: LCCOMB_X114_Y37_N20
\mem|dmem|mem~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~18_combout\ = \mem|dmem|mem_rtl_0_bypass\(1) $ (\mem|dmem|mem_rtl_0_bypass\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem_rtl_0_bypass\(1),
	datad => \mem|dmem|mem_rtl_0_bypass\(2),
	combout => \mem|dmem|mem~18_combout\);

-- Location: LCCOMB_X114_Y37_N10
\mem|dmem|mem~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~19_combout\ = (\mem|dmem|mem~17_combout\ & (!\mem|dmem|mem~18_combout\ & (\mem|dmem|mem_rtl_0_bypass\(3) $ (!\mem|dmem|mem_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~17_combout\,
	datab => \mem|dmem|mem_rtl_0_bypass\(3),
	datac => \mem|dmem|mem_rtl_0_bypass\(4),
	datad => \mem|dmem|mem~18_combout\,
	combout => \mem|dmem|mem~19_combout\);

-- Location: LCCOMB_X109_Y40_N24
\mem|dmem|mem~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~22_combout\ = (\mem|dmem|mem~20_combout\ & (\mem|dmem|mem~21_combout\ & (\mem|dmem|mem_rtl_0_bypass\(0) & \mem|dmem|mem~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~20_combout\,
	datab => \mem|dmem|mem~21_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(0),
	datad => \mem|dmem|mem~19_combout\,
	combout => \mem|dmem|mem~22_combout\);

-- Location: LCCOMB_X107_Y41_N14
\mem|dmem|data[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[12]~2_combout\ = ((\mem|dmem|mem~22_combout\ & ((\mem|dmem|mem_rtl_0_bypass\(29)))) # (!\mem|dmem|mem~22_combout\ & (\mem|dmem|data[12]~0_combout\))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|data[12]~0_combout\,
	datab => \mem|dmem|mem_rtl_0_bypass\(29),
	datac => \mem|dmem|mem~22_combout\,
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[12]~2_combout\);

-- Location: LCCOMB_X114_Y41_N2
\mem|pmem|mem_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[42]~feeder_combout\);

-- Location: FF_X114_Y41_N3
\mem|pmem|mem_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(42));

-- Location: FF_X114_Y41_N23
\mem|pmem|mem_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[12]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(41));

-- Location: LCCOMB_X114_Y40_N0
\mem|pmem|mem~13feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~13feeder_combout\ = \dp|c|bus[12]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|c|bus[12]~3_combout\,
	combout => \mem|pmem|mem~13feeder_combout\);

-- Location: LCCOMB_X111_Y39_N18
\mem|pmem|mem~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~23_combout\ = (\cp|WideOr26~6_combout\ & (!\dp|memAddrReg|out\(8) & (\mem|Equal0~0_combout\ & \dp|drive_SW_L~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr26~6_combout\,
	datab => \dp|memAddrReg|out\(8),
	datac => \mem|Equal0~0_combout\,
	datad => \dp|drive_SW_L~2_combout\,
	combout => \mem|pmem|mem~23_combout\);

-- Location: FF_X114_Y40_N1
\mem|pmem|mem~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem~13feeder_combout\,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~13_q\);

-- Location: FF_X106_Y39_N9
\mem|dmem|mem_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[13]~46_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(30));

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: LCCOMB_X106_Y38_N14
\dp|from_SW|bus[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|from_SW|bus[14]~1_combout\ = (\SW[14]~input_o\) # (!\dp|drive_SW_L~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[14]~input_o\,
	datad => \dp|drive_SW_L~5_combout\,
	combout => \dp|from_SW|bus[14]~1_combout\);

-- Location: LCCOMB_X106_Y39_N28
\dp|a|bus[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[14]~7_combout\ = (((\dp|c|bus[14]~7_combout\ & \dp|c|bus[14]~6_combout\)) # (!\dp|c|bus[12]~0_combout\)) # (!\cp|WideOr24~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[14]~7_combout\,
	datab => \cp|WideOr24~13_combout\,
	datac => \dp|c|bus[12]~0_combout\,
	datad => \dp|c|bus[14]~6_combout\,
	combout => \dp|a|bus[14]~7_combout\);

-- Location: FF_X108_Y37_N19
\dp|rfile|reg3|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector1~9_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(14));

-- Location: FF_X106_Y34_N31
\dp|rfile|reg1|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector1~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(14));

-- Location: LCCOMB_X106_Y37_N8
\dp|rfile|reg0|out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg0|out[14]~feeder_combout\ = \dp|alu_dp|Selector1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector1~9_combout\,
	combout => \dp|rfile|reg0|out[14]~feeder_combout\);

-- Location: FF_X106_Y37_N9
\dp|rfile|reg0|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg0|out[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(14));

-- Location: LCCOMB_X106_Y34_N0
\dp|MuxA|Selector1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~5_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\) # ((\dp|rfile|reg1|out\(14))))) # (!\dp|regSelA[0]~1_combout\ & (!\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg0|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[0]~1_combout\,
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg1|out\(14),
	datad => \dp|rfile|reg0|out\(14),
	combout => \dp|MuxA|Selector1~5_combout\);

-- Location: LCCOMB_X106_Y34_N18
\dp|MuxA|Selector1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~6_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector1~5_combout\ & ((\dp|rfile|reg3|out\(14)))) # (!\dp|MuxA|Selector1~5_combout\ & (\dp|rfile|reg2|out\(14))))) # (!\dp|regSelA[1]~2_combout\ & 
-- (((\dp|MuxA|Selector1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(14),
	datab => \dp|rfile|reg3|out\(14),
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|MuxA|Selector1~5_combout\,
	combout => \dp|MuxA|Selector1~6_combout\);

-- Location: LCCOMB_X107_Y38_N8
\dp|pcReg|out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[14]~feeder_combout\ = \dp|alu_dp|Selector1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector1~9_combout\,
	combout => \dp|pcReg|out[14]~feeder_combout\);

-- Location: FF_X107_Y38_N9
\dp|pcReg|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(14));

-- Location: LCCOMB_X107_Y38_N20
\dp|MuxA|Selector1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~7_combout\ = (\dp|MuxA|Selector1~0_combout\ & (((\dp|MuxA|Selector1~1_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector1~1_combout\ & ((\dp|pcReg|out\(14)))) # (!\dp|MuxA|Selector1~1_combout\ & 
-- (\dp|MuxA|Selector1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|MuxA|Selector1~6_combout\,
	datac => \dp|pcReg|out\(14),
	datad => \dp|MuxA|Selector1~1_combout\,
	combout => \dp|MuxA|Selector1~7_combout\);

-- Location: LCCOMB_X108_Y39_N28
\dp|rfile|reg7|out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[14]~feeder_combout\ = \dp|alu_dp|Selector1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector1~9_combout\,
	combout => \dp|rfile|reg7|out[14]~feeder_combout\);

-- Location: FF_X108_Y39_N29
\dp|rfile|reg7|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(14));

-- Location: LCCOMB_X108_Y35_N26
\dp|rfile|reg6|out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg6|out[14]~feeder_combout\ = \dp|alu_dp|Selector1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector1~9_combout\,
	combout => \dp|rfile|reg6|out[14]~feeder_combout\);

-- Location: FF_X108_Y35_N27
\dp|rfile|reg6|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg6|out[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(14));

-- Location: LCCOMB_X107_Y38_N28
\dp|MuxA|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~3_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(14)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(14),
	datab => \dp|rfile|reg6|out\(14),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector1~3_combout\);

-- Location: LCCOMB_X107_Y38_N22
\dp|MuxA|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~4_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector1~3_combout\ & ((\dp|rfile|reg7|out\(14)))) # (!\dp|MuxA|Selector1~3_combout\ & (\dp|rfile|reg5|out\(14))))) # (!\dp|regSelA[0]~1_combout\ & 
-- (((\dp|MuxA|Selector1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg5|out\(14),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg7|out\(14),
	datad => \dp|MuxA|Selector1~3_combout\,
	combout => \dp|MuxA|Selector1~4_combout\);

-- Location: LCCOMB_X107_Y38_N18
\dp|MuxA|Selector1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~8_combout\ = (\dp|MuxA|Selector1~7_combout\ & ((\dp|spReg|out\(14)) # ((!\dp|MuxA|Selector1~0_combout\)))) # (!\dp|MuxA|Selector1~7_combout\ & (((\dp|MuxA|Selector1~4_combout\ & \dp|MuxA|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|spReg|out\(14),
	datab => \dp|MuxA|Selector1~7_combout\,
	datac => \dp|MuxA|Selector1~4_combout\,
	datad => \dp|MuxA|Selector1~0_combout\,
	combout => \dp|MuxA|Selector1~8_combout\);

-- Location: LCCOMB_X107_Y38_N16
\dp|MuxA|Selector1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector1~9_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector1~8_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memDataReg|out\(14),
	datac => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector1~8_combout\,
	combout => \dp|MuxA|Selector1~9_combout\);

-- Location: LCCOMB_X110_Y36_N22
\dp|alu_dp|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~22_combout\ = (\dp|MuxA|Selector4~6_combout\ & ((\dp|MuxB|Selector4~8_combout\ & (!\dp|alu_dp|Add3~21\)) # (!\dp|MuxB|Selector4~8_combout\ & (\dp|alu_dp|Add3~21\ & VCC)))) # (!\dp|MuxA|Selector4~6_combout\ & ((\dp|MuxB|Selector4~8_combout\ 
-- & ((\dp|alu_dp|Add3~21\) # (GND))) # (!\dp|MuxB|Selector4~8_combout\ & (!\dp|alu_dp|Add3~21\))))
-- \dp|alu_dp|Add3~23\ = CARRY((\dp|MuxA|Selector4~6_combout\ & (\dp|MuxB|Selector4~8_combout\ & !\dp|alu_dp|Add3~21\)) # (!\dp|MuxA|Selector4~6_combout\ & ((\dp|MuxB|Selector4~8_combout\) # (!\dp|alu_dp|Add3~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector4~6_combout\,
	datab => \dp|MuxB|Selector4~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~21\,
	combout => \dp|alu_dp|Add3~22_combout\,
	cout => \dp|alu_dp|Add3~23\);

-- Location: LCCOMB_X110_Y36_N24
\dp|alu_dp|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~24_combout\ = ((\dp|MuxB|Selector3~8_combout\ $ (\dp|MuxA|Selector3~6_combout\ $ (\dp|alu_dp|Add3~23\)))) # (GND)
-- \dp|alu_dp|Add3~25\ = CARRY((\dp|MuxB|Selector3~8_combout\ & (\dp|MuxA|Selector3~6_combout\ & !\dp|alu_dp|Add3~23\)) # (!\dp|MuxB|Selector3~8_combout\ & ((\dp|MuxA|Selector3~6_combout\) # (!\dp|alu_dp|Add3~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector3~8_combout\,
	datab => \dp|MuxA|Selector3~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~23\,
	combout => \dp|alu_dp|Add3~24_combout\,
	cout => \dp|alu_dp|Add3~25\);

-- Location: LCCOMB_X110_Y36_N26
\dp|alu_dp|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~26_combout\ = (\dp|MuxA|Selector2~6_combout\ & ((\dp|MuxB|Selector2~8_combout\ & (!\dp|alu_dp|Add3~25\)) # (!\dp|MuxB|Selector2~8_combout\ & (\dp|alu_dp|Add3~25\ & VCC)))) # (!\dp|MuxA|Selector2~6_combout\ & ((\dp|MuxB|Selector2~8_combout\ 
-- & ((\dp|alu_dp|Add3~25\) # (GND))) # (!\dp|MuxB|Selector2~8_combout\ & (!\dp|alu_dp|Add3~25\))))
-- \dp|alu_dp|Add3~27\ = CARRY((\dp|MuxA|Selector2~6_combout\ & (\dp|MuxB|Selector2~8_combout\ & !\dp|alu_dp|Add3~25\)) # (!\dp|MuxA|Selector2~6_combout\ & ((\dp|MuxB|Selector2~8_combout\) # (!\dp|alu_dp|Add3~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector2~6_combout\,
	datab => \dp|MuxB|Selector2~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~25\,
	combout => \dp|alu_dp|Add3~26_combout\,
	cout => \dp|alu_dp|Add3~27\);

-- Location: LCCOMB_X110_Y36_N28
\dp|alu_dp|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~28_combout\ = ((\dp|MuxB|Selector1~8_combout\ $ (\dp|MuxA|Selector1~9_combout\ $ (\dp|alu_dp|Add3~27\)))) # (GND)
-- \dp|alu_dp|Add3~29\ = CARRY((\dp|MuxB|Selector1~8_combout\ & (\dp|MuxA|Selector1~9_combout\ & !\dp|alu_dp|Add3~27\)) # (!\dp|MuxB|Selector1~8_combout\ & ((\dp|MuxA|Selector1~9_combout\) # (!\dp|alu_dp|Add3~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector1~8_combout\,
	datab => \dp|MuxA|Selector1~9_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~27\,
	combout => \dp|alu_dp|Add3~28_combout\,
	cout => \dp|alu_dp|Add3~29\);

-- Location: LCCOMB_X107_Y37_N28
\dp|alu_dp|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~2_combout\ = (\dp|alu_dp|Selector0~12_combout\ & ((\dp|MuxA|Selector2~6_combout\) # ((!\dp|alu_dp|Selector0~13_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector0~13_combout\ & \dp|alu_dp|Add3~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector2~6_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Add3~28_combout\,
	combout => \dp|alu_dp|Selector1~2_combout\);

-- Location: LCCOMB_X109_Y35_N4
\dp|rfile|reg4|out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg4|out[14]~feeder_combout\ = \dp|alu_dp|Selector1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector1~9_combout\,
	combout => \dp|rfile|reg4|out[14]~feeder_combout\);

-- Location: FF_X109_Y35_N5
\dp|rfile|reg4|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg4|out[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(14));

-- Location: LCCOMB_X112_Y34_N8
\dp|MuxB|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector1~2_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg6|out\(14))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg4|out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(14),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|regSelB[1]~1_combout\,
	datad => \dp|rfile|reg4|out\(14),
	combout => \dp|MuxB|Selector1~2_combout\);

-- Location: LCCOMB_X105_Y37_N10
\dp|rfile|reg5|out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[14]~feeder_combout\ = \dp|alu_dp|Selector1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector1~9_combout\,
	combout => \dp|rfile|reg5|out[14]~feeder_combout\);

-- Location: FF_X105_Y37_N11
\dp|rfile|reg5|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(14));

-- Location: LCCOMB_X112_Y34_N10
\dp|MuxB|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector1~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector1~2_combout\ & (\dp|rfile|reg7|out\(14))) # (!\dp|MuxB|Selector1~2_combout\ & ((\dp|rfile|reg5|out\(14)))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(14),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|MuxB|Selector1~2_combout\,
	datad => \dp|rfile|reg5|out\(14),
	combout => \dp|MuxB|Selector1~3_combout\);

-- Location: FF_X109_Y34_N1
\dp|spReg|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector1~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(14));

-- Location: LCCOMB_X106_Y33_N22
\dp|MuxB|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector1~4_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg1|out\(14)) # ((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|rfile|reg0|out\(14) & !\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(14),
	datab => \dp|rfile|reg0|out\(14),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector1~4_combout\);

-- Location: LCCOMB_X106_Y33_N10
\dp|rfile|reg2|out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[14]~feeder_combout\ = \dp|alu_dp|Selector1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector1~9_combout\,
	combout => \dp|rfile|reg2|out[14]~feeder_combout\);

-- Location: FF_X106_Y33_N11
\dp|rfile|reg2|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(14));

-- Location: LCCOMB_X106_Y33_N0
\dp|MuxB|Selector1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector1~5_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector1~4_combout\ & (\dp|rfile|reg3|out\(14))) # (!\dp|MuxB|Selector1~4_combout\ & ((\dp|rfile|reg2|out\(14)))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg3|out\(14),
	datac => \dp|MuxB|Selector1~4_combout\,
	datad => \dp|rfile|reg2|out\(14),
	combout => \dp|MuxB|Selector1~5_combout\);

-- Location: LCCOMB_X109_Y34_N0
\dp|MuxB|Selector1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector1~6_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector7~3_combout\) # ((\dp|spReg|out\(14))))) # (!\dp|MuxB|Selector7~4_combout\ & (!\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|MuxB|Selector7~3_combout\,
	datac => \dp|spReg|out\(14),
	datad => \dp|MuxB|Selector1~5_combout\,
	combout => \dp|MuxB|Selector1~6_combout\);

-- Location: LCCOMB_X109_Y34_N18
\dp|MuxB|Selector1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector1~7_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector1~6_combout\ & (\dp|pcReg|out\(14))) # (!\dp|MuxB|Selector1~6_combout\ & ((\dp|MuxB|Selector1~3_combout\))))) # (!\dp|MuxB|Selector7~3_combout\ & 
-- (((\dp|MuxB|Selector1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(14),
	datab => \dp|MuxB|Selector7~3_combout\,
	datac => \dp|MuxB|Selector1~3_combout\,
	datad => \dp|MuxB|Selector1~6_combout\,
	combout => \dp|MuxB|Selector1~7_combout\);

-- Location: LCCOMB_X109_Y34_N22
\dp|MuxB|Selector1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector1~8_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(14))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector1~7_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(14),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector1~7_combout\,
	combout => \dp|MuxB|Selector1~8_combout\);

-- Location: LCCOMB_X107_Y38_N30
\dp|alu_dp|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~0_combout\ = (\cp|WideOr7~17_combout\ & (\dp|MuxA|Selector1~9_combout\ & (!\cp|WideOr1~2_combout\ & \dp|MuxB|Selector1~8_combout\))) # (!\cp|WideOr7~17_combout\ & (\dp|MuxA|Selector1~9_combout\ $ ((!\cp|WideOr1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~9_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|MuxB|Selector1~8_combout\,
	datad => \cp|WideOr7~17_combout\,
	combout => \dp|alu_dp|Selector1~0_combout\);

-- Location: FF_X110_Y37_N27
\dp|spReg|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector4~9_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(11));

-- Location: FF_X112_Y36_N17
\dp|rfile|reg1|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector4~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(11));

-- Location: LCCOMB_X112_Y36_N16
\dp|MuxA|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector4~2_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|rfile|reg1|out\(11)) # (\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(11) & ((!\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(11),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg1|out\(11),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector4~2_combout\);

-- Location: LCCOMB_X109_Y33_N22
\dp|MuxA|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector4~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector4~2_combout\ & (\dp|rfile|reg3|out\(11))) # (!\dp|MuxA|Selector4~2_combout\ & ((\dp|rfile|reg2|out\(11)))))) # (!\dp|regSelA[1]~2_combout\ & 
-- (((\dp|MuxA|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg3|out\(11),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg2|out\(11),
	datad => \dp|MuxA|Selector4~2_combout\,
	combout => \dp|MuxA|Selector4~3_combout\);

-- Location: LCCOMB_X109_Y33_N28
\dp|MuxA|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector4~4_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector4~1_combout\) # ((\dp|MuxA|Selector1~1_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & (((\dp|MuxA|Selector4~3_combout\ & !\dp|MuxA|Selector1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector4~1_combout\,
	datab => \dp|MuxA|Selector1~0_combout\,
	datac => \dp|MuxA|Selector4~3_combout\,
	datad => \dp|MuxA|Selector1~1_combout\,
	combout => \dp|MuxA|Selector4~4_combout\);

-- Location: LCCOMB_X109_Y33_N18
\dp|MuxA|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector4~5_combout\ = (\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector4~4_combout\ & ((\dp|spReg|out\(11)))) # (!\dp|MuxA|Selector4~4_combout\ & (\dp|pcReg|out\(11))))) # (!\dp|MuxA|Selector1~1_combout\ & (((\dp|MuxA|Selector4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(11),
	datab => \dp|MuxA|Selector1~1_combout\,
	datac => \dp|spReg|out\(11),
	datad => \dp|MuxA|Selector4~4_combout\,
	combout => \dp|MuxA|Selector4~5_combout\);

-- Location: LCCOMB_X109_Y33_N16
\dp|MuxA|Selector4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector4~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector4~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector1~2_combout\,
	datac => \dp|memDataReg|out\(11),
	datad => \dp|MuxA|Selector4~5_combout\,
	combout => \dp|MuxA|Selector4~6_combout\);

-- Location: LCCOMB_X112_Y38_N30
\dp|alu_dp|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~14_combout\ = (\dp|MuxA|Selector8~6_combout\ & (!\dp|alu_dp|Add0~13\)) # (!\dp|MuxA|Selector8~6_combout\ & ((\dp|alu_dp|Add0~13\) # (GND)))
-- \dp|alu_dp|Add0~15\ = CARRY((!\dp|alu_dp|Add0~13\) # (!\dp|MuxA|Selector8~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector8~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~13\,
	combout => \dp|alu_dp|Add0~14_combout\,
	cout => \dp|alu_dp|Add0~15\);

-- Location: LCCOMB_X112_Y37_N2
\dp|alu_dp|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~18_combout\ = (\dp|MuxA|Selector6~6_combout\ & (!\dp|alu_dp|Add0~17\)) # (!\dp|MuxA|Selector6~6_combout\ & ((\dp|alu_dp|Add0~17\) # (GND)))
-- \dp|alu_dp|Add0~19\ = CARRY((!\dp|alu_dp|Add0~17\) # (!\dp|MuxA|Selector6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector6~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~17\,
	combout => \dp|alu_dp|Add0~18_combout\,
	cout => \dp|alu_dp|Add0~19\);

-- Location: LCCOMB_X112_Y37_N4
\dp|alu_dp|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~20_combout\ = (\dp|MuxA|Selector5~6_combout\ & (\dp|alu_dp|Add0~19\ $ (GND))) # (!\dp|MuxA|Selector5~6_combout\ & (!\dp|alu_dp|Add0~19\ & VCC))
-- \dp|alu_dp|Add0~21\ = CARRY((\dp|MuxA|Selector5~6_combout\ & !\dp|alu_dp|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector5~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~19\,
	combout => \dp|alu_dp|Add0~20_combout\,
	cout => \dp|alu_dp|Add0~21\);

-- Location: LCCOMB_X112_Y37_N6
\dp|alu_dp|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~22_combout\ = (\dp|MuxA|Selector4~6_combout\ & (!\dp|alu_dp|Add0~21\)) # (!\dp|MuxA|Selector4~6_combout\ & ((\dp|alu_dp|Add0~21\) # (GND)))
-- \dp|alu_dp|Add0~23\ = CARRY((!\dp|alu_dp|Add0~21\) # (!\dp|MuxA|Selector4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector4~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~21\,
	combout => \dp|alu_dp|Add0~22_combout\,
	cout => \dp|alu_dp|Add0~23\);

-- Location: LCCOMB_X112_Y37_N8
\dp|alu_dp|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~24_combout\ = (\dp|MuxA|Selector3~6_combout\ & (\dp|alu_dp|Add0~23\ $ (GND))) # (!\dp|MuxA|Selector3~6_combout\ & (!\dp|alu_dp|Add0~23\ & VCC))
-- \dp|alu_dp|Add0~25\ = CARRY((\dp|MuxA|Selector3~6_combout\ & !\dp|alu_dp|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector3~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~23\,
	combout => \dp|alu_dp|Add0~24_combout\,
	cout => \dp|alu_dp|Add0~25\);

-- Location: LCCOMB_X112_Y37_N10
\dp|alu_dp|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~26_combout\ = (\dp|MuxA|Selector2~6_combout\ & (!\dp|alu_dp|Add0~25\)) # (!\dp|MuxA|Selector2~6_combout\ & ((\dp|alu_dp|Add0~25\) # (GND)))
-- \dp|alu_dp|Add0~27\ = CARRY((!\dp|alu_dp|Add0~25\) # (!\dp|MuxA|Selector2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector2~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~25\,
	combout => \dp|alu_dp|Add0~26_combout\,
	cout => \dp|alu_dp|Add0~27\);

-- Location: LCCOMB_X112_Y37_N12
\dp|alu_dp|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add0~28_combout\ = (\dp|MuxA|Selector1~9_combout\ & (\dp|alu_dp|Add0~27\ $ (GND))) # (!\dp|MuxA|Selector1~9_combout\ & (!\dp|alu_dp|Add0~27\ & VCC))
-- \dp|alu_dp|Add0~29\ = CARRY((\dp|MuxA|Selector1~9_combout\ & !\dp|alu_dp|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector1~9_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add0~27\,
	combout => \dp|alu_dp|Add0~28_combout\,
	cout => \dp|alu_dp|Add0~29\);

-- Location: LCCOMB_X107_Y37_N30
\dp|alu_dp|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~1_combout\ = (\dp|alu_dp|Selector1~0_combout\) # ((\dp|alu_dp|Selector14~2_combout\ & \dp|alu_dp|Add0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector14~2_combout\,
	datac => \dp|alu_dp|Selector1~0_combout\,
	datad => \dp|alu_dp|Add0~28_combout\,
	combout => \dp|alu_dp|Selector1~1_combout\);

-- Location: LCCOMB_X110_Y36_N20
\dp|alu_dp|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~20_combout\ = ((\dp|MuxB|Selector5~8_combout\ $ (\dp|MuxA|Selector5~6_combout\ $ (\dp|alu_dp|Add3~19\)))) # (GND)
-- \dp|alu_dp|Add3~21\ = CARRY((\dp|MuxB|Selector5~8_combout\ & (\dp|MuxA|Selector5~6_combout\ & !\dp|alu_dp|Add3~19\)) # (!\dp|MuxB|Selector5~8_combout\ & ((\dp|MuxA|Selector5~6_combout\) # (!\dp|alu_dp|Add3~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector5~8_combout\,
	datab => \dp|MuxA|Selector5~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~19\,
	combout => \dp|alu_dp|Add3~20_combout\,
	cout => \dp|alu_dp|Add3~21\);

-- Location: LCCOMB_X110_Y36_N16
\dp|alu_dp|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~16_combout\ = ((\dp|MuxB|Selector7~12_combout\ $ (\dp|MuxA|Selector7~6_combout\ $ (\dp|alu_dp|Add3~15\)))) # (GND)
-- \dp|alu_dp|Add3~17\ = CARRY((\dp|MuxB|Selector7~12_combout\ & (\dp|MuxA|Selector7~6_combout\ & !\dp|alu_dp|Add3~15\)) # (!\dp|MuxB|Selector7~12_combout\ & ((\dp|MuxA|Selector7~6_combout\) # (!\dp|alu_dp|Add3~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~12_combout\,
	datab => \dp|MuxA|Selector7~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~15\,
	combout => \dp|alu_dp|Add3~16_combout\,
	cout => \dp|alu_dp|Add3~17\);

-- Location: LCCOMB_X110_Y36_N18
\dp|alu_dp|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~18_combout\ = (\dp|MuxB|Selector6~8_combout\ & ((\dp|MuxA|Selector6~6_combout\ & (!\dp|alu_dp|Add3~17\)) # (!\dp|MuxA|Selector6~6_combout\ & ((\dp|alu_dp|Add3~17\) # (GND))))) # (!\dp|MuxB|Selector6~8_combout\ & 
-- ((\dp|MuxA|Selector6~6_combout\ & (\dp|alu_dp|Add3~17\ & VCC)) # (!\dp|MuxA|Selector6~6_combout\ & (!\dp|alu_dp|Add3~17\))))
-- \dp|alu_dp|Add3~19\ = CARRY((\dp|MuxB|Selector6~8_combout\ & ((!\dp|alu_dp|Add3~17\) # (!\dp|MuxA|Selector6~6_combout\))) # (!\dp|MuxB|Selector6~8_combout\ & (!\dp|MuxA|Selector6~6_combout\ & !\dp|alu_dp|Add3~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector6~8_combout\,
	datab => \dp|MuxA|Selector6~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add3~17\,
	combout => \dp|alu_dp|Add3~18_combout\,
	cout => \dp|alu_dp|Add3~19\);

-- Location: LCCOMB_X111_Y36_N14
\dp|alu_dp|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~14_combout\ = (\dp|alu_dp|Add3~14_combout\ & (\dp|alu_dp|Add4~13\ & VCC)) # (!\dp|alu_dp|Add3~14_combout\ & (!\dp|alu_dp|Add4~13\))
-- \dp|alu_dp|Add4~15\ = CARRY((!\dp|alu_dp|Add3~14_combout\ & !\dp|alu_dp|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~14_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~13\,
	combout => \dp|alu_dp|Add4~14_combout\,
	cout => \dp|alu_dp|Add4~15\);

-- Location: LCCOMB_X111_Y36_N16
\dp|alu_dp|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~16_combout\ = (\dp|alu_dp|Add3~16_combout\ & ((GND) # (!\dp|alu_dp|Add4~15\))) # (!\dp|alu_dp|Add3~16_combout\ & (\dp|alu_dp|Add4~15\ $ (GND)))
-- \dp|alu_dp|Add4~17\ = CARRY((\dp|alu_dp|Add3~16_combout\) # (!\dp|alu_dp|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~16_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~15\,
	combout => \dp|alu_dp|Add4~16_combout\,
	cout => \dp|alu_dp|Add4~17\);

-- Location: LCCOMB_X111_Y36_N18
\dp|alu_dp|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~18_combout\ = (\dp|alu_dp|Add3~18_combout\ & (\dp|alu_dp|Add4~17\ & VCC)) # (!\dp|alu_dp|Add3~18_combout\ & (!\dp|alu_dp|Add4~17\))
-- \dp|alu_dp|Add4~19\ = CARRY((!\dp|alu_dp|Add3~18_combout\ & !\dp|alu_dp|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add3~18_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~17\,
	combout => \dp|alu_dp|Add4~18_combout\,
	cout => \dp|alu_dp|Add4~19\);

-- Location: LCCOMB_X111_Y36_N20
\dp|alu_dp|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~20_combout\ = (\dp|alu_dp|Add3~20_combout\ & ((GND) # (!\dp|alu_dp|Add4~19\))) # (!\dp|alu_dp|Add3~20_combout\ & (\dp|alu_dp|Add4~19\ $ (GND)))
-- \dp|alu_dp|Add4~21\ = CARRY((\dp|alu_dp|Add3~20_combout\) # (!\dp|alu_dp|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add3~20_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~19\,
	combout => \dp|alu_dp|Add4~20_combout\,
	cout => \dp|alu_dp|Add4~21\);

-- Location: LCCOMB_X111_Y36_N22
\dp|alu_dp|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~22_combout\ = (\dp|alu_dp|Add3~22_combout\ & (\dp|alu_dp|Add4~21\ & VCC)) # (!\dp|alu_dp|Add3~22_combout\ & (!\dp|alu_dp|Add4~21\))
-- \dp|alu_dp|Add4~23\ = CARRY((!\dp|alu_dp|Add3~22_combout\ & !\dp|alu_dp|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add3~22_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~21\,
	combout => \dp|alu_dp|Add4~22_combout\,
	cout => \dp|alu_dp|Add4~23\);

-- Location: LCCOMB_X111_Y36_N24
\dp|alu_dp|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~24_combout\ = (\dp|alu_dp|Add3~24_combout\ & ((GND) # (!\dp|alu_dp|Add4~23\))) # (!\dp|alu_dp|Add3~24_combout\ & (\dp|alu_dp|Add4~23\ $ (GND)))
-- \dp|alu_dp|Add4~25\ = CARRY((\dp|alu_dp|Add3~24_combout\) # (!\dp|alu_dp|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add3~24_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~23\,
	combout => \dp|alu_dp|Add4~24_combout\,
	cout => \dp|alu_dp|Add4~25\);

-- Location: LCCOMB_X111_Y36_N26
\dp|alu_dp|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~26_combout\ = (\dp|alu_dp|Add3~26_combout\ & (\dp|alu_dp|Add4~25\ & VCC)) # (!\dp|alu_dp|Add3~26_combout\ & (!\dp|alu_dp|Add4~25\))
-- \dp|alu_dp|Add4~27\ = CARRY((!\dp|alu_dp|Add3~26_combout\ & !\dp|alu_dp|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~26_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~25\,
	combout => \dp|alu_dp|Add4~26_combout\,
	cout => \dp|alu_dp|Add4~27\);

-- Location: LCCOMB_X111_Y36_N28
\dp|alu_dp|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~28_combout\ = (\dp|alu_dp|Add3~28_combout\ & ((GND) # (!\dp|alu_dp|Add4~27\))) # (!\dp|alu_dp|Add3~28_combout\ & (\dp|alu_dp|Add4~27\ $ (GND)))
-- \dp|alu_dp|Add4~29\ = CARRY((\dp|alu_dp|Add3~28_combout\) # (!\dp|alu_dp|Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add3~28_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add4~27\,
	combout => \dp|alu_dp|Add4~28_combout\,
	cout => \dp|alu_dp|Add4~29\);

-- Location: LCCOMB_X107_Y37_N14
\dp|alu_dp|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~3_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (\dp|alu_dp|Selector1~2_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector1~2_combout\ & (\dp|alu_dp|Selector1~1_combout\)) # (!\dp|alu_dp|Selector1~2_combout\ & 
-- ((\dp|alu_dp|Add4~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector1~2_combout\,
	datac => \dp|alu_dp|Selector1~1_combout\,
	datad => \dp|alu_dp|Add4~28_combout\,
	combout => \dp|alu_dp|Selector1~3_combout\);

-- Location: LCCOMB_X107_Y37_N10
\dp|a|bus[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[14]~8_combout\ = ((\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector1~3_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector1~8_combout\)))) # (!\dp|reg_load_decoder|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|reg_load_decoder|Decoder0~2_combout\,
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector1~3_combout\,
	datad => \dp|alu_dp|Selector1~8_combout\,
	combout => \dp|a|bus[14]~8_combout\);

-- Location: LCCOMB_X106_Y38_N22
\dp|a|bus[14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[14]~9_combout\ = ((\dp|from_SW|bus[14]~1_combout\ & (\dp|a|bus[14]~7_combout\ & \dp|a|bus[14]~8_combout\))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \dp|from_SW|bus[14]~1_combout\,
	datac => \dp|a|bus[14]~7_combout\,
	datad => \dp|a|bus[14]~8_combout\,
	combout => \dp|a|bus[14]~9_combout\);

-- Location: FF_X106_Y38_N23
\dp|memDataReg|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[14]~9_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(14));

-- Location: LCCOMB_X107_Y40_N6
\mem|dmem|mem_rtl_0_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem_rtl_0_bypass[31]~feeder_combout\ = \dp|c|bus[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|c|bus[14]~47_combout\,
	combout => \mem|dmem|mem_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X107_Y40_N7
\mem|dmem|mem_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(31));

-- Location: LCCOMB_X106_Y39_N20
\mem|dmem|data[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[14]~6_combout\ = ((\mem|dmem|mem~22_combout\ & ((\mem|dmem|mem_rtl_0_bypass\(31)))) # (!\mem|dmem|mem~22_combout\ & (\mem|dmem|data[14]~5_combout\))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|data[14]~5_combout\,
	datab => \mem|dmem|mem~22_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(31),
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[14]~6_combout\);

-- Location: LCCOMB_X106_Y39_N18
\dp|c|bus[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[14]~6_combout\ = (\mem|dmem|data[14]~6_combout\ & ((\dp|memDataReg|out\(14)) # (!\cp|WideOr26~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr26~6_combout\,
	datac => \dp|memDataReg|out\(14),
	datad => \mem|dmem|data[14]~6_combout\,
	combout => \dp|c|bus[14]~6_combout\);

-- Location: LCCOMB_X106_Y39_N4
\dp|c|bus[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[14]~47_combout\ = ((\dp|c|bus[14]~7_combout\ & \dp|c|bus[14]~6_combout\)) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[14]~7_combout\,
	datac => \dp|c|bus[12]~0_combout\,
	datad => \dp|c|bus[14]~6_combout\,
	combout => \dp|c|bus[14]~47_combout\);

-- Location: LCCOMB_X114_Y39_N14
\mem|dmem|mem~14feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~14feeder_combout\ = \dp|c|bus[13]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|c|bus[13]~46_combout\,
	combout => \mem|dmem|mem~14feeder_combout\);

-- Location: FF_X114_Y39_N15
\mem|dmem|mem~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem~14feeder_combout\,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~14_q\);

-- Location: LCCOMB_X106_Y39_N6
\mem|dmem|data[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[13]~3_combout\ = (\mem|dmem|mem~0_q\ & (\mem|dmem|mem_rtl_0|auto_generated|ram_block1a13\)) # (!\mem|dmem|mem~0_q\ & ((\mem|dmem|mem~14_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a13\,
	datad => \mem|dmem|mem~14_q\,
	combout => \mem|dmem|data[13]~3_combout\);

-- Location: LCCOMB_X106_Y39_N8
\mem|dmem|data[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[13]~4_combout\ = (\mem|dmem|mem~22_combout\ & (\mem|dmem|mem_rtl_0_bypass\(30))) # (!\mem|dmem|mem~22_combout\ & ((\mem|dmem|data[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|dmem|mem~22_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(30),
	datad => \mem|dmem|data[13]~3_combout\,
	combout => \mem|dmem|data[13]~4_combout\);

-- Location: LCCOMB_X106_Y39_N0
\dp|c|bus[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[13]~4_combout\ = (\dp|memDataReg|out\(13) & (((\mem|dmem|data[13]~4_combout\) # (!\mem|dmem|data~1_combout\)))) # (!\dp|memDataReg|out\(13) & (!\cp|WideOr26~6_combout\ & ((\mem|dmem|data[13]~4_combout\) # (!\mem|dmem|data~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(13),
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|dmem|data[13]~4_combout\,
	datad => \mem|dmem|data~1_combout\,
	combout => \dp|c|bus[13]~4_combout\);

-- Location: LCCOMB_X106_Y40_N20
\dp|c|bus[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[13]~46_combout\ = ((\dp|c|bus[13]~5_combout\ & \dp|c|bus[13]~4_combout\)) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[13]~5_combout\,
	datac => \dp|c|bus[12]~0_combout\,
	datad => \dp|c|bus[13]~4_combout\,
	combout => \dp|c|bus[13]~46_combout\);

-- Location: LCCOMB_X113_Y40_N30
\mem|pmem|mem~0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~0feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem~0feeder_combout\);

-- Location: FF_X113_Y40_N31
\mem|pmem|mem~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem~0feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~0_q\);

-- Location: LCCOMB_X114_Y41_N0
\mem|pmem|data[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[12]~1_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a12\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~13_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~13_q\,
	datac => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a12\,
	datad => \mem|pmem|mem~0_q\,
	combout => \mem|pmem|data[12]~1_combout\);

-- Location: LCCOMB_X114_Y41_N22
\mem|pmem|data[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[12]~2_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(41))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(42) & ((\mem|pmem|data[12]~1_combout\))) # (!\mem|pmem|mem_rtl_0_bypass\(42) & 
-- (\mem|pmem|mem_rtl_0_bypass\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~22_combout\,
	datab => \mem|pmem|mem_rtl_0_bypass\(42),
	datac => \mem|pmem|mem_rtl_0_bypass\(41),
	datad => \mem|pmem|data[12]~1_combout\,
	combout => \mem|pmem|data[12]~2_combout\);

-- Location: LCCOMB_X107_Y41_N2
\dp|c|bus[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[12]~2_combout\ = (\dp|memDataReg|out\(12) & (((\mem|pmem|data~0_combout\ & !\mem|pmem|data[12]~2_combout\)))) # (!\dp|memDataReg|out\(12) & ((\cp|WideOr26~6_combout\) # ((\mem|pmem|data~0_combout\ & !\mem|pmem|data[12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(12),
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|pmem|data~0_combout\,
	datad => \mem|pmem|data[12]~2_combout\,
	combout => \dp|c|bus[12]~2_combout\);

-- Location: LCCOMB_X107_Y41_N0
\dp|c|bus[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[12]~3_combout\ = ((!\dp|c|bus[12]~1_combout\ & (\mem|dmem|data[12]~2_combout\ & !\dp|c|bus[12]~2_combout\))) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[12]~1_combout\,
	datab => \dp|c|bus[12]~0_combout\,
	datac => \mem|dmem|data[12]~2_combout\,
	datad => \dp|c|bus[12]~2_combout\,
	combout => \dp|c|bus[12]~3_combout\);

-- Location: LCCOMB_X113_Y37_N8
\dp|a|bus[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[12]~2_combout\ = (\cp|WideOr24~13_combout\ & (((!\SW[12]~input_o\ & \dp|drive_SW_L~5_combout\)) # (!\dp|c|bus[12]~3_combout\))) # (!\cp|WideOr24~13_combout\ & (!\SW[12]~input_o\ & ((\dp|drive_SW_L~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr24~13_combout\,
	datab => \SW[12]~input_o\,
	datac => \dp|c|bus[12]~3_combout\,
	datad => \dp|drive_SW_L~5_combout\,
	combout => \dp|a|bus[12]~2_combout\);

-- Location: LCCOMB_X112_Y37_N22
\dp|alu_dp|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector14~2_combout\ = (!\cp|currState\(9) & (\cp|WideOr7~16_combout\ & \cp|WideOr1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \cp|WideOr7~16_combout\,
	datad => \cp|WideOr1~2_combout\,
	combout => \dp|alu_dp|Selector14~2_combout\);

-- Location: LCCOMB_X112_Y36_N0
\dp|alu_dp|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector3~1_combout\ = ((\dp|alu_dp|Selector14~2_combout\ & \dp|alu_dp|Add0~24_combout\)) # (!\dp|alu_dp|Selector3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector3~0_combout\,
	datab => \dp|alu_dp|Selector14~2_combout\,
	datad => \dp|alu_dp|Add0~24_combout\,
	combout => \dp|alu_dp|Selector3~1_combout\);

-- Location: LCCOMB_X112_Y36_N22
\dp|alu_dp|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector3~2_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|MuxA|Selector4~6_combout\) # ((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & (((\dp|alu_dp|Selector0~12_combout\ & 
-- \dp|alu_dp|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector4~6_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector3~1_combout\,
	combout => \dp|alu_dp|Selector3~2_combout\);

-- Location: LCCOMB_X112_Y36_N8
\dp|alu_dp|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector3~3_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector3~2_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector3~2_combout\ & (\dp|alu_dp|Add3~24_combout\)) # (!\dp|alu_dp|Selector3~2_combout\ & 
-- ((\dp|alu_dp|Add4~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~12_combout\,
	datab => \dp|alu_dp|Add3~24_combout\,
	datac => \dp|alu_dp|Selector3~2_combout\,
	datad => \dp|alu_dp|Add4~24_combout\,
	combout => \dp|alu_dp|Selector3~3_combout\);

-- Location: LCCOMB_X107_Y35_N12
\dp|rfile|reg5|out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[12]~feeder_combout\ = \dp|alu_dp|Selector3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector3~8_combout\,
	combout => \dp|rfile|reg5|out[12]~feeder_combout\);

-- Location: FF_X107_Y35_N13
\dp|rfile|reg5|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[12]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(12));

-- Location: FF_X112_Y35_N13
\dp|rfile|reg6|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector3~8_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(12));

-- Location: LCCOMB_X113_Y35_N24
\dp|MuxB|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector3~2_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg6|out\(12)))) # (!\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg4|out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(12),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg6|out\(12),
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector3~2_combout\);

-- Location: LCCOMB_X113_Y35_N10
\dp|MuxB|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector3~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector3~2_combout\ & (\dp|rfile|reg7|out\(12))) # (!\dp|MuxB|Selector3~2_combout\ & ((\dp|rfile|reg5|out\(12)))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(12),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg5|out\(12),
	datad => \dp|MuxB|Selector3~2_combout\,
	combout => \dp|MuxB|Selector3~3_combout\);

-- Location: FF_X109_Y34_N5
\dp|spReg|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector3~8_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(12));

-- Location: LCCOMB_X114_Y36_N0
\dp|rfile|reg2|out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[12]~feeder_combout\ = \dp|alu_dp|Selector3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector3~8_combout\,
	combout => \dp|rfile|reg2|out[12]~feeder_combout\);

-- Location: FF_X114_Y36_N1
\dp|rfile|reg2|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[12]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(12));

-- Location: FF_X108_Y37_N31
\dp|rfile|reg3|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector3~8_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(12));

-- Location: FF_X106_Y37_N1
\dp|rfile|reg0|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector3~8_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(12));

-- Location: LCCOMB_X106_Y37_N22
\dp|MuxB|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector3~4_combout\ = (\dp|regSelB[1]~1_combout\ & (((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg1|out\(12))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg0|out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(12),
	datab => \dp|rfile|reg0|out\(12),
	datac => \dp|regSelB[1]~1_combout\,
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector3~4_combout\);

-- Location: LCCOMB_X108_Y37_N30
\dp|MuxB|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector3~5_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector3~4_combout\ & ((\dp|rfile|reg3|out\(12)))) # (!\dp|MuxB|Selector3~4_combout\ & (\dp|rfile|reg2|out\(12))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg2|out\(12),
	datac => \dp|rfile|reg3|out\(12),
	datad => \dp|MuxB|Selector3~4_combout\,
	combout => \dp|MuxB|Selector3~5_combout\);

-- Location: LCCOMB_X109_Y34_N4
\dp|MuxB|Selector3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector3~6_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector7~3_combout\) # ((\dp|spReg|out\(12))))) # (!\dp|MuxB|Selector7~4_combout\ & (!\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|MuxB|Selector7~3_combout\,
	datac => \dp|spReg|out\(12),
	datad => \dp|MuxB|Selector3~5_combout\,
	combout => \dp|MuxB|Selector3~6_combout\);

-- Location: LCCOMB_X110_Y33_N12
\dp|MuxB|Selector3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector3~7_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector3~6_combout\ & (\dp|pcReg|out\(12))) # (!\dp|MuxB|Selector3~6_combout\ & ((\dp|MuxB|Selector3~3_combout\))))) # (!\dp|MuxB|Selector7~3_combout\ & 
-- (((\dp|MuxB|Selector3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|pcReg|out\(12),
	datac => \dp|MuxB|Selector3~3_combout\,
	datad => \dp|MuxB|Selector3~6_combout\,
	combout => \dp|MuxB|Selector3~7_combout\);

-- Location: LCCOMB_X110_Y33_N28
\dp|MuxB|Selector3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector3~8_combout\ = (\cp|Equal4~22_combout\ & ((\cp|WideOr14~2_combout\ & (\dp|memDataReg|out\(12))) # (!\cp|WideOr14~2_combout\ & ((\dp|MuxB|Selector3~7_combout\))))) # (!\cp|Equal4~22_combout\ & (((\dp|MuxB|Selector3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~22_combout\,
	datab => \cp|WideOr14~2_combout\,
	datac => \dp|memDataReg|out\(12),
	datad => \dp|MuxB|Selector3~7_combout\,
	combout => \dp|MuxB|Selector3~8_combout\);

-- Location: FF_X109_Y34_N21
\dp|spReg|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector8~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(7));

-- Location: FF_X109_Y35_N13
\dp|rfile|reg4|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector8~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(7));

-- Location: LCCOMB_X109_Y35_N12
\dp|MuxB|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector8~2_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg6|out\(7)) # ((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & (((\dp|rfile|reg4|out\(7) & !\dp|regSelB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg6|out\(7),
	datac => \dp|rfile|reg4|out\(7),
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector8~2_combout\);

-- Location: LCCOMB_X108_Y34_N14
\dp|MuxB|Selector8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector8~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector8~2_combout\ & (\dp|rfile|reg7|out\(7))) # (!\dp|MuxB|Selector8~2_combout\ & ((\dp|rfile|reg5|out\(7)))))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|MuxB|Selector8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(7),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg5|out\(7),
	datad => \dp|MuxB|Selector8~2_combout\,
	combout => \dp|MuxB|Selector8~3_combout\);

-- Location: LCCOMB_X107_Y36_N20
\dp|rfile|reg2|out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[7]~feeder_combout\ = \dp|alu_dp|Selector8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector8~9_combout\,
	combout => \dp|rfile|reg2|out[7]~feeder_combout\);

-- Location: FF_X107_Y36_N21
\dp|rfile|reg2|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[7]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(7));

-- Location: FF_X111_Y34_N21
\dp|rfile|reg0|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector8~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(7));

-- Location: LCCOMB_X111_Y34_N20
\dp|MuxB|Selector8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector8~4_combout\ = (\dp|regSelB[1]~1_combout\ & (((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg1|out\(7))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg0|out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(7),
	datab => \dp|regSelB[1]~1_combout\,
	datac => \dp|rfile|reg0|out\(7),
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector8~4_combout\);

-- Location: LCCOMB_X108_Y34_N16
\dp|MuxB|Selector8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector8~5_combout\ = (\dp|MuxB|Selector8~4_combout\ & ((\dp|rfile|reg3|out\(7)) # ((!\dp|regSelB[1]~1_combout\)))) # (!\dp|MuxB|Selector8~4_combout\ & (((\dp|rfile|reg2|out\(7) & \dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg3|out\(7),
	datab => \dp|rfile|reg2|out\(7),
	datac => \dp|MuxB|Selector8~4_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector8~5_combout\);

-- Location: LCCOMB_X108_Y34_N22
\dp|MuxB|Selector8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector8~6_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector7~4_combout\) # ((\dp|MuxB|Selector8~3_combout\)))) # (!\dp|MuxB|Selector7~3_combout\ & (!\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|MuxB|Selector7~4_combout\,
	datac => \dp|MuxB|Selector8~3_combout\,
	datad => \dp|MuxB|Selector8~5_combout\,
	combout => \dp|MuxB|Selector8~6_combout\);

-- Location: LCCOMB_X109_Y34_N20
\dp|MuxB|Selector8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector8~7_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector8~6_combout\ & (\dp|pcReg|out\(7))) # (!\dp|MuxB|Selector8~6_combout\ & ((\dp|spReg|out\(7)))))) # (!\dp|MuxB|Selector7~4_combout\ & (((\dp|MuxB|Selector8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|pcReg|out\(7),
	datac => \dp|spReg|out\(7),
	datad => \dp|MuxB|Selector8~6_combout\,
	combout => \dp|MuxB|Selector8~7_combout\);

-- Location: LCCOMB_X109_Y34_N16
\dp|MuxB|Selector8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector8~8_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(7))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector8~7_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(7),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector8~7_combout\,
	combout => \dp|MuxB|Selector8~8_combout\);

-- Location: LCCOMB_X109_Y37_N0
\dp|alu_dp|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~16_combout\ = ((\dp|MuxB|Selector7~12_combout\ $ (\dp|MuxA|Selector7~6_combout\ $ (!\dp|alu_dp|Add1~15\)))) # (GND)
-- \dp|alu_dp|Add1~17\ = CARRY((\dp|MuxB|Selector7~12_combout\ & ((\dp|MuxA|Selector7~6_combout\) # (!\dp|alu_dp|Add1~15\))) # (!\dp|MuxB|Selector7~12_combout\ & (\dp|MuxA|Selector7~6_combout\ & !\dp|alu_dp|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~12_combout\,
	datab => \dp|MuxA|Selector7~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~15\,
	combout => \dp|alu_dp|Add1~16_combout\,
	cout => \dp|alu_dp|Add1~17\);

-- Location: LCCOMB_X109_Y37_N2
\dp|alu_dp|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~18_combout\ = (\dp|MuxB|Selector6~8_combout\ & ((\dp|MuxA|Selector6~6_combout\ & (\dp|alu_dp|Add1~17\ & VCC)) # (!\dp|MuxA|Selector6~6_combout\ & (!\dp|alu_dp|Add1~17\)))) # (!\dp|MuxB|Selector6~8_combout\ & ((\dp|MuxA|Selector6~6_combout\ 
-- & (!\dp|alu_dp|Add1~17\)) # (!\dp|MuxA|Selector6~6_combout\ & ((\dp|alu_dp|Add1~17\) # (GND)))))
-- \dp|alu_dp|Add1~19\ = CARRY((\dp|MuxB|Selector6~8_combout\ & (!\dp|MuxA|Selector6~6_combout\ & !\dp|alu_dp|Add1~17\)) # (!\dp|MuxB|Selector6~8_combout\ & ((!\dp|alu_dp|Add1~17\) # (!\dp|MuxA|Selector6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector6~8_combout\,
	datab => \dp|MuxA|Selector6~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~17\,
	combout => \dp|alu_dp|Add1~18_combout\,
	cout => \dp|alu_dp|Add1~19\);

-- Location: LCCOMB_X109_Y37_N4
\dp|alu_dp|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~20_combout\ = ((\dp|MuxB|Selector5~8_combout\ $ (\dp|MuxA|Selector5~6_combout\ $ (!\dp|alu_dp|Add1~19\)))) # (GND)
-- \dp|alu_dp|Add1~21\ = CARRY((\dp|MuxB|Selector5~8_combout\ & ((\dp|MuxA|Selector5~6_combout\) # (!\dp|alu_dp|Add1~19\))) # (!\dp|MuxB|Selector5~8_combout\ & (\dp|MuxA|Selector5~6_combout\ & !\dp|alu_dp|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector5~8_combout\,
	datab => \dp|MuxA|Selector5~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~19\,
	combout => \dp|alu_dp|Add1~20_combout\,
	cout => \dp|alu_dp|Add1~21\);

-- Location: LCCOMB_X109_Y37_N6
\dp|alu_dp|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~22_combout\ = (\dp|MuxA|Selector4~6_combout\ & ((\dp|MuxB|Selector4~8_combout\ & (\dp|alu_dp|Add1~21\ & VCC)) # (!\dp|MuxB|Selector4~8_combout\ & (!\dp|alu_dp|Add1~21\)))) # (!\dp|MuxA|Selector4~6_combout\ & ((\dp|MuxB|Selector4~8_combout\ 
-- & (!\dp|alu_dp|Add1~21\)) # (!\dp|MuxB|Selector4~8_combout\ & ((\dp|alu_dp|Add1~21\) # (GND)))))
-- \dp|alu_dp|Add1~23\ = CARRY((\dp|MuxA|Selector4~6_combout\ & (!\dp|MuxB|Selector4~8_combout\ & !\dp|alu_dp|Add1~21\)) # (!\dp|MuxA|Selector4~6_combout\ & ((!\dp|alu_dp|Add1~21\) # (!\dp|MuxB|Selector4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector4~6_combout\,
	datab => \dp|MuxB|Selector4~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~21\,
	combout => \dp|alu_dp|Add1~22_combout\,
	cout => \dp|alu_dp|Add1~23\);

-- Location: LCCOMB_X109_Y37_N8
\dp|alu_dp|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~24_combout\ = ((\dp|MuxB|Selector3~8_combout\ $ (\dp|MuxA|Selector3~6_combout\ $ (!\dp|alu_dp|Add1~23\)))) # (GND)
-- \dp|alu_dp|Add1~25\ = CARRY((\dp|MuxB|Selector3~8_combout\ & ((\dp|MuxA|Selector3~6_combout\) # (!\dp|alu_dp|Add1~23\))) # (!\dp|MuxB|Selector3~8_combout\ & (\dp|MuxA|Selector3~6_combout\ & !\dp|alu_dp|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector3~8_combout\,
	datab => \dp|MuxA|Selector3~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~23\,
	combout => \dp|alu_dp|Add1~24_combout\,
	cout => \dp|alu_dp|Add1~25\);

-- Location: LCCOMB_X108_Y38_N30
\dp|alu_dp|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~14_combout\ = (\dp|alu_dp|Add1~14_combout\ & (!\dp|alu_dp|Add2~13\)) # (!\dp|alu_dp|Add1~14_combout\ & ((\dp|alu_dp|Add2~13\) # (GND)))
-- \dp|alu_dp|Add2~15\ = CARRY((!\dp|alu_dp|Add2~13\) # (!\dp|alu_dp|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add1~14_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~13\,
	combout => \dp|alu_dp|Add2~14_combout\,
	cout => \dp|alu_dp|Add2~15\);

-- Location: LCCOMB_X108_Y37_N0
\dp|alu_dp|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~16_combout\ = (\dp|alu_dp|Add1~16_combout\ & (\dp|alu_dp|Add2~15\ $ (GND))) # (!\dp|alu_dp|Add1~16_combout\ & (!\dp|alu_dp|Add2~15\ & VCC))
-- \dp|alu_dp|Add2~17\ = CARRY((\dp|alu_dp|Add1~16_combout\ & !\dp|alu_dp|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~16_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~15\,
	combout => \dp|alu_dp|Add2~16_combout\,
	cout => \dp|alu_dp|Add2~17\);

-- Location: LCCOMB_X108_Y37_N2
\dp|alu_dp|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~18_combout\ = (\dp|alu_dp|Add1~18_combout\ & (!\dp|alu_dp|Add2~17\)) # (!\dp|alu_dp|Add1~18_combout\ & ((\dp|alu_dp|Add2~17\) # (GND)))
-- \dp|alu_dp|Add2~19\ = CARRY((!\dp|alu_dp|Add2~17\) # (!\dp|alu_dp|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add1~18_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~17\,
	combout => \dp|alu_dp|Add2~18_combout\,
	cout => \dp|alu_dp|Add2~19\);

-- Location: LCCOMB_X108_Y37_N4
\dp|alu_dp|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~20_combout\ = (\dp|alu_dp|Add1~20_combout\ & (\dp|alu_dp|Add2~19\ $ (GND))) # (!\dp|alu_dp|Add1~20_combout\ & (!\dp|alu_dp|Add2~19\ & VCC))
-- \dp|alu_dp|Add2~21\ = CARRY((\dp|alu_dp|Add1~20_combout\ & !\dp|alu_dp|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add1~20_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~19\,
	combout => \dp|alu_dp|Add2~20_combout\,
	cout => \dp|alu_dp|Add2~21\);

-- Location: LCCOMB_X108_Y37_N6
\dp|alu_dp|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~22_combout\ = (\dp|alu_dp|Add1~22_combout\ & (!\dp|alu_dp|Add2~21\)) # (!\dp|alu_dp|Add1~22_combout\ & ((\dp|alu_dp|Add2~21\) # (GND)))
-- \dp|alu_dp|Add2~23\ = CARRY((!\dp|alu_dp|Add2~21\) # (!\dp|alu_dp|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add1~22_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~21\,
	combout => \dp|alu_dp|Add2~22_combout\,
	cout => \dp|alu_dp|Add2~23\);

-- Location: LCCOMB_X108_Y37_N8
\dp|alu_dp|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~24_combout\ = (\dp|alu_dp|Add1~24_combout\ & (\dp|alu_dp|Add2~23\ $ (GND))) # (!\dp|alu_dp|Add1~24_combout\ & (!\dp|alu_dp|Add2~23\ & VCC))
-- \dp|alu_dp|Add2~25\ = CARRY((\dp|alu_dp|Add1~24_combout\ & !\dp|alu_dp|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~24_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~23\,
	combout => \dp|alu_dp|Add2~24_combout\,
	cout => \dp|alu_dp|Add2~25\);

-- Location: LCCOMB_X112_Y36_N28
\dp|alu_dp|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector3~5_combout\ = (\dp|alu_dp|Selector3~4_combout\ & (((\dp|alu_dp|Add2~24_combout\)) # (!\cp|WideOr1~2_combout\))) # (!\dp|alu_dp|Selector3~4_combout\ & (\cp|WideOr1~2_combout\ & (\dp|alu_dp|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector3~4_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Add1~24_combout\,
	datad => \dp|alu_dp|Add2~24_combout\,
	combout => \dp|alu_dp|Selector3~5_combout\);

-- Location: LCCOMB_X112_Y36_N2
\dp|alu_dp|Selector3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector3~6_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector3~5_combout\))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add6~24_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector3~5_combout\,
	combout => \dp|alu_dp|Selector3~6_combout\);

-- Location: LCCOMB_X112_Y36_N20
\dp|alu_dp|Selector3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector3~7_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector3~6_combout\ & ((\dp|MuxB|Selector3~8_combout\))) # (!\dp|alu_dp|Selector3~6_combout\ & (\dp|MuxA|Selector2~6_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (((\dp|alu_dp|Selector3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector2~6_combout\,
	datab => \dp|MuxB|Selector3~8_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector3~6_combout\,
	combout => \dp|alu_dp|Selector3~7_combout\);

-- Location: LCCOMB_X112_Y36_N14
\dp|a|bus[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[12]~1_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector3~3_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector3~3_combout\,
	datad => \dp|alu_dp|Selector3~7_combout\,
	combout => \dp|a|bus[12]~1_combout\);

-- Location: LCCOMB_X113_Y37_N20
\dp|a|bus[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[12]~3_combout\ = ((!\dp|a|bus[12]~2_combout\ & ((\dp|a|bus[12]~1_combout\) # (!\dp|reg_load_decoder|Decoder0~2_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \dp|reg_load_decoder|Decoder0~2_combout\,
	datac => \dp|a|bus[12]~2_combout\,
	datad => \dp|a|bus[12]~1_combout\,
	combout => \dp|a|bus[12]~3_combout\);

-- Location: FF_X113_Y37_N21
\dp|memDataReg|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[12]~3_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(12));

-- Location: LCCOMB_X113_Y35_N26
\dp|rfile|reg7|out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[12]~feeder_combout\ = \dp|alu_dp|Selector3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector3~8_combout\,
	combout => \dp|rfile|reg7|out[12]~feeder_combout\);

-- Location: FF_X113_Y35_N27
\dp|rfile|reg7|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[12]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(12));

-- Location: LCCOMB_X112_Y35_N12
\dp|MuxA|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector3~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(12)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(12),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg6|out\(12),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector3~0_combout\);

-- Location: LCCOMB_X108_Y35_N4
\dp|MuxA|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector3~1_combout\ = (\dp|MuxA|Selector3~0_combout\ & (((\dp|rfile|reg7|out\(12)) # (!\dp|regSelA[0]~1_combout\)))) # (!\dp|MuxA|Selector3~0_combout\ & (\dp|rfile|reg5|out\(12) & ((\dp|regSelA[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg5|out\(12),
	datab => \dp|rfile|reg7|out\(12),
	datac => \dp|MuxA|Selector3~0_combout\,
	datad => \dp|regSelA[0]~1_combout\,
	combout => \dp|MuxA|Selector3~1_combout\);

-- Location: LCCOMB_X106_Y37_N12
\dp|MuxA|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector3~2_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg1|out\(12)) # ((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & (((\dp|rfile|reg0|out\(12) & !\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(12),
	datab => \dp|rfile|reg0|out\(12),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector3~2_combout\);

-- Location: LCCOMB_X114_Y36_N8
\dp|MuxA|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector3~3_combout\ = (\dp|MuxA|Selector3~2_combout\ & (((\dp|rfile|reg3|out\(12)) # (!\dp|regSelA[1]~2_combout\)))) # (!\dp|MuxA|Selector3~2_combout\ & (\dp|rfile|reg2|out\(12) & ((\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(12),
	datab => \dp|rfile|reg3|out\(12),
	datac => \dp|MuxA|Selector3~2_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector3~3_combout\);

-- Location: LCCOMB_X110_Y33_N0
\dp|MuxA|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector3~4_combout\ = (\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector1~0_combout\) # ((\dp|pcReg|out\(12))))) # (!\dp|MuxA|Selector1~1_combout\ & (!\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~1_combout\,
	datab => \dp|MuxA|Selector1~0_combout\,
	datac => \dp|pcReg|out\(12),
	datad => \dp|MuxA|Selector3~3_combout\,
	combout => \dp|MuxA|Selector3~4_combout\);

-- Location: LCCOMB_X110_Y33_N16
\dp|MuxA|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector3~5_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector3~4_combout\ & (\dp|spReg|out\(12))) # (!\dp|MuxA|Selector3~4_combout\ & ((\dp|MuxA|Selector3~1_combout\))))) # (!\dp|MuxA|Selector1~0_combout\ & 
-- (((\dp|MuxA|Selector3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|spReg|out\(12),
	datab => \dp|MuxA|Selector1~0_combout\,
	datac => \dp|MuxA|Selector3~1_combout\,
	datad => \dp|MuxA|Selector3~4_combout\,
	combout => \dp|MuxA|Selector3~5_combout\);

-- Location: LCCOMB_X110_Y33_N14
\dp|MuxA|Selector3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector3~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector3~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~2_combout\,
	datab => \dp|memDataReg|out\(12),
	datad => \dp|MuxA|Selector3~5_combout\,
	combout => \dp|MuxA|Selector3~6_combout\);

-- Location: LCCOMB_X111_Y37_N24
\dp|alu_dp|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector4~5_combout\ = (\cp|WideOr1~2_combout\ & (((\cp|WideOr7~17_combout\)))) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxA|Selector4~6_combout\ & ((!\cp|WideOr7~17_combout\) # (!\dp|MuxB|Selector4~8_combout\))) # (!\dp|MuxA|Selector4~6_combout\ & 
-- (\dp|MuxB|Selector4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|MuxA|Selector4~6_combout\,
	datac => \dp|MuxB|Selector4~8_combout\,
	datad => \cp|WideOr7~17_combout\,
	combout => \dp|alu_dp|Selector4~5_combout\);

-- Location: LCCOMB_X110_Y37_N24
\dp|alu_dp|Selector4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector4~6_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector4~5_combout\ & ((\dp|alu_dp|Add2~22_combout\))) # (!\dp|alu_dp|Selector4~5_combout\ & (\dp|alu_dp|Add1~22_combout\)))) # (!\cp|WideOr1~2_combout\ & 
-- (\dp|alu_dp|Selector4~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|alu_dp|Selector4~5_combout\,
	datac => \dp|alu_dp|Add1~22_combout\,
	datad => \dp|alu_dp|Add2~22_combout\,
	combout => \dp|alu_dp|Selector4~6_combout\);

-- Location: LCCOMB_X110_Y37_N18
\dp|alu_dp|Selector4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector4~7_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector4~6_combout\))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add6~22_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector4~6_combout\,
	combout => \dp|alu_dp|Selector4~7_combout\);

-- Location: LCCOMB_X110_Y37_N20
\dp|alu_dp|Selector4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector4~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector4~7_combout\ & (\dp|MuxB|Selector4~8_combout\)) # (!\dp|alu_dp|Selector4~7_combout\ & ((\dp|MuxA|Selector3~6_combout\))))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (((\dp|alu_dp|Selector4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxB|Selector4~8_combout\,
	datac => \dp|MuxA|Selector3~6_combout\,
	datad => \dp|alu_dp|Selector4~7_combout\,
	combout => \dp|alu_dp|Selector4~8_combout\);

-- Location: LCCOMB_X110_Y37_N30
\dp|a|bus[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[11]~20_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector4~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector4~4_combout\,
	datad => \dp|alu_dp|Selector4~8_combout\,
	combout => \dp|a|bus[11]~20_combout\);

-- Location: LCCOMB_X113_Y37_N28
\dp|a|bus[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[11]~22_combout\ = ((!\dp|a|bus[11]~21_combout\ & ((\dp|a|bus[11]~20_combout\) # (!\dp|reg_load_decoder|Decoder0~2_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \dp|reg_load_decoder|Decoder0~2_combout\,
	datac => \dp|a|bus[11]~21_combout\,
	datad => \dp|a|bus[11]~20_combout\,
	combout => \dp|a|bus[11]~22_combout\);

-- Location: FF_X113_Y37_N29
\dp|memDataReg|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[11]~22_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(11));

-- Location: LCCOMB_X109_Y40_N0
\dp|c|bus[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[11]~20_combout\ = (\mem|pmem|data[11]~16_combout\ & (!\dp|memDataReg|out\(11) & ((\cp|WideOr26~6_combout\)))) # (!\mem|pmem|data[11]~16_combout\ & ((\mem|pmem|data~0_combout\) # ((!\dp|memDataReg|out\(11) & \cp|WideOr26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data[11]~16_combout\,
	datab => \dp|memDataReg|out\(11),
	datac => \mem|pmem|data~0_combout\,
	datad => \cp|WideOr26~6_combout\,
	combout => \dp|c|bus[11]~20_combout\);

-- Location: LCCOMB_X114_Y39_N20
\mem|dmem|mem~12feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~12feeder_combout\ = \dp|c|bus[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|c|bus[11]~21_combout\,
	combout => \mem|dmem|mem~12feeder_combout\);

-- Location: FF_X114_Y39_N21
\mem|dmem|mem~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem~12feeder_combout\,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~12_q\);

-- Location: LCCOMB_X112_Y39_N24
\mem|dmem|data[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[11]~15_combout\ = (\mem|dmem|mem~0_q\ & (\mem|dmem|mem_rtl_0|auto_generated|ram_block1a11\)) # (!\mem|dmem|mem~0_q\ & ((\mem|dmem|mem~12_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a11\,
	datad => \mem|dmem|mem~12_q\,
	combout => \mem|dmem|data[11]~15_combout\);

-- Location: FF_X112_Y41_N1
\mem|dmem|mem_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[11]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(28));

-- Location: LCCOMB_X112_Y41_N0
\mem|dmem|data[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[11]~16_combout\ = ((\mem|dmem|mem~22_combout\ & ((\mem|dmem|mem_rtl_0_bypass\(28)))) # (!\mem|dmem|mem~22_combout\ & (\mem|dmem|data[11]~15_combout\))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datab => \mem|dmem|data[11]~15_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(28),
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[11]~16_combout\);

-- Location: LCCOMB_X112_Y41_N30
\dp|c|bus[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[11]~21_combout\ = ((!\dp|c|bus[11]~19_combout\ & (!\dp|c|bus[11]~20_combout\ & \mem|dmem|data[11]~16_combout\))) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[11]~19_combout\,
	datab => \dp|c|bus[11]~20_combout\,
	datac => \dp|c|bus[12]~0_combout\,
	datad => \mem|dmem|data[11]~16_combout\,
	combout => \dp|c|bus[11]~21_combout\);

-- Location: LCCOMB_X107_Y41_N10
\mem|smem|data[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[8]~8_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a8\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~9_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~9_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a8\,
	combout => \mem|smem|data[8]~8_combout\);

-- Location: LCCOMB_X107_Y41_N4
\dp|c|bus[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[8]~10_combout\ = (\mem|smem|data~0_combout\ & ((\mem|smem|mem~22_combout\ & (!\mem|smem|mem_rtl_0_bypass\(25))) # (!\mem|smem|mem~22_combout\ & ((!\mem|smem|data[8]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~22_combout\,
	datab => \mem|smem|data~0_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(25),
	datad => \mem|smem|data[8]~8_combout\,
	combout => \dp|c|bus[8]~10_combout\);

-- Location: LCCOMB_X113_Y40_N10
\mem|pmem|mem_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X113_Y40_N11
\mem|pmem|mem_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(34));

-- Location: FF_X112_Y40_N27
\mem|pmem|mem_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[8]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(33));

-- Location: FF_X108_Y40_N1
\mem|pmem|mem~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[8]~12_combout\,
	sload => VCC,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~9_q\);

-- Location: LCCOMB_X108_Y40_N0
\mem|pmem|data[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[8]~9_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a8\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~9_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~0_q\,
	datac => \mem|pmem|mem~9_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a8\,
	combout => \mem|pmem|data[8]~9_combout\);

-- Location: LCCOMB_X112_Y40_N26
\mem|pmem|data[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[8]~10_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(33))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(34) & ((\mem|pmem|data[8]~9_combout\))) # (!\mem|pmem|mem_rtl_0_bypass\(34) & 
-- (\mem|pmem|mem_rtl_0_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~22_combout\,
	datab => \mem|pmem|mem_rtl_0_bypass\(34),
	datac => \mem|pmem|mem_rtl_0_bypass\(33),
	datad => \mem|pmem|data[8]~9_combout\,
	combout => \mem|pmem|data[8]~10_combout\);

-- Location: LCCOMB_X107_Y40_N0
\dp|c|bus[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[8]~11_combout\ = (\dp|memDataReg|out\(8) & (((\mem|pmem|data~0_combout\ & !\mem|pmem|data[8]~10_combout\)))) # (!\dp|memDataReg|out\(8) & ((\cp|WideOr26~6_combout\) # ((\mem|pmem|data~0_combout\ & !\mem|pmem|data[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(8),
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|pmem|data~0_combout\,
	datad => \mem|pmem|data[8]~10_combout\,
	combout => \dp|c|bus[8]~11_combout\);

-- Location: LCCOMB_X107_Y41_N20
\dp|c|bus[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[8]~12_combout\ = ((\mem|dmem|data[8]~10_combout\ & (!\dp|c|bus[8]~10_combout\ & !\dp|c|bus[8]~11_combout\))) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|data[8]~10_combout\,
	datab => \dp|c|bus[12]~0_combout\,
	datac => \dp|c|bus[8]~10_combout\,
	datad => \dp|c|bus[8]~11_combout\,
	combout => \dp|c|bus[8]~12_combout\);

-- Location: FF_X111_Y41_N13
\mem|dmem|mem~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[7]~33_combout\,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~8_q\);

-- Location: LCCOMB_X111_Y41_N2
\mem|dmem|data[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[7]~23_combout\ = (\mem|dmem|mem~0_q\ & (\mem|dmem|mem_rtl_0|auto_generated|ram_block1a7\)) # (!\mem|dmem|mem~0_q\ & ((\mem|dmem|mem~8_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a7\,
	datad => \mem|dmem|mem~8_q\,
	combout => \mem|dmem|data[7]~23_combout\);

-- Location: FF_X111_Y41_N23
\mem|dmem|mem_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[7]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(24));

-- Location: LCCOMB_X111_Y41_N22
\mem|dmem|data[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[7]~24_combout\ = ((\mem|dmem|mem~22_combout\ & ((\mem|dmem|mem_rtl_0_bypass\(24)))) # (!\mem|dmem|mem~22_combout\ & (\mem|dmem|data[7]~23_combout\))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datab => \mem|dmem|data[7]~23_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(24),
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[7]~24_combout\);

-- Location: FF_X111_Y41_N29
\mem|smem|mem_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[7]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(24));

-- Location: LCCOMB_X111_Y41_N28
\dp|c|bus[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[7]~31_combout\ = (\mem|smem|data~0_combout\ & ((\mem|smem|mem~22_combout\ & ((!\mem|smem|mem_rtl_0_bypass\(24)))) # (!\mem|smem|mem~22_combout\ & (!\mem|smem|data[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|data[7]~17_combout\,
	datab => \mem|smem|mem~22_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(24),
	datad => \mem|smem|data~0_combout\,
	combout => \dp|c|bus[7]~31_combout\);

-- Location: LCCOMB_X111_Y41_N12
\dp|c|bus[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[7]~33_combout\ = ((!\dp|c|bus[7]~32_combout\ & (\mem|dmem|data[7]~24_combout\ & !\dp|c|bus[7]~31_combout\))) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[12]~0_combout\,
	datab => \dp|c|bus[7]~32_combout\,
	datac => \mem|dmem|data[7]~24_combout\,
	datad => \dp|c|bus[7]~31_combout\,
	combout => \dp|c|bus[7]~33_combout\);

-- Location: LCCOMB_X108_Y40_N10
\mem|smem|data[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[4]~12_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a4\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~5_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~5_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a4\,
	combout => \mem|smem|data[4]~12_combout\);

-- Location: LCCOMB_X107_Y40_N14
\dp|c|bus[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[4]~22_combout\ = (\mem|smem|data~0_combout\ & ((\mem|smem|mem~22_combout\ & (!\mem|smem|mem_rtl_0_bypass\(21))) # (!\mem|smem|mem~22_combout\ & ((!\mem|smem|data[4]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem_rtl_0_bypass\(21),
	datab => \mem|smem|mem~22_combout\,
	datac => \mem|smem|data[4]~12_combout\,
	datad => \mem|smem|data~0_combout\,
	combout => \dp|c|bus[4]~22_combout\);

-- Location: LCCOMB_X113_Y40_N26
\mem|dmem|mem_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem_rtl_0_bypass[21]~feeder_combout\ = \dp|c|bus[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|c|bus[4]~24_combout\,
	combout => \mem|dmem|mem_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X113_Y40_N27
\mem|dmem|mem_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(21));

-- Location: FF_X114_Y41_N13
\mem|dmem|mem~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[4]~24_combout\,
	sload => VCC,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~5_q\);

-- Location: LCCOMB_X114_Y41_N12
\mem|dmem|data[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[4]~17_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a4\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~5_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~5_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a4\,
	combout => \mem|dmem|data[4]~17_combout\);

-- Location: LCCOMB_X111_Y41_N20
\mem|dmem|data[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[4]~18_combout\ = ((\mem|dmem|mem~22_combout\ & (\mem|dmem|mem_rtl_0_bypass\(21))) # (!\mem|dmem|mem~22_combout\ & ((\mem|dmem|data[4]~17_combout\)))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datab => \mem|dmem|mem_rtl_0_bypass\(21),
	datac => \mem|dmem|data[4]~17_combout\,
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[4]~18_combout\);

-- Location: LCCOMB_X107_Y40_N30
\dp|c|bus[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[4]~24_combout\ = ((!\dp|c|bus[4]~23_combout\ & (!\dp|c|bus[4]~22_combout\ & \mem|dmem|data[4]~18_combout\))) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[4]~23_combout\,
	datab => \dp|c|bus[12]~0_combout\,
	datac => \dp|c|bus[4]~22_combout\,
	datad => \mem|dmem|data[4]~18_combout\,
	combout => \dp|c|bus[4]~24_combout\);

-- Location: LCCOMB_X112_Y39_N18
\mem|dmem|data[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[3]~31_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a3\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~4_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~4_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a3\,
	combout => \mem|dmem|data[3]~31_combout\);

-- Location: LCCOMB_X112_Y39_N20
\mem|dmem|data[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[3]~32_combout\ = (\mem|dmem|mem~22_combout\ & (\mem|dmem|mem_rtl_0_bypass\(20))) # (!\mem|dmem|mem~22_combout\ & ((\mem|dmem|data[3]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(20),
	datad => \mem|dmem|data[3]~31_combout\,
	combout => \mem|dmem|data[3]~32_combout\);

-- Location: LCCOMB_X112_Y39_N26
\dp|c|bus[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[3]~43_combout\ = (\dp|memDataReg|out\(3) & (((\mem|dmem|data[3]~32_combout\) # (!\mem|dmem|data~1_combout\)))) # (!\dp|memDataReg|out\(3) & (!\cp|WideOr26~6_combout\ & ((\mem|dmem|data[3]~32_combout\) # (!\mem|dmem|data~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(3),
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|dmem|data~1_combout\,
	datad => \mem|dmem|data[3]~32_combout\,
	combout => \dp|c|bus[3]~43_combout\);

-- Location: LCCOMB_X114_Y40_N18
\dp|c|bus[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[3]~45_combout\ = ((\dp|c|bus[3]~44_combout\ & \dp|c|bus[3]~43_combout\)) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[3]~44_combout\,
	datab => \dp|c|bus[12]~0_combout\,
	datac => \dp|c|bus[3]~43_combout\,
	combout => \dp|c|bus[3]~45_combout\);

-- Location: LCCOMB_X111_Y40_N18
\mem|dmem|data[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[2]~29_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a2\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~3_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~3_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a2\,
	combout => \mem|dmem|data[2]~29_combout\);

-- Location: LCCOMB_X111_Y40_N20
\mem|dmem|data[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[2]~30_combout\ = (\mem|dmem|mem~22_combout\ & (\mem|dmem|mem_rtl_0_bypass\(19))) # (!\mem|dmem|mem~22_combout\ & ((\mem|dmem|data[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(19),
	datad => \mem|dmem|data[2]~29_combout\,
	combout => \mem|dmem|data[2]~30_combout\);

-- Location: LCCOMB_X107_Y40_N22
\dp|c|bus[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[2]~40_combout\ = (\dp|memDataReg|out\(2) & (((\mem|dmem|data[2]~30_combout\) # (!\mem|dmem|data~1_combout\)))) # (!\dp|memDataReg|out\(2) & (!\cp|WideOr26~6_combout\ & ((\mem|dmem|data[2]~30_combout\) # (!\mem|dmem|data~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(2),
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|dmem|data[2]~30_combout\,
	datad => \mem|dmem|data~1_combout\,
	combout => \dp|c|bus[2]~40_combout\);

-- Location: LCCOMB_X110_Y40_N10
\mem|pmem|mem_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X110_Y40_N11
\mem|pmem|mem_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(22));

-- Location: FF_X106_Y40_N15
\mem|pmem|mem_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[2]~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(21));

-- Location: FF_X106_Y40_N5
\mem|pmem|mem~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[2]~42_combout\,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~3_q\);

-- Location: LCCOMB_X106_Y40_N10
\mem|pmem|data[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[2]~29_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a2\))) # (!\mem|pmem|mem~0_q\ & (\mem|pmem|mem~3_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~3_q\,
	datac => \mem|pmem|mem~0_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a2\,
	combout => \mem|pmem|data[2]~29_combout\);

-- Location: LCCOMB_X106_Y40_N14
\mem|pmem|data[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[2]~30_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(21))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(22) & ((\mem|pmem|data[2]~29_combout\))) # (!\mem|pmem|mem_rtl_0_bypass\(22) & 
-- (\mem|pmem|mem_rtl_0_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~22_combout\,
	datab => \mem|pmem|mem_rtl_0_bypass\(22),
	datac => \mem|pmem|mem_rtl_0_bypass\(21),
	datad => \mem|pmem|data[2]~29_combout\,
	combout => \mem|pmem|data[2]~30_combout\);

-- Location: LCCOMB_X114_Y39_N12
\mem|smem|mem_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[19]~feeder_combout\ = \dp|c|bus[2]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|c|bus[2]~42_combout\,
	combout => \mem|smem|mem_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X114_Y39_N13
\mem|smem|mem_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(19));

-- Location: FF_X108_Y40_N31
\mem|smem|mem~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[2]~42_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~3_q\);

-- Location: LCCOMB_X108_Y40_N30
\mem|smem|data[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[2]~21_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a2\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~3_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~3_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a2\,
	combout => \mem|smem|data[2]~21_combout\);

-- Location: LCCOMB_X107_Y39_N12
\mem|smem|data[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[2]~22_combout\ = (\mem|smem|mem~22_combout\ & (\mem|smem|mem_rtl_0_bypass\(19))) # (!\mem|smem|mem~22_combout\ & ((\mem|smem|data[2]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~22_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(19),
	datad => \mem|smem|data[2]~21_combout\,
	combout => \mem|smem|data[2]~22_combout\);

-- Location: LCCOMB_X106_Y40_N24
\dp|c|bus[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[2]~41_combout\ = (\mem|pmem|data~0_combout\ & (\mem|pmem|data[2]~30_combout\ & ((\mem|smem|data[2]~22_combout\) # (!\mem|smem|data~0_combout\)))) # (!\mem|pmem|data~0_combout\ & (((\mem|smem|data[2]~22_combout\) # (!\mem|smem|data~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data~0_combout\,
	datab => \mem|pmem|data[2]~30_combout\,
	datac => \mem|smem|data~0_combout\,
	datad => \mem|smem|data[2]~22_combout\,
	combout => \dp|c|bus[2]~41_combout\);

-- Location: LCCOMB_X106_Y40_N4
\dp|c|bus[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[2]~42_combout\ = ((\dp|c|bus[2]~40_combout\ & \dp|c|bus[2]~41_combout\)) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|c|bus[2]~40_combout\,
	datac => \dp|c|bus[12]~0_combout\,
	datad => \dp|c|bus[2]~41_combout\,
	combout => \dp|c|bus[2]~42_combout\);

-- Location: LCCOMB_X111_Y41_N24
\mem|dmem|data[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[1]~27_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a1\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~2_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~2_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a1\,
	combout => \mem|dmem|data[1]~27_combout\);

-- Location: FF_X111_Y41_N19
\mem|dmem|mem_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[1]~39_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(18));

-- Location: LCCOMB_X111_Y41_N18
\mem|dmem|data[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[1]~28_combout\ = ((\mem|dmem|mem~22_combout\ & ((\mem|dmem|mem_rtl_0_bypass\(18)))) # (!\mem|dmem|mem~22_combout\ & (\mem|dmem|data[1]~27_combout\))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datab => \mem|dmem|data[1]~27_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(18),
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[1]~28_combout\);

-- Location: LCCOMB_X111_Y41_N30
\dp|c|bus[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[1]~39_combout\ = ((!\dp|c|bus[1]~38_combout\ & (!\dp|c|bus[1]~37_combout\ & \mem|dmem|data[1]~28_combout\))) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[1]~38_combout\,
	datab => \dp|c|bus[1]~37_combout\,
	datac => \dp|c|bus[12]~0_combout\,
	datad => \mem|dmem|data[1]~28_combout\,
	combout => \dp|c|bus[1]~39_combout\);

-- Location: LCCOMB_X112_Y40_N12
\mem|smem|data[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[15]~6_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a15\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~16_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~16_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a15\,
	combout => \mem|smem|data[15]~6_combout\);

-- Location: LCCOMB_X112_Y40_N22
\mem|smem|data[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[15]~7_combout\ = (\mem|smem|mem~22_combout\ & (\mem|smem|mem_rtl_0_bypass\(32))) # (!\mem|smem|mem~22_combout\ & ((\mem|smem|data[15]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~22_combout\,
	datab => \mem|smem|mem_rtl_0_bypass\(32),
	datad => \mem|smem|data[15]~6_combout\,
	combout => \mem|smem|data[15]~7_combout\);

-- Location: LCCOMB_X112_Y40_N20
\mem|pmem|mem_rtl_0_bypass[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[48]~feeder_combout\);

-- Location: FF_X112_Y40_N21
\mem|pmem|mem_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(48));

-- Location: FF_X112_Y40_N19
\mem|pmem|mem_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[15]~48_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(47));

-- Location: FF_X108_Y40_N27
\mem|pmem|mem~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[15]~48_combout\,
	sload => VCC,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~16_q\);

-- Location: LCCOMB_X108_Y40_N26
\mem|pmem|data[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[15]~7_combout\ = (\mem|pmem|mem~0_q\ & (\mem|pmem|mem_rtl_0|auto_generated|ram_block1a15\)) # (!\mem|pmem|mem~0_q\ & ((\mem|pmem|mem~16_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a15\,
	datac => \mem|pmem|mem~16_q\,
	datad => \mem|pmem|mem~0_q\,
	combout => \mem|pmem|data[15]~7_combout\);

-- Location: LCCOMB_X112_Y40_N18
\mem|pmem|data[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[15]~8_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(47))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(48) & ((\mem|pmem|data[15]~7_combout\))) # (!\mem|pmem|mem_rtl_0_bypass\(48) & 
-- (\mem|pmem|mem_rtl_0_bypass\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem~22_combout\,
	datab => \mem|pmem|mem_rtl_0_bypass\(48),
	datac => \mem|pmem|mem_rtl_0_bypass\(47),
	datad => \mem|pmem|data[15]~7_combout\,
	combout => \mem|pmem|data[15]~8_combout\);

-- Location: LCCOMB_X111_Y40_N0
\dp|c|bus[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[15]~9_combout\ = (\mem|smem|data~0_combout\ & (\mem|smem|data[15]~7_combout\ & ((\mem|pmem|data[15]~8_combout\) # (!\mem|pmem|data~0_combout\)))) # (!\mem|smem|data~0_combout\ & (((\mem|pmem|data[15]~8_combout\) # (!\mem|pmem|data~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|data~0_combout\,
	datab => \mem|smem|data[15]~7_combout\,
	datac => \mem|pmem|data~0_combout\,
	datad => \mem|pmem|data[15]~8_combout\,
	combout => \dp|c|bus[15]~9_combout\);

-- Location: LCCOMB_X111_Y40_N14
\dp|a|bus[15]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[15]~10_combout\ = (((\dp|c|bus[15]~8_combout\ & \dp|c|bus[15]~9_combout\)) # (!\dp|c|bus[12]~0_combout\)) # (!\cp|WideOr24~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[15]~8_combout\,
	datab => \cp|WideOr24~13_combout\,
	datac => \dp|c|bus[12]~0_combout\,
	datad => \dp|c|bus[15]~9_combout\,
	combout => \dp|a|bus[15]~10_combout\);

-- Location: LCCOMB_X113_Y37_N30
\dp|a|bus[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[15]~11_combout\ = (\dp|a|bus[15]~10_combout\ & ((\SW[15]~input_o\) # (!\dp|drive_SW_L~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|drive_SW_L~5_combout\,
	datab => \SW[15]~input_o\,
	datac => \dp|a|bus[15]~10_combout\,
	combout => \dp|a|bus[15]~11_combout\);

-- Location: LCCOMB_X106_Y38_N8
\dp|from_SW|bus[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|from_SW|bus[13]~0_combout\ = (\SW[13]~input_o\) # (!\dp|drive_SW_L~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[13]~input_o\,
	datad => \dp|drive_SW_L~5_combout\,
	combout => \dp|from_SW|bus[13]~0_combout\);

-- Location: LCCOMB_X106_Y39_N30
\dp|a|bus[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[13]~4_combout\ = (((\dp|c|bus[13]~5_combout\ & \dp|c|bus[13]~4_combout\)) # (!\dp|c|bus[12]~0_combout\)) # (!\cp|WideOr24~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[13]~5_combout\,
	datab => \cp|WideOr24~13_combout\,
	datac => \dp|c|bus[12]~0_combout\,
	datad => \dp|c|bus[13]~4_combout\,
	combout => \dp|a|bus[13]~4_combout\);

-- Location: LCCOMB_X110_Y38_N30
\dp|alu_dp|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~14_combout\ = (\dp|MuxA|Selector8~6_combout\ & (\dp|alu_dp|Add6~13\ & VCC)) # (!\dp|MuxA|Selector8~6_combout\ & (!\dp|alu_dp|Add6~13\))
-- \dp|alu_dp|Add6~15\ = CARRY((!\dp|MuxA|Selector8~6_combout\ & !\dp|alu_dp|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector8~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~13\,
	combout => \dp|alu_dp|Add6~14_combout\,
	cout => \dp|alu_dp|Add6~15\);

-- Location: LCCOMB_X110_Y37_N2
\dp|alu_dp|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~18_combout\ = (\dp|MuxA|Selector6~6_combout\ & (\dp|alu_dp|Add6~17\ & VCC)) # (!\dp|MuxA|Selector6~6_combout\ & (!\dp|alu_dp|Add6~17\))
-- \dp|alu_dp|Add6~19\ = CARRY((!\dp|MuxA|Selector6~6_combout\ & !\dp|alu_dp|Add6~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector6~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~17\,
	combout => \dp|alu_dp|Add6~18_combout\,
	cout => \dp|alu_dp|Add6~19\);

-- Location: LCCOMB_X110_Y37_N10
\dp|alu_dp|Add6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add6~26_combout\ = (\dp|MuxA|Selector2~6_combout\ & (\dp|alu_dp|Add6~25\ & VCC)) # (!\dp|MuxA|Selector2~6_combout\ & (!\dp|alu_dp|Add6~25\))
-- \dp|alu_dp|Add6~27\ = CARRY((!\dp|MuxA|Selector2~6_combout\ & !\dp|alu_dp|Add6~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector2~6_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add6~25\,
	combout => \dp|alu_dp|Add6~26_combout\,
	cout => \dp|alu_dp|Add6~27\);

-- Location: LCCOMB_X107_Y37_N8
\dp|alu_dp|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~4_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (\dp|MuxA|Selector1~9_combout\)) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Add6~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~12_combout\,
	datab => \dp|MuxA|Selector1~9_combout\,
	datac => \dp|alu_dp|Add6~26_combout\,
	combout => \dp|alu_dp|Selector2~4_combout\);

-- Location: LCCOMB_X109_Y37_N10
\dp|alu_dp|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~26_combout\ = (\dp|MuxA|Selector2~6_combout\ & ((\dp|MuxB|Selector2~8_combout\ & (\dp|alu_dp|Add1~25\ & VCC)) # (!\dp|MuxB|Selector2~8_combout\ & (!\dp|alu_dp|Add1~25\)))) # (!\dp|MuxA|Selector2~6_combout\ & ((\dp|MuxB|Selector2~8_combout\ 
-- & (!\dp|alu_dp|Add1~25\)) # (!\dp|MuxB|Selector2~8_combout\ & ((\dp|alu_dp|Add1~25\) # (GND)))))
-- \dp|alu_dp|Add1~27\ = CARRY((\dp|MuxA|Selector2~6_combout\ & (!\dp|MuxB|Selector2~8_combout\ & !\dp|alu_dp|Add1~25\)) # (!\dp|MuxA|Selector2~6_combout\ & ((!\dp|alu_dp|Add1~25\) # (!\dp|MuxB|Selector2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector2~6_combout\,
	datab => \dp|MuxB|Selector2~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~25\,
	combout => \dp|alu_dp|Add1~26_combout\,
	cout => \dp|alu_dp|Add1~27\);

-- Location: LCCOMB_X108_Y37_N10
\dp|alu_dp|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~26_combout\ = (\dp|alu_dp|Add1~26_combout\ & (!\dp|alu_dp|Add2~25\)) # (!\dp|alu_dp|Add1~26_combout\ & ((\dp|alu_dp|Add2~25\) # (GND)))
-- \dp|alu_dp|Add2~27\ = CARRY((!\dp|alu_dp|Add2~25\) # (!\dp|alu_dp|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~26_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~25\,
	combout => \dp|alu_dp|Add2~26_combout\,
	cout => \dp|alu_dp|Add2~27\);

-- Location: LCCOMB_X107_Y37_N6
\dp|alu_dp|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~5_combout\ = (\cp|WideOr7~17_combout\ & (((\dp|alu_dp|Add2~26_combout\)) # (!\cp|WideOr1~2_combout\))) # (!\cp|WideOr7~17_combout\ & (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Add2~26_combout\,
	datad => \dp|alu_dp|Add1~26_combout\,
	combout => \dp|alu_dp|Selector2~5_combout\);

-- Location: LCCOMB_X107_Y37_N20
\dp|alu_dp|Selector2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~6_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|MuxB|Selector2~8_combout\ $ (\dp|alu_dp|Selector2~5_combout\)))) # (!\cp|WideOr1~2_combout\ & (\dp|MuxA|Selector2~6_combout\ & ((\dp|alu_dp|Selector2~5_combout\) # 
-- (!\dp|MuxB|Selector2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector2~6_combout\,
	datab => \dp|MuxB|Selector2~8_combout\,
	datac => \cp|WideOr1~2_combout\,
	datad => \dp|alu_dp|Selector2~5_combout\,
	combout => \dp|alu_dp|Selector2~6_combout\);

-- Location: LCCOMB_X107_Y37_N2
\dp|alu_dp|Selector2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~7_combout\ = \dp|MuxB|Selector2~8_combout\ $ (((!\dp|alu_dp|Selector0~13_combout\ & \dp|alu_dp|Selector2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxB|Selector2~8_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector2~6_combout\,
	combout => \dp|alu_dp|Selector2~7_combout\);

-- Location: LCCOMB_X107_Y37_N16
\dp|alu_dp|Selector2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~8_combout\ = (\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~13_combout\ & (\dp|alu_dp|Selector2~4_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector2~7_combout\))))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector2~7_combout\))) # (!\dp|alu_dp|Selector0~13_combout\ & (\dp|alu_dp|Selector2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~12_combout\,
	datab => \dp|alu_dp|Selector2~4_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector2~7_combout\,
	combout => \dp|alu_dp|Selector2~8_combout\);

-- Location: LCCOMB_X107_Y37_N4
\dp|a|bus[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[13]~5_combout\ = ((\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector2~3_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector2~8_combout\)))) # (!\dp|reg_load_decoder|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|reg_load_decoder|Decoder0~2_combout\,
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector2~3_combout\,
	datad => \dp|alu_dp|Selector2~8_combout\,
	combout => \dp|a|bus[13]~5_combout\);

-- Location: LCCOMB_X106_Y38_N16
\dp|a|bus[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[13]~6_combout\ = ((\dp|from_SW|bus[13]~0_combout\ & (\dp|a|bus[13]~4_combout\ & \dp|a|bus[13]~5_combout\))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \dp|from_SW|bus[13]~0_combout\,
	datac => \dp|a|bus[13]~4_combout\,
	datad => \dp|a|bus[13]~5_combout\,
	combout => \dp|a|bus[13]~6_combout\);

-- Location: FF_X106_Y38_N17
\dp|memDataReg|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[13]~6_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(13));

-- Location: FF_X108_Y35_N1
\dp|rfile|reg6|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector2~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(13));

-- Location: LCCOMB_X108_Y35_N0
\dp|MuxA|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector2~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(13)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(13),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg6|out\(13),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector2~0_combout\);

-- Location: FF_X107_Y33_N11
\dp|rfile|reg5|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector2~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(13));

-- Location: LCCOMB_X107_Y33_N0
\dp|MuxA|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector2~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector2~0_combout\ & (\dp|rfile|reg7|out\(13))) # (!\dp|MuxA|Selector2~0_combout\ & ((\dp|rfile|reg5|out\(13)))))) # (!\dp|regSelA[0]~1_combout\ & 
-- (((\dp|MuxA|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[0]~1_combout\,
	datab => \dp|rfile|reg7|out\(13),
	datac => \dp|MuxA|Selector2~0_combout\,
	datad => \dp|rfile|reg5|out\(13),
	combout => \dp|MuxA|Selector2~1_combout\);

-- Location: FF_X108_Y37_N21
\dp|rfile|reg3|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector2~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(13));

-- Location: FF_X106_Y34_N21
\dp|rfile|reg1|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector2~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(13));

-- Location: LCCOMB_X106_Y34_N20
\dp|MuxA|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector2~2_combout\ = (\dp|regSelA[1]~2_combout\ & (((\dp|regSelA[0]~1_combout\)))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg1|out\(13)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(13),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg1|out\(13),
	datad => \dp|regSelA[0]~1_combout\,
	combout => \dp|MuxA|Selector2~2_combout\);

-- Location: LCCOMB_X106_Y33_N24
\dp|MuxA|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector2~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector2~2_combout\ & ((\dp|rfile|reg3|out\(13)))) # (!\dp|MuxA|Selector2~2_combout\ & (\dp|rfile|reg2|out\(13))))) # (!\dp|regSelA[1]~2_combout\ & 
-- (((\dp|MuxA|Selector2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(13),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg3|out\(13),
	datad => \dp|MuxA|Selector2~2_combout\,
	combout => \dp|MuxA|Selector2~3_combout\);

-- Location: LCCOMB_X110_Y33_N2
\dp|MuxA|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector2~4_combout\ = (\dp|MuxA|Selector1~1_combout\ & (\dp|MuxA|Selector1~0_combout\)) # (!\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector1~0_combout\ & (\dp|MuxA|Selector2~1_combout\)) # (!\dp|MuxA|Selector1~0_combout\ & 
-- ((\dp|MuxA|Selector2~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~1_combout\,
	datab => \dp|MuxA|Selector1~0_combout\,
	datac => \dp|MuxA|Selector2~1_combout\,
	datad => \dp|MuxA|Selector2~3_combout\,
	combout => \dp|MuxA|Selector2~4_combout\);

-- Location: LCCOMB_X110_Y33_N20
\dp|MuxA|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector2~5_combout\ = (\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector2~4_combout\ & ((\dp|spReg|out\(13)))) # (!\dp|MuxA|Selector2~4_combout\ & (\dp|pcReg|out\(13))))) # (!\dp|MuxA|Selector1~1_combout\ & (((\dp|MuxA|Selector2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(13),
	datab => \dp|spReg|out\(13),
	datac => \dp|MuxA|Selector1~1_combout\,
	datad => \dp|MuxA|Selector2~4_combout\,
	combout => \dp|MuxA|Selector2~5_combout\);

-- Location: LCCOMB_X110_Y33_N6
\dp|MuxA|Selector2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector2~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector2~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~2_combout\,
	datab => \dp|memDataReg|out\(13),
	datad => \dp|MuxA|Selector2~5_combout\,
	combout => \dp|MuxA|Selector2~6_combout\);

-- Location: LCCOMB_X108_Y33_N28
\dp|spReg|out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|spReg|out[15]~feeder_combout\ = \dp|alu_dp|Selector0~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector0~24_combout\,
	combout => \dp|spReg|out[15]~feeder_combout\);

-- Location: FF_X108_Y33_N29
\dp|spReg|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|spReg|out[15]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(15));

-- Location: FF_X107_Y36_N17
\dp|rfile|reg2|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector0~24_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(15));

-- Location: FF_X107_Y34_N21
\dp|rfile|reg3|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector0~24_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(15));

-- Location: LCCOMB_X111_Y34_N0
\dp|rfile|reg0|out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg0|out[15]~feeder_combout\ = \dp|alu_dp|Selector0~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector0~24_combout\,
	combout => \dp|rfile|reg0|out[15]~feeder_combout\);

-- Location: FF_X111_Y34_N1
\dp|rfile|reg0|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg0|out[15]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(15));

-- Location: FF_X111_Y37_N17
\dp|rfile|reg1|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector0~24_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(15));

-- Location: LCCOMB_X107_Y34_N18
\dp|MuxA|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector0~2_combout\ = (\dp|regSelA[1]~2_combout\ & (((\dp|regSelA[0]~1_combout\)))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg1|out\(15)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[1]~2_combout\,
	datab => \dp|rfile|reg0|out\(15),
	datac => \dp|rfile|reg1|out\(15),
	datad => \dp|regSelA[0]~1_combout\,
	combout => \dp|MuxA|Selector0~2_combout\);

-- Location: LCCOMB_X107_Y34_N20
\dp|MuxA|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector0~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector0~2_combout\ & ((\dp|rfile|reg3|out\(15)))) # (!\dp|MuxA|Selector0~2_combout\ & (\dp|rfile|reg2|out\(15))))) # (!\dp|regSelA[1]~2_combout\ & 
-- (((\dp|MuxA|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[1]~2_combout\,
	datab => \dp|rfile|reg2|out\(15),
	datac => \dp|rfile|reg3|out\(15),
	datad => \dp|MuxA|Selector0~2_combout\,
	combout => \dp|MuxA|Selector0~3_combout\);

-- Location: FF_X107_Y35_N17
\dp|rfile|reg5|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector0~24_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(15));

-- Location: FF_X109_Y37_N27
\dp|rfile|reg6|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector0~24_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(15));

-- Location: LCCOMB_X113_Y35_N20
\dp|MuxA|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector0~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(15)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(15),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg6|out\(15),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector0~0_combout\);

-- Location: LCCOMB_X113_Y35_N16
\dp|MuxA|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector0~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector0~0_combout\ & (\dp|rfile|reg7|out\(15))) # (!\dp|MuxA|Selector0~0_combout\ & ((\dp|rfile|reg5|out\(15)))))) # (!\dp|regSelA[0]~1_combout\ & 
-- (((\dp|MuxA|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(15),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg5|out\(15),
	datad => \dp|MuxA|Selector0~0_combout\,
	combout => \dp|MuxA|Selector0~1_combout\);

-- Location: LCCOMB_X108_Y33_N26
\dp|MuxA|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector0~4_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector1~1_combout\) # ((\dp|MuxA|Selector0~1_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & (!\dp|MuxA|Selector1~1_combout\ & (\dp|MuxA|Selector0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|MuxA|Selector1~1_combout\,
	datac => \dp|MuxA|Selector0~3_combout\,
	datad => \dp|MuxA|Selector0~1_combout\,
	combout => \dp|MuxA|Selector0~4_combout\);

-- Location: LCCOMB_X108_Y33_N14
\dp|MuxA|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector0~5_combout\ = (\dp|MuxA|Selector0~4_combout\ & (((\dp|spReg|out\(15)) # (!\dp|MuxA|Selector1~1_combout\)))) # (!\dp|MuxA|Selector0~4_combout\ & (\dp|pcReg|out\(15) & ((\dp|MuxA|Selector1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(15),
	datab => \dp|spReg|out\(15),
	datac => \dp|MuxA|Selector0~4_combout\,
	datad => \dp|MuxA|Selector1~1_combout\,
	combout => \dp|MuxA|Selector0~5_combout\);

-- Location: LCCOMB_X110_Y34_N30
\dp|alu_dp|Selector0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~18_combout\ = (\cp|WideOr7~17_combout\ & ((\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector0~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(15),
	datab => \dp|MuxA|Selector1~2_combout\,
	datac => \dp|MuxA|Selector0~5_combout\,
	datad => \cp|WideOr7~17_combout\,
	combout => \dp|alu_dp|Selector0~18_combout\);

-- Location: LCCOMB_X110_Y37_N28
\dp|alu_dp|Selector0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~19_combout\ = (\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~18_combout\))) # (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~12_combout\,
	datab => \dp|alu_dp|Add6~30_combout\,
	datad => \dp|alu_dp|Selector0~18_combout\,
	combout => \dp|alu_dp|Selector0~19_combout\);

-- Location: LCCOMB_X109_Y37_N12
\dp|alu_dp|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add1~28_combout\ = ((\dp|MuxA|Selector1~9_combout\ $ (\dp|MuxB|Selector1~8_combout\ $ (!\dp|alu_dp|Add1~27\)))) # (GND)
-- \dp|alu_dp|Add1~29\ = CARRY((\dp|MuxA|Selector1~9_combout\ & ((\dp|MuxB|Selector1~8_combout\) # (!\dp|alu_dp|Add1~27\))) # (!\dp|MuxA|Selector1~9_combout\ & (\dp|MuxB|Selector1~8_combout\ & !\dp|alu_dp|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~9_combout\,
	datab => \dp|MuxB|Selector1~8_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add1~27\,
	combout => \dp|alu_dp|Add1~28_combout\,
	cout => \dp|alu_dp|Add1~29\);

-- Location: LCCOMB_X108_Y37_N12
\dp|alu_dp|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add2~28_combout\ = (\dp|alu_dp|Add1~28_combout\ & (\dp|alu_dp|Add2~27\ $ (GND))) # (!\dp|alu_dp|Add1~28_combout\ & (!\dp|alu_dp|Add2~27\ & VCC))
-- \dp|alu_dp|Add2~29\ = CARRY((\dp|alu_dp|Add1~28_combout\ & !\dp|alu_dp|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Add1~28_combout\,
	datad => VCC,
	cin => \dp|alu_dp|Add2~27\,
	combout => \dp|alu_dp|Add2~28_combout\,
	cout => \dp|alu_dp|Add2~29\);

-- Location: LCCOMB_X109_Y37_N22
\dp|alu_dp|Selector0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~20_combout\ = (\cp|WideOr1~2_combout\ & ((\cp|WideOr7~17_combout\ & ((\dp|alu_dp|Add2~30_combout\))) # (!\cp|WideOr7~17_combout\ & (\dp|alu_dp|Add1~30_combout\)))) # (!\cp|WideOr1~2_combout\ & (\cp|WideOr7~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|alu_dp|Add1~30_combout\,
	datad => \dp|alu_dp|Add2~30_combout\,
	combout => \dp|alu_dp|Selector0~20_combout\);

-- Location: LCCOMB_X109_Y37_N28
\dp|alu_dp|Selector0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~21_combout\ = (\cp|WideOr1~2_combout\ & (\dp|MuxB|Selector0~8_combout\ $ (((\dp|alu_dp|Selector0~20_combout\))))) # (!\cp|WideOr1~2_combout\ & (\dp|MuxA|Selector0~6_combout\ & ((\dp|alu_dp|Selector0~20_combout\) # 
-- (!\dp|MuxB|Selector0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector0~8_combout\,
	datab => \dp|MuxA|Selector0~6_combout\,
	datac => \dp|alu_dp|Selector0~20_combout\,
	datad => \cp|WideOr1~2_combout\,
	combout => \dp|alu_dp|Selector0~21_combout\);

-- Location: LCCOMB_X109_Y37_N18
\dp|alu_dp|Selector0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~22_combout\ = \dp|MuxB|Selector0~8_combout\ $ (((!\dp|alu_dp|Selector0~13_combout\ & \dp|alu_dp|Selector0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector0~8_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector0~21_combout\,
	combout => \dp|alu_dp|Selector0~22_combout\);

-- Location: LCCOMB_X109_Y37_N20
\dp|alu_dp|Selector0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~23_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Selector0~19_combout\)) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~22_combout\))))) # 
-- (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~22_combout\))) # (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Selector0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector0~19_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector0~22_combout\,
	combout => \dp|alu_dp|Selector0~23_combout\);

-- Location: LCCOMB_X109_Y37_N30
\dp|a|bus[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[15]~12_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector0~17_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Selector0~17_combout\,
	datac => \cp|WideOr5~23_combout\,
	datad => \dp|alu_dp|Selector0~23_combout\,
	combout => \dp|a|bus[15]~12_combout\);

-- Location: LCCOMB_X113_Y37_N14
\dp|a|bus[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[15]~13_combout\ = ((\dp|a|bus[15]~11_combout\ & ((\dp|a|bus[15]~12_combout\) # (!\dp|reg_load_decoder|Decoder0~2_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \dp|reg_load_decoder|Decoder0~2_combout\,
	datac => \dp|a|bus[15]~11_combout\,
	datad => \dp|a|bus[15]~12_combout\,
	combout => \dp|a|bus[15]~13_combout\);

-- Location: FF_X113_Y37_N15
\dp|memDataReg|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[15]~13_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(15));

-- Location: LCCOMB_X109_Y33_N20
\dp|MuxA|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector0~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector0~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memDataReg|out\(15),
	datac => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector0~5_combout\,
	combout => \dp|MuxA|Selector0~6_combout\);

-- Location: LCCOMB_X108_Y37_N26
\dp|alu_dp|Selector1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~6_combout\ = (\dp|alu_dp|Selector1~5_combout\ & (((\dp|alu_dp|Add2~28_combout\)) # (!\cp|WideOr1~2_combout\))) # (!\dp|alu_dp|Selector1~5_combout\ & (\cp|WideOr1~2_combout\ & (\dp|alu_dp|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector1~5_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Add1~28_combout\,
	datad => \dp|alu_dp|Add2~28_combout\,
	combout => \dp|alu_dp|Selector1~6_combout\);

-- Location: LCCOMB_X108_Y37_N24
\dp|alu_dp|Selector1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~7_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector1~6_combout\ & !\dp|alu_dp|Selector0~13_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Add6~28_combout\) # ((\dp|alu_dp|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add6~28_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector1~6_combout\,
	datad => \dp|alu_dp|Selector0~13_combout\,
	combout => \dp|alu_dp|Selector1~7_combout\);

-- Location: LCCOMB_X108_Y37_N22
\dp|alu_dp|Selector1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector1~7_combout\ & ((\dp|MuxB|Selector1~8_combout\))) # (!\dp|alu_dp|Selector1~7_combout\ & (\dp|MuxA|Selector0~6_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (((\dp|alu_dp|Selector1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxA|Selector0~6_combout\,
	datac => \dp|MuxB|Selector1~8_combout\,
	datad => \dp|alu_dp|Selector1~7_combout\,
	combout => \dp|alu_dp|Selector1~8_combout\);

-- Location: LCCOMB_X108_Y37_N18
\dp|alu_dp|Selector1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector1~9_combout\ = (\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector1~3_combout\))) # (!\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector1~8_combout\,
	datad => \dp|alu_dp|Selector1~3_combout\,
	combout => \dp|alu_dp|Selector1~9_combout\);

-- Location: LCCOMB_X111_Y39_N10
\dp|memAddrReg|out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|memAddrReg|out[14]~feeder_combout\ = \dp|alu_dp|Selector1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector1~9_combout\,
	combout => \dp|memAddrReg|out[14]~feeder_combout\);

-- Location: FF_X111_Y39_N11
\dp|memAddrReg|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|memAddrReg|out[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(14));

-- Location: LCCOMB_X111_Y39_N20
\mem|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Equal2~0_combout\ = (\dp|memAddrReg|out\(15) & (\dp|memAddrReg|out\(12) & (\dp|memAddrReg|out\(14) & \dp|memAddrReg|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(15),
	datab => \dp|memAddrReg|out\(12),
	datac => \dp|memAddrReg|out\(14),
	datad => \dp|memAddrReg|out\(13),
	combout => \mem|Equal2~0_combout\);

-- Location: LCCOMB_X111_Y39_N24
\mem|smem|mem~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem~23_combout\ = (\cp|WideOr26~6_combout\ & (\mem|Equal2~0_combout\ & (\mem|Equal2~1_combout\ & \dp|drive_SW_L~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr26~6_combout\,
	datab => \mem|Equal2~0_combout\,
	datac => \mem|Equal2~1_combout\,
	datad => \dp|drive_SW_L~2_combout\,
	combout => \mem|smem|mem~23_combout\);

-- Location: FF_X112_Y40_N15
\mem|smem|mem~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[6]~30_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~7_q\);

-- Location: LCCOMB_X112_Y40_N14
\mem|smem|data[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[6]~15_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a6\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~7_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~7_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a6\,
	combout => \mem|smem|data[6]~15_combout\);

-- Location: FF_X112_Y40_N29
\mem|smem|mem_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[6]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(23));

-- Location: LCCOMB_X112_Y40_N28
\mem|smem|data[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[6]~16_combout\ = (\mem|smem|mem~22_combout\ & ((\mem|smem|mem_rtl_0_bypass\(23)))) # (!\mem|smem|mem~22_combout\ & (\mem|smem|data[6]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~22_combout\,
	datab => \mem|smem|data[6]~15_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(23),
	combout => \mem|smem|data[6]~16_combout\);

-- Location: LCCOMB_X112_Y40_N30
\dp|c|bus[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[6]~29_combout\ = (\mem|smem|data~0_combout\ & (\mem|smem|data[6]~16_combout\ & ((\mem|pmem|data[6]~22_combout\) # (!\mem|pmem|data~0_combout\)))) # (!\mem|smem|data~0_combout\ & (((\mem|pmem|data[6]~22_combout\)) # (!\mem|pmem|data~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|data~0_combout\,
	datab => \mem|pmem|data~0_combout\,
	datac => \mem|pmem|data[6]~22_combout\,
	datad => \mem|smem|data[6]~16_combout\,
	combout => \dp|c|bus[6]~29_combout\);

-- Location: FF_X112_Y39_N23
\mem|dmem|mem_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|c|bus[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(23));

-- Location: FF_X112_Y39_N13
\mem|dmem|mem~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[6]~30_combout\,
	sload => VCC,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~7_q\);

-- Location: LCCOMB_X112_Y39_N12
\mem|dmem|data[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[6]~21_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a6\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~7_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~7_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a6\,
	combout => \mem|dmem|data[6]~21_combout\);

-- Location: LCCOMB_X112_Y39_N10
\mem|dmem|data[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[6]~22_combout\ = (\mem|dmem|mem~22_combout\ & (\mem|dmem|mem_rtl_0_bypass\(23))) # (!\mem|dmem|mem~22_combout\ & ((\mem|dmem|data[6]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datab => \mem|dmem|mem_rtl_0_bypass\(23),
	datad => \mem|dmem|data[6]~21_combout\,
	combout => \mem|dmem|data[6]~22_combout\);

-- Location: LCCOMB_X112_Y39_N28
\dp|c|bus[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[6]~28_combout\ = (\dp|memDataReg|out\(6) & (((\mem|dmem|data[6]~22_combout\) # (!\mem|dmem|data~1_combout\)))) # (!\dp|memDataReg|out\(6) & (!\cp|WideOr26~6_combout\ & ((\mem|dmem|data[6]~22_combout\) # (!\mem|dmem|data~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(6),
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|dmem|data~1_combout\,
	datad => \mem|dmem|data[6]~22_combout\,
	combout => \dp|c|bus[6]~28_combout\);

-- Location: LCCOMB_X112_Y39_N22
\dp|c|bus[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[6]~30_combout\ = ((\dp|c|bus[6]~29_combout\ & \dp|c|bus[6]~28_combout\)) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[12]~0_combout\,
	datac => \dp|c|bus[6]~29_combout\,
	datad => \dp|c|bus[6]~28_combout\,
	combout => \dp|c|bus[6]~30_combout\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LCCOMB_X106_Y38_N28
\dp|a|bus[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[6]~27_combout\ = (\dp|reg_load_decoder|Decoder0~2_combout\ & (\dp|alu_dp|Selector9~9_combout\ & ((\SW[6]~input_o\) # (!\dp|drive_SW_L~5_combout\)))) # (!\dp|reg_load_decoder|Decoder0~2_combout\ & (((\SW[6]~input_o\)) # 
-- (!\dp|drive_SW_L~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|reg_load_decoder|Decoder0~2_combout\,
	datab => \dp|drive_SW_L~5_combout\,
	datac => \SW[6]~input_o\,
	datad => \dp|alu_dp|Selector9~9_combout\,
	combout => \dp|a|bus[6]~27_combout\);

-- Location: LCCOMB_X106_Y38_N20
\dp|a|bus[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[6]~28_combout\ = ((\dp|a|bus[6]~27_combout\ & ((\dp|c|bus[6]~30_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \dp|c|bus[6]~30_combout\,
	datac => \cp|WideOr24~13_combout\,
	datad => \dp|a|bus[6]~27_combout\,
	combout => \dp|a|bus[6]~28_combout\);

-- Location: FF_X106_Y38_N21
\dp|memDataReg|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[6]~28_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(6));

-- Location: FF_X107_Y35_N7
\dp|rfile|reg5|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector9~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(6));

-- Location: LCCOMB_X108_Y35_N14
\dp|rfile|reg6|out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg6|out[6]~feeder_combout\ = \dp|alu_dp|Selector9~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector9~9_combout\,
	combout => \dp|rfile|reg6|out[6]~feeder_combout\);

-- Location: FF_X108_Y35_N15
\dp|rfile|reg6|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg6|out[6]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(6));

-- Location: LCCOMB_X107_Y35_N28
\dp|MuxA|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector9~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg6|out\(6))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg4|out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[0]~1_combout\,
	datab => \dp|rfile|reg6|out\(6),
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|rfile|reg4|out\(6),
	combout => \dp|MuxA|Selector9~0_combout\);

-- Location: LCCOMB_X107_Y35_N6
\dp|MuxA|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector9~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector9~0_combout\ & (\dp|rfile|reg7|out\(6))) # (!\dp|MuxA|Selector9~0_combout\ & ((\dp|rfile|reg5|out\(6)))))) # (!\dp|regSelA[0]~1_combout\ & (((\dp|MuxA|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[0]~1_combout\,
	datab => \dp|rfile|reg7|out\(6),
	datac => \dp|rfile|reg5|out\(6),
	datad => \dp|MuxA|Selector9~0_combout\,
	combout => \dp|MuxA|Selector9~1_combout\);

-- Location: LCCOMB_X107_Y38_N26
\dp|pcReg|out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[6]~feeder_combout\ = \dp|alu_dp|Selector9~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector9~9_combout\,
	combout => \dp|pcReg|out[6]~feeder_combout\);

-- Location: FF_X107_Y38_N27
\dp|pcReg|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[6]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(6));

-- Location: LCCOMB_X112_Y36_N24
\dp|MuxA|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector9~2_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|rfile|reg1|out\(6)) # (\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(6) & ((!\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(6),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|rfile|reg1|out\(6),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector9~2_combout\);

-- Location: LCCOMB_X105_Y38_N0
\dp|MuxA|Selector9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector9~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector9~2_combout\ & (\dp|rfile|reg3|out\(6))) # (!\dp|MuxA|Selector9~2_combout\ & ((\dp|rfile|reg2|out\(6)))))) # (!\dp|regSelA[1]~2_combout\ & (((\dp|MuxA|Selector9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg3|out\(6),
	datab => \dp|rfile|reg2|out\(6),
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|MuxA|Selector9~2_combout\,
	combout => \dp|MuxA|Selector9~3_combout\);

-- Location: LCCOMB_X107_Y38_N6
\dp|MuxA|Selector9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector9~4_combout\ = (\dp|MuxA|Selector1~0_combout\ & (((\dp|MuxA|Selector1~1_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector1~1_combout\ & (\dp|pcReg|out\(6))) # (!\dp|MuxA|Selector1~1_combout\ & 
-- ((\dp|MuxA|Selector9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|pcReg|out\(6),
	datac => \dp|MuxA|Selector9~3_combout\,
	datad => \dp|MuxA|Selector1~1_combout\,
	combout => \dp|MuxA|Selector9~4_combout\);

-- Location: LCCOMB_X107_Y38_N12
\dp|MuxA|Selector9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector9~5_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector9~4_combout\ & (\dp|spReg|out\(6))) # (!\dp|MuxA|Selector9~4_combout\ & ((\dp|MuxA|Selector9~1_combout\))))) # (!\dp|MuxA|Selector1~0_combout\ & 
-- (((\dp|MuxA|Selector9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|spReg|out\(6),
	datac => \dp|MuxA|Selector9~1_combout\,
	datad => \dp|MuxA|Selector9~4_combout\,
	combout => \dp|MuxA|Selector9~5_combout\);

-- Location: LCCOMB_X107_Y38_N2
\dp|MuxA|Selector9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector9~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector9~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memDataReg|out\(6),
	datac => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector9~5_combout\,
	combout => \dp|MuxA|Selector9~6_combout\);

-- Location: LCCOMB_X113_Y38_N2
\dp|alu_dp|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector8~2_combout\ = (\cp|WideOr1~2_combout\ & ((\cp|WideOr7~17_combout\ & ((\dp|alu_dp|Add0~14_combout\))) # (!\cp|WideOr7~17_combout\ & (\dp|alu_dp|Selector8~10_combout\)))) # (!\cp|WideOr1~2_combout\ & (\dp|alu_dp|Selector8~10_combout\ $ 
-- ((!\cp|WideOr7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector8~10_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \cp|WideOr7~17_combout\,
	datad => \dp|alu_dp|Add0~14_combout\,
	combout => \dp|alu_dp|Selector8~2_combout\);

-- Location: LCCOMB_X113_Y38_N24
\dp|alu_dp|Selector8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector8~3_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|MuxA|Selector9~6_combout\) # ((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & (((\dp|alu_dp|Selector0~12_combout\ & 
-- \dp|alu_dp|Selector8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxA|Selector9~6_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector8~2_combout\,
	combout => \dp|alu_dp|Selector8~3_combout\);

-- Location: LCCOMB_X112_Y36_N12
\dp|alu_dp|Selector8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector8~4_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector8~3_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector8~3_combout\ & (\dp|alu_dp|Add3~14_combout\)) # (!\dp|alu_dp|Selector8~3_combout\ & 
-- ((\dp|alu_dp|Add4~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~14_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector8~3_combout\,
	datad => \dp|alu_dp|Add4~14_combout\,
	combout => \dp|alu_dp|Selector8~4_combout\);

-- Location: LCCOMB_X107_Y38_N14
\dp|alu_dp|Selector8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector8~5_combout\ = (\cp|WideOr1~2_combout\ & (((\cp|WideOr7~17_combout\)))) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxB|Selector8~8_combout\ & ((!\cp|WideOr7~17_combout\) # (!\dp|MuxA|Selector8~6_combout\))) # (!\dp|MuxB|Selector8~8_combout\ & 
-- (\dp|MuxA|Selector8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector8~8_combout\,
	datab => \dp|MuxA|Selector8~6_combout\,
	datac => \cp|WideOr1~2_combout\,
	datad => \cp|WideOr7~17_combout\,
	combout => \dp|alu_dp|Selector8~5_combout\);

-- Location: LCCOMB_X108_Y38_N6
\dp|alu_dp|Selector8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector8~6_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector8~5_combout\ & ((\dp|alu_dp|Add2~14_combout\))) # (!\dp|alu_dp|Selector8~5_combout\ & (\dp|alu_dp|Add1~14_combout\)))) # (!\cp|WideOr1~2_combout\ & 
-- (((\dp|alu_dp|Selector8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add1~14_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Add2~14_combout\,
	datad => \dp|alu_dp|Selector8~5_combout\,
	combout => \dp|alu_dp|Selector8~6_combout\);

-- Location: LCCOMB_X108_Y38_N8
\dp|alu_dp|Selector8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector8~7_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector8~6_combout\))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Add6~14_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector8~6_combout\,
	combout => \dp|alu_dp|Selector8~7_combout\);

-- Location: LCCOMB_X108_Y38_N10
\dp|alu_dp|Selector8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector8~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector8~7_combout\ & (\dp|MuxB|Selector8~8_combout\)) # (!\dp|alu_dp|Selector8~7_combout\ & ((\dp|MuxA|Selector7~6_combout\))))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (((\dp|alu_dp|Selector8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxB|Selector8~8_combout\,
	datac => \dp|alu_dp|Selector8~7_combout\,
	datad => \dp|MuxA|Selector7~6_combout\,
	combout => \dp|alu_dp|Selector8~8_combout\);

-- Location: LCCOMB_X108_Y38_N4
\dp|alu_dp|Selector8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector8~9_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector8~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector8~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector8~4_combout\,
	datad => \dp|alu_dp|Selector8~8_combout\,
	combout => \dp|alu_dp|Selector8~9_combout\);

-- Location: FF_X108_Y38_N5
\dp|memAddrReg|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector8~9_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(7));

-- Location: FF_X111_Y40_N25
\mem|smem|mem_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(15));

-- Location: FF_X109_Y40_N27
\mem|smem|mem_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector8~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(16));

-- Location: FF_X111_Y40_N31
\mem|smem|mem_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|memAddrReg|out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(13));

-- Location: LCCOMB_X109_Y40_N26
\mem|smem|mem~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem~20_combout\ = (\mem|smem|mem_rtl_0_bypass\(14) & (\mem|smem|mem_rtl_0_bypass\(13) & (\mem|smem|mem_rtl_0_bypass\(15) $ (!\mem|smem|mem_rtl_0_bypass\(16))))) # (!\mem|smem|mem_rtl_0_bypass\(14) & (!\mem|smem|mem_rtl_0_bypass\(13) & 
-- (\mem|smem|mem_rtl_0_bypass\(15) $ (!\mem|smem|mem_rtl_0_bypass\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem_rtl_0_bypass\(14),
	datab => \mem|smem|mem_rtl_0_bypass\(15),
	datac => \mem|smem|mem_rtl_0_bypass\(16),
	datad => \mem|smem|mem_rtl_0_bypass\(13),
	combout => \mem|smem|mem~20_combout\);

-- Location: LCCOMB_X110_Y40_N4
\mem|smem|mem_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[12]~feeder_combout\ = \dp|alu_dp|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector10~9_combout\,
	combout => \mem|smem|mem_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X110_Y40_N5
\mem|smem|mem_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[12]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(12));

-- Location: FF_X110_Y40_N19
\mem|smem|mem_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector11~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(10));

-- Location: LCCOMB_X110_Y40_N0
\mem|smem|mem_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[9]~feeder_combout\ = \dp|memAddrReg|out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|memAddrReg|out\(4),
	combout => \mem|smem|mem_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X110_Y40_N1
\mem|smem|mem_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(9));

-- Location: LCCOMB_X110_Y40_N18
\mem|smem|mem~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem~19_combout\ = (\mem|smem|mem_rtl_0_bypass\(11) & (\mem|smem|mem_rtl_0_bypass\(12) & (\mem|smem|mem_rtl_0_bypass\(10) $ (!\mem|smem|mem_rtl_0_bypass\(9))))) # (!\mem|smem|mem_rtl_0_bypass\(11) & (!\mem|smem|mem_rtl_0_bypass\(12) & 
-- (\mem|smem|mem_rtl_0_bypass\(10) $ (!\mem|smem|mem_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem_rtl_0_bypass\(11),
	datab => \mem|smem|mem_rtl_0_bypass\(12),
	datac => \mem|smem|mem_rtl_0_bypass\(10),
	datad => \mem|smem|mem_rtl_0_bypass\(9),
	combout => \mem|smem|mem~19_combout\);

-- Location: LCCOMB_X109_Y40_N30
\mem|smem|mem~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem~21_combout\ = (\mem|smem|mem~20_combout\ & \mem|smem|mem~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|smem|mem~20_combout\,
	datad => \mem|smem|mem~19_combout\,
	combout => \mem|smem|mem~21_combout\);

-- Location: LCCOMB_X114_Y39_N4
\mem|smem|mem_rtl_0_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[0]~feeder_combout\ = \mem|smem|always0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|smem|always0~0_combout\,
	combout => \mem|smem|mem_rtl_0_bypass[0]~feeder_combout\);

-- Location: FF_X114_Y39_N5
\mem|smem|mem_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(0));

-- Location: LCCOMB_X113_Y39_N22
\mem|smem|mem~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem~22_combout\ = (\mem|smem|mem~18_combout\ & (\mem|smem|mem~17_combout\ & (\mem|smem|mem~21_combout\ & \mem|smem|mem_rtl_0_bypass\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~18_combout\,
	datab => \mem|smem|mem~17_combout\,
	datac => \mem|smem|mem~21_combout\,
	datad => \mem|smem|mem_rtl_0_bypass\(0),
	combout => \mem|smem|mem~22_combout\);

-- Location: FF_X112_Y41_N3
\mem|smem|mem_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[9]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(26));

-- Location: FF_X112_Y41_N21
\mem|smem|mem~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[9]~15_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~10_q\);

-- Location: LCCOMB_X112_Y41_N20
\mem|smem|data[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[9]~9_combout\ = (\mem|smem|mem~0_q\ & ((\mem|smem|mem_rtl_0|auto_generated|ram_block1a9\))) # (!\mem|smem|mem~0_q\ & (\mem|smem|mem~10_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|smem|mem~0_q\,
	datac => \mem|smem|mem~10_q\,
	datad => \mem|smem|mem_rtl_0|auto_generated|ram_block1a9\,
	combout => \mem|smem|data[9]~9_combout\);

-- Location: LCCOMB_X112_Y41_N2
\dp|c|bus[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[9]~13_combout\ = (\mem|smem|data~0_combout\ & ((\mem|smem|mem~22_combout\ & (!\mem|smem|mem_rtl_0_bypass\(26))) # (!\mem|smem|mem~22_combout\ & ((!\mem|smem|data[9]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|data~0_combout\,
	datab => \mem|smem|mem~22_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(26),
	datad => \mem|smem|data[9]~9_combout\,
	combout => \dp|c|bus[9]~13_combout\);

-- Location: FF_X111_Y40_N17
\mem|dmem|mem~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[9]~15_combout\,
	sload => VCC,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~10_q\);

-- Location: LCCOMB_X111_Y40_N16
\mem|dmem|data[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[9]~11_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a9\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~10_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~10_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a9\,
	combout => \mem|dmem|data[9]~11_combout\);

-- Location: FF_X112_Y41_N25
\mem|dmem|mem_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[9]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem_rtl_0_bypass\(26));

-- Location: LCCOMB_X112_Y41_N24
\mem|dmem|data[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[9]~12_combout\ = ((\mem|dmem|mem~22_combout\ & ((\mem|dmem|mem_rtl_0_bypass\(26)))) # (!\mem|dmem|mem~22_combout\ & (\mem|dmem|data[9]~11_combout\))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datab => \mem|dmem|data[9]~11_combout\,
	datac => \mem|dmem|mem_rtl_0_bypass\(26),
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[9]~12_combout\);

-- Location: LCCOMB_X112_Y41_N22
\dp|c|bus[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[9]~15_combout\ = ((!\dp|c|bus[9]~14_combout\ & (!\dp|c|bus[9]~13_combout\ & \mem|dmem|data[9]~12_combout\))) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[9]~14_combout\,
	datab => \dp|c|bus[9]~13_combout\,
	datac => \dp|c|bus[12]~0_combout\,
	datad => \mem|dmem|data[9]~12_combout\,
	combout => \dp|c|bus[9]~15_combout\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LCCOMB_X112_Y35_N18
\dp|a|bus[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[9]~16_combout\ = (\dp|reg_load_decoder|Decoder0~2_combout\ & (\dp|alu_dp|Selector6~9_combout\ & ((\SW[9]~input_o\) # (!\dp|drive_SW_L~5_combout\)))) # (!\dp|reg_load_decoder|Decoder0~2_combout\ & ((\SW[9]~input_o\) # 
-- ((!\dp|drive_SW_L~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|reg_load_decoder|Decoder0~2_combout\,
	datab => \SW[9]~input_o\,
	datac => \dp|drive_SW_L~5_combout\,
	datad => \dp|alu_dp|Selector6~9_combout\,
	combout => \dp|a|bus[9]~16_combout\);

-- Location: LCCOMB_X113_Y37_N24
\dp|a|bus[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[9]~17_combout\ = ((\dp|a|bus[9]~16_combout\ & ((\dp|c|bus[9]~15_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \dp|c|bus[9]~15_combout\,
	datac => \cp|WideOr24~13_combout\,
	datad => \dp|a|bus[9]~16_combout\,
	combout => \dp|a|bus[9]~17_combout\);

-- Location: FF_X113_Y37_N25
\dp|memDataReg|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[9]~17_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(9));

-- Location: FF_X108_Y33_N13
\dp|spReg|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector6~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(9));

-- Location: LCCOMB_X107_Y36_N28
\dp|rfile|reg2|out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[9]~feeder_combout\ = \dp|alu_dp|Selector6~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector6~9_combout\,
	combout => \dp|rfile|reg2|out[9]~feeder_combout\);

-- Location: FF_X107_Y36_N29
\dp|rfile|reg2|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[9]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(9));

-- Location: LCCOMB_X107_Y34_N22
\dp|rfile|reg3|out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg3|out[9]~feeder_combout\ = \dp|alu_dp|Selector6~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector6~9_combout\,
	combout => \dp|rfile|reg3|out[9]~feeder_combout\);

-- Location: FF_X107_Y34_N23
\dp|rfile|reg3|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg3|out[9]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(9));

-- Location: LCCOMB_X107_Y36_N0
\dp|MuxA|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector6~3_combout\ = (\dp|MuxA|Selector6~2_combout\ & (((\dp|rfile|reg3|out\(9)) # (!\dp|regSelA[1]~2_combout\)))) # (!\dp|MuxA|Selector6~2_combout\ & (\dp|rfile|reg2|out\(9) & ((\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector6~2_combout\,
	datab => \dp|rfile|reg2|out\(9),
	datac => \dp|rfile|reg3|out\(9),
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector6~3_combout\);

-- Location: LCCOMB_X107_Y36_N14
\dp|MuxA|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector6~4_combout\ = (\dp|MuxA|Selector1~1_combout\ & (((\dp|MuxA|Selector1~0_combout\)))) # (!\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector1~0_combout\ & (\dp|MuxA|Selector6~1_combout\)) # (!\dp|MuxA|Selector1~0_combout\ & 
-- ((\dp|MuxA|Selector6~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector6~1_combout\,
	datab => \dp|MuxA|Selector1~1_combout\,
	datac => \dp|MuxA|Selector1~0_combout\,
	datad => \dp|MuxA|Selector6~3_combout\,
	combout => \dp|MuxA|Selector6~4_combout\);

-- Location: LCCOMB_X108_Y36_N24
\dp|MuxA|Selector6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector6~5_combout\ = (\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector6~4_combout\ & ((\dp|spReg|out\(9)))) # (!\dp|MuxA|Selector6~4_combout\ & (\dp|pcReg|out\(9))))) # (!\dp|MuxA|Selector1~1_combout\ & (((\dp|MuxA|Selector6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(9),
	datab => \dp|spReg|out\(9),
	datac => \dp|MuxA|Selector1~1_combout\,
	datad => \dp|MuxA|Selector6~4_combout\,
	combout => \dp|MuxA|Selector6~5_combout\);

-- Location: LCCOMB_X108_Y36_N10
\dp|MuxA|Selector6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector6~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector6~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~2_combout\,
	datab => \dp|memDataReg|out\(9),
	datad => \dp|MuxA|Selector6~5_combout\,
	combout => \dp|MuxA|Selector6~6_combout\);

-- Location: LCCOMB_X109_Y36_N12
\dp|alu_dp|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector4~2_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & (\dp|MuxA|Selector5~6_combout\)) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Add3~22_combout\))))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (((\dp|alu_dp|Selector0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxA|Selector5~6_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Add3~22_combout\,
	combout => \dp|alu_dp|Selector4~2_combout\);

-- Location: LCCOMB_X112_Y37_N26
\dp|alu_dp|Selector4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector4~10_combout\ = (\dp|MuxA|Selector4~6_combout\ & ((\cp|currState\(9)) # ((\dp|MuxB|Selector4~8_combout\) # (!\cp|WideOr7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \dp|MuxA|Selector4~6_combout\,
	datac => \dp|MuxB|Selector4~8_combout\,
	datad => \cp|WideOr7~16_combout\,
	combout => \dp|alu_dp|Selector4~10_combout\);

-- Location: LCCOMB_X112_Y37_N30
\dp|alu_dp|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector4~3_combout\ = (\cp|WideOr7~17_combout\ & ((\cp|WideOr1~2_combout\ & ((!\dp|alu_dp|Add0~22_combout\))) # (!\cp|WideOr1~2_combout\ & (!\dp|alu_dp|Selector4~10_combout\)))) # (!\cp|WideOr7~17_combout\ & (\cp|WideOr1~2_combout\ $ 
-- ((\dp|alu_dp|Selector4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Selector4~10_combout\,
	datad => \dp|alu_dp|Add0~22_combout\,
	combout => \dp|alu_dp|Selector4~3_combout\);

-- Location: LCCOMB_X110_Y37_N22
\dp|alu_dp|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector4~4_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (\dp|alu_dp|Selector4~2_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector4~2_combout\ & ((!\dp|alu_dp|Selector4~3_combout\))) # (!\dp|alu_dp|Selector4~2_combout\ & 
-- (\dp|alu_dp|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector4~2_combout\,
	datac => \dp|alu_dp|Add4~22_combout\,
	datad => \dp|alu_dp|Selector4~3_combout\,
	combout => \dp|alu_dp|Selector4~4_combout\);

-- Location: LCCOMB_X110_Y37_N26
\dp|alu_dp|Selector4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector4~9_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector4~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector4~4_combout\,
	datad => \dp|alu_dp|Selector4~8_combout\,
	combout => \dp|alu_dp|Selector4~9_combout\);

-- Location: FF_X111_Y39_N5
\dp|memAddrReg|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector4~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(11));

-- Location: FF_X108_Y38_N21
\dp|memAddrReg|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector0~24_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(15));

-- Location: LCCOMB_X111_Y39_N4
\dp|drive_SW_L~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|drive_SW_L~3_combout\ = (!\dp|memAddrReg|out\(14) & (!\dp|memAddrReg|out\(12) & (!\dp|memAddrReg|out\(11) & !\dp|memAddrReg|out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(14),
	datab => \dp|memAddrReg|out\(12),
	datac => \dp|memAddrReg|out\(11),
	datad => \dp|memAddrReg|out\(15),
	combout => \dp|drive_SW_L~3_combout\);

-- Location: LCCOMB_X111_Y39_N2
\dp|drive_SW_L~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|drive_SW_L~4_combout\ = (!\dp|memAddrReg|out\(10) & (\dp|drive_SW_L~3_combout\ & (!\dp|memAddrReg|out\(9) & \dp|drive_SW_L~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(10),
	datab => \dp|drive_SW_L~3_combout\,
	datac => \dp|memAddrReg|out\(9),
	datad => \dp|drive_SW_L~2_combout\,
	combout => \dp|drive_SW_L~4_combout\);

-- Location: LCCOMB_X110_Y39_N6
\dp|drive_SW_L~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|drive_SW_L~5_combout\ = (!\cp|WideOr24~13_combout\ & (\dp|memAddrReg|out\(13) & (\dp|drive_SW_L~4_combout\ & !\dp|memAddrReg|out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr24~13_combout\,
	datab => \dp|memAddrReg|out\(13),
	datac => \dp|drive_SW_L~4_combout\,
	datad => \dp|memAddrReg|out\(8),
	combout => \dp|drive_SW_L~5_combout\);

-- Location: LCCOMB_X113_Y37_N10
\dp|a|bus[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[12]~0_combout\ = (\dp|reg_load_decoder|Decoder0~2_combout\) # ((\cp|WideOr24~13_combout\) # (\dp|drive_SW_L~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|reg_load_decoder|Decoder0~2_combout\,
	datac => \cp|WideOr24~13_combout\,
	datad => \dp|drive_SW_L~5_combout\,
	combout => \dp|a|bus[12]~0_combout\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X106_Y38_N6
\dp|a|bus[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[3]~37_combout\ = (\dp|reg_load_decoder|Decoder0~2_combout\ & (\dp|alu_dp|Selector12~9_combout\ & ((\SW[3]~input_o\) # (!\dp|drive_SW_L~5_combout\)))) # (!\dp|reg_load_decoder|Decoder0~2_combout\ & ((\SW[3]~input_o\) # 
-- ((!\dp|drive_SW_L~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|reg_load_decoder|Decoder0~2_combout\,
	datab => \SW[3]~input_o\,
	datac => \dp|drive_SW_L~5_combout\,
	datad => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|a|bus[3]~37_combout\);

-- Location: LCCOMB_X106_Y38_N30
\dp|a|bus[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[3]~38_combout\ = ((\dp|a|bus[3]~37_combout\ & ((\dp|c|bus[3]~45_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[3]~45_combout\,
	datab => \cp|WideOr24~13_combout\,
	datac => \dp|a|bus[12]~0_combout\,
	datad => \dp|a|bus[3]~37_combout\,
	combout => \dp|a|bus[3]~38_combout\);

-- Location: FF_X106_Y38_N31
\dp|memDataReg|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[3]~38_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(3));

-- Location: LCCOMB_X107_Y33_N18
\dp|MuxA|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector12~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg6|out\(3))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg4|out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(3),
	datab => \dp|rfile|reg4|out\(3),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector12~0_combout\);

-- Location: LCCOMB_X107_Y33_N12
\dp|MuxA|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector12~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector12~0_combout\ & ((\dp|rfile|reg7|out\(3)))) # (!\dp|MuxA|Selector12~0_combout\ & (\dp|rfile|reg5|out\(3))))) # (!\dp|regSelA[0]~1_combout\ & 
-- (((\dp|MuxA|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg5|out\(3),
	datab => \dp|rfile|reg7|out\(3),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|MuxA|Selector12~0_combout\,
	combout => \dp|MuxA|Selector12~1_combout\);

-- Location: LCCOMB_X106_Y34_N28
\dp|MuxA|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector12~2_combout\ = (\dp|regSelA[1]~2_combout\ & (((\dp|regSelA[0]~1_combout\)))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg1|out\(3)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(3),
	datab => \dp|rfile|reg1|out\(3),
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|regSelA[0]~1_combout\,
	combout => \dp|MuxA|Selector12~2_combout\);

-- Location: LCCOMB_X107_Y36_N4
\dp|MuxA|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector12~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector12~2_combout\ & ((\dp|rfile|reg3|out\(3)))) # (!\dp|MuxA|Selector12~2_combout\ & (\dp|rfile|reg2|out\(3))))) # (!\dp|regSelA[1]~2_combout\ & 
-- (((\dp|MuxA|Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(3),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg3|out\(3),
	datad => \dp|MuxA|Selector12~2_combout\,
	combout => \dp|MuxA|Selector12~3_combout\);

-- Location: LCCOMB_X106_Y36_N0
\dp|MuxA|Selector12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector12~4_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector1~1_combout\) # ((\dp|MuxA|Selector12~1_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & (!\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|MuxA|Selector1~1_combout\,
	datac => \dp|MuxA|Selector12~1_combout\,
	datad => \dp|MuxA|Selector12~3_combout\,
	combout => \dp|MuxA|Selector12~4_combout\);

-- Location: LCCOMB_X106_Y36_N30
\dp|MuxA|Selector12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector12~5_combout\ = (\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector12~4_combout\ & ((\dp|spReg|out\(3)))) # (!\dp|MuxA|Selector12~4_combout\ & (\dp|pcReg|out\(3))))) # (!\dp|MuxA|Selector1~1_combout\ & 
-- (((\dp|MuxA|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(3),
	datab => \dp|spReg|out\(3),
	datac => \dp|MuxA|Selector1~1_combout\,
	datad => \dp|MuxA|Selector12~4_combout\,
	combout => \dp|MuxA|Selector12~5_combout\);

-- Location: LCCOMB_X110_Y35_N2
\dp|MuxA|Selector12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector12~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector12~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|MuxA|Selector1~2_combout\,
	datac => \dp|memDataReg|out\(3),
	datad => \dp|MuxA|Selector12~5_combout\,
	combout => \dp|MuxA|Selector12~6_combout\);

-- Location: LCCOMB_X111_Y37_N10
\dp|alu_dp|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector11~2_combout\ = (\cp|WideOr7~17_combout\ & ((\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Add0~8_combout\))) # (!\cp|WideOr1~2_combout\ & (\dp|alu_dp|Selector11~10_combout\)))) # (!\cp|WideOr7~17_combout\ & (\dp|alu_dp|Selector11~10_combout\ $ 
-- ((!\cp|WideOr1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector11~10_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \cp|WideOr1~2_combout\,
	datad => \dp|alu_dp|Add0~8_combout\,
	combout => \dp|alu_dp|Selector11~2_combout\);

-- Location: LCCOMB_X111_Y37_N4
\dp|alu_dp|Selector11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector11~3_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|MuxA|Selector12~6_combout\) # ((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & (((\dp|alu_dp|Selector0~12_combout\ & 
-- \dp|alu_dp|Selector11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxA|Selector12~6_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector11~2_combout\,
	combout => \dp|alu_dp|Selector11~3_combout\);

-- Location: LCCOMB_X111_Y37_N30
\dp|alu_dp|Selector11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector11~4_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector11~3_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector11~3_combout\ & (\dp|alu_dp|Add3~8_combout\)) # (!\dp|alu_dp|Selector11~3_combout\ & 
-- ((\dp|alu_dp|Add4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~8_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector11~3_combout\,
	datad => \dp|alu_dp|Add4~8_combout\,
	combout => \dp|alu_dp|Selector11~4_combout\);

-- Location: LCCOMB_X111_Y37_N28
\dp|alu_dp|Selector11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector11~5_combout\ = (\cp|WideOr1~2_combout\ & (\cp|WideOr7~17_combout\)) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxA|Selector11~6_combout\ & ((!\dp|MuxB|Selector11~6_combout\) # (!\cp|WideOr7~17_combout\))) # (!\dp|MuxA|Selector11~6_combout\ & 
-- ((\dp|MuxB|Selector11~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|MuxA|Selector11~6_combout\,
	datad => \dp|MuxB|Selector11~6_combout\,
	combout => \dp|alu_dp|Selector11~5_combout\);

-- Location: LCCOMB_X111_Y37_N18
\dp|alu_dp|Selector11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector11~6_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector11~5_combout\ & ((\dp|alu_dp|Add2~8_combout\))) # (!\dp|alu_dp|Selector11~5_combout\ & (\dp|alu_dp|Add1~8_combout\)))) # (!\cp|WideOr1~2_combout\ & 
-- (\dp|alu_dp|Selector11~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|alu_dp|Selector11~5_combout\,
	datac => \dp|alu_dp|Add1~8_combout\,
	datad => \dp|alu_dp|Add2~8_combout\,
	combout => \dp|alu_dp|Selector11~6_combout\);

-- Location: LCCOMB_X111_Y37_N20
\dp|alu_dp|Selector11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector11~7_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((!\dp|alu_dp|Selector0~13_combout\ & \dp|alu_dp|Selector11~6_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Add6~8_combout\) # 
-- ((\dp|alu_dp|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add6~8_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector11~6_combout\,
	combout => \dp|alu_dp|Selector11~7_combout\);

-- Location: LCCOMB_X111_Y37_N2
\dp|alu_dp|Selector11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector11~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector11~7_combout\ & (\dp|MuxB|Selector11~6_combout\)) # (!\dp|alu_dp|Selector11~7_combout\ & ((\dp|MuxA|Selector10~6_combout\))))) # (!\dp|alu_dp|Selector0~13_combout\ 
-- & (((\dp|alu_dp|Selector11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector11~6_combout\,
	datab => \dp|MuxA|Selector10~6_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector11~7_combout\,
	combout => \dp|alu_dp|Selector11~8_combout\);

-- Location: LCCOMB_X111_Y37_N0
\dp|alu_dp|Selector11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector11~9_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector11~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector11~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector11~4_combout\,
	datad => \dp|alu_dp|Selector11~8_combout\,
	combout => \dp|alu_dp|Selector11~9_combout\);

-- Location: LCCOMB_X111_Y32_N18
\dp|instrReg|out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|instrReg|out[4]~feeder_combout\ = \dp|alu_dp|Selector11~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector11~9_combout\,
	combout => \dp|instrReg|out[4]~feeder_combout\);

-- Location: FF_X111_Y32_N19
\dp|instrReg|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|instrReg|out[4]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(4));

-- Location: LCCOMB_X111_Y32_N16
\dp|regSelA[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regSelA[1]~2_combout\ = \dp|instrReg|out\(4) $ (((\dp|instrReg|out\(3) & \cp|Equal4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(3),
	datab => \dp|instrReg|out\(4),
	datad => \cp|Equal4~14_combout\,
	combout => \dp|regSelA[1]~2_combout\);

-- Location: LCCOMB_X109_Y33_N26
\dp|rfile|reg_en_decoder|out[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[5]~6_combout\ = (\dp|regSelA[2]~3_combout\ & (!\dp|regSelA[1]~2_combout\ & \dp|rfile|reg_en_decoder|out[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[2]~3_combout\,
	datab => \dp|regSelA[1]~2_combout\,
	datad => \dp|rfile|reg_en_decoder|out[3]~0_combout\,
	combout => \dp|rfile|reg_en_decoder|out[5]~6_combout\);

-- Location: FF_X107_Y35_N25
\dp|rfile|reg5|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[8]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(8));

-- Location: LCCOMB_X109_Y35_N18
\dp|rfile|reg4|out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg4|out[8]~feeder_combout\ = \dp|alu_dp|Selector7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector7~10_combout\,
	combout => \dp|rfile|reg4|out[8]~feeder_combout\);

-- Location: FF_X109_Y35_N19
\dp|rfile|reg4|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg4|out[8]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(8));

-- Location: LCCOMB_X108_Y35_N10
\dp|MuxA|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector7~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg6|out\(8))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg4|out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(8),
	datab => \dp|rfile|reg4|out\(8),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector7~0_combout\);

-- Location: LCCOMB_X108_Y35_N20
\dp|MuxA|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector7~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector7~0_combout\ & (\dp|rfile|reg7|out\(8))) # (!\dp|MuxA|Selector7~0_combout\ & ((\dp|rfile|reg5|out\(8)))))) # (!\dp|regSelA[0]~1_combout\ & (((\dp|MuxA|Selector7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(8),
	datab => \dp|rfile|reg5|out\(8),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|MuxA|Selector7~0_combout\,
	combout => \dp|MuxA|Selector7~1_combout\);

-- Location: LCCOMB_X110_Y33_N8
\dp|pcReg|out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[8]~feeder_combout\ = \dp|alu_dp|Selector7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector7~10_combout\,
	combout => \dp|pcReg|out[8]~feeder_combout\);

-- Location: FF_X110_Y33_N9
\dp|pcReg|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[8]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(8));

-- Location: FF_X111_Y35_N17
\dp|rfile|reg3|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector7~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(8));

-- Location: FF_X111_Y34_N3
\dp|rfile|reg0|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector7~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(8));

-- Location: LCCOMB_X111_Y34_N16
\dp|MuxA|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector7~2_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg1|out\(8)) # ((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & (((\dp|rfile|reg0|out\(8) & !\dp|regSelA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(8),
	datab => \dp|rfile|reg0|out\(8),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector7~2_combout\);

-- Location: LCCOMB_X107_Y36_N24
\dp|MuxA|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector7~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector7~2_combout\ & ((\dp|rfile|reg3|out\(8)))) # (!\dp|MuxA|Selector7~2_combout\ & (\dp|rfile|reg2|out\(8))))) # (!\dp|regSelA[1]~2_combout\ & (((\dp|MuxA|Selector7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(8),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg3|out\(8),
	datad => \dp|MuxA|Selector7~2_combout\,
	combout => \dp|MuxA|Selector7~3_combout\);

-- Location: LCCOMB_X110_Y33_N10
\dp|MuxA|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector7~4_combout\ = (\dp|MuxA|Selector1~1_combout\ & ((\dp|pcReg|out\(8)) # ((\dp|MuxA|Selector1~0_combout\)))) # (!\dp|MuxA|Selector1~1_combout\ & (((!\dp|MuxA|Selector1~0_combout\ & \dp|MuxA|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~1_combout\,
	datab => \dp|pcReg|out\(8),
	datac => \dp|MuxA|Selector1~0_combout\,
	datad => \dp|MuxA|Selector7~3_combout\,
	combout => \dp|MuxA|Selector7~4_combout\);

-- Location: LCCOMB_X110_Y35_N10
\dp|MuxA|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector7~5_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector7~4_combout\ & (\dp|spReg|out\(8))) # (!\dp|MuxA|Selector7~4_combout\ & ((\dp|MuxA|Selector7~1_combout\))))) # (!\dp|MuxA|Selector1~0_combout\ & 
-- (((\dp|MuxA|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|spReg|out\(8),
	datac => \dp|MuxA|Selector7~1_combout\,
	datad => \dp|MuxA|Selector7~4_combout\,
	combout => \dp|MuxA|Selector7~5_combout\);

-- Location: LCCOMB_X110_Y35_N4
\dp|MuxA|Selector7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector7~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector7~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(8),
	datab => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector7~5_combout\,
	combout => \dp|MuxA|Selector7~6_combout\);

-- Location: LCCOMB_X108_Y36_N6
\dp|pcReg|out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[9]~feeder_combout\ = \dp|alu_dp|Selector6~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector6~9_combout\,
	combout => \dp|pcReg|out[9]~feeder_combout\);

-- Location: FF_X108_Y36_N7
\dp|pcReg|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[9]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(9));

-- Location: LCCOMB_X107_Y35_N30
\dp|rfile|reg5|out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[9]~feeder_combout\ = \dp|alu_dp|Selector6~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector6~9_combout\,
	combout => \dp|rfile|reg5|out[9]~feeder_combout\);

-- Location: FF_X107_Y35_N31
\dp|rfile|reg5|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[9]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(9));

-- Location: LCCOMB_X113_Y34_N20
\dp|rfile|reg4|out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg4|out[9]~feeder_combout\ = \dp|alu_dp|Selector6~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector6~9_combout\,
	combout => \dp|rfile|reg4|out[9]~feeder_combout\);

-- Location: FF_X113_Y34_N21
\dp|rfile|reg4|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg4|out[9]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(9));

-- Location: LCCOMB_X113_Y34_N6
\dp|MuxB|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector6~2_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg6|out\(9))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg4|out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(9),
	datab => \dp|rfile|reg4|out\(9),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector6~2_combout\);

-- Location: LCCOMB_X108_Y34_N30
\dp|MuxB|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector6~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector6~2_combout\ & (\dp|rfile|reg7|out\(9))) # (!\dp|MuxB|Selector6~2_combout\ & ((\dp|rfile|reg5|out\(9)))))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|MuxB|Selector6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(9),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg5|out\(9),
	datad => \dp|MuxB|Selector6~2_combout\,
	combout => \dp|MuxB|Selector6~3_combout\);

-- Location: FF_X111_Y34_N29
\dp|rfile|reg0|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector6~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(9));

-- Location: LCCOMB_X111_Y34_N28
\dp|MuxB|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector6~4_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg1|out\(9)) # ((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|rfile|reg0|out\(9) & !\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(9),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg0|out\(9),
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector6~4_combout\);

-- Location: LCCOMB_X107_Y34_N8
\dp|MuxB|Selector6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector6~5_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector6~4_combout\ & ((\dp|rfile|reg3|out\(9)))) # (!\dp|MuxB|Selector6~4_combout\ & (\dp|rfile|reg2|out\(9))))) # (!\dp|regSelB[1]~1_combout\ & (((\dp|MuxB|Selector6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg2|out\(9),
	datac => \dp|rfile|reg3|out\(9),
	datad => \dp|MuxB|Selector6~4_combout\,
	combout => \dp|MuxB|Selector6~5_combout\);

-- Location: LCCOMB_X108_Y33_N18
\dp|MuxB|Selector6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector6~6_combout\ = (\dp|MuxB|Selector7~4_combout\ & (\dp|MuxB|Selector7~3_combout\)) # (!\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector7~3_combout\ & (\dp|MuxB|Selector6~3_combout\)) # (!\dp|MuxB|Selector7~3_combout\ & 
-- ((\dp|MuxB|Selector6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|MuxB|Selector7~3_combout\,
	datac => \dp|MuxB|Selector6~3_combout\,
	datad => \dp|MuxB|Selector6~5_combout\,
	combout => \dp|MuxB|Selector6~6_combout\);

-- Location: LCCOMB_X108_Y33_N12
\dp|MuxB|Selector6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector6~7_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector6~6_combout\ & (\dp|pcReg|out\(9))) # (!\dp|MuxB|Selector6~6_combout\ & ((\dp|spReg|out\(9)))))) # (!\dp|MuxB|Selector7~4_combout\ & (((\dp|MuxB|Selector6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|pcReg|out\(9),
	datac => \dp|spReg|out\(9),
	datad => \dp|MuxB|Selector6~6_combout\,
	combout => \dp|MuxB|Selector6~7_combout\);

-- Location: LCCOMB_X110_Y33_N30
\dp|MuxB|Selector6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector6~8_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(9))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector6~7_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(9),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector6~7_combout\,
	combout => \dp|MuxB|Selector6~8_combout\);

-- Location: LCCOMB_X111_Y35_N14
\dp|alu_dp|Selector6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector6~10_combout\ = (\dp|MuxA|Selector6~6_combout\ & (((\cp|currState\(9)) # (\dp|MuxB|Selector6~8_combout\)) # (!\cp|WideOr7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector6~6_combout\,
	datab => \cp|WideOr7~16_combout\,
	datac => \cp|currState\(9),
	datad => \dp|MuxB|Selector6~8_combout\,
	combout => \dp|alu_dp|Selector6~10_combout\);

-- Location: LCCOMB_X112_Y35_N2
\dp|alu_dp|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector6~2_combout\ = (\cp|WideOr1~2_combout\ & ((\cp|WideOr7~17_combout\ & (\dp|alu_dp|Add0~18_combout\)) # (!\cp|WideOr7~17_combout\ & ((\dp|alu_dp|Selector6~10_combout\))))) # (!\cp|WideOr1~2_combout\ & ((\cp|WideOr7~17_combout\ $ 
-- (!\dp|alu_dp|Selector6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|alu_dp|Add0~18_combout\,
	datac => \cp|WideOr7~17_combout\,
	datad => \dp|alu_dp|Selector6~10_combout\,
	combout => \dp|alu_dp|Selector6~2_combout\);

-- Location: LCCOMB_X112_Y35_N8
\dp|alu_dp|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector6~3_combout\ = (\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~13_combout\ & (\dp|MuxA|Selector7~6_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector6~2_combout\))))) # (!\dp|alu_dp|Selector0~12_combout\ 
-- & (\dp|alu_dp|Selector0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~12_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|MuxA|Selector7~6_combout\,
	datad => \dp|alu_dp|Selector6~2_combout\,
	combout => \dp|alu_dp|Selector6~3_combout\);

-- Location: LCCOMB_X112_Y35_N14
\dp|alu_dp|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector6~4_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector6~3_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector6~3_combout\ & (\dp|alu_dp|Add3~18_combout\)) # (!\dp|alu_dp|Selector6~3_combout\ & 
-- ((\dp|alu_dp|Add4~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~18_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector6~3_combout\,
	datad => \dp|alu_dp|Add4~18_combout\,
	combout => \dp|alu_dp|Selector6~4_combout\);

-- Location: LCCOMB_X112_Y35_N4
\dp|alu_dp|Selector6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector6~5_combout\ = (\cp|WideOr1~2_combout\ & (((\cp|WideOr7~17_combout\)))) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxB|Selector6~8_combout\ & ((!\dp|MuxA|Selector6~6_combout\) # (!\cp|WideOr7~17_combout\))) # (!\dp|MuxB|Selector6~8_combout\ & 
-- ((\dp|MuxA|Selector6~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector6~8_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \cp|WideOr7~17_combout\,
	datad => \dp|MuxA|Selector6~6_combout\,
	combout => \dp|alu_dp|Selector6~5_combout\);

-- Location: LCCOMB_X112_Y35_N10
\dp|alu_dp|Selector6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector6~6_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector6~5_combout\ & ((\dp|alu_dp|Add2~18_combout\))) # (!\dp|alu_dp|Selector6~5_combout\ & (\dp|alu_dp|Add1~18_combout\)))) # (!\cp|WideOr1~2_combout\ & 
-- (((\dp|alu_dp|Selector6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|alu_dp|Add1~18_combout\,
	datac => \dp|alu_dp|Selector6~5_combout\,
	datad => \dp|alu_dp|Add2~18_combout\,
	combout => \dp|alu_dp|Selector6~6_combout\);

-- Location: LCCOMB_X112_Y35_N0
\dp|alu_dp|Selector6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector6~7_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector6~6_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~13_combout\) # ((\dp|alu_dp|Add6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~12_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|alu_dp|Add6~18_combout\,
	datad => \dp|alu_dp|Selector6~6_combout\,
	combout => \dp|alu_dp|Selector6~7_combout\);

-- Location: LCCOMB_X112_Y35_N6
\dp|alu_dp|Selector6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector6~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector6~7_combout\ & (\dp|MuxB|Selector6~8_combout\)) # (!\dp|alu_dp|Selector6~7_combout\ & ((\dp|MuxA|Selector5~6_combout\))))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (((\dp|alu_dp|Selector6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector6~8_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|MuxA|Selector5~6_combout\,
	datad => \dp|alu_dp|Selector6~7_combout\,
	combout => \dp|alu_dp|Selector6~8_combout\);

-- Location: LCCOMB_X112_Y35_N24
\dp|alu_dp|Selector6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector6~9_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector6~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector6~4_combout\,
	datad => \dp|alu_dp|Selector6~8_combout\,
	combout => \dp|alu_dp|Selector6~9_combout\);

-- Location: FF_X111_Y39_N3
\dp|memAddrReg|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector6~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(9));

-- Location: LCCOMB_X111_Y39_N14
\mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Equal0~0_combout\ = (!\dp|memAddrReg|out\(10) & (!\dp|memAddrReg|out\(9) & (\dp|drive_SW_L~3_combout\ & !\dp|memAddrReg|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(10),
	datab => \dp|memAddrReg|out\(9),
	datac => \dp|drive_SW_L~3_combout\,
	datad => \dp|memAddrReg|out\(13),
	combout => \mem|Equal0~0_combout\);

-- Location: LCCOMB_X111_Y39_N30
\mem|dmem|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|always0~0_combout\ = (\mem|Equal0~0_combout\ & (\dp|memAddrReg|out\(8) & \cp|WideOr26~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|Equal0~0_combout\,
	datac => \dp|memAddrReg|out\(8),
	datad => \cp|WideOr26~6_combout\,
	combout => \mem|dmem|always0~0_combout\);

-- Location: LCCOMB_X114_Y39_N22
\mem|dmem|mem~11feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|mem~11feeder_combout\ = \dp|c|bus[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|c|bus[10]~18_combout\,
	combout => \mem|dmem|mem~11feeder_combout\);

-- Location: FF_X114_Y39_N23
\mem|dmem|mem~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|dmem|mem~11feeder_combout\,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~11_q\);

-- Location: LCCOMB_X106_Y39_N24
\mem|dmem|data[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[10]~13_combout\ = (\mem|dmem|mem~0_q\ & (\mem|dmem|mem_rtl_0|auto_generated|ram_block1a10\)) # (!\mem|dmem|mem~0_q\ & ((\mem|dmem|mem~11_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a10\,
	datad => \mem|dmem|mem~11_q\,
	combout => \mem|dmem|data[10]~13_combout\);

-- Location: LCCOMB_X107_Y41_N30
\mem|dmem|data[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[10]~14_combout\ = ((\mem|dmem|mem~22_combout\ & (\mem|dmem|mem_rtl_0_bypass\(27))) # (!\mem|dmem|mem~22_combout\ & ((\mem|dmem|data[10]~13_combout\)))) # (!\mem|dmem|data~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem~22_combout\,
	datab => \mem|dmem|mem_rtl_0_bypass\(27),
	datac => \mem|dmem|data[10]~13_combout\,
	datad => \mem|dmem|data~1_combout\,
	combout => \mem|dmem|data[10]~14_combout\);

-- Location: LCCOMB_X114_Y39_N28
\mem|pmem|mem_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X114_Y39_N29
\mem|pmem|mem_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(38));

-- Location: LCCOMB_X114_Y40_N20
\mem|pmem|mem~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem~24_combout\ = !\dp|c|bus[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|c|bus[10]~18_combout\,
	combout => \mem|pmem|mem~24_combout\);

-- Location: FF_X114_Y40_N21
\mem|pmem|mem~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem~24_combout\,
	ena => \mem|pmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem~11_q\);

-- Location: LCCOMB_X113_Y39_N24
\mem|pmem|data[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[10]~13_combout\ = (\mem|pmem|mem~0_q\ & ((\mem|pmem|mem_rtl_0|auto_generated|ram_block1a10\))) # (!\mem|pmem|mem~0_q\ & (!\mem|pmem|mem~11_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|pmem|mem~11_q\,
	datac => \mem|pmem|mem~0_q\,
	datad => \mem|pmem|mem_rtl_0|auto_generated|ram_block1a10\,
	combout => \mem|pmem|data[10]~13_combout\);

-- Location: LCCOMB_X113_Y39_N30
\mem|pmem|data[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[10]~14_combout\ = (\mem|pmem|mem_rtl_0_bypass\(38) & ((\mem|pmem|mem~22_combout\ & (!\mem|pmem|mem_rtl_0_bypass\(37))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|data[10]~13_combout\))))) # (!\mem|pmem|mem_rtl_0_bypass\(38) & 
-- (!\mem|pmem|mem_rtl_0_bypass\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|mem_rtl_0_bypass\(37),
	datab => \mem|pmem|mem_rtl_0_bypass\(38),
	datac => \mem|pmem|mem~22_combout\,
	datad => \mem|pmem|data[10]~13_combout\,
	combout => \mem|pmem|data[10]~14_combout\);

-- Location: LCCOMB_X107_Y41_N16
\dp|c|bus[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[10]~17_combout\ = (\dp|memDataReg|out\(10) & (((\mem|pmem|data~0_combout\ & !\mem|pmem|data[10]~14_combout\)))) # (!\dp|memDataReg|out\(10) & ((\cp|WideOr26~6_combout\) # ((\mem|pmem|data~0_combout\ & !\mem|pmem|data[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(10),
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|pmem|data~0_combout\,
	datad => \mem|pmem|data[10]~14_combout\,
	combout => \dp|c|bus[10]~17_combout\);

-- Location: LCCOMB_X107_Y41_N24
\dp|c|bus[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[10]~18_combout\ = ((!\dp|c|bus[10]~16_combout\ & (\mem|dmem|data[10]~14_combout\ & !\dp|c|bus[10]~17_combout\))) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|c|bus[10]~16_combout\,
	datab => \dp|c|bus[12]~0_combout\,
	datac => \mem|dmem|data[10]~14_combout\,
	datad => \dp|c|bus[10]~17_combout\,
	combout => \dp|c|bus[10]~18_combout\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: LCCOMB_X113_Y37_N0
\dp|a|bus[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[10]~18_combout\ = (\dp|drive_SW_L~5_combout\ & (\SW[10]~input_o\ & ((\dp|alu_dp|Selector5~10_combout\) # (!\dp|reg_load_decoder|Decoder0~2_combout\)))) # (!\dp|drive_SW_L~5_combout\ & (((\dp|alu_dp|Selector5~10_combout\) # 
-- (!\dp|reg_load_decoder|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|drive_SW_L~5_combout\,
	datab => \SW[10]~input_o\,
	datac => \dp|alu_dp|Selector5~10_combout\,
	datad => \dp|reg_load_decoder|Decoder0~2_combout\,
	combout => \dp|a|bus[10]~18_combout\);

-- Location: LCCOMB_X113_Y37_N22
\dp|a|bus[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[10]~19_combout\ = ((\dp|a|bus[10]~18_combout\ & ((\dp|c|bus[10]~18_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \cp|WideOr24~13_combout\,
	datac => \dp|c|bus[10]~18_combout\,
	datad => \dp|a|bus[10]~18_combout\,
	combout => \dp|a|bus[10]~19_combout\);

-- Location: FF_X113_Y37_N23
\dp|memDataReg|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[10]~19_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(10));

-- Location: LCCOMB_X114_Y33_N16
\dp|spReg|out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|spReg|out[10]~feeder_combout\ = \dp|alu_dp|Selector5~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector5~10_combout\,
	combout => \dp|spReg|out[10]~feeder_combout\);

-- Location: FF_X114_Y33_N17
\dp|spReg|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|spReg|out[10]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(10));

-- Location: LCCOMB_X107_Y35_N14
\dp|rfile|reg5|out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[10]~feeder_combout\ = \dp|alu_dp|Selector5~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector5~10_combout\,
	combout => \dp|rfile|reg5|out[10]~feeder_combout\);

-- Location: FF_X107_Y35_N15
\dp|rfile|reg5|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[10]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(10));

-- Location: LCCOMB_X113_Y34_N8
\dp|rfile|reg4|out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg4|out[10]~feeder_combout\ = \dp|alu_dp|Selector5~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector5~10_combout\,
	combout => \dp|rfile|reg4|out[10]~feeder_combout\);

-- Location: FF_X113_Y34_N9
\dp|rfile|reg4|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg4|out[10]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(10));

-- Location: LCCOMB_X112_Y35_N16
\dp|MuxA|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector5~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg6|out\(10))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg4|out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(10),
	datab => \dp|regSelA[0]~1_combout\,
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|rfile|reg4|out\(10),
	combout => \dp|MuxA|Selector5~0_combout\);

-- Location: LCCOMB_X108_Y34_N20
\dp|rfile|reg7|out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[10]~feeder_combout\ = \dp|alu_dp|Selector5~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector5~10_combout\,
	combout => \dp|rfile|reg7|out[10]~feeder_combout\);

-- Location: FF_X108_Y34_N21
\dp|rfile|reg7|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[10]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(10));

-- Location: LCCOMB_X107_Y35_N20
\dp|MuxA|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector5~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector5~0_combout\ & ((\dp|rfile|reg7|out\(10)))) # (!\dp|MuxA|Selector5~0_combout\ & (\dp|rfile|reg5|out\(10))))) # (!\dp|regSelA[0]~1_combout\ & 
-- (((\dp|MuxA|Selector5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[0]~1_combout\,
	datab => \dp|rfile|reg5|out\(10),
	datac => \dp|MuxA|Selector5~0_combout\,
	datad => \dp|rfile|reg7|out\(10),
	combout => \dp|MuxA|Selector5~1_combout\);

-- Location: FF_X106_Y36_N9
\dp|pcReg|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector5~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(10));

-- Location: FF_X107_Y34_N1
\dp|rfile|reg3|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector5~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(10));

-- Location: FF_X106_Y34_N11
\dp|rfile|reg1|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector5~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(10));

-- Location: LCCOMB_X106_Y34_N10
\dp|MuxA|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector5~2_combout\ = (\dp|regSelA[1]~2_combout\ & (((\dp|regSelA[0]~1_combout\)))) # (!\dp|regSelA[1]~2_combout\ & ((\dp|regSelA[0]~1_combout\ & ((\dp|rfile|reg1|out\(10)))) # (!\dp|regSelA[0]~1_combout\ & (\dp|rfile|reg0|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(10),
	datab => \dp|regSelA[1]~2_combout\,
	datac => \dp|rfile|reg1|out\(10),
	datad => \dp|regSelA[0]~1_combout\,
	combout => \dp|MuxA|Selector5~2_combout\);

-- Location: LCCOMB_X106_Y36_N28
\dp|MuxA|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector5~3_combout\ = (\dp|regSelA[1]~2_combout\ & ((\dp|MuxA|Selector5~2_combout\ & ((\dp|rfile|reg3|out\(10)))) # (!\dp|MuxA|Selector5~2_combout\ & (\dp|rfile|reg2|out\(10))))) # (!\dp|regSelA[1]~2_combout\ & 
-- (((\dp|MuxA|Selector5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(10),
	datab => \dp|rfile|reg3|out\(10),
	datac => \dp|regSelA[1]~2_combout\,
	datad => \dp|MuxA|Selector5~2_combout\,
	combout => \dp|MuxA|Selector5~3_combout\);

-- Location: LCCOMB_X106_Y36_N18
\dp|MuxA|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector5~4_combout\ = (\dp|MuxA|Selector1~0_combout\ & (((\dp|MuxA|Selector1~1_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector1~1_combout\ & (\dp|pcReg|out\(10))) # (!\dp|MuxA|Selector1~1_combout\ & 
-- ((\dp|MuxA|Selector5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|pcReg|out\(10),
	datac => \dp|MuxA|Selector1~1_combout\,
	datad => \dp|MuxA|Selector5~3_combout\,
	combout => \dp|MuxA|Selector5~4_combout\);

-- Location: LCCOMB_X106_Y36_N16
\dp|MuxA|Selector5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector5~5_combout\ = (\dp|MuxA|Selector1~0_combout\ & ((\dp|MuxA|Selector5~4_combout\ & (\dp|spReg|out\(10))) # (!\dp|MuxA|Selector5~4_combout\ & ((\dp|MuxA|Selector5~1_combout\))))) # (!\dp|MuxA|Selector1~0_combout\ & 
-- (((\dp|MuxA|Selector5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~0_combout\,
	datab => \dp|spReg|out\(10),
	datac => \dp|MuxA|Selector5~1_combout\,
	datad => \dp|MuxA|Selector5~4_combout\,
	combout => \dp|MuxA|Selector5~5_combout\);

-- Location: LCCOMB_X106_Y36_N10
\dp|MuxA|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector5~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector5~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|memDataReg|out\(10),
	datac => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector5~5_combout\,
	combout => \dp|MuxA|Selector5~6_combout\);

-- Location: LCCOMB_X113_Y34_N18
\dp|MuxB|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector5~2_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg6|out\(10))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg4|out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg6|out\(10),
	datab => \dp|rfile|reg4|out\(10),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector5~2_combout\);

-- Location: LCCOMB_X108_Y34_N6
\dp|MuxB|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector5~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector5~2_combout\ & (\dp|rfile|reg7|out\(10))) # (!\dp|MuxB|Selector5~2_combout\ & ((\dp|rfile|reg5|out\(10)))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(10),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg5|out\(10),
	datad => \dp|MuxB|Selector5~2_combout\,
	combout => \dp|MuxB|Selector5~3_combout\);

-- Location: LCCOMB_X112_Y34_N12
\dp|rfile|reg2|out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[10]~feeder_combout\ = \dp|alu_dp|Selector5~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector5~10_combout\,
	combout => \dp|rfile|reg2|out[10]~feeder_combout\);

-- Location: FF_X112_Y34_N13
\dp|rfile|reg2|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[10]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(10));

-- Location: FF_X111_Y34_N11
\dp|rfile|reg0|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector5~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(10));

-- Location: LCCOMB_X111_Y34_N10
\dp|MuxB|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector5~4_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg1|out\(10)) # ((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|rfile|reg0|out\(10) & !\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(10),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg0|out\(10),
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector5~4_combout\);

-- Location: LCCOMB_X107_Y34_N0
\dp|MuxB|Selector5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector5~5_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector5~4_combout\ & ((\dp|rfile|reg3|out\(10)))) # (!\dp|MuxB|Selector5~4_combout\ & (\dp|rfile|reg2|out\(10))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg2|out\(10),
	datac => \dp|rfile|reg3|out\(10),
	datad => \dp|MuxB|Selector5~4_combout\,
	combout => \dp|MuxB|Selector5~5_combout\);

-- Location: LCCOMB_X106_Y36_N12
\dp|MuxB|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector5~6_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|spReg|out\(10)) # ((\dp|MuxB|Selector7~3_combout\)))) # (!\dp|MuxB|Selector7~4_combout\ & (((\dp|MuxB|Selector5~5_combout\ & !\dp|MuxB|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|spReg|out\(10),
	datac => \dp|MuxB|Selector5~5_combout\,
	datad => \dp|MuxB|Selector7~3_combout\,
	combout => \dp|MuxB|Selector5~6_combout\);

-- Location: LCCOMB_X106_Y36_N2
\dp|MuxB|Selector5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector5~7_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector5~6_combout\ & (\dp|pcReg|out\(10))) # (!\dp|MuxB|Selector5~6_combout\ & ((\dp|MuxB|Selector5~3_combout\))))) # (!\dp|MuxB|Selector7~3_combout\ & 
-- (((\dp|MuxB|Selector5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|pcReg|out\(10),
	datac => \dp|MuxB|Selector5~3_combout\,
	datad => \dp|MuxB|Selector5~6_combout\,
	combout => \dp|MuxB|Selector5~7_combout\);

-- Location: LCCOMB_X106_Y36_N24
\dp|MuxB|Selector5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector5~8_combout\ = (\cp|Equal4~22_combout\ & ((\cp|WideOr14~2_combout\ & (\dp|memDataReg|out\(10))) # (!\cp|WideOr14~2_combout\ & ((\dp|MuxB|Selector5~7_combout\))))) # (!\cp|Equal4~22_combout\ & (((\dp|MuxB|Selector5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~22_combout\,
	datab => \cp|WideOr14~2_combout\,
	datac => \dp|memDataReg|out\(10),
	datad => \dp|MuxB|Selector5~7_combout\,
	combout => \dp|MuxB|Selector5~8_combout\);

-- Location: LCCOMB_X112_Y37_N28
\dp|alu_dp|Selector5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~11_combout\ = (\dp|MuxA|Selector5~6_combout\ & ((\cp|currState\(9)) # ((\dp|MuxB|Selector5~8_combout\) # (!\cp|WideOr7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \cp|WideOr7~16_combout\,
	datac => \dp|MuxB|Selector5~8_combout\,
	datad => \dp|MuxA|Selector5~6_combout\,
	combout => \dp|alu_dp|Selector5~11_combout\);

-- Location: LCCOMB_X112_Y37_N24
\dp|alu_dp|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~2_combout\ = (\cp|WideOr1~2_combout\ & ((\cp|WideOr7~17_combout\ & (\dp|alu_dp|Add0~20_combout\)) # (!\cp|WideOr7~17_combout\ & ((\dp|alu_dp|Selector5~11_combout\))))) # (!\cp|WideOr1~2_combout\ & (\cp|WideOr7~17_combout\ $ 
-- (((!\dp|alu_dp|Selector5~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|alu_dp|Add0~20_combout\,
	datad => \dp|alu_dp|Selector5~11_combout\,
	combout => \dp|alu_dp|Selector5~2_combout\);

-- Location: LCCOMB_X111_Y37_N8
\dp|alu_dp|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~3_combout\ = (\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector0~13_combout\ & (\dp|MuxA|Selector6~6_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector5~2_combout\))))) # (!\dp|alu_dp|Selector0~12_combout\ 
-- & (((\dp|alu_dp|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector6~6_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector5~2_combout\,
	combout => \dp|alu_dp|Selector5~3_combout\);

-- Location: LCCOMB_X111_Y37_N14
\dp|alu_dp|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~4_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector5~3_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector5~3_combout\ & (\dp|alu_dp|Add3~20_combout\)) # (!\dp|alu_dp|Selector5~3_combout\ & 
-- ((\dp|alu_dp|Add4~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~20_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector5~3_combout\,
	datad => \dp|alu_dp|Add4~20_combout\,
	combout => \dp|alu_dp|Selector5~4_combout\);

-- Location: LCCOMB_X112_Y34_N28
\dp|alu_dp|Selector5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~7_combout\ = (\dp|alu_dp|Selector5~6_combout\ & (((\dp|alu_dp|Add2~20_combout\)) # (!\cp|WideOr1~2_combout\))) # (!\dp|alu_dp|Selector5~6_combout\ & (\cp|WideOr1~2_combout\ & (\dp|alu_dp|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector5~6_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Add1~20_combout\,
	datad => \dp|alu_dp|Add2~20_combout\,
	combout => \dp|alu_dp|Selector5~7_combout\);

-- Location: LCCOMB_X112_Y34_N2
\dp|alu_dp|Selector5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((!\dp|alu_dp|Selector0~12_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector5~7_combout\))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add6~20_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|alu_dp|Selector0~12_combout\,
	datad => \dp|alu_dp|Selector5~7_combout\,
	combout => \dp|alu_dp|Selector5~8_combout\);

-- Location: LCCOMB_X112_Y34_N0
\dp|alu_dp|Selector5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~9_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector5~8_combout\ & ((\dp|MuxB|Selector5~8_combout\))) # (!\dp|alu_dp|Selector5~8_combout\ & (\dp|MuxA|Selector4~6_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (((\dp|alu_dp|Selector5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector4~6_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|MuxB|Selector5~8_combout\,
	datad => \dp|alu_dp|Selector5~8_combout\,
	combout => \dp|alu_dp|Selector5~9_combout\);

-- Location: LCCOMB_X112_Y34_N30
\dp|alu_dp|Selector5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector5~10_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector5~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector5~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector5~4_combout\,
	datad => \dp|alu_dp|Selector5~9_combout\,
	combout => \dp|alu_dp|Selector5~10_combout\);

-- Location: FF_X112_Y37_N17
\dp|memAddrReg|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector5~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memAddrReg|out\(10));

-- Location: LCCOMB_X111_Y39_N22
\mem|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|Equal2~1_combout\ = (\dp|memAddrReg|out\(11) & (\dp|memAddrReg|out\(8) & (\dp|memAddrReg|out\(10) & \dp|memAddrReg|out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(11),
	datab => \dp|memAddrReg|out\(8),
	datac => \dp|memAddrReg|out\(10),
	datad => \dp|memAddrReg|out\(9),
	combout => \mem|Equal2~1_combout\);

-- Location: LCCOMB_X110_Y39_N20
\mem|smem|data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data~0_combout\ = (\mem|Equal2~1_combout\ & (\mem|Equal2~0_combout\ & \cp|WideOr24~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|Equal2~1_combout\,
	datac => \mem|Equal2~0_combout\,
	datad => \cp|WideOr24~13_combout\,
	combout => \mem|smem|data~0_combout\);

-- Location: LCCOMB_X107_Y41_N28
\dp|c|bus[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[12]~0_combout\ = (\mem|dmem|data~1_combout\) # ((\cp|WideOr26~6_combout\) # ((\mem|pmem|data~0_combout\) # (\mem|smem|data~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|data~1_combout\,
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|pmem|data~0_combout\,
	datad => \mem|smem|data~0_combout\,
	combout => \dp|c|bus[12]~0_combout\);

-- Location: LCCOMB_X110_Y40_N8
\mem|pmem|mem_rtl_0_bypass[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[27]~feeder_combout\ = \dp|c|bus[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|c|bus[5]~27_combout\,
	combout => \mem|pmem|mem_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X110_Y40_N9
\mem|pmem|mem_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(27));

-- Location: LCCOMB_X107_Y40_N10
\mem|pmem|mem_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|mem_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mem|pmem|mem_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X107_Y40_N11
\mem|pmem|mem_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|pmem|mem_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|pmem|mem_rtl_0_bypass\(28));

-- Location: LCCOMB_X107_Y40_N20
\mem|pmem|data[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|pmem|data[5]~20_combout\ = (\mem|pmem|mem~22_combout\ & (((\mem|pmem|mem_rtl_0_bypass\(27))))) # (!\mem|pmem|mem~22_combout\ & ((\mem|pmem|mem_rtl_0_bypass\(28) & (\mem|pmem|data[5]~19_combout\)) # (!\mem|pmem|mem_rtl_0_bypass\(28) & 
-- ((\mem|pmem|mem_rtl_0_bypass\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|pmem|data[5]~19_combout\,
	datab => \mem|pmem|mem_rtl_0_bypass\(27),
	datac => \mem|pmem|mem~22_combout\,
	datad => \mem|pmem|mem_rtl_0_bypass\(28),
	combout => \mem|pmem|data[5]~20_combout\);

-- Location: LCCOMB_X114_Y39_N26
\mem|smem|mem_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|mem_rtl_0_bypass[22]~feeder_combout\ = \dp|c|bus[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|c|bus[5]~27_combout\,
	combout => \mem|smem|mem_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X114_Y39_N27
\mem|smem|mem_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \mem|smem|mem_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem_rtl_0_bypass\(22));

-- Location: FF_X107_Y39_N11
\mem|smem|mem~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[5]~27_combout\,
	sload => VCC,
	ena => \mem|smem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|smem|mem~6_q\);

-- Location: LCCOMB_X107_Y39_N10
\mem|smem|data[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[5]~13_combout\ = (\mem|smem|mem~0_q\ & (\mem|smem|mem_rtl_0|auto_generated|ram_block1a5\)) # (!\mem|smem|mem~0_q\ & ((\mem|smem|mem~6_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem_rtl_0|auto_generated|ram_block1a5\,
	datac => \mem|smem|mem~6_q\,
	datad => \mem|smem|mem~0_q\,
	combout => \mem|smem|data[5]~13_combout\);

-- Location: LCCOMB_X107_Y39_N0
\mem|smem|data[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|smem|data[5]~14_combout\ = (\mem|smem|mem~22_combout\ & (\mem|smem|mem_rtl_0_bypass\(22))) # (!\mem|smem|mem~22_combout\ & ((\mem|smem|data[5]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|mem~22_combout\,
	datac => \mem|smem|mem_rtl_0_bypass\(22),
	datad => \mem|smem|data[5]~13_combout\,
	combout => \mem|smem|data[5]~14_combout\);

-- Location: LCCOMB_X107_Y39_N14
\dp|c|bus[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[5]~26_combout\ = (\mem|smem|data~0_combout\ & (\mem|smem|data[5]~14_combout\ & ((\mem|pmem|data[5]~20_combout\) # (!\mem|pmem|data~0_combout\)))) # (!\mem|smem|data~0_combout\ & ((\mem|pmem|data[5]~20_combout\) # ((!\mem|pmem|data~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|smem|data~0_combout\,
	datab => \mem|pmem|data[5]~20_combout\,
	datac => \mem|pmem|data~0_combout\,
	datad => \mem|smem|data[5]~14_combout\,
	combout => \dp|c|bus[5]~26_combout\);

-- Location: FF_X106_Y39_N17
\mem|dmem|mem~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|c|bus[5]~27_combout\,
	sload => VCC,
	ena => \mem|dmem|mem~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem|dmem|mem~6_q\);

-- Location: LCCOMB_X106_Y39_N16
\mem|dmem|data[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[5]~19_combout\ = (\mem|dmem|mem~0_q\ & ((\mem|dmem|mem_rtl_0|auto_generated|ram_block1a5\))) # (!\mem|dmem|mem~0_q\ & (\mem|dmem|mem~6_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem|dmem|mem~0_q\,
	datac => \mem|dmem|mem~6_q\,
	datad => \mem|dmem|mem_rtl_0|auto_generated|ram_block1a5\,
	combout => \mem|dmem|data[5]~19_combout\);

-- Location: LCCOMB_X106_Y39_N22
\mem|dmem|data[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem|dmem|data[5]~20_combout\ = (\mem|dmem|mem~22_combout\ & (\mem|dmem|mem_rtl_0_bypass\(22))) # (!\mem|dmem|mem~22_combout\ & ((\mem|dmem|data[5]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|dmem|mem_rtl_0_bypass\(22),
	datab => \mem|dmem|mem~22_combout\,
	datad => \mem|dmem|data[5]~19_combout\,
	combout => \mem|dmem|data[5]~20_combout\);

-- Location: LCCOMB_X106_Y39_N12
\dp|c|bus[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[5]~25_combout\ = (\dp|memDataReg|out\(5) & (((\mem|dmem|data[5]~20_combout\) # (!\mem|dmem|data~1_combout\)))) # (!\dp|memDataReg|out\(5) & (!\cp|WideOr26~6_combout\ & ((\mem|dmem|data[5]~20_combout\) # (!\mem|dmem|data~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(5),
	datab => \cp|WideOr26~6_combout\,
	datac => \mem|dmem|data[5]~20_combout\,
	datad => \mem|dmem|data~1_combout\,
	combout => \dp|c|bus[5]~25_combout\);

-- Location: LCCOMB_X106_Y39_N14
\dp|c|bus[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|c|bus[5]~27_combout\ = ((\dp|c|bus[5]~26_combout\ & \dp|c|bus[5]~25_combout\)) # (!\dp|c|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|c|bus[12]~0_combout\,
	datac => \dp|c|bus[5]~26_combout\,
	datad => \dp|c|bus[5]~25_combout\,
	combout => \dp|c|bus[5]~27_combout\);

-- Location: LCCOMB_X113_Y37_N18
\dp|a|bus[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[5]~25_combout\ = (\SW[5]~input_o\ & (((\dp|alu_dp|Selector10~9_combout\)) # (!\dp|reg_load_decoder|Decoder0~2_combout\))) # (!\SW[5]~input_o\ & (!\dp|drive_SW_L~5_combout\ & ((\dp|alu_dp|Selector10~9_combout\) # 
-- (!\dp|reg_load_decoder|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \dp|reg_load_decoder|Decoder0~2_combout\,
	datac => \dp|drive_SW_L~5_combout\,
	datad => \dp|alu_dp|Selector10~9_combout\,
	combout => \dp|a|bus[5]~25_combout\);

-- Location: LCCOMB_X113_Y37_N4
\dp|a|bus[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[5]~26_combout\ = ((\dp|a|bus[5]~25_combout\ & ((\dp|c|bus[5]~27_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \cp|WideOr24~13_combout\,
	datac => \dp|c|bus[5]~27_combout\,
	datad => \dp|a|bus[5]~25_combout\,
	combout => \dp|a|bus[5]~26_combout\);

-- Location: FF_X113_Y37_N5
\dp|memDataReg|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[5]~26_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(5));

-- Location: LCCOMB_X108_Y36_N28
\dp|pcReg|out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[5]~feeder_combout\ = \dp|alu_dp|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector10~9_combout\,
	combout => \dp|pcReg|out[5]~feeder_combout\);

-- Location: FF_X108_Y36_N29
\dp|pcReg|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[5]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(5));

-- Location: LCCOMB_X113_Y35_N4
\dp|rfile|reg7|out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[5]~feeder_combout\ = \dp|alu_dp|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector10~9_combout\,
	combout => \dp|rfile|reg7|out[5]~feeder_combout\);

-- Location: FF_X113_Y35_N5
\dp|rfile|reg7|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[5]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(5));

-- Location: LCCOMB_X107_Y35_N10
\dp|rfile|reg5|out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg5|out[5]~feeder_combout\ = \dp|alu_dp|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector10~9_combout\,
	combout => \dp|rfile|reg5|out[5]~feeder_combout\);

-- Location: FF_X107_Y35_N11
\dp|rfile|reg5|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg5|out[5]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg5|out\(5));

-- Location: LCCOMB_X108_Y35_N24
\dp|rfile|reg6|out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg6|out[5]~feeder_combout\ = \dp|alu_dp|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector10~9_combout\,
	combout => \dp|rfile|reg6|out[5]~feeder_combout\);

-- Location: FF_X108_Y35_N25
\dp|rfile|reg6|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg6|out[5]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(5));

-- Location: LCCOMB_X108_Y35_N22
\dp|MuxA|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector10~0_combout\ = (\dp|regSelA[0]~1_combout\ & (((\dp|regSelA[1]~2_combout\)))) # (!\dp|regSelA[0]~1_combout\ & ((\dp|regSelA[1]~2_combout\ & ((\dp|rfile|reg6|out\(5)))) # (!\dp|regSelA[1]~2_combout\ & (\dp|rfile|reg4|out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(5),
	datab => \dp|rfile|reg6|out\(5),
	datac => \dp|regSelA[0]~1_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|MuxA|Selector10~0_combout\);

-- Location: LCCOMB_X107_Y35_N0
\dp|MuxA|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector10~1_combout\ = (\dp|regSelA[0]~1_combout\ & ((\dp|MuxA|Selector10~0_combout\ & (\dp|rfile|reg7|out\(5))) # (!\dp|MuxA|Selector10~0_combout\ & ((\dp|rfile|reg5|out\(5)))))) # (!\dp|regSelA[0]~1_combout\ & 
-- (((\dp|MuxA|Selector10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelA[0]~1_combout\,
	datab => \dp|rfile|reg7|out\(5),
	datac => \dp|rfile|reg5|out\(5),
	datad => \dp|MuxA|Selector10~0_combout\,
	combout => \dp|MuxA|Selector10~1_combout\);

-- Location: LCCOMB_X107_Y36_N18
\dp|MuxA|Selector10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector10~4_combout\ = (\dp|MuxA|Selector1~0_combout\ & (((\dp|MuxA|Selector1~1_combout\) # (\dp|MuxA|Selector10~1_combout\)))) # (!\dp|MuxA|Selector1~0_combout\ & (\dp|MuxA|Selector10~3_combout\ & (!\dp|MuxA|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector10~3_combout\,
	datab => \dp|MuxA|Selector1~0_combout\,
	datac => \dp|MuxA|Selector1~1_combout\,
	datad => \dp|MuxA|Selector10~1_combout\,
	combout => \dp|MuxA|Selector10~4_combout\);

-- Location: LCCOMB_X108_Y36_N20
\dp|MuxA|Selector10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector10~5_combout\ = (\dp|MuxA|Selector1~1_combout\ & ((\dp|MuxA|Selector10~4_combout\ & (\dp|spReg|out\(5))) # (!\dp|MuxA|Selector10~4_combout\ & ((\dp|pcReg|out\(5)))))) # (!\dp|MuxA|Selector1~1_combout\ & 
-- (((\dp|MuxA|Selector10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|spReg|out\(5),
	datab => \dp|pcReg|out\(5),
	datac => \dp|MuxA|Selector1~1_combout\,
	datad => \dp|MuxA|Selector10~4_combout\,
	combout => \dp|MuxA|Selector10~5_combout\);

-- Location: LCCOMB_X108_Y36_N22
\dp|MuxA|Selector10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxA|Selector10~6_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector10~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector1~2_combout\,
	datac => \dp|memDataReg|out\(5),
	datad => \dp|MuxA|Selector10~5_combout\,
	combout => \dp|MuxA|Selector10~6_combout\);

-- Location: FF_X109_Y34_N7
\dp|spReg|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector10~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|spReg|out\(5));

-- Location: LCCOMB_X107_Y34_N16
\dp|rfile|reg3|out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg3|out[5]~feeder_combout\ = \dp|alu_dp|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector10~9_combout\,
	combout => \dp|rfile|reg3|out[5]~feeder_combout\);

-- Location: FF_X107_Y34_N17
\dp|rfile|reg3|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg3|out[5]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(5));

-- Location: FF_X111_Y34_N5
\dp|rfile|reg0|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector10~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(5));

-- Location: LCCOMB_X111_Y34_N4
\dp|MuxB|Selector10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector10~4_combout\ = (\dp|regSelB[1]~1_combout\ & (((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg1|out\(5))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg0|out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(5),
	datab => \dp|regSelB[1]~1_combout\,
	datac => \dp|rfile|reg0|out\(5),
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector10~4_combout\);

-- Location: LCCOMB_X107_Y34_N24
\dp|MuxB|Selector10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector10~5_combout\ = (\dp|MuxB|Selector10~4_combout\ & (((\dp|rfile|reg3|out\(5)) # (!\dp|regSelB[1]~1_combout\)))) # (!\dp|MuxB|Selector10~4_combout\ & (\dp|rfile|reg2|out\(5) & ((\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(5),
	datab => \dp|rfile|reg3|out\(5),
	datac => \dp|MuxB|Selector10~4_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector10~5_combout\);

-- Location: FF_X109_Y35_N21
\dp|rfile|reg4|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector10~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(5));

-- Location: LCCOMB_X109_Y35_N20
\dp|MuxB|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector10~2_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg6|out\(5)) # ((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & (((\dp|rfile|reg4|out\(5) & !\dp|regSelB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg6|out\(5),
	datac => \dp|rfile|reg4|out\(5),
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector10~2_combout\);

-- Location: LCCOMB_X113_Y35_N18
\dp|MuxB|Selector10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector10~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector10~2_combout\ & (\dp|rfile|reg7|out\(5))) # (!\dp|MuxB|Selector10~2_combout\ & ((\dp|rfile|reg5|out\(5)))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(5),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg5|out\(5),
	datad => \dp|MuxB|Selector10~2_combout\,
	combout => \dp|MuxB|Selector10~3_combout\);

-- Location: LCCOMB_X109_Y34_N24
\dp|MuxB|Selector10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector10~6_combout\ = (\dp|MuxB|Selector7~4_combout\ & (\dp|MuxB|Selector7~3_combout\)) # (!\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector10~3_combout\))) # (!\dp|MuxB|Selector7~3_combout\ & 
-- (\dp|MuxB|Selector10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|MuxB|Selector7~3_combout\,
	datac => \dp|MuxB|Selector10~5_combout\,
	datad => \dp|MuxB|Selector10~3_combout\,
	combout => \dp|MuxB|Selector10~6_combout\);

-- Location: LCCOMB_X109_Y34_N6
\dp|MuxB|Selector10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector10~7_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector10~6_combout\ & (\dp|pcReg|out\(5))) # (!\dp|MuxB|Selector10~6_combout\ & ((\dp|spReg|out\(5)))))) # (!\dp|MuxB|Selector7~4_combout\ & 
-- (((\dp|MuxB|Selector10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|pcReg|out\(5),
	datac => \dp|spReg|out\(5),
	datad => \dp|MuxB|Selector10~6_combout\,
	combout => \dp|MuxB|Selector10~7_combout\);

-- Location: LCCOMB_X109_Y34_N28
\dp|MuxB|Selector10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector10~8_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(5))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector10~7_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(5),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector10~7_combout\,
	combout => \dp|MuxB|Selector10~8_combout\);

-- Location: LCCOMB_X109_Y36_N16
\dp|alu_dp|Selector10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector10~10_combout\ = (\dp|MuxA|Selector10~6_combout\ & ((\cp|currState\(9)) # ((\dp|MuxB|Selector10~8_combout\) # (!\cp|WideOr7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(9),
	datab => \dp|MuxA|Selector10~6_combout\,
	datac => \cp|WideOr7~16_combout\,
	datad => \dp|MuxB|Selector10~8_combout\,
	combout => \dp|alu_dp|Selector10~10_combout\);

-- Location: LCCOMB_X109_Y36_N26
\dp|alu_dp|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector10~2_combout\ = (\cp|WideOr7~17_combout\ & ((\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Add0~10_combout\))) # (!\cp|WideOr1~2_combout\ & (\dp|alu_dp|Selector10~10_combout\)))) # (!\cp|WideOr7~17_combout\ & (\dp|alu_dp|Selector10~10_combout\ 
-- $ (((!\cp|WideOr1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \dp|alu_dp|Selector10~10_combout\,
	datac => \dp|alu_dp|Add0~10_combout\,
	datad => \cp|WideOr1~2_combout\,
	combout => \dp|alu_dp|Selector10~2_combout\);

-- Location: LCCOMB_X109_Y36_N28
\dp|alu_dp|Selector10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector10~3_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((\dp|MuxA|Selector11~6_combout\)) # (!\dp|alu_dp|Selector0~12_combout\))) # (!\dp|alu_dp|Selector0~13_combout\ & (\dp|alu_dp|Selector0~12_combout\ & 
-- (\dp|alu_dp|Selector10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector10~2_combout\,
	datad => \dp|MuxA|Selector11~6_combout\,
	combout => \dp|alu_dp|Selector10~3_combout\);

-- Location: LCCOMB_X109_Y36_N22
\dp|alu_dp|Selector10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector10~4_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector10~3_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector10~3_combout\ & (\dp|alu_dp|Add3~10_combout\)) # (!\dp|alu_dp|Selector10~3_combout\ 
-- & ((\dp|alu_dp|Add4~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~12_combout\,
	datab => \dp|alu_dp|Add3~10_combout\,
	datac => \dp|alu_dp|Add4~10_combout\,
	datad => \dp|alu_dp|Selector10~3_combout\,
	combout => \dp|alu_dp|Selector10~4_combout\);

-- Location: LCCOMB_X109_Y36_N8
\dp|alu_dp|Selector10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector10~5_combout\ = (\cp|WideOr1~2_combout\ & (((\cp|WideOr7~17_combout\)))) # (!\cp|WideOr1~2_combout\ & ((\dp|MuxA|Selector10~6_combout\ & ((!\dp|MuxB|Selector10~8_combout\) # (!\cp|WideOr7~17_combout\))) # 
-- (!\dp|MuxA|Selector10~6_combout\ & ((\dp|MuxB|Selector10~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|MuxA|Selector10~6_combout\,
	datac => \cp|WideOr7~17_combout\,
	datad => \dp|MuxB|Selector10~8_combout\,
	combout => \dp|alu_dp|Selector10~5_combout\);

-- Location: LCCOMB_X109_Y36_N18
\dp|alu_dp|Selector10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector10~6_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector10~5_combout\ & ((\dp|alu_dp|Add2~10_combout\))) # (!\dp|alu_dp|Selector10~5_combout\ & (\dp|alu_dp|Add1~10_combout\)))) # (!\cp|WideOr1~2_combout\ & 
-- (((\dp|alu_dp|Selector10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|alu_dp|Add1~10_combout\,
	datac => \dp|alu_dp|Selector10~5_combout\,
	datad => \dp|alu_dp|Add2~10_combout\,
	combout => \dp|alu_dp|Selector10~6_combout\);

-- Location: LCCOMB_X109_Y36_N20
\dp|alu_dp|Selector10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector10~7_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (!\dp|alu_dp|Selector0~12_combout\)) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector10~6_combout\))) # 
-- (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Add6~10_combout\,
	datad => \dp|alu_dp|Selector10~6_combout\,
	combout => \dp|alu_dp|Selector10~7_combout\);

-- Location: LCCOMB_X109_Y36_N2
\dp|alu_dp|Selector10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector10~8_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector10~7_combout\ & ((\dp|MuxB|Selector10~8_combout\))) # (!\dp|alu_dp|Selector10~7_combout\ & (\dp|MuxA|Selector9~6_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ 
-- & (((\dp|alu_dp|Selector10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|MuxA|Selector9~6_combout\,
	datac => \dp|MuxB|Selector10~8_combout\,
	datad => \dp|alu_dp|Selector10~7_combout\,
	combout => \dp|alu_dp|Selector10~8_combout\);

-- Location: LCCOMB_X109_Y36_N24
\dp|alu_dp|Selector10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector10~9_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector10~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector10~4_combout\,
	datad => \dp|alu_dp|Selector10~8_combout\,
	combout => \dp|alu_dp|Selector10~9_combout\);

-- Location: FF_X111_Y32_N1
\dp|instrReg|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector10~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(5));

-- Location: LCCOMB_X111_Y32_N30
\dp|instrReg|out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|instrReg|out[3]~feeder_combout\ = \dp|alu_dp|Selector12~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector12~9_combout\,
	combout => \dp|instrReg|out[3]~feeder_combout\);

-- Location: FF_X111_Y32_N31
\dp|instrReg|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|instrReg|out[3]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(3));

-- Location: LCCOMB_X111_Y32_N8
\dp|regSelA[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|regSelA[2]~3_combout\ = \dp|instrReg|out\(5) $ (((\dp|instrReg|out\(4) & (\dp|instrReg|out\(3) & \cp|Equal4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(4),
	datab => \dp|instrReg|out\(5),
	datac => \dp|instrReg|out\(3),
	datad => \cp|Equal4~14_combout\,
	combout => \dp|regSelA[2]~3_combout\);

-- Location: LCCOMB_X113_Y34_N26
\dp|rfile|reg_en_decoder|out[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg_en_decoder|out[7]~9_combout\ = (\dp|rfile|reg_en_decoder|out[3]~0_combout\ & (\dp|regSelA[2]~3_combout\ & \dp|regSelA[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg_en_decoder|out[3]~0_combout\,
	datab => \dp|regSelA[2]~3_combout\,
	datad => \dp|regSelA[1]~2_combout\,
	combout => \dp|rfile|reg_en_decoder|out[7]~9_combout\);

-- Location: FF_X108_Y34_N25
\dp|rfile|reg7|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector2~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(13));

-- Location: FF_X109_Y35_N7
\dp|rfile|reg4|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector2~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(13));

-- Location: LCCOMB_X109_Y35_N6
\dp|MuxB|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector2~2_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg6|out\(13)) # ((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & (((\dp|rfile|reg4|out\(13) & !\dp|regSelB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg6|out\(13),
	datac => \dp|rfile|reg4|out\(13),
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector2~2_combout\);

-- Location: LCCOMB_X108_Y34_N24
\dp|MuxB|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector2~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector2~2_combout\ & ((\dp|rfile|reg7|out\(13)))) # (!\dp|MuxB|Selector2~2_combout\ & (\dp|rfile|reg5|out\(13))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg5|out\(13),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg7|out\(13),
	datad => \dp|MuxB|Selector2~2_combout\,
	combout => \dp|MuxB|Selector2~3_combout\);

-- Location: LCCOMB_X106_Y33_N4
\dp|rfile|reg2|out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[13]~feeder_combout\ = \dp|alu_dp|Selector2~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector2~9_combout\,
	combout => \dp|rfile|reg2|out[13]~feeder_combout\);

-- Location: FF_X106_Y33_N5
\dp|rfile|reg2|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[13]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(13));

-- Location: FF_X106_Y37_N5
\dp|rfile|reg0|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector2~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(13));

-- Location: LCCOMB_X106_Y37_N14
\dp|MuxB|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector2~4_combout\ = (\dp|regSelB[1]~1_combout\ & (((\dp|regSelB[0]~0_combout\)))) # (!\dp|regSelB[1]~1_combout\ & ((\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg1|out\(13))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg0|out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(13),
	datab => \dp|rfile|reg0|out\(13),
	datac => \dp|regSelB[1]~1_combout\,
	datad => \dp|regSelB[0]~0_combout\,
	combout => \dp|MuxB|Selector2~4_combout\);

-- Location: LCCOMB_X108_Y37_N20
\dp|MuxB|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector2~5_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector2~4_combout\ & ((\dp|rfile|reg3|out\(13)))) # (!\dp|MuxB|Selector2~4_combout\ & (\dp|rfile|reg2|out\(13))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[1]~1_combout\,
	datab => \dp|rfile|reg2|out\(13),
	datac => \dp|rfile|reg3|out\(13),
	datad => \dp|MuxB|Selector2~4_combout\,
	combout => \dp|MuxB|Selector2~5_combout\);

-- Location: LCCOMB_X108_Y34_N18
\dp|MuxB|Selector2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector2~6_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector2~3_combout\) # ((\dp|MuxB|Selector7~4_combout\)))) # (!\dp|MuxB|Selector7~3_combout\ & (((!\dp|MuxB|Selector7~4_combout\ & \dp|MuxB|Selector2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|MuxB|Selector2~3_combout\,
	datac => \dp|MuxB|Selector7~4_combout\,
	datad => \dp|MuxB|Selector2~5_combout\,
	combout => \dp|MuxB|Selector2~6_combout\);

-- Location: LCCOMB_X108_Y33_N20
\dp|MuxB|Selector2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector2~7_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector2~6_combout\ & (\dp|pcReg|out\(13))) # (!\dp|MuxB|Selector2~6_combout\ & ((\dp|spReg|out\(13)))))) # (!\dp|MuxB|Selector7~4_combout\ & (((\dp|MuxB|Selector2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~4_combout\,
	datab => \dp|pcReg|out\(13),
	datac => \dp|spReg|out\(13),
	datad => \dp|MuxB|Selector2~6_combout\,
	combout => \dp|MuxB|Selector2~7_combout\);

-- Location: LCCOMB_X109_Y33_N10
\dp|MuxB|Selector2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector2~8_combout\ = (\cp|WideOr14~2_combout\ & ((\cp|Equal4~22_combout\ & (\dp|memDataReg|out\(13))) # (!\cp|Equal4~22_combout\ & ((\dp|MuxB|Selector2~7_combout\))))) # (!\cp|WideOr14~2_combout\ & (((\dp|MuxB|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(13),
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	datad => \dp|MuxB|Selector2~7_combout\,
	combout => \dp|MuxB|Selector2~8_combout\);

-- Location: LCCOMB_X107_Y37_N12
\dp|alu_dp|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~0_combout\ = (\cp|WideOr7~17_combout\ & (((\cp|WideOr1~2_combout\) # (!\dp|MuxB|Selector2~8_combout\)) # (!\dp|MuxA|Selector2~6_combout\))) # (!\cp|WideOr7~17_combout\ & (\dp|MuxA|Selector2~6_combout\ $ ((\cp|WideOr1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector2~6_combout\,
	datab => \cp|WideOr1~2_combout\,
	datac => \cp|WideOr7~17_combout\,
	datad => \dp|MuxB|Selector2~8_combout\,
	combout => \dp|alu_dp|Selector2~0_combout\);

-- Location: LCCOMB_X107_Y37_N22
\dp|alu_dp|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~1_combout\ = ((\dp|alu_dp|Selector14~2_combout\ & \dp|alu_dp|Add0~26_combout\)) # (!\dp|alu_dp|Selector2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector14~2_combout\,
	datac => \dp|alu_dp|Add0~26_combout\,
	datad => \dp|alu_dp|Selector2~0_combout\,
	combout => \dp|alu_dp|Selector2~1_combout\);

-- Location: LCCOMB_X107_Y37_N24
\dp|alu_dp|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~2_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((\dp|MuxA|Selector3~6_combout\)) # (!\dp|alu_dp|Selector0~12_combout\))) # (!\dp|alu_dp|Selector0~13_combout\ & (\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Selector2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector2~1_combout\,
	datad => \dp|MuxA|Selector3~6_combout\,
	combout => \dp|alu_dp|Selector2~2_combout\);

-- Location: LCCOMB_X107_Y37_N26
\dp|alu_dp|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~3_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((\dp|alu_dp|Selector2~2_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Selector2~2_combout\ & (\dp|alu_dp|Add3~26_combout\)) # (!\dp|alu_dp|Selector2~2_combout\ & 
-- ((\dp|alu_dp|Add4~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~12_combout\,
	datab => \dp|alu_dp|Add3~26_combout\,
	datac => \dp|alu_dp|Add4~26_combout\,
	datad => \dp|alu_dp|Selector2~2_combout\,
	combout => \dp|alu_dp|Selector2~3_combout\);

-- Location: LCCOMB_X107_Y37_N0
\dp|alu_dp|Selector2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector2~9_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector2~3_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector2~3_combout\,
	datad => \dp|alu_dp|Selector2~8_combout\,
	combout => \dp|alu_dp|Selector2~9_combout\);

-- Location: FF_X107_Y37_N1
\dp|instrReg|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector2~9_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(13));

-- Location: LCCOMB_X108_Y31_N18
\cp|Equal4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~50_combout\ = (!\cp|currState\(6) & (\cp|Equal4~13_combout\ & (!\cp|currState\(7) & \cp|Equal4~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|Equal4~13_combout\,
	datac => \cp|currState\(7),
	datad => \cp|Equal4~17_combout\,
	combout => \cp|Equal4~50_combout\);

-- Location: LCCOMB_X110_Y31_N28
\cp|Equal4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~26_combout\ = (\cp|currState\(7) & (\cp|currState\(6) & (!\cp|currState\(5) & \cp|Equal4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(6),
	datac => \cp|currState\(5),
	datad => \cp|Equal4~12_combout\,
	combout => \cp|Equal4~26_combout\);

-- Location: LCCOMB_X112_Y31_N18
\cp|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector16~1_combout\ = (\cp|Selector19~19_combout\ & ((!\cp|Equal4~23_combout\) # (!\cp|Equal4~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector19~19_combout\,
	datac => \cp|Equal4~26_combout\,
	datad => \cp|Equal4~23_combout\,
	combout => \cp|Selector16~1_combout\);

-- Location: LCCOMB_X112_Y32_N4
\cp|Equal4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~36_combout\ = (\cp|Equal4~32_combout\ & (\cp|currState\(1) & (\cp|Equal4~15_combout\ & \cp|WideOr24~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~32_combout\,
	datab => \cp|currState\(1),
	datac => \cp|Equal4~15_combout\,
	datad => \cp|WideOr24~8_combout\,
	combout => \cp|Equal4~36_combout\);

-- Location: LCCOMB_X112_Y32_N28
\cp|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector16~0_combout\ = (!\cp|Equal4~37_combout\ & ((!\cp|currState\(0)) # (!\cp|Equal4~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~37_combout\,
	datab => \cp|Equal4~36_combout\,
	datad => \cp|currState\(0),
	combout => \cp|Selector16~0_combout\);

-- Location: LCCOMB_X112_Y31_N28
\cp|Selector19~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~23_combout\ = (((\cp|currState\(4)) # (!\cp|Equal4~23_combout\)) # (!\cp|Equal4~8_combout\)) # (!\cp|currState\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|Equal4~8_combout\,
	datac => \cp|currState\(4),
	datad => \cp|Equal4~23_combout\,
	combout => \cp|Selector19~23_combout\);

-- Location: LCCOMB_X112_Y31_N4
\cp|Equal4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~45_combout\ = (\cp|WideOr24~8_combout\ & (\cp|Equal4~23_combout\ & (\cp|Equal4~12_combout\ & \cp|currState\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr24~8_combout\,
	datab => \cp|Equal4~23_combout\,
	datac => \cp|Equal4~12_combout\,
	datad => \cp|currState\(5),
	combout => \cp|Equal4~45_combout\);

-- Location: LCCOMB_X113_Y32_N20
\cp|Equal4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~42_combout\ = (!\cp|currState\(0) & (\cp|Equal4~21_combout\ & (\cp|Equal4~8_combout\ & \cp|Equal4~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|Equal4~21_combout\,
	datac => \cp|Equal4~8_combout\,
	datad => \cp|Equal4~23_combout\,
	combout => \cp|Equal4~42_combout\);

-- Location: LCCOMB_X113_Y32_N14
\cp|Equal4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~41_combout\ = (!\cp|currState\(3) & (\cp|currState\(4) & \cp|currState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|currState\(4),
	datad => \cp|currState\(0),
	combout => \cp|Equal4~41_combout\);

-- Location: LCCOMB_X113_Y32_N30
\cp|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector18~2_combout\ = (!\cp|Equal4~42_combout\ & (((!\cp|Equal4~23_combout\) # (!\cp|Equal4~41_combout\)) # (!\cp|Equal4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~8_combout\,
	datab => \cp|Equal4~42_combout\,
	datac => \cp|Equal4~41_combout\,
	datad => \cp|Equal4~23_combout\,
	combout => \cp|Selector18~2_combout\);

-- Location: LCCOMB_X112_Y31_N2
\cp|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector16~2_combout\ = (\cp|Selector19~23_combout\ & (!\cp|Equal4~45_combout\ & \cp|Selector18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|Selector19~23_combout\,
	datac => \cp|Equal4~45_combout\,
	datad => \cp|Selector18~2_combout\,
	combout => \cp|Selector16~2_combout\);

-- Location: LCCOMB_X112_Y31_N24
\cp|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector16~3_combout\ = (\cp|Selector20~5_combout\ & (\cp|Selector16~1_combout\ & (\cp|Selector16~0_combout\ & \cp|Selector16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector20~5_combout\,
	datab => \cp|Selector16~1_combout\,
	datac => \cp|Selector16~0_combout\,
	datad => \cp|Selector16~2_combout\,
	combout => \cp|Selector16~3_combout\);

-- Location: LCCOMB_X113_Y32_N24
\cp|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector15~2_combout\ = (((\dp|instrReg|out\(13) & \cp|Equal4~50_combout\)) # (!\cp|Selector16~3_combout\)) # (!\cp|Selector15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector15~1_combout\,
	datab => \dp|instrReg|out\(13),
	datac => \cp|Equal4~50_combout\,
	datad => \cp|Selector16~3_combout\,
	combout => \cp|Selector15~2_combout\);

-- Location: FF_X113_Y32_N25
\cp|currState[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \cp|Selector15~2_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(7));

-- Location: LCCOMB_X113_Y32_N0
\cp|Equal4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~16_combout\ = (!\cp|currState\(6) & !\cp|currState\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(6),
	datad => \cp|currState\(7),
	combout => \cp|Equal4~16_combout\);

-- Location: LCCOMB_X113_Y32_N16
\cp|Selector19~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~25_combout\ = (\cp|currState\(3) & (\cp|Equal4~16_combout\ & (\cp|Equal4~23_combout\ & !\cp|currState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|Equal4~16_combout\,
	datac => \cp|Equal4~23_combout\,
	datad => \cp|currState\(4),
	combout => \cp|Selector19~25_combout\);

-- Location: LCCOMB_X112_Y31_N22
\cp|Equal4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~48_combout\ = (\cp|currState\(5) & (\cp|Equal4~16_combout\ & (\cp|Equal4~12_combout\ & \cp|Equal4~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|Equal4~16_combout\,
	datac => \cp|Equal4~12_combout\,
	datad => \cp|Equal4~23_combout\,
	combout => \cp|Equal4~48_combout\);

-- Location: LCCOMB_X109_Y41_N28
\dp|instrReg|out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|instrReg|out[11]~feeder_combout\ = \dp|alu_dp|Selector4~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector4~9_combout\,
	combout => \dp|instrReg|out[11]~feeder_combout\);

-- Location: FF_X109_Y41_N29
\dp|instrReg|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|instrReg|out[11]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(11));

-- Location: LCCOMB_X108_Y31_N24
\cp|Selector17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector17~4_combout\ = (\cp|Equal4~16_combout\ & (\cp|Equal4~13_combout\ & (\dp|instrReg|out\(11) & \cp|Equal4~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~16_combout\,
	datab => \cp|Equal4~13_combout\,
	datac => \dp|instrReg|out\(11),
	datad => \cp|Equal4~17_combout\,
	combout => \cp|Selector17~4_combout\);

-- Location: LCCOMB_X112_Y31_N0
\cp|Selector17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector17~5_combout\ = (\cp|Equal4~45_combout\) # ((\cp|Equal4~48_combout\) # (\cp|Selector17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|Equal4~45_combout\,
	datac => \cp|Equal4~48_combout\,
	datad => \cp|Selector17~4_combout\,
	combout => \cp|Selector17~5_combout\);

-- Location: LCCOMB_X106_Y31_N2
\cp|Equal4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~9_combout\ = (\cp|currState\(5) & (\cp|currState\(1) & !\cp|currState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(5),
	datac => \cp|currState\(1),
	datad => \cp|currState\(0),
	combout => \cp|Equal4~9_combout\);

-- Location: LCCOMB_X112_Y32_N14
\cp|Equal4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~33_combout\ = (\cp|Equal4~32_combout\ & (!\cp|currState\(6) & (\cp|Equal4~9_combout\ & \cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~32_combout\,
	datab => \cp|currState\(6),
	datac => \cp|Equal4~9_combout\,
	datad => \cp|currState\(7),
	combout => \cp|Equal4~33_combout\);

-- Location: LCCOMB_X113_Y32_N4
\cp|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector15~0_combout\ = (!\cp|Equal4~31_combout\ & (((!\cp|currState\(3) & !\cp|currState\(4))) # (!\cp|Equal4~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|Equal4~33_combout\,
	datac => \cp|Equal4~31_combout\,
	datad => \cp|currState\(4),
	combout => \cp|Selector15~0_combout\);

-- Location: LCCOMB_X113_Y32_N8
\cp|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector15~1_combout\ = (\cp|Selector15~0_combout\ & (((!\cp|currState\(0)) # (!\cp|Equal4~23_combout\)) # (!\cp|Equal4~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~44_combout\,
	datab => \cp|Equal4~23_combout\,
	datac => \cp|Selector15~0_combout\,
	datad => \cp|currState\(0),
	combout => \cp|Selector15~1_combout\);

-- Location: LCCOMB_X112_Y31_N26
\cp|Equal4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~38_combout\ = (\cp|currState\(3) & (\cp|Equal4~16_combout\ & (\cp|currState\(4) & \cp|currState\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(3),
	datab => \cp|Equal4~16_combout\,
	datac => \cp|currState\(4),
	datad => \cp|currState\(5),
	combout => \cp|Equal4~38_combout\);

-- Location: LCCOMB_X112_Y31_N8
\cp|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector17~2_combout\ = ((!\cp|Equal4~49_combout\ & ((\cp|currState\(0)) # (!\cp|Equal4~38_combout\)))) # (!\cp|Equal4~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|Equal4~49_combout\,
	datac => \cp|Equal4~38_combout\,
	datad => \cp|Equal4~13_combout\,
	combout => \cp|Selector17~2_combout\);

-- Location: LCCOMB_X112_Y32_N2
\cp|Selector17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector17~7_combout\ = ((\cp|Selector17~5_combout\) # ((!\cp|Selector17~2_combout\) # (!\cp|Selector15~1_combout\))) # (!\cp|Selector14~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector14~27_combout\,
	datab => \cp|Selector17~5_combout\,
	datac => \cp|Selector15~1_combout\,
	datad => \cp|Selector17~2_combout\,
	combout => \cp|Selector17~7_combout\);

-- Location: LCCOMB_X110_Y32_N12
\cp|Selector17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector17~8_combout\ = ((\cp|Selector17~7_combout\) # ((\cp|Selector19~25_combout\ & \cp|currState\(5)))) # (!\cp|Selector17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector17~3_combout\,
	datab => \cp|Selector19~25_combout\,
	datac => \cp|currState\(5),
	datad => \cp|Selector17~7_combout\,
	combout => \cp|Selector17~8_combout\);

-- Location: FF_X110_Y32_N13
\cp|currState[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \cp|Selector17~8_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(5));

-- Location: LCCOMB_X109_Y31_N0
\cp|Equal4~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~49_combout\ = (!\cp|currState\(6) & (\cp|currState\(5) & (\cp|Equal4~19_combout\ & !\cp|currState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|currState\(5),
	datac => \cp|Equal4~19_combout\,
	datad => \cp|currState\(7),
	combout => \cp|Equal4~49_combout\);

-- Location: LCCOMB_X109_Y31_N30
\cp|WideOr7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~19_combout\ = (\cp|currState\(1) & (!\cp|currState\(0) & ((\cp|Equal4~26_combout\)))) # (!\cp|currState\(1) & (((\cp|Equal4~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|Equal4~49_combout\,
	datac => \cp|currState\(1),
	datad => \cp|Equal4~26_combout\,
	combout => \cp|WideOr7~19_combout\);

-- Location: LCCOMB_X109_Y31_N2
\cp|WideOr7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~8_combout\ = (\cp|currState\(4) & ((\cp|currState\(5)) # (\cp|currState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(5),
	datac => \cp|currState\(3),
	datad => \cp|currState\(4),
	combout => \cp|WideOr7~8_combout\);

-- Location: LCCOMB_X109_Y31_N12
\cp|WideOr7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~7_combout\ = (\cp|currState\(4) & ((\cp|currState\(5)) # ((!\cp|currState\(3) & \cp|currState\(7))))) # (!\cp|currState\(4) & (\cp|currState\(5) $ ((\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(4),
	datac => \cp|currState\(3),
	datad => \cp|currState\(7),
	combout => \cp|WideOr7~7_combout\);

-- Location: LCCOMB_X109_Y31_N18
\cp|WideOr7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~6_combout\ = (\cp|currState\(5) & (!\cp|currState\(7) & (\cp|currState\(4) $ (!\cp|currState\(3))))) # (!\cp|currState\(5) & (\cp|currState\(7) & ((\cp|currState\(3)) # (!\cp|currState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(4),
	datac => \cp|currState\(3),
	datad => \cp|currState\(7),
	combout => \cp|WideOr7~6_combout\);

-- Location: LCCOMB_X109_Y31_N14
\cp|WideOr7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~10_combout\ = (\cp|currState\(0) & (!\cp|WideOr7~6_combout\ & (\cp|WideOr7~8_combout\ $ (\cp|WideOr7~7_combout\)))) # (!\cp|currState\(0) & (\cp|WideOr7~6_combout\ & (\cp|WideOr7~8_combout\ $ (\cp|WideOr7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|WideOr7~8_combout\,
	datac => \cp|WideOr7~7_combout\,
	datad => \cp|WideOr7~6_combout\,
	combout => \cp|WideOr7~10_combout\);

-- Location: LCCOMB_X109_Y31_N20
\cp|WideOr7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~9_combout\ = (\cp|WideOr7~7_combout\ & (\cp|currState\(0) $ (((!\cp|WideOr7~6_combout\))))) # (!\cp|WideOr7~7_combout\ & (((\cp|WideOr7~8_combout\) # (\cp|WideOr7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|WideOr7~8_combout\,
	datac => \cp|WideOr7~7_combout\,
	datad => \cp|WideOr7~6_combout\,
	combout => \cp|WideOr7~9_combout\);

-- Location: LCCOMB_X109_Y31_N26
\cp|WideOr7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~12_combout\ = (\cp|WideOr7~10_combout\ & (\cp|WideOr7~9_combout\ & (\cp|currState\(0) $ (\cp|currState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(6),
	datac => \cp|WideOr7~10_combout\,
	datad => \cp|WideOr7~9_combout\,
	combout => \cp|WideOr7~12_combout\);

-- Location: LCCOMB_X109_Y31_N28
\cp|WideOr7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~11_combout\ = (\cp|WideOr7~9_combout\ & (((!\cp|currState\(6) & \cp|WideOr7~10_combout\)))) # (!\cp|WideOr7~9_combout\ & (\cp|currState\(0) $ (\cp|currState\(6) $ (\cp|WideOr7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(6),
	datac => \cp|WideOr7~10_combout\,
	datad => \cp|WideOr7~9_combout\,
	combout => \cp|WideOr7~11_combout\);

-- Location: LCCOMB_X109_Y31_N4
\cp|WideOr7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~13_combout\ = (\cp|currState\(1) & ((\cp|currState\(8)) # ((\cp|WideOr7~12_combout\)))) # (!\cp|currState\(1) & (!\cp|currState\(8) & ((\cp|WideOr7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(8),
	datac => \cp|WideOr7~12_combout\,
	datad => \cp|WideOr7~11_combout\,
	combout => \cp|WideOr7~13_combout\);

-- Location: LCCOMB_X109_Y31_N16
\cp|WideOr7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~5_combout\ = (\cp|currState\(5) & (\cp|currState\(0) & (!\cp|currState\(3) & !\cp|currState\(4)))) # (!\cp|currState\(5) & (\cp|currState\(0) $ (((\cp|currState\(3) & \cp|currState\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(5),
	datac => \cp|currState\(3),
	datad => \cp|currState\(4),
	combout => \cp|WideOr7~5_combout\);

-- Location: LCCOMB_X109_Y31_N10
\cp|WideOr7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~18_combout\ = (!\cp|currState\(7) & (!\cp|currState\(6) & \cp|WideOr7~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datac => \cp|currState\(6),
	datad => \cp|WideOr7~5_combout\,
	combout => \cp|WideOr7~18_combout\);

-- Location: LCCOMB_X109_Y31_N6
\cp|WideOr7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~15_combout\ = (\cp|currState\(8) & ((\cp|WideOr7~13_combout\ & (\cp|WideOr7~14_combout\)) # (!\cp|WideOr7~13_combout\ & ((\cp|WideOr7~18_combout\))))) # (!\cp|currState\(8) & (((\cp|WideOr7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~14_combout\,
	datab => \cp|currState\(8),
	datac => \cp|WideOr7~13_combout\,
	datad => \cp|WideOr7~18_combout\,
	combout => \cp|WideOr7~15_combout\);

-- Location: LCCOMB_X109_Y31_N24
\cp|WideOr7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~16_combout\ = (\cp|currState\(2) & (!\cp|currState\(8) & (\cp|WideOr7~19_combout\))) # (!\cp|currState\(2) & (((\cp|WideOr7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|currState\(2),
	datac => \cp|WideOr7~19_combout\,
	datad => \cp|WideOr7~15_combout\,
	combout => \cp|WideOr7~16_combout\);

-- Location: LCCOMB_X111_Y35_N4
\dp|alu_dp|Selector0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~13_combout\ = (\cp|WideOr3~8_combout\ & (!\cp|currState\(9) & ((\cp|WideOr7~16_combout\) # (!\cp|WideOr1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \cp|WideOr3~8_combout\,
	datac => \cp|currState\(9),
	datad => \cp|WideOr7~16_combout\,
	combout => \dp|alu_dp|Selector0~13_combout\);

-- Location: LCCOMB_X110_Y36_N30
\dp|alu_dp|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add3~30_combout\ = \dp|MuxB|Selector0~8_combout\ $ (\dp|alu_dp|Add3~29\ $ (!\dp|MuxA|Selector0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector0~8_combout\,
	datad => \dp|MuxA|Selector0~6_combout\,
	cin => \dp|alu_dp|Add3~29\,
	combout => \dp|alu_dp|Add3~30_combout\);

-- Location: LCCOMB_X109_Y36_N14
\dp|alu_dp|Selector0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~16_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~12_combout\ & ((\dp|MuxA|Selector1~9_combout\))) # (!\dp|alu_dp|Selector0~12_combout\ & (\dp|alu_dp|Add3~30_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (\dp|alu_dp|Selector0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~13_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Add3~30_combout\,
	datad => \dp|MuxA|Selector1~9_combout\,
	combout => \dp|alu_dp|Selector0~16_combout\);

-- Location: LCCOMB_X111_Y36_N30
\dp|alu_dp|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Add4~30_combout\ = \dp|alu_dp|Add4~29\ $ (!\dp|alu_dp|Add3~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Add3~30_combout\,
	cin => \dp|alu_dp|Add4~29\,
	combout => \dp|alu_dp|Add4~30_combout\);

-- Location: LCCOMB_X109_Y37_N24
\dp|alu_dp|Selector0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~17_combout\ = (\dp|alu_dp|Selector0~13_combout\ & (((\dp|alu_dp|Selector0~16_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector0~16_combout\ & (\dp|alu_dp|Selector0~15_combout\)) # 
-- (!\dp|alu_dp|Selector0~16_combout\ & ((\dp|alu_dp|Add4~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector0~15_combout\,
	datab => \dp|alu_dp|Selector0~13_combout\,
	datac => \dp|alu_dp|Selector0~16_combout\,
	datad => \dp|alu_dp|Add4~30_combout\,
	combout => \dp|alu_dp|Selector0~17_combout\);

-- Location: LCCOMB_X109_Y37_N26
\dp|alu_dp|Selector0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~24_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector0~17_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dp|alu_dp|Selector0~17_combout\,
	datac => \cp|WideOr5~23_combout\,
	datad => \dp|alu_dp|Selector0~23_combout\,
	combout => \dp|alu_dp|Selector0~24_combout\);

-- Location: LCCOMB_X111_Y38_N2
\dp|alu_dp|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Equal16~1_combout\ = (\dp|alu_dp|Equal16~0_combout\ & (!\dp|alu_dp|Selector11~9_combout\ & (!\dp|alu_dp|Selector9~9_combout\ & !\dp|alu_dp|Selector10~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Equal16~0_combout\,
	datab => \dp|alu_dp|Selector11~9_combout\,
	datac => \dp|alu_dp|Selector9~9_combout\,
	datad => \dp|alu_dp|Selector10~9_combout\,
	combout => \dp|alu_dp|Equal16~1_combout\);

-- Location: LCCOMB_X111_Y38_N0
\dp|alu_dp|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Equal16~2_combout\ = (!\dp|alu_dp|Selector7~10_combout\ & (!\dp|alu_dp|Selector8~9_combout\ & (!\dp|alu_dp|Selector5~10_combout\ & \dp|alu_dp|Equal16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector7~10_combout\,
	datab => \dp|alu_dp|Selector8~9_combout\,
	datac => \dp|alu_dp|Selector5~10_combout\,
	datad => \dp|alu_dp|Equal16~1_combout\,
	combout => \dp|alu_dp|Equal16~2_combout\);

-- Location: LCCOMB_X111_Y38_N10
\dp|alu_dp|Equal16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Equal16~3_combout\ = (!\dp|alu_dp|Selector2~9_combout\ & (!\dp|alu_dp|Selector4~9_combout\ & (!\dp|alu_dp|Selector6~9_combout\ & \dp|alu_dp|Equal16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector2~9_combout\,
	datab => \dp|alu_dp|Selector4~9_combout\,
	datac => \dp|alu_dp|Selector6~9_combout\,
	datad => \dp|alu_dp|Equal16~2_combout\,
	combout => \dp|alu_dp|Equal16~3_combout\);

-- Location: LCCOMB_X111_Y38_N6
\dp|alu_dp|Equal16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Equal16~4_combout\ = (!\dp|alu_dp|Selector1~9_combout\ & (!\dp|alu_dp|Selector3~8_combout\ & (!\dp|alu_dp|Selector0~24_combout\ & \dp|alu_dp|Equal16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector1~9_combout\,
	datab => \dp|alu_dp|Selector3~8_combout\,
	datac => \dp|alu_dp|Selector0~24_combout\,
	datad => \dp|alu_dp|Equal16~3_combout\,
	combout => \dp|alu_dp|Equal16~4_combout\);

-- Location: LCCOMB_X106_Y31_N24
\cp|WideOr22~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~20_combout\ = (\cp|currState\(5) & (((\cp|currState\(3)) # (\cp|currState\(4))))) # (!\cp|currState\(5) & (\cp|currState\(4) & ((\cp|currState\(1)) # (\cp|currState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(1),
	datac => \cp|currState\(3),
	datad => \cp|currState\(4),
	combout => \cp|WideOr22~20_combout\);

-- Location: LCCOMB_X107_Y31_N22
\cp|WideOr22~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~23_combout\ = (\cp|currState\(2) & (\cp|Equal4~29_combout\ & (!\cp|currState\(1)))) # (!\cp|currState\(2) & (((!\cp|WideOr22~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~29_combout\,
	datab => \cp|currState\(1),
	datac => \cp|currState\(2),
	datad => \cp|WideOr22~20_combout\,
	combout => \cp|WideOr22~23_combout\);

-- Location: LCCOMB_X108_Y31_N12
\cp|WideOr22~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~21_combout\ = (\cp|currState\(9)) # ((!\cp|WideOr22~19_combout\ & ((!\cp|WideOr11~13_combout\) # (!\cp|WideOr22~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr22~19_combout\,
	datab => \cp|WideOr22~23_combout\,
	datac => \cp|currState\(9),
	datad => \cp|WideOr11~13_combout\,
	combout => \cp|WideOr22~21_combout\);

-- Location: FF_X111_Y38_N7
\dp|condCodeReg|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Equal16~4_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \cp|WideOr22~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|condCodeReg|out\(3));

-- Location: LCCOMB_X109_Y41_N4
\dp|instrReg|out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|instrReg|out[7]~feeder_combout\ = \dp|alu_dp|Selector8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector8~9_combout\,
	combout => \dp|instrReg|out[7]~feeder_combout\);

-- Location: FF_X109_Y41_N5
\dp|instrReg|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|instrReg|out[7]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(7));

-- Location: LCCOMB_X108_Y31_N22
\cp|Selector21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~3_combout\ = (\cp|Equal4~16_combout\ & (\dp|instrReg|out\(7) & (\cp|Equal4~13_combout\ & \cp|Equal4~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~16_combout\,
	datab => \dp|instrReg|out\(7),
	datac => \cp|Equal4~13_combout\,
	datad => \cp|Equal4~17_combout\,
	combout => \cp|Selector21~3_combout\);

-- Location: LCCOMB_X109_Y39_N10
\cp|Selector21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~4_combout\ = (\cp|Selector21~13_combout\) # ((\cp|Selector21~3_combout\) # ((\cp|Equal4~52_combout\ & \dp|condCodeReg|out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector21~13_combout\,
	datab => \cp|Equal4~52_combout\,
	datac => \dp|condCodeReg|out\(3),
	datad => \cp|Selector21~3_combout\,
	combout => \cp|Selector21~4_combout\);

-- Location: LCCOMB_X109_Y33_N4
\dp|MuxB|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~5_combout\ = (\cp|WideOr14~2_combout\ & \cp|Equal4~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr14~2_combout\,
	datac => \cp|Equal4~22_combout\,
	combout => \dp|MuxB|Selector7~5_combout\);

-- Location: LCCOMB_X107_Y36_N10
\dp|MuxB|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector0~4_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\) # (\dp|rfile|reg1|out\(15))))) # (!\dp|regSelB[0]~0_combout\ & (\dp|rfile|reg0|out\(15) & (!\dp|regSelB[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[0]~0_combout\,
	datab => \dp|rfile|reg0|out\(15),
	datac => \dp|regSelB[1]~1_combout\,
	datad => \dp|rfile|reg1|out\(15),
	combout => \dp|MuxB|Selector0~4_combout\);

-- Location: LCCOMB_X107_Y36_N16
\dp|MuxB|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector0~5_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector0~4_combout\ & (\dp|rfile|reg3|out\(15))) # (!\dp|MuxB|Selector0~4_combout\ & ((\dp|rfile|reg2|out\(15)))))) # (!\dp|regSelB[1]~1_combout\ & 
-- (((\dp|MuxB|Selector0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg3|out\(15),
	datab => \dp|regSelB[1]~1_combout\,
	datac => \dp|rfile|reg2|out\(15),
	datad => \dp|MuxB|Selector0~4_combout\,
	combout => \dp|MuxB|Selector0~5_combout\);

-- Location: LCCOMB_X113_Y35_N6
\dp|rfile|reg7|out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg7|out[15]~feeder_combout\ = \dp|alu_dp|Selector0~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector0~24_combout\,
	combout => \dp|rfile|reg7|out[15]~feeder_combout\);

-- Location: FF_X113_Y35_N7
\dp|rfile|reg7|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg7|out[15]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg7|out\(15));

-- Location: LCCOMB_X109_Y35_N26
\dp|rfile|reg4|out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg4|out[15]~feeder_combout\ = \dp|alu_dp|Selector0~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector0~24_combout\,
	combout => \dp|rfile|reg4|out[15]~feeder_combout\);

-- Location: FF_X109_Y35_N27
\dp|rfile|reg4|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg4|out[15]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg4|out\(15));

-- Location: LCCOMB_X107_Y35_N2
\dp|MuxB|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector0~2_combout\ = (\dp|regSelB[0]~0_combout\ & (\dp|regSelB[1]~1_combout\)) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg6|out\(15)))) # (!\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg4|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[0]~0_combout\,
	datab => \dp|regSelB[1]~1_combout\,
	datac => \dp|rfile|reg4|out\(15),
	datad => \dp|rfile|reg6|out\(15),
	combout => \dp|MuxB|Selector0~2_combout\);

-- Location: LCCOMB_X107_Y35_N16
\dp|MuxB|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector0~3_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector0~2_combout\ & (\dp|rfile|reg7|out\(15))) # (!\dp|MuxB|Selector0~2_combout\ & ((\dp|rfile|reg5|out\(15)))))) # (!\dp|regSelB[0]~0_combout\ & 
-- (((\dp|MuxB|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|regSelB[0]~0_combout\,
	datab => \dp|rfile|reg7|out\(15),
	datac => \dp|rfile|reg5|out\(15),
	datad => \dp|MuxB|Selector0~2_combout\,
	combout => \dp|MuxB|Selector0~3_combout\);

-- Location: LCCOMB_X108_Y36_N0
\dp|MuxB|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector0~6_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector7~4_combout\) # ((\dp|MuxB|Selector0~3_combout\)))) # (!\dp|MuxB|Selector7~3_combout\ & (!\dp|MuxB|Selector7~4_combout\ & (\dp|MuxB|Selector0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|MuxB|Selector7~4_combout\,
	datac => \dp|MuxB|Selector0~5_combout\,
	datad => \dp|MuxB|Selector0~3_combout\,
	combout => \dp|MuxB|Selector0~6_combout\);

-- Location: LCCOMB_X108_Y36_N14
\dp|MuxB|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector0~7_combout\ = (\dp|MuxB|Selector7~4_combout\ & ((\dp|MuxB|Selector0~6_combout\ & (\dp|pcReg|out\(15))) # (!\dp|MuxB|Selector0~6_combout\ & ((\dp|spReg|out\(15)))))) # (!\dp|MuxB|Selector7~4_combout\ & (((\dp|MuxB|Selector0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(15),
	datab => \dp|MuxB|Selector7~4_combout\,
	datac => \dp|spReg|out\(15),
	datad => \dp|MuxB|Selector0~6_combout\,
	combout => \dp|MuxB|Selector0~7_combout\);

-- Location: LCCOMB_X109_Y33_N0
\dp|alu_dp|Selector17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~8_combout\ = (\cp|WideOr5~23_combout\ & ((\dp|MuxB|Selector7~5_combout\ & (!\dp|memDataReg|out\(15))) # (!\dp|MuxB|Selector7~5_combout\ & ((!\dp|MuxB|Selector0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datab => \dp|MuxB|Selector7~5_combout\,
	datac => \dp|memDataReg|out\(15),
	datad => \dp|MuxB|Selector0~7_combout\,
	combout => \dp|alu_dp|Selector17~8_combout\);

-- Location: LCCOMB_X109_Y39_N22
\dp|alu_dp|Selector17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~9_combout\ = (\dp|alu_dp|Selector17~8_combout\ & ((\cp|WideOr7~17_combout\ & (!\dp|alu_dp|Add3~30_combout\)) # (!\cp|WideOr7~17_combout\ & ((!\dp|alu_dp|Add4~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add3~30_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|alu_dp|Add4~30_combout\,
	datad => \dp|alu_dp|Selector17~8_combout\,
	combout => \dp|alu_dp|Selector17~9_combout\);

-- Location: LCCOMB_X109_Y33_N2
\dp|alu_dp|Selector17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~10_combout\ = (!\cp|WideOr5~23_combout\ & ((\dp|MuxB|Selector7~5_combout\ & (\dp|memDataReg|out\(15))) # (!\dp|MuxB|Selector7~5_combout\ & ((\dp|MuxB|Selector0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datab => \dp|MuxB|Selector7~5_combout\,
	datac => \dp|memDataReg|out\(15),
	datad => \dp|MuxB|Selector0~7_combout\,
	combout => \dp|alu_dp|Selector17~10_combout\);

-- Location: LCCOMB_X109_Y39_N16
\dp|alu_dp|Selector17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~11_combout\ = (\dp|alu_dp|Selector17~10_combout\ & ((\cp|WideOr7~17_combout\ & ((!\dp|alu_dp|Add2~30_combout\))) # (!\cp|WideOr7~17_combout\ & (!\dp|alu_dp|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \dp|alu_dp|Selector17~10_combout\,
	datac => \dp|alu_dp|Add1~30_combout\,
	datad => \dp|alu_dp|Add2~30_combout\,
	combout => \dp|alu_dp|Selector17~11_combout\);

-- Location: LCCOMB_X109_Y39_N26
\dp|alu_dp|Selector17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~12_combout\ = (\dp|MuxA|Selector0~6_combout\ & ((\cp|WideOr3~9_combout\ & (\dp|alu_dp|Selector17~9_combout\)) # (!\cp|WideOr3~9_combout\ & ((\dp|alu_dp|Selector17~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector0~6_combout\,
	datab => \cp|WideOr3~9_combout\,
	datac => \dp|alu_dp|Selector17~9_combout\,
	datad => \dp|alu_dp|Selector17~11_combout\,
	combout => \dp|alu_dp|Selector17~12_combout\);

-- Location: LCCOMB_X109_Y39_N8
\dp|alu_dp|Selector17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~5_combout\ = ((\cp|WideOr5~23_combout\ & (\dp|alu_dp|Add0~30_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Add2~30_combout\)))) # (!\cp|WideOr7~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Add0~30_combout\,
	datad => \dp|alu_dp|Add2~30_combout\,
	combout => \dp|alu_dp|Selector17~5_combout\);

-- Location: LCCOMB_X108_Y36_N2
\dp|alu_dp|Selector17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~14_combout\ = (\cp|Equal4~22_combout\ & ((\cp|WideOr14~2_combout\ & (!\dp|memDataReg|out\(15))) # (!\cp|WideOr14~2_combout\ & ((!\dp|MuxB|Selector0~7_combout\))))) # (!\cp|Equal4~22_combout\ & (((!\dp|MuxB|Selector0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~22_combout\,
	datab => \dp|memDataReg|out\(15),
	datac => \dp|MuxB|Selector0~7_combout\,
	datad => \cp|WideOr14~2_combout\,
	combout => \dp|alu_dp|Selector17~14_combout\);

-- Location: LCCOMB_X109_Y39_N18
\dp|alu_dp|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~2_combout\ = (\cp|WideOr5~23_combout\ & (\cp|WideOr7~17_combout\)) # (!\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector17~14_combout\ & ((\cp|WideOr7~17_combout\) # (\dp|alu_dp|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr7~17_combout\,
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Add1~30_combout\,
	datad => \dp|alu_dp|Selector17~14_combout\,
	combout => \dp|alu_dp|Selector17~2_combout\);

-- Location: LCCOMB_X109_Y39_N12
\dp|alu_dp|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~3_combout\ = (\cp|WideOr3~9_combout\ & (\dp|MuxB|Selector0~8_combout\ & ((\dp|alu_dp|Add4~30_combout\) # (\dp|alu_dp|Selector17~2_combout\)))) # (!\cp|WideOr3~9_combout\ & (((\dp|alu_dp|Selector17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector0~8_combout\,
	datab => \cp|WideOr3~9_combout\,
	datac => \dp|alu_dp|Add4~30_combout\,
	datad => \dp|alu_dp|Selector17~2_combout\,
	combout => \dp|alu_dp|Selector17~3_combout\);

-- Location: LCCOMB_X109_Y39_N14
\dp|alu_dp|Selector17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~6_combout\ = (\cp|WideOr3~9_combout\ & (\dp|alu_dp|Selector17~4_combout\)) # (!\cp|WideOr3~9_combout\ & (((\dp|alu_dp|Selector17~5_combout\ & \dp|alu_dp|Selector17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector17~4_combout\,
	datab => \cp|WideOr3~9_combout\,
	datac => \dp|alu_dp|Selector17~5_combout\,
	datad => \dp|alu_dp|Selector17~3_combout\,
	combout => \dp|alu_dp|Selector17~6_combout\);

-- Location: LCCOMB_X109_Y39_N28
\dp|alu_dp|Selector17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~7_combout\ = (!\dp|MuxA|Selector0~6_combout\ & (\dp|alu_dp|Selector17~6_combout\ & ((\dp|alu_dp|Selector17~3_combout\) # (!\cp|WideOr5~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector0~6_combout\,
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector17~6_combout\,
	datad => \dp|alu_dp|Selector17~3_combout\,
	combout => \dp|alu_dp|Selector17~7_combout\);

-- Location: LCCOMB_X109_Y39_N24
\dp|alu_dp|Selector17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector17~13_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector17~12_combout\) # (\dp|alu_dp|Selector17~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr1~2_combout\,
	datac => \dp|alu_dp|Selector17~12_combout\,
	datad => \dp|alu_dp|Selector17~7_combout\,
	combout => \dp|alu_dp|Selector17~13_combout\);

-- Location: FF_X109_Y39_N25
\dp|condCodeReg|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|alu_dp|Selector17~13_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \cp|WideOr22~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|condCodeReg|out\(0));

-- Location: LCCOMB_X110_Y31_N30
\cp|Equal4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~27_combout\ = (\cp|currState\(5) & !\cp|currState\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(5),
	datad => \cp|currState\(0),
	combout => \cp|Equal4~27_combout\);

-- Location: LCCOMB_X110_Y31_N10
\cp|Equal4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~47_combout\ = (!\cp|currState\(1) & (\cp|Equal4~12_combout\ & (\cp|Equal4~27_combout\ & \cp|Equal4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|Equal4~12_combout\,
	datac => \cp|Equal4~27_combout\,
	datad => \cp|Equal4~20_combout\,
	combout => \cp|Equal4~47_combout\);

-- Location: LCCOMB_X110_Y39_N2
\cp|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~2_combout\ = (\dp|condCodeReg|out\(2) & ((\cp|Equal4~47_combout\) # ((\dp|condCodeReg|out\(0) & \cp|Equal4~51_combout\)))) # (!\dp|condCodeReg|out\(2) & (\dp|condCodeReg|out\(0) & ((\cp|Equal4~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|condCodeReg|out\(2),
	datab => \dp|condCodeReg|out\(0),
	datac => \cp|Equal4~47_combout\,
	datad => \cp|Equal4~51_combout\,
	combout => \cp|Selector21~2_combout\);

-- Location: LCCOMB_X110_Y32_N30
\cp|Selector21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector21~12_combout\ = (\cp|Selector21~4_combout\) # ((\cp|Selector21~2_combout\) # ((\cp|Selector21~11_combout\ & !\cp|currState\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector21~11_combout\,
	datab => \cp|Selector21~4_combout\,
	datac => \cp|Selector21~2_combout\,
	datad => \cp|currState\(9),
	combout => \cp|Selector21~12_combout\);

-- Location: FF_X110_Y32_N31
\cp|currState[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \cp|Selector21~12_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(1));

-- Location: LCCOMB_X109_Y30_N20
\cp|WideOr22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr22~6_combout\ = (!\cp|currState\(1) & !\cp|currState\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(1),
	datad => \cp|currState\(5),
	combout => \cp|WideOr22~6_combout\);

-- Location: LCCOMB_X109_Y30_N14
\cp|Equal4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~10_combout\ = (!\cp|currState\(4) & (\cp|WideOr22~6_combout\ & (\cp|currState\(8) & \cp|currState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|WideOr22~6_combout\,
	datac => \cp|currState\(8),
	datad => \cp|currState\(0),
	combout => \cp|Equal4~10_combout\);

-- Location: LCCOMB_X110_Y31_N4
\cp|Selector19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~15_combout\ = (\cp|Equal4~35_combout\ & ((\cp|Equal4~10_combout\) # ((\cp|Equal4~20_combout\ & \cp|Equal4~29_combout\)))) # (!\cp|Equal4~35_combout\ & (\cp|Equal4~20_combout\ & ((\cp|Equal4~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~35_combout\,
	datab => \cp|Equal4~20_combout\,
	datac => \cp|Equal4~10_combout\,
	datad => \cp|Equal4~29_combout\,
	combout => \cp|Selector19~15_combout\);

-- Location: LCCOMB_X111_Y30_N10
\cp|Equal4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~25_combout\ = (!\cp|currState\(4) & \cp|currState\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|Equal4~25_combout\);

-- Location: LCCOMB_X110_Y31_N6
\cp|Equal4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~34_combout\ = (\cp|Selector14~23_combout\ & (\cp|Equal4~20_combout\ & (!\cp|currState\(5) & \cp|Equal4~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector14~23_combout\,
	datab => \cp|Equal4~20_combout\,
	datac => \cp|currState\(5),
	datad => \cp|Equal4~25_combout\,
	combout => \cp|Equal4~34_combout\);

-- Location: LCCOMB_X110_Y31_N14
\cp|Selector19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~16_combout\ = (!\cp|Equal4~34_combout\ & ((!\cp|currState\(3)) # (!\cp|Selector19~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|Selector19~15_combout\,
	datac => \cp|currState\(3),
	datad => \cp|Equal4~34_combout\,
	combout => \cp|Selector19~16_combout\);

-- Location: LCCOMB_X112_Y31_N12
\cp|Selector19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~19_combout\ = (\cp|Selector19~18_combout\ & (!\cp|Equal4~8_combout\ & ((\cp|currState\(0)) # (!\cp|Equal4~36_combout\)))) # (!\cp|Selector19~18_combout\ & (((\cp|currState\(0)) # (!\cp|Equal4~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector19~18_combout\,
	datab => \cp|Equal4~8_combout\,
	datac => \cp|currState\(0),
	datad => \cp|Equal4~36_combout\,
	combout => \cp|Selector19~19_combout\);

-- Location: LCCOMB_X112_Y32_N26
\cp|Equal4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~39_combout\ = (\cp|Equal4~35_combout\ & (\cp|Equal4~15_combout\ & (\cp|currState\(1) & !\cp|currState\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~35_combout\,
	datab => \cp|Equal4~15_combout\,
	datac => \cp|currState\(1),
	datad => \cp|currState\(8),
	combout => \cp|Equal4~39_combout\);

-- Location: LCCOMB_X110_Y34_N28
\cp|Equal4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~11_combout\ = (\cp|currState\(4) & \cp|currState\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|Equal4~11_combout\);

-- Location: LCCOMB_X112_Y32_N6
\cp|Selector19~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~20_combout\ = (\cp|Selector19~26_combout\) # ((\cp|Equal4~11_combout\ & ((\cp|Equal4~33_combout\) # (\cp|Equal4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector19~26_combout\,
	datab => \cp|Equal4~33_combout\,
	datac => \cp|Equal4~11_combout\,
	datad => \cp|Equal4~31_combout\,
	combout => \cp|Selector19~20_combout\);

-- Location: LCCOMB_X112_Y32_N20
\cp|Selector19~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~21_combout\ = (\cp|Selector19~19_combout\ & (!\cp|Selector19~20_combout\ & ((\cp|currState\(0)) # (!\cp|Equal4~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|Selector19~19_combout\,
	datac => \cp|Equal4~39_combout\,
	datad => \cp|Selector19~20_combout\,
	combout => \cp|Selector19~21_combout\);

-- Location: LCCOMB_X112_Y32_N8
\cp|Selector19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~17_combout\ = (\cp|Selector16~0_combout\ & (\cp|Selector17~2_combout\ & ((!\cp|Equal4~39_combout\) # (!\cp|currState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|Selector16~0_combout\,
	datac => \cp|Equal4~39_combout\,
	datad => \cp|Selector17~2_combout\,
	combout => \cp|Selector19~17_combout\);

-- Location: LCCOMB_X109_Y32_N24
\cp|Selector19~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector19~22_combout\ = (\cp|Selector19~27_combout\) # (((!\cp|Selector19~17_combout\) # (!\cp|Selector19~21_combout\)) # (!\cp|Selector19~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector19~27_combout\,
	datab => \cp|Selector19~16_combout\,
	datac => \cp|Selector19~21_combout\,
	datad => \cp|Selector19~17_combout\,
	combout => \cp|Selector19~22_combout\);

-- Location: FF_X109_Y32_N25
\cp|currState[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \cp|Selector19~22_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(3));

-- Location: LCCOMB_X109_Y39_N20
\cp|Equal4~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~51_combout\ = (\cp|currState\(4) & (\cp|currState\(3) & \cp|Equal4~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(4),
	datac => \cp|currState\(3),
	datad => \cp|Equal4~31_combout\,
	combout => \cp|Equal4~51_combout\);

-- Location: LCCOMB_X109_Y39_N4
\cp|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~0_combout\ = (\dp|condCodeReg|out\(0) & (((!\dp|condCodeReg|out\(3) & \cp|Equal4~52_combout\)))) # (!\dp|condCodeReg|out\(0) & ((\cp|Equal4~51_combout\) # ((!\dp|condCodeReg|out\(3) & \cp|Equal4~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|condCodeReg|out\(0),
	datab => \cp|Equal4~51_combout\,
	datac => \dp|condCodeReg|out\(3),
	datad => \cp|Equal4~52_combout\,
	combout => \cp|Selector22~0_combout\);

-- Location: LCCOMB_X108_Y30_N28
\cp|Selector22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~4_combout\ = (\cp|Equal4~8_combout\ & (\cp|Equal4~12_combout\ & (\cp|currState\(2) $ (\cp|currState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(2),
	datab => \cp|currState\(0),
	datac => \cp|Equal4~8_combout\,
	datad => \cp|Equal4~12_combout\,
	combout => \cp|Selector22~4_combout\);

-- Location: LCCOMB_X109_Y30_N24
\cp|Selector22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~6_combout\ = (!\cp|currState\(1) & (!\cp|currState\(8) & ((\cp|Selector22~5_combout\) # (\cp|Selector22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector22~5_combout\,
	datab => \cp|currState\(1),
	datac => \cp|currState\(8),
	datad => \cp|Selector22~4_combout\,
	combout => \cp|Selector22~6_combout\);

-- Location: LCCOMB_X110_Y30_N22
\cp|Selector22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~8_combout\ = (\cp|Selector22~6_combout\) # ((\cp|Selector22~7_combout\ & (!\cp|currState\(0) & !\cp|currState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector22~7_combout\,
	datab => \cp|currState\(0),
	datac => \cp|currState\(2),
	datad => \cp|Selector22~6_combout\,
	combout => \cp|Selector22~8_combout\);

-- Location: LCCOMB_X110_Y32_N10
\cp|Selector22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector22~9_combout\ = (\cp|Selector22~3_combout\) # ((\cp|Selector22~0_combout\) # ((!\cp|currState\(9) & \cp|Selector22~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector22~3_combout\,
	datab => \cp|currState\(9),
	datac => \cp|Selector22~0_combout\,
	datad => \cp|Selector22~8_combout\,
	combout => \cp|Selector22~9_combout\);

-- Location: FF_X110_Y32_N11
\cp|currState[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \cp|Selector22~9_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(0));

-- Location: LCCOMB_X112_Y31_N16
\cp|Equal4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~29_combout\ = (!\cp|currState\(0) & (!\cp|currState\(4) & !\cp|currState\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|currState\(0),
	datac => \cp|currState\(4),
	datad => \cp|currState\(5),
	combout => \cp|Equal4~29_combout\);

-- Location: LCCOMB_X112_Y31_N30
\cp|Equal4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~30_combout\ = (\cp|Equal4~24_combout\ & (\cp|Equal4~29_combout\ & (\cp|currState\(6) & \cp|Equal4~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~24_combout\,
	datab => \cp|Equal4~29_combout\,
	datac => \cp|currState\(6),
	datad => \cp|Equal4~23_combout\,
	combout => \cp|Equal4~30_combout\);

-- Location: LCCOMB_X113_Y32_N22
\cp|Selector16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector16~4_combout\ = (\cp|Equal4~30_combout\) # (((\dp|instrReg|out\(12) & \cp|Equal4~50_combout\)) # (!\cp|Selector16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(12),
	datab => \cp|Equal4~30_combout\,
	datac => \cp|Equal4~50_combout\,
	datad => \cp|Selector16~3_combout\,
	combout => \cp|Selector16~4_combout\);

-- Location: FF_X113_Y32_N23
\cp|currState[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \cp|Selector16~4_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(6));

-- Location: LCCOMB_X110_Y31_N16
\cp|Equal4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~31_combout\ = (\cp|currState\(7) & (!\cp|currState\(6) & (\cp|Equal4~27_combout\ & \cp|Equal4~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(7),
	datab => \cp|currState\(6),
	datac => \cp|Equal4~27_combout\,
	datad => \cp|Equal4~23_combout\,
	combout => \cp|Equal4~31_combout\);

-- Location: LCCOMB_X113_Y32_N12
\cp|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector17~3_combout\ = (((!\cp|Equal4~23_combout\) # (!\cp|currState\(5))) # (!\cp|Equal4~16_combout\)) # (!\cp|Selector17~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector17~6_combout\,
	datab => \cp|Equal4~16_combout\,
	datac => \cp|currState\(5),
	datad => \cp|Equal4~23_combout\,
	combout => \cp|Selector17~3_combout\);

-- Location: LCCOMB_X113_Y32_N26
\cp|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector18~0_combout\ = ((\cp|Equal4~21_combout\ & ((\cp|Equal4~33_combout\) # (\cp|Equal4~31_combout\)))) # (!\cp|Selector17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~33_combout\,
	datab => \cp|Equal4~31_combout\,
	datac => \cp|Selector17~3_combout\,
	datad => \cp|Equal4~21_combout\,
	combout => \cp|Selector18~0_combout\);

-- Location: FF_X111_Y36_N23
\dp|instrReg|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector5~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(10));

-- Location: LCCOMB_X110_Y30_N24
\cp|Selector14~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector14~23_combout\ = (\cp|currState\(0) & \cp|currState\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datac => \cp|currState\(1),
	combout => \cp|Selector14~23_combout\);

-- Location: LCCOMB_X110_Y30_N18
\cp|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector18~1_combout\ = (\cp|currState\(4) & (!\cp|currState\(5) & (!\cp|currState\(8) & !\cp|currState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(5),
	datac => \cp|currState\(8),
	datad => \cp|currState\(3),
	combout => \cp|Selector18~1_combout\);

-- Location: LCCOMB_X110_Y30_N0
\cp|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector18~3_combout\ = ((\cp|Equal4~35_combout\ & (!\cp|Selector14~23_combout\ & \cp|Selector18~1_combout\))) # (!\cp|Selector18~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~35_combout\,
	datab => \cp|Selector14~23_combout\,
	datac => \cp|Selector18~2_combout\,
	datad => \cp|Selector18~1_combout\,
	combout => \cp|Selector18~3_combout\);

-- Location: LCCOMB_X110_Y31_N26
\cp|Selector18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector18~4_combout\ = ((\cp|Selector18~3_combout\) # ((\cp|Equal4~50_combout\ & \dp|instrReg|out\(10)))) # (!\cp|Selector14~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector14~28_combout\,
	datab => \cp|Equal4~50_combout\,
	datac => \dp|instrReg|out\(10),
	datad => \cp|Selector18~3_combout\,
	combout => \cp|Selector18~4_combout\);

-- Location: LCCOMB_X110_Y32_N26
\cp|Selector18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector18~5_combout\ = ((\cp|Selector18~0_combout\) # ((\cp|Selector18~4_combout\) # (!\cp|Selector19~21_combout\))) # (!\cp|Selector20~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector20~2_combout\,
	datab => \cp|Selector18~0_combout\,
	datac => \cp|Selector18~4_combout\,
	datad => \cp|Selector19~21_combout\,
	combout => \cp|Selector18~5_combout\);

-- Location: FF_X110_Y32_N27
\cp|currState[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \cp|Selector18~5_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(4));

-- Location: LCCOMB_X110_Y32_N8
\cp|Equal4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~12_combout\ = (!\cp|currState\(4) & !\cp|currState\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(4),
	datad => \cp|currState\(3),
	combout => \cp|Equal4~12_combout\);

-- Location: LCCOMB_X112_Y32_N12
\cp|Selector14~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector14~27_combout\ = (((\cp|currState\(0)) # (!\cp|Equal4~12_combout\)) # (!\cp|Equal4~20_combout\)) # (!\cp|currState\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|Equal4~20_combout\,
	datac => \cp|Equal4~12_combout\,
	datad => \cp|currState\(0),
	combout => \cp|Selector14~27_combout\);

-- Location: LCCOMB_X107_Y37_N18
\dp|instrReg|out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|instrReg|out[14]~feeder_combout\ = \dp|alu_dp|Selector1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector1~9_combout\,
	combout => \dp|instrReg|out[14]~feeder_combout\);

-- Location: FF_X107_Y37_N19
\dp|instrReg|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|instrReg|out[14]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(14));

-- Location: LCCOMB_X110_Y31_N18
\cp|Selector14~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector14~24_combout\ = (!\cp|currState\(5) & (\cp|Equal4~12_combout\ & (!\cp|Selector14~23_combout\ & \cp|Equal4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|Equal4~12_combout\,
	datac => \cp|Selector14~23_combout\,
	datad => \cp|Equal4~20_combout\,
	combout => \cp|Selector14~24_combout\);

-- Location: LCCOMB_X110_Y31_N20
\cp|Selector14~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector14~25_combout\ = ((\cp|Selector14~24_combout\) # ((\cp|Equal4~50_combout\ & \dp|instrReg|out\(14)))) # (!\cp|Selector14~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector14~28_combout\,
	datab => \cp|Equal4~50_combout\,
	datac => \dp|instrReg|out\(14),
	datad => \cp|Selector14~24_combout\,
	combout => \cp|Selector14~25_combout\);

-- Location: LCCOMB_X110_Y31_N12
\cp|Equal4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~40_combout\ = (!\cp|currState\(5) & (\cp|Equal4~12_combout\ & (\cp|Selector14~23_combout\ & \cp|Equal4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|Equal4~12_combout\,
	datac => \cp|Selector14~23_combout\,
	datad => \cp|Equal4~20_combout\,
	combout => \cp|Equal4~40_combout\);

-- Location: LCCOMB_X110_Y32_N0
\cp|Selector14~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector14~26_combout\ = (((\cp|Selector14~25_combout\) # (\cp|Equal4~40_combout\)) # (!\cp|Selector14~27_combout\)) # (!\cp|Selector19~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Selector19~16_combout\,
	datab => \cp|Selector14~27_combout\,
	datac => \cp|Selector14~25_combout\,
	datad => \cp|Equal4~40_combout\,
	combout => \cp|Selector14~26_combout\);

-- Location: FF_X110_Y32_N1
\cp|currState[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \cp|Selector14~26_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(8));

-- Location: LCCOMB_X112_Y30_N22
\cp|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~0_combout\ = (!\cp|currState\(6) & (!\cp|currState\(7) & (\cp|currState\(3) $ (\cp|currState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(6),
	datab => \cp|currState\(3),
	datac => \cp|currState\(7),
	datad => \cp|currState\(1),
	combout => \cp|WideOr3~0_combout\);

-- Location: LCCOMB_X112_Y30_N16
\cp|WideOr7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr7~4_combout\ = (!\cp|currState\(5) & \cp|currState\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(5),
	datad => \cp|currState\(4),
	combout => \cp|WideOr7~4_combout\);

-- Location: LCCOMB_X112_Y30_N8
\cp|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~1_combout\ = (!\cp|currState\(0) & (\cp|currState\(8) & (\cp|WideOr3~0_combout\ & \cp|WideOr7~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(0),
	datab => \cp|currState\(8),
	datac => \cp|WideOr3~0_combout\,
	datad => \cp|WideOr7~4_combout\,
	combout => \cp|WideOr3~1_combout\);

-- Location: LCCOMB_X111_Y31_N8
\cp|Equal4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~24_combout\ = (\cp|currState\(3) & !\cp|currState\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cp|currState\(3),
	datad => \cp|currState\(7),
	combout => \cp|Equal4~24_combout\);

-- Location: LCCOMB_X111_Y30_N8
\cp|WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~3_combout\ = (\cp|currState\(6) & ((\cp|currState\(4) & (\cp|currState\(3))) # (!\cp|currState\(4) & ((\cp|currState\(7)) # (!\cp|currState\(3)))))) # (!\cp|currState\(6) & (((\cp|currState\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(3),
	datac => \cp|currState\(6),
	datad => \cp|currState\(7),
	combout => \cp|WideOr3~3_combout\);

-- Location: LCCOMB_X111_Y30_N22
\cp|WideOr3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~4_combout\ = (\cp|currState\(1) & (\cp|Equal4~25_combout\ & ((\cp|WideOr24~8_combout\)))) # (!\cp|currState\(1) & (((\cp|WideOr3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~25_combout\,
	datab => \cp|currState\(1),
	datac => \cp|WideOr3~3_combout\,
	datad => \cp|WideOr24~8_combout\,
	combout => \cp|WideOr3~4_combout\);

-- Location: LCCOMB_X111_Y30_N24
\cp|WideOr3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~5_combout\ = (\cp|currState\(4)) # ((\cp|currState\(3) & ((!\cp|currState\(7)) # (!\cp|currState\(6)))) # (!\cp|currState\(3) & ((\cp|currState\(6)) # (\cp|currState\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|currState\(3),
	datac => \cp|currState\(6),
	datad => \cp|currState\(7),
	combout => \cp|WideOr3~5_combout\);

-- Location: LCCOMB_X111_Y30_N2
\cp|WideOr3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~6_combout\ = (\cp|currState\(5) & (!\cp|currState\(1) & ((!\cp|WideOr3~5_combout\)))) # (!\cp|currState\(5) & (((\cp|WideOr3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|currState\(1),
	datac => \cp|WideOr3~4_combout\,
	datad => \cp|WideOr3~5_combout\,
	combout => \cp|WideOr3~6_combout\);

-- Location: LCCOMB_X111_Y31_N16
\cp|WideOr3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~7_combout\ = (\cp|currState\(0) & (\cp|WideOr3~2_combout\ & (\cp|Equal4~24_combout\))) # (!\cp|currState\(0) & (((\cp|WideOr3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr3~2_combout\,
	datab => \cp|currState\(0),
	datac => \cp|Equal4~24_combout\,
	datad => \cp|WideOr3~6_combout\,
	combout => \cp|WideOr3~7_combout\);

-- Location: LCCOMB_X111_Y31_N22
\cp|WideOr3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr3~8_combout\ = (!\cp|currState\(2) & ((\cp|WideOr3~1_combout\) # ((!\cp|currState\(8) & \cp|WideOr3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(2),
	datab => \cp|WideOr3~1_combout\,
	datac => \cp|currState\(8),
	datad => \cp|WideOr3~7_combout\,
	combout => \cp|WideOr3~8_combout\);

-- Location: LCCOMB_X111_Y35_N20
\dp|alu_dp|Selector0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector0~12_combout\ = ((\cp|currState\(9)) # (!\cp|WideOr3~8_combout\)) # (!\cp|WideOr1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \cp|currState\(9),
	datad => \cp|WideOr3~8_combout\,
	combout => \dp|alu_dp|Selector0~12_combout\);

-- Location: LCCOMB_X111_Y35_N22
\dp|alu_dp|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~4_combout\ = (\dp|alu_dp|Selector7~3_combout\ & ((\dp|alu_dp|Selector0~12_combout\) # ((\dp|alu_dp|Add3~16_combout\)))) # (!\dp|alu_dp|Selector7~3_combout\ & (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Add4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Selector7~3_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Add3~16_combout\,
	datad => \dp|alu_dp|Add4~16_combout\,
	combout => \dp|alu_dp|Selector7~4_combout\);

-- Location: FF_X108_Y35_N13
\dp|rfile|reg6|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector7~10_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg6|out\(8));

-- Location: LCCOMB_X108_Y35_N12
\dp|MuxB|Selector7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~6_combout\ = (\dp|regSelB[0]~0_combout\ & (((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & ((\dp|regSelB[1]~1_combout\ & ((\dp|rfile|reg6|out\(8)))) # (!\dp|regSelB[1]~1_combout\ & (\dp|rfile|reg4|out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg4|out\(8),
	datab => \dp|regSelB[0]~0_combout\,
	datac => \dp|rfile|reg6|out\(8),
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector7~6_combout\);

-- Location: LCCOMB_X108_Y35_N18
\dp|MuxB|Selector7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~7_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|MuxB|Selector7~6_combout\ & (\dp|rfile|reg7|out\(8))) # (!\dp|MuxB|Selector7~6_combout\ & ((\dp|rfile|reg5|out\(8)))))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|MuxB|Selector7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg7|out\(8),
	datab => \dp|rfile|reg5|out\(8),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|MuxB|Selector7~6_combout\,
	combout => \dp|MuxB|Selector7~7_combout\);

-- Location: LCCOMB_X106_Y34_N22
\dp|MuxB|Selector7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~8_combout\ = (\dp|regSelB[0]~0_combout\ & ((\dp|rfile|reg1|out\(8)) # ((\dp|regSelB[1]~1_combout\)))) # (!\dp|regSelB[0]~0_combout\ & (((\dp|rfile|reg0|out\(8) & !\dp|regSelB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(8),
	datab => \dp|rfile|reg0|out\(8),
	datac => \dp|regSelB[0]~0_combout\,
	datad => \dp|regSelB[1]~1_combout\,
	combout => \dp|MuxB|Selector7~8_combout\);

-- Location: LCCOMB_X107_Y36_N30
\dp|MuxB|Selector7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~9_combout\ = (\dp|regSelB[1]~1_combout\ & ((\dp|MuxB|Selector7~8_combout\ & ((\dp|rfile|reg3|out\(8)))) # (!\dp|MuxB|Selector7~8_combout\ & (\dp|rfile|reg2|out\(8))))) # (!\dp|regSelB[1]~1_combout\ & (((\dp|MuxB|Selector7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(8),
	datab => \dp|rfile|reg3|out\(8),
	datac => \dp|regSelB[1]~1_combout\,
	datad => \dp|MuxB|Selector7~8_combout\,
	combout => \dp|MuxB|Selector7~9_combout\);

-- Location: LCCOMB_X110_Y35_N24
\dp|MuxB|Selector7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~10_combout\ = (\dp|MuxB|Selector7~3_combout\ & (\dp|MuxB|Selector7~4_combout\)) # (!\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector7~4_combout\ & (\dp|spReg|out\(8))) # (!\dp|MuxB|Selector7~4_combout\ & 
-- ((\dp|MuxB|Selector7~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|MuxB|Selector7~4_combout\,
	datac => \dp|spReg|out\(8),
	datad => \dp|MuxB|Selector7~9_combout\,
	combout => \dp|MuxB|Selector7~10_combout\);

-- Location: LCCOMB_X110_Y35_N30
\dp|MuxB|Selector7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~11_combout\ = (\dp|MuxB|Selector7~3_combout\ & ((\dp|MuxB|Selector7~10_combout\ & (\dp|pcReg|out\(8))) # (!\dp|MuxB|Selector7~10_combout\ & ((\dp|MuxB|Selector7~7_combout\))))) # (!\dp|MuxB|Selector7~3_combout\ & 
-- (((\dp|MuxB|Selector7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxB|Selector7~3_combout\,
	datab => \dp|pcReg|out\(8),
	datac => \dp|MuxB|Selector7~7_combout\,
	datad => \dp|MuxB|Selector7~10_combout\,
	combout => \dp|MuxB|Selector7~11_combout\);

-- Location: LCCOMB_X110_Y35_N14
\dp|MuxB|Selector7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|MuxB|Selector7~12_combout\ = (\cp|Equal4~22_combout\ & ((\cp|WideOr14~2_combout\ & (\dp|memDataReg|out\(8))) # (!\cp|WideOr14~2_combout\ & ((\dp|MuxB|Selector7~11_combout\))))) # (!\cp|Equal4~22_combout\ & (((\dp|MuxB|Selector7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(8),
	datab => \cp|Equal4~22_combout\,
	datac => \dp|MuxB|Selector7~11_combout\,
	datad => \cp|WideOr14~2_combout\,
	combout => \dp|MuxB|Selector7~12_combout\);

-- Location: LCCOMB_X110_Y35_N16
\dp|alu_dp|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~5_combout\ = (\dp|MuxA|Selector1~2_combout\ & ((\dp|MuxA|Selector7~5_combout\))) # (!\dp|MuxA|Selector1~2_combout\ & (\dp|memDataReg|out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(8),
	datab => \dp|MuxA|Selector1~2_combout\,
	datad => \dp|MuxA|Selector7~5_combout\,
	combout => \dp|alu_dp|Selector7~5_combout\);

-- Location: LCCOMB_X111_Y35_N8
\dp|alu_dp|Selector7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~6_combout\ = (\cp|WideOr1~2_combout\ & (\cp|WideOr7~17_combout\)) # (!\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector7~5_combout\ & ((!\dp|MuxB|Selector7~12_combout\) # (!\cp|WideOr7~17_combout\))) # (!\dp|alu_dp|Selector7~5_combout\ & 
-- ((\dp|MuxB|Selector7~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \cp|WideOr7~17_combout\,
	datac => \dp|alu_dp|Selector7~5_combout\,
	datad => \dp|MuxB|Selector7~12_combout\,
	combout => \dp|alu_dp|Selector7~6_combout\);

-- Location: LCCOMB_X111_Y35_N6
\dp|alu_dp|Selector7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~7_combout\ = (\cp|WideOr1~2_combout\ & ((\dp|alu_dp|Selector7~6_combout\ & ((\dp|alu_dp|Add2~16_combout\))) # (!\dp|alu_dp|Selector7~6_combout\ & (\dp|alu_dp|Add1~16_combout\)))) # (!\cp|WideOr1~2_combout\ & 
-- (\dp|alu_dp|Selector7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr1~2_combout\,
	datab => \dp|alu_dp|Selector7~6_combout\,
	datac => \dp|alu_dp|Add1~16_combout\,
	datad => \dp|alu_dp|Add2~16_combout\,
	combout => \dp|alu_dp|Selector7~7_combout\);

-- Location: LCCOMB_X111_Y35_N24
\dp|alu_dp|Selector7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~8_combout\ = (\dp|alu_dp|Selector0~12_combout\ & (((!\dp|alu_dp|Selector0~13_combout\ & \dp|alu_dp|Selector7~7_combout\)))) # (!\dp|alu_dp|Selector0~12_combout\ & ((\dp|alu_dp|Add6~16_combout\) # ((\dp|alu_dp|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|alu_dp|Add6~16_combout\,
	datab => \dp|alu_dp|Selector0~12_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector7~7_combout\,
	combout => \dp|alu_dp|Selector7~8_combout\);

-- Location: LCCOMB_X111_Y35_N10
\dp|alu_dp|Selector7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~9_combout\ = (\dp|alu_dp|Selector0~13_combout\ & ((\dp|alu_dp|Selector7~8_combout\ & ((\dp|MuxB|Selector7~12_combout\))) # (!\dp|alu_dp|Selector7~8_combout\ & (\dp|MuxA|Selector6~6_combout\)))) # (!\dp|alu_dp|Selector0~13_combout\ & 
-- (((\dp|alu_dp|Selector7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|MuxA|Selector6~6_combout\,
	datab => \dp|MuxB|Selector7~12_combout\,
	datac => \dp|alu_dp|Selector0~13_combout\,
	datad => \dp|alu_dp|Selector7~8_combout\,
	combout => \dp|alu_dp|Selector7~9_combout\);

-- Location: LCCOMB_X111_Y35_N28
\dp|alu_dp|Selector7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector7~10_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector7~4_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector7~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector7~4_combout\,
	datad => \dp|alu_dp|Selector7~9_combout\,
	combout => \dp|alu_dp|Selector7~10_combout\);

-- Location: LCCOMB_X111_Y32_N4
\dp|instrReg|out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|instrReg|out[8]~feeder_combout\ = \dp|alu_dp|Selector7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector7~10_combout\,
	combout => \dp|instrReg|out[8]~feeder_combout\);

-- Location: FF_X111_Y32_N5
\dp|instrReg|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|instrReg|out[8]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(8));

-- Location: LCCOMB_X110_Y31_N0
\cp|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector20~3_combout\ = (\cp|Equal4~40_combout\) # ((\cp|Equal4~34_combout\) # ((\dp|instrReg|out\(8) & \cp|Equal4~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~40_combout\,
	datab => \dp|instrReg|out\(8),
	datac => \cp|Equal4~50_combout\,
	datad => \cp|Equal4~34_combout\,
	combout => \cp|Selector20~3_combout\);

-- Location: LCCOMB_X112_Y31_N10
\cp|Selector20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector20~5_combout\ = (\cp|currState\(4)) # (((\cp|currState\(3)) # (!\cp|Equal4~13_combout\)) # (!\cp|Equal4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(4),
	datab => \cp|Equal4~8_combout\,
	datac => \cp|currState\(3),
	datad => \cp|Equal4~13_combout\,
	combout => \cp|Selector20~5_combout\);

-- Location: LCCOMB_X112_Y32_N10
\cp|Equal4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~43_combout\ = (\cp|Equal4~35_combout\ & (\cp|currState\(1) & !\cp|currState\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~35_combout\,
	datab => \cp|currState\(1),
	datad => \cp|currState\(8),
	combout => \cp|Equal4~43_combout\);

-- Location: LCCOMB_X112_Y32_N16
\cp|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector20~2_combout\ = (\cp|Selector19~17_combout\ & ((\cp|currState\(5)) # ((!\cp|Equal4~43_combout\) # (!\cp|Equal4~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(5),
	datab => \cp|Equal4~41_combout\,
	datac => \cp|Selector19~17_combout\,
	datad => \cp|Equal4~43_combout\,
	combout => \cp|Selector20~2_combout\);

-- Location: LCCOMB_X110_Y32_N28
\cp|Selector20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Selector20~4_combout\ = (\cp|Equal4~46_combout\) # ((\cp|Selector20~3_combout\) # ((!\cp|Selector20~2_combout\) # (!\cp|Selector20~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~46_combout\,
	datab => \cp|Selector20~3_combout\,
	datac => \cp|Selector20~5_combout\,
	datad => \cp|Selector20~2_combout\,
	combout => \cp|Selector20~4_combout\);

-- Location: FF_X110_Y32_N29
\cp|currState[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \cp|Selector20~4_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(2));

-- Location: LCCOMB_X110_Y32_N22
\cp|Equal4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|Equal4~13_combout\ = (!\cp|currState\(1) & (\cp|currState\(2) & (!\cp|currState\(9) & !\cp|currState\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(1),
	datab => \cp|currState\(2),
	datac => \cp|currState\(9),
	datad => \cp|currState\(8),
	combout => \cp|Equal4~13_combout\);

-- Location: FF_X110_Y34_N9
\dp|instrReg|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector0~24_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(15));

-- Location: LCCOMB_X108_Y31_N30
\cp|nextState[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|nextState[9]~0_combout\ = (\cp|Equal4~16_combout\ & (\cp|Equal4~13_combout\ & (\dp|instrReg|out\(15) & \cp|Equal4~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|Equal4~16_combout\,
	datab => \cp|Equal4~13_combout\,
	datac => \dp|instrReg|out\(15),
	datad => \cp|Equal4~17_combout\,
	combout => \cp|nextState[9]~0_combout\);

-- Location: FF_X110_Y32_N15
\cp|currState[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \cp|nextState[9]~0_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cp|currState\(9));

-- Location: LCCOMB_X108_Y31_N4
\cp|WideOr5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~4_combout\ = (!\cp|currState\(8) & (\cp|Equal4~19_combout\ & \cp|Equal4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|currState\(8),
	datab => \cp|Equal4~19_combout\,
	datad => \cp|Equal4~8_combout\,
	combout => \cp|WideOr5~4_combout\);

-- Location: LCCOMB_X107_Y31_N0
\cp|WideOr5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~7_combout\ = (\cp|WideOr26~1_combout\ & ((\cp|WideOr5~4_combout\) # ((\cp|WideOr5~6_combout\ & \cp|Equal4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~6_combout\,
	datab => \cp|WideOr26~1_combout\,
	datac => \cp|Equal4~16_combout\,
	datad => \cp|WideOr5~4_combout\,
	combout => \cp|WideOr5~7_combout\);

-- Location: LCCOMB_X107_Y31_N30
\cp|WideOr5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cp|WideOr5~23_combout\ = (!\cp|currState\(9) & ((\cp|WideOr5~7_combout\) # ((\cp|WideOr5~25_combout\ & !\cp|currState\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr5~25_combout\,
	datab => \cp|currState\(9),
	datac => \cp|currState\(2),
	datad => \cp|WideOr5~7_combout\,
	combout => \cp|WideOr5~23_combout\);

-- Location: LCCOMB_X112_Y36_N6
\dp|alu_dp|Selector3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|alu_dp|Selector3~8_combout\ = (\cp|WideOr5~23_combout\ & (\dp|alu_dp|Selector3~3_combout\)) # (!\cp|WideOr5~23_combout\ & ((\dp|alu_dp|Selector3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cp|WideOr5~23_combout\,
	datac => \dp|alu_dp|Selector3~3_combout\,
	datad => \dp|alu_dp|Selector3~7_combout\,
	combout => \dp|alu_dp|Selector3~8_combout\);

-- Location: FF_X110_Y33_N1
\dp|pcReg|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector3~8_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(12));

-- Location: LCCOMB_X111_Y39_N6
\Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\SW[16]~input_o\ & ((\SW[17]~input_o\) # ((\dp|memAddrReg|out\(12))))) # (!\SW[16]~input_o\ & (!\SW[17]~input_o\ & (\dp|pcReg|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \SW[17]~input_o\,
	datac => \dp|pcReg|out\(12),
	datad => \dp|memAddrReg|out\(12),
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X112_Y36_N4
\dp|rfile|reg1|out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg1|out[12]~feeder_combout\ = \dp|alu_dp|Selector3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector3~8_combout\,
	combout => \dp|rfile|reg1|out[12]~feeder_combout\);

-- Location: FF_X112_Y36_N5
\dp|rfile|reg1|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg1|out[12]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(12));

-- Location: LCCOMB_X106_Y37_N24
\Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\SW[17]~input_o\ & ((\Mux3~0_combout\ & ((\dp|rfile|reg1|out\(12)))) # (!\Mux3~0_combout\ & (\dp|rfile|reg3|out\(12))))) # (!\SW[17]~input_o\ & (\Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \Mux3~0_combout\,
	datac => \dp|rfile|reg3|out\(12),
	datad => \dp|rfile|reg1|out\(12),
	combout => \Mux3~1_combout\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: LCCOMB_X108_Y33_N16
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\SW[17]~input_o\ & (((\SW[16]~input_o\) # (\dp|rfile|reg3|out\(13))))) # (!\SW[17]~input_o\ & (\dp|pcReg|out\(13) & (!\SW[16]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|pcReg|out\(13),
	datac => \SW[16]~input_o\,
	datad => \dp|rfile|reg3|out\(13),
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X106_Y37_N6
\Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (\SW[16]~input_o\ & ((\Mux2~0_combout\ & ((\dp|rfile|reg1|out\(13)))) # (!\Mux2~0_combout\ & (\dp|memAddrReg|out\(13))))) # (!\SW[16]~input_o\ & (((\Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(13),
	datab => \SW[16]~input_o\,
	datac => \Mux2~0_combout\,
	datad => \dp|rfile|reg1|out\(13),
	combout => \Mux2~1_combout\);

-- Location: LCCOMB_X106_Y34_N30
\Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\Mux1~0_combout\ & (((\dp|rfile|reg1|out\(14)) # (!\SW[17]~input_o\)))) # (!\Mux1~0_combout\ & (\dp|rfile|reg3|out\(14) & ((\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~0_combout\,
	datab => \dp|rfile|reg3|out\(14),
	datac => \dp|rfile|reg1|out\(14),
	datad => \SW[17]~input_o\,
	combout => \Mux1~1_combout\);

-- Location: LCCOMB_X108_Y36_N12
\dp|pcReg|out[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|pcReg|out[15]~feeder_combout\ = \dp|alu_dp|Selector0~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector0~24_combout\,
	combout => \dp|pcReg|out[15]~feeder_combout\);

-- Location: FF_X108_Y36_N13
\dp|pcReg|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|pcReg|out[15]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|pcReg|out\(15));

-- Location: LCCOMB_X108_Y33_N2
\Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\SW[17]~input_o\ & ((\dp|rfile|reg3|out\(15)) # ((\SW[16]~input_o\)))) # (!\SW[17]~input_o\ & (((!\SW[16]~input_o\ & \dp|pcReg|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|rfile|reg3|out\(15),
	datac => \SW[16]~input_o\,
	datad => \dp|pcReg|out\(15),
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X108_Y33_N0
\Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\Mux0~0_combout\ & (((\dp|rfile|reg1|out\(15)) # (!\SW[16]~input_o\)))) # (!\Mux0~0_combout\ & (\dp|memAddrReg|out\(15) & (\SW[16]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(15),
	datab => \Mux0~0_combout\,
	datac => \SW[16]~input_o\,
	datad => \dp|rfile|reg1|out\(15),
	combout => \Mux0~1_combout\);

-- Location: LCCOMB_X108_Y33_N22
\ssc|ssd7|h2ss|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd7|h2ss|WideOr6~0_combout\ = (\Mux1~1_combout\ & (!\Mux2~1_combout\ & (\Mux3~1_combout\ $ (!\Mux0~1_combout\)))) # (!\Mux1~1_combout\ & (\Mux3~1_combout\ & (\Mux2~1_combout\ $ (!\Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux2~1_combout\,
	datac => \Mux1~1_combout\,
	datad => \Mux0~1_combout\,
	combout => \ssc|ssd7|h2ss|WideOr6~0_combout\);

-- Location: LCCOMB_X108_Y33_N8
\ssc|ssd7|h2ss|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd7|h2ss|WideOr5~0_combout\ = (\Mux2~1_combout\ & ((\Mux3~1_combout\ & ((\Mux0~1_combout\))) # (!\Mux3~1_combout\ & (\Mux1~1_combout\)))) # (!\Mux2~1_combout\ & (\Mux1~1_combout\ & (\Mux3~1_combout\ $ (\Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux2~1_combout\,
	datac => \Mux1~1_combout\,
	datad => \Mux0~1_combout\,
	combout => \ssc|ssd7|h2ss|WideOr5~0_combout\);

-- Location: LCCOMB_X108_Y33_N10
\ssc|ssd7|h2ss|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd7|h2ss|WideOr4~0_combout\ = (\Mux1~1_combout\ & (\Mux0~1_combout\ & ((\Mux2~1_combout\) # (!\Mux3~1_combout\)))) # (!\Mux1~1_combout\ & (!\Mux3~1_combout\ & (\Mux2~1_combout\ & !\Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux2~1_combout\,
	datac => \Mux1~1_combout\,
	datad => \Mux0~1_combout\,
	combout => \ssc|ssd7|h2ss|WideOr4~0_combout\);

-- Location: LCCOMB_X108_Y33_N24
\ssc|ssd7|h2ss|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd7|h2ss|WideOr3~0_combout\ = (\Mux3~1_combout\ & (\Mux2~1_combout\ $ ((!\Mux1~1_combout\)))) # (!\Mux3~1_combout\ & ((\Mux2~1_combout\ & (!\Mux1~1_combout\ & \Mux0~1_combout\)) # (!\Mux2~1_combout\ & (\Mux1~1_combout\ & !\Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux2~1_combout\,
	datac => \Mux1~1_combout\,
	datad => \Mux0~1_combout\,
	combout => \ssc|ssd7|h2ss|WideOr3~0_combout\);

-- Location: LCCOMB_X108_Y33_N6
\ssc|ssd7|h2ss|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd7|h2ss|WideOr2~0_combout\ = (\Mux2~1_combout\ & (\Mux3~1_combout\ & ((!\Mux0~1_combout\)))) # (!\Mux2~1_combout\ & ((\Mux1~1_combout\ & ((!\Mux0~1_combout\))) # (!\Mux1~1_combout\ & (\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux2~1_combout\,
	datac => \Mux1~1_combout\,
	datad => \Mux0~1_combout\,
	combout => \ssc|ssd7|h2ss|WideOr2~0_combout\);

-- Location: LCCOMB_X108_Y33_N4
\ssc|ssd7|h2ss|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd7|h2ss|WideOr1~0_combout\ = (\Mux3~1_combout\ & (\Mux0~1_combout\ $ (((\Mux2~1_combout\) # (!\Mux1~1_combout\))))) # (!\Mux3~1_combout\ & (\Mux2~1_combout\ & (!\Mux1~1_combout\ & !\Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux2~1_combout\,
	datac => \Mux1~1_combout\,
	datad => \Mux0~1_combout\,
	combout => \ssc|ssd7|h2ss|WideOr1~0_combout\);

-- Location: LCCOMB_X108_Y33_N30
\ssc|ssd7|h2ss|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd7|h2ss|WideOr0~0_combout\ = (\Mux3~1_combout\ & ((\Mux0~1_combout\) # (\Mux2~1_combout\ $ (\Mux1~1_combout\)))) # (!\Mux3~1_combout\ & ((\Mux2~1_combout\) # (\Mux1~1_combout\ $ (\Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux2~1_combout\,
	datac => \Mux1~1_combout\,
	datad => \Mux0~1_combout\,
	combout => \ssc|ssd7|h2ss|WideOr0~0_combout\);

-- Location: FF_X112_Y36_N27
\dp|rfile|reg1|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector6~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(9));

-- Location: LCCOMB_X106_Y35_N0
\Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & ((\SW[17]~input_o\ & (\dp|rfile|reg3|out\(9))) # (!\SW[17]~input_o\ & ((\dp|pcReg|out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \dp|rfile|reg3|out\(9),
	datac => \dp|pcReg|out\(9),
	datad => \SW[17]~input_o\,
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X106_Y35_N30
\Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = (\SW[16]~input_o\ & ((\Mux6~0_combout\ & ((\dp|rfile|reg1|out\(9)))) # (!\Mux6~0_combout\ & (\dp|memAddrReg|out\(9))))) # (!\SW[16]~input_o\ & (((\Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(9),
	datab => \dp|rfile|reg1|out\(9),
	datac => \SW[16]~input_o\,
	datad => \Mux6~0_combout\,
	combout => \Mux6~1_combout\);

-- Location: LCCOMB_X106_Y36_N8
\Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\SW[17]~input_o\ & (((\SW[16]~input_o\)))) # (!\SW[17]~input_o\ & ((\SW[16]~input_o\ & (\dp|memAddrReg|out\(10))) # (!\SW[16]~input_o\ & ((\dp|pcReg|out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|memAddrReg|out\(10),
	datac => \dp|pcReg|out\(10),
	datad => \SW[16]~input_o\,
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X106_Y35_N28
\Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = (\SW[17]~input_o\ & ((\Mux5~0_combout\ & ((\dp|rfile|reg1|out\(10)))) # (!\Mux5~0_combout\ & (\dp|rfile|reg3|out\(10))))) # (!\SW[17]~input_o\ & (((\Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|rfile|reg3|out\(10),
	datac => \Mux5~0_combout\,
	datad => \dp|rfile|reg1|out\(10),
	combout => \Mux5~1_combout\);

-- Location: LCCOMB_X106_Y35_N8
\Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (\Mux4~0_combout\ & ((\dp|rfile|reg1|out\(11)) # ((!\SW[16]~input_o\)))) # (!\Mux4~0_combout\ & (((\SW[16]~input_o\ & \dp|memAddrReg|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~0_combout\,
	datab => \dp|rfile|reg1|out\(11),
	datac => \SW[16]~input_o\,
	datad => \dp|memAddrReg|out\(11),
	combout => \Mux4~1_combout\);

-- Location: LCCOMB_X106_Y35_N20
\Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\SW[16]~input_o\ & ((\dp|memAddrReg|out\(8)) # ((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & (((\dp|pcReg|out\(8) & !\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(8),
	datab => \dp|pcReg|out\(8),
	datac => \SW[16]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X106_Y35_N2
\Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = (\Mux7~0_combout\ & ((\dp|rfile|reg1|out\(8)) # ((!\SW[17]~input_o\)))) # (!\Mux7~0_combout\ & (((\dp|rfile|reg3|out\(8) & \SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(8),
	datab => \Mux7~0_combout\,
	datac => \dp|rfile|reg3|out\(8),
	datad => \SW[17]~input_o\,
	combout => \Mux7~1_combout\);

-- Location: LCCOMB_X106_Y35_N22
\ssc|ssd6|h2ss|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd6|h2ss|WideOr6~0_combout\ = (\Mux5~1_combout\ & (!\Mux6~1_combout\ & (\Mux4~1_combout\ $ (!\Mux7~1_combout\)))) # (!\Mux5~1_combout\ & (\Mux7~1_combout\ & (\Mux6~1_combout\ $ (!\Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~1_combout\,
	datab => \Mux5~1_combout\,
	datac => \Mux4~1_combout\,
	datad => \Mux7~1_combout\,
	combout => \ssc|ssd6|h2ss|WideOr6~0_combout\);

-- Location: LCCOMB_X106_Y35_N12
\ssc|ssd6|h2ss|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd6|h2ss|WideOr5~0_combout\ = (\Mux6~1_combout\ & ((\Mux7~1_combout\ & ((\Mux4~1_combout\))) # (!\Mux7~1_combout\ & (\Mux5~1_combout\)))) # (!\Mux6~1_combout\ & (\Mux5~1_combout\ & (\Mux4~1_combout\ $ (\Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~1_combout\,
	datab => \Mux5~1_combout\,
	datac => \Mux4~1_combout\,
	datad => \Mux7~1_combout\,
	combout => \ssc|ssd6|h2ss|WideOr5~0_combout\);

-- Location: LCCOMB_X106_Y35_N10
\ssc|ssd6|h2ss|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd6|h2ss|WideOr4~0_combout\ = (\Mux5~1_combout\ & (\Mux4~1_combout\ & ((\Mux6~1_combout\) # (!\Mux7~1_combout\)))) # (!\Mux5~1_combout\ & (\Mux6~1_combout\ & (!\Mux4~1_combout\ & !\Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~1_combout\,
	datab => \Mux5~1_combout\,
	datac => \Mux4~1_combout\,
	datad => \Mux7~1_combout\,
	combout => \ssc|ssd6|h2ss|WideOr4~0_combout\);

-- Location: LCCOMB_X106_Y35_N24
\ssc|ssd6|h2ss|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd6|h2ss|WideOr3~0_combout\ = (\Mux7~1_combout\ & (\Mux6~1_combout\ $ ((!\Mux5~1_combout\)))) # (!\Mux7~1_combout\ & ((\Mux6~1_combout\ & (!\Mux5~1_combout\ & \Mux4~1_combout\)) # (!\Mux6~1_combout\ & (\Mux5~1_combout\ & !\Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~1_combout\,
	datab => \Mux5~1_combout\,
	datac => \Mux4~1_combout\,
	datad => \Mux7~1_combout\,
	combout => \ssc|ssd6|h2ss|WideOr3~0_combout\);

-- Location: LCCOMB_X106_Y35_N26
\ssc|ssd6|h2ss|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd6|h2ss|WideOr2~0_combout\ = (\Mux6~1_combout\ & (((!\Mux4~1_combout\ & \Mux7~1_combout\)))) # (!\Mux6~1_combout\ & ((\Mux5~1_combout\ & (!\Mux4~1_combout\)) # (!\Mux5~1_combout\ & ((\Mux7~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~1_combout\,
	datab => \Mux5~1_combout\,
	datac => \Mux4~1_combout\,
	datad => \Mux7~1_combout\,
	combout => \ssc|ssd6|h2ss|WideOr2~0_combout\);

-- Location: LCCOMB_X106_Y35_N4
\ssc|ssd6|h2ss|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd6|h2ss|WideOr1~0_combout\ = (\Mux6~1_combout\ & (!\Mux4~1_combout\ & ((\Mux7~1_combout\) # (!\Mux5~1_combout\)))) # (!\Mux6~1_combout\ & (\Mux7~1_combout\ & (\Mux5~1_combout\ $ (!\Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~1_combout\,
	datab => \Mux5~1_combout\,
	datac => \Mux4~1_combout\,
	datad => \Mux7~1_combout\,
	combout => \ssc|ssd6|h2ss|WideOr1~0_combout\);

-- Location: LCCOMB_X106_Y35_N14
\ssc|ssd6|h2ss|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd6|h2ss|WideOr0~0_combout\ = (\Mux7~1_combout\ & ((\Mux4~1_combout\) # (\Mux6~1_combout\ $ (\Mux5~1_combout\)))) # (!\Mux7~1_combout\ & ((\Mux6~1_combout\) # (\Mux5~1_combout\ $ (\Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~1_combout\,
	datab => \Mux5~1_combout\,
	datac => \Mux4~1_combout\,
	datad => \Mux7~1_combout\,
	combout => \ssc|ssd6|h2ss|WideOr0~0_combout\);

-- Location: LCCOMB_X105_Y32_N28
\Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & ((\SW[17]~input_o\ & ((\dp|rfile|reg3|out\(7)))) # (!\SW[17]~input_o\ & (\dp|pcReg|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(7),
	datab => \dp|rfile|reg3|out\(7),
	datac => \SW[16]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X105_Y32_N10
\Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = (\SW[16]~input_o\ & ((\Mux8~0_combout\ & (\dp|rfile|reg1|out\(7))) # (!\Mux8~0_combout\ & ((\dp|memAddrReg|out\(7)))))) # (!\SW[16]~input_o\ & (\Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \Mux8~0_combout\,
	datac => \dp|rfile|reg1|out\(7),
	datad => \dp|memAddrReg|out\(7),
	combout => \Mux8~1_combout\);

-- Location: LCCOMB_X105_Y32_N0
\Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\SW[16]~input_o\ & ((\dp|memAddrReg|out\(6)) # ((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & (((\dp|pcReg|out\(6) & !\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(6),
	datab => \dp|pcReg|out\(6),
	datac => \SW[16]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X105_Y32_N2
\Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = (\Mux9~0_combout\ & (((\dp|rfile|reg1|out\(6)) # (!\SW[17]~input_o\)))) # (!\Mux9~0_combout\ & (\dp|rfile|reg3|out\(6) & ((\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg3|out\(6),
	datab => \Mux9~0_combout\,
	datac => \dp|rfile|reg1|out\(6),
	datad => \SW[17]~input_o\,
	combout => \Mux9~1_combout\);

-- Location: LCCOMB_X105_Y32_N24
\Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & ((\SW[17]~input_o\ & ((\dp|rfile|reg3|out\(5)))) # (!\SW[17]~input_o\ & (\dp|pcReg|out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(5),
	datab => \dp|rfile|reg3|out\(5),
	datac => \SW[16]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \Mux10~0_combout\);

-- Location: FF_X112_Y36_N19
\dp|rfile|reg1|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector10~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(5));

-- Location: LCCOMB_X105_Y32_N26
\Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = (\SW[16]~input_o\ & ((\Mux10~0_combout\ & ((\dp|rfile|reg1|out\(5)))) # (!\Mux10~0_combout\ & (\dp|memAddrReg|out\(5))))) # (!\SW[16]~input_o\ & (\Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \Mux10~0_combout\,
	datac => \dp|memAddrReg|out\(5),
	datad => \dp|rfile|reg1|out\(5),
	combout => \Mux10~1_combout\);

-- Location: LCCOMB_X111_Y37_N22
\dp|rfile|reg1|out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg1|out[4]~feeder_combout\ = \dp|alu_dp|Selector11~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector11~9_combout\,
	combout => \dp|rfile|reg1|out[4]~feeder_combout\);

-- Location: FF_X111_Y37_N23
\dp|rfile|reg1|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg1|out[4]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(4));

-- Location: LCCOMB_X106_Y35_N16
\Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\SW[16]~input_o\ & ((\dp|memAddrReg|out\(4)) # ((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & (((\dp|pcReg|out\(4) & !\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memAddrReg|out\(4),
	datab => \dp|pcReg|out\(4),
	datac => \SW[16]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X106_Y35_N18
\Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = (\SW[17]~input_o\ & ((\Mux11~0_combout\ & ((\dp|rfile|reg1|out\(4)))) # (!\Mux11~0_combout\ & (\dp|rfile|reg3|out\(4))))) # (!\SW[17]~input_o\ & (((\Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|rfile|reg3|out\(4),
	datac => \dp|rfile|reg1|out\(4),
	datad => \Mux11~0_combout\,
	combout => \Mux11~1_combout\);

-- Location: LCCOMB_X105_Y32_N16
\ssc|ssd5|h2ss|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd5|h2ss|WideOr6~0_combout\ = (\Mux8~1_combout\ & (\Mux11~1_combout\ & (\Mux9~1_combout\ $ (\Mux10~1_combout\)))) # (!\Mux8~1_combout\ & (!\Mux10~1_combout\ & (\Mux9~1_combout\ $ (\Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1_combout\,
	datab => \Mux9~1_combout\,
	datac => \Mux10~1_combout\,
	datad => \Mux11~1_combout\,
	combout => \ssc|ssd5|h2ss|WideOr6~0_combout\);

-- Location: LCCOMB_X105_Y32_N30
\ssc|ssd5|h2ss|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd5|h2ss|WideOr5~0_combout\ = (\Mux8~1_combout\ & ((\Mux11~1_combout\ & ((\Mux10~1_combout\))) # (!\Mux11~1_combout\ & (\Mux9~1_combout\)))) # (!\Mux8~1_combout\ & (\Mux9~1_combout\ & (\Mux10~1_combout\ $ (\Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1_combout\,
	datab => \Mux9~1_combout\,
	datac => \Mux10~1_combout\,
	datad => \Mux11~1_combout\,
	combout => \ssc|ssd5|h2ss|WideOr5~0_combout\);

-- Location: LCCOMB_X105_Y32_N12
\ssc|ssd5|h2ss|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd5|h2ss|WideOr4~0_combout\ = (\Mux8~1_combout\ & (\Mux9~1_combout\ & ((\Mux10~1_combout\) # (!\Mux11~1_combout\)))) # (!\Mux8~1_combout\ & (!\Mux9~1_combout\ & (\Mux10~1_combout\ & !\Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1_combout\,
	datab => \Mux9~1_combout\,
	datac => \Mux10~1_combout\,
	datad => \Mux11~1_combout\,
	combout => \ssc|ssd5|h2ss|WideOr4~0_combout\);

-- Location: LCCOMB_X105_Y32_N6
\ssc|ssd5|h2ss|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd5|h2ss|WideOr3~0_combout\ = (\Mux11~1_combout\ & ((\Mux9~1_combout\ $ (!\Mux10~1_combout\)))) # (!\Mux11~1_combout\ & ((\Mux8~1_combout\ & (!\Mux9~1_combout\ & \Mux10~1_combout\)) # (!\Mux8~1_combout\ & (\Mux9~1_combout\ & !\Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1_combout\,
	datab => \Mux9~1_combout\,
	datac => \Mux10~1_combout\,
	datad => \Mux11~1_combout\,
	combout => \ssc|ssd5|h2ss|WideOr3~0_combout\);

-- Location: LCCOMB_X105_Y32_N4
\ssc|ssd5|h2ss|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd5|h2ss|WideOr2~0_combout\ = (\Mux10~1_combout\ & (!\Mux8~1_combout\ & ((\Mux11~1_combout\)))) # (!\Mux10~1_combout\ & ((\Mux9~1_combout\ & (!\Mux8~1_combout\)) # (!\Mux9~1_combout\ & ((\Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1_combout\,
	datab => \Mux9~1_combout\,
	datac => \Mux10~1_combout\,
	datad => \Mux11~1_combout\,
	combout => \ssc|ssd5|h2ss|WideOr2~0_combout\);

-- Location: LCCOMB_X105_Y32_N22
\ssc|ssd5|h2ss|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd5|h2ss|WideOr1~0_combout\ = (\Mux9~1_combout\ & (\Mux11~1_combout\ & (\Mux8~1_combout\ $ (\Mux10~1_combout\)))) # (!\Mux9~1_combout\ & (!\Mux8~1_combout\ & ((\Mux10~1_combout\) # (\Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1_combout\,
	datab => \Mux9~1_combout\,
	datac => \Mux10~1_combout\,
	datad => \Mux11~1_combout\,
	combout => \ssc|ssd5|h2ss|WideOr1~0_combout\);

-- Location: LCCOMB_X105_Y32_N20
\ssc|ssd5|h2ss|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd5|h2ss|WideOr0~0_combout\ = (\Mux11~1_combout\ & ((\Mux8~1_combout\) # (\Mux9~1_combout\ $ (\Mux10~1_combout\)))) # (!\Mux11~1_combout\ & ((\Mux10~1_combout\) # (\Mux8~1_combout\ $ (\Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1_combout\,
	datab => \Mux9~1_combout\,
	datac => \Mux10~1_combout\,
	datad => \Mux11~1_combout\,
	combout => \ssc|ssd5|h2ss|WideOr0~0_combout\);

-- Location: LCCOMB_X106_Y34_N26
\dp|rfile|reg1|out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg1|out[1]~feeder_combout\ = \dp|alu_dp|Selector14~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|rfile|reg1|out[1]~feeder_combout\);

-- Location: FF_X106_Y34_N27
\dp|rfile|reg1|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg1|out[1]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(1));

-- Location: LCCOMB_X105_Y37_N28
\Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = (\Mux14~0_combout\ & ((\dp|rfile|reg1|out\(1)) # ((!\SW[16]~input_o\)))) # (!\Mux14~0_combout\ & (((\dp|memAddrReg|out\(1) & \SW[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~0_combout\,
	datab => \dp|rfile|reg1|out\(1),
	datac => \dp|memAddrReg|out\(1),
	datad => \SW[16]~input_o\,
	combout => \Mux14~1_combout\);

-- Location: LCCOMB_X106_Y34_N16
\dp|rfile|reg1|out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg1|out[2]~feeder_combout\ = \dp|alu_dp|Selector13~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|rfile|reg1|out[2]~feeder_combout\);

-- Location: FF_X106_Y34_N17
\dp|rfile|reg1|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg1|out[2]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg1|out\(2));

-- Location: LCCOMB_X113_Y35_N12
\Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (\SW[16]~input_o\ & (((\dp|memAddrReg|out\(2)) # (\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & (\dp|pcReg|out\(2) & ((!\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \dp|pcReg|out\(2),
	datac => \dp|memAddrReg|out\(2),
	datad => \SW[17]~input_o\,
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X107_Y32_N2
\Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = (\SW[17]~input_o\ & ((\Mux13~0_combout\ & (\dp|rfile|reg1|out\(2))) # (!\Mux13~0_combout\ & ((\dp|rfile|reg3|out\(2)))))) # (!\SW[17]~input_o\ & (((\Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|rfile|reg1|out\(2),
	datac => \dp|rfile|reg3|out\(2),
	datad => \Mux13~0_combout\,
	combout => \Mux13~1_combout\);

-- Location: LCCOMB_X106_Y36_N4
\Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\SW[17]~input_o\ & (((\dp|rfile|reg3|out\(3)) # (\SW[16]~input_o\)))) # (!\SW[17]~input_o\ & (\dp|pcReg|out\(3) & ((!\SW[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|pcReg|out\(3),
	datab => \dp|rfile|reg3|out\(3),
	datac => \SW[17]~input_o\,
	datad => \SW[16]~input_o\,
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X106_Y36_N6
\Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = (\Mux12~0_combout\ & ((\dp|rfile|reg1|out\(3)) # ((!\SW[16]~input_o\)))) # (!\Mux12~0_combout\ & (((\dp|memAddrReg|out\(3) & \SW[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg1|out\(3),
	datab => \dp|memAddrReg|out\(3),
	datac => \Mux12~0_combout\,
	datad => \SW[16]~input_o\,
	combout => \Mux12~1_combout\);

-- Location: FF_X111_Y35_N21
\dp|rfile|reg3|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector15~4_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg3|out\(0));

-- Location: LCCOMB_X107_Y32_N16
\Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = (\Mux15~0_combout\ & (((\dp|rfile|reg1|out\(0)) # (!\SW[17]~input_o\)))) # (!\Mux15~0_combout\ & (\dp|rfile|reg3|out\(0) & ((\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~0_combout\,
	datab => \dp|rfile|reg3|out\(0),
	datac => \dp|rfile|reg1|out\(0),
	datad => \SW[17]~input_o\,
	combout => \Mux15~1_combout\);

-- Location: LCCOMB_X107_Y32_N12
\ssc|ssd4|h2ss|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd4|h2ss|WideOr6~0_combout\ = (\Mux13~1_combout\ & (!\Mux14~1_combout\ & (\Mux12~1_combout\ $ (!\Mux15~1_combout\)))) # (!\Mux13~1_combout\ & (\Mux15~1_combout\ & (\Mux14~1_combout\ $ (!\Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~1_combout\,
	datab => \Mux13~1_combout\,
	datac => \Mux12~1_combout\,
	datad => \Mux15~1_combout\,
	combout => \ssc|ssd4|h2ss|WideOr6~0_combout\);

-- Location: LCCOMB_X107_Y32_N30
\ssc|ssd4|h2ss|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd4|h2ss|WideOr5~0_combout\ = (\Mux14~1_combout\ & ((\Mux15~1_combout\ & ((\Mux12~1_combout\))) # (!\Mux15~1_combout\ & (\Mux13~1_combout\)))) # (!\Mux14~1_combout\ & (\Mux13~1_combout\ & (\Mux12~1_combout\ $ (\Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~1_combout\,
	datab => \Mux13~1_combout\,
	datac => \Mux12~1_combout\,
	datad => \Mux15~1_combout\,
	combout => \ssc|ssd4|h2ss|WideOr5~0_combout\);

-- Location: LCCOMB_X107_Y32_N24
\ssc|ssd4|h2ss|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd4|h2ss|WideOr4~0_combout\ = (\Mux13~1_combout\ & (\Mux12~1_combout\ & ((\Mux14~1_combout\) # (!\Mux15~1_combout\)))) # (!\Mux13~1_combout\ & (\Mux14~1_combout\ & (!\Mux12~1_combout\ & !\Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~1_combout\,
	datab => \Mux13~1_combout\,
	datac => \Mux12~1_combout\,
	datad => \Mux15~1_combout\,
	combout => \ssc|ssd4|h2ss|WideOr4~0_combout\);

-- Location: LCCOMB_X107_Y32_N26
\ssc|ssd4|h2ss|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd4|h2ss|WideOr3~0_combout\ = (\Mux15~1_combout\ & (\Mux14~1_combout\ $ ((!\Mux13~1_combout\)))) # (!\Mux15~1_combout\ & ((\Mux14~1_combout\ & (!\Mux13~1_combout\ & \Mux12~1_combout\)) # (!\Mux14~1_combout\ & (\Mux13~1_combout\ & 
-- !\Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~1_combout\,
	datab => \Mux13~1_combout\,
	datac => \Mux12~1_combout\,
	datad => \Mux15~1_combout\,
	combout => \ssc|ssd4|h2ss|WideOr3~0_combout\);

-- Location: LCCOMB_X107_Y32_N28
\ssc|ssd4|h2ss|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd4|h2ss|WideOr2~0_combout\ = (\Mux14~1_combout\ & (((!\Mux12~1_combout\ & \Mux15~1_combout\)))) # (!\Mux14~1_combout\ & ((\Mux13~1_combout\ & (!\Mux12~1_combout\)) # (!\Mux13~1_combout\ & ((\Mux15~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~1_combout\,
	datab => \Mux13~1_combout\,
	datac => \Mux12~1_combout\,
	datad => \Mux15~1_combout\,
	combout => \ssc|ssd4|h2ss|WideOr2~0_combout\);

-- Location: LCCOMB_X107_Y32_N22
\ssc|ssd4|h2ss|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd4|h2ss|WideOr1~0_combout\ = (\Mux14~1_combout\ & (!\Mux12~1_combout\ & ((\Mux15~1_combout\) # (!\Mux13~1_combout\)))) # (!\Mux14~1_combout\ & (\Mux15~1_combout\ & (\Mux13~1_combout\ $ (!\Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~1_combout\,
	datab => \Mux13~1_combout\,
	datac => \Mux12~1_combout\,
	datad => \Mux15~1_combout\,
	combout => \ssc|ssd4|h2ss|WideOr1~0_combout\);

-- Location: LCCOMB_X107_Y32_N8
\ssc|ssd4|h2ss|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd4|h2ss|WideOr0~0_combout\ = (\Mux15~1_combout\ & ((\Mux12~1_combout\) # (\Mux14~1_combout\ $ (\Mux13~1_combout\)))) # (!\Mux15~1_combout\ & ((\Mux14~1_combout\) # (\Mux13~1_combout\ $ (\Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~1_combout\,
	datab => \Mux13~1_combout\,
	datac => \Mux12~1_combout\,
	datad => \Mux15~1_combout\,
	combout => \ssc|ssd4|h2ss|WideOr0~0_combout\);

-- Location: LCCOMB_X106_Y37_N18
\Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (\SW[16]~input_o\ & ((\dp|memDataReg|out\(14)) # ((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & (((!\SW[17]~input_o\ & \dp|instrReg|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(14),
	datab => \SW[16]~input_o\,
	datac => \SW[17]~input_o\,
	datad => \dp|instrReg|out\(14),
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X106_Y34_N12
\Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = (\SW[17]~input_o\ & ((\Mux17~0_combout\ & ((\dp|rfile|reg0|out\(14)))) # (!\Mux17~0_combout\ & (\dp|rfile|reg2|out\(14))))) # (!\SW[17]~input_o\ & (((\Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(14),
	datab => \SW[17]~input_o\,
	datac => \Mux17~0_combout\,
	datad => \dp|rfile|reg0|out\(14),
	combout => \Mux17~1_combout\);

-- Location: FF_X111_Y36_N15
\dp|instrReg|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector3~8_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(12));

-- Location: LCCOMB_X106_Y37_N10
\Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (\SW[17]~input_o\ & (\SW[16]~input_o\)) # (!\SW[17]~input_o\ & ((\SW[16]~input_o\ & (\dp|memDataReg|out\(12))) # (!\SW[16]~input_o\ & ((\dp|instrReg|out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \SW[16]~input_o\,
	datac => \dp|memDataReg|out\(12),
	datad => \dp|instrReg|out\(12),
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X106_Y37_N0
\Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = (\SW[17]~input_o\ & ((\Mux19~0_combout\ & ((\dp|rfile|reg0|out\(12)))) # (!\Mux19~0_combout\ & (\dp|rfile|reg2|out\(12))))) # (!\SW[17]~input_o\ & (((\Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|rfile|reg2|out\(12),
	datac => \dp|rfile|reg0|out\(12),
	datad => \Mux19~0_combout\,
	combout => \Mux19~1_combout\);

-- Location: LCCOMB_X106_Y37_N4
\Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = (\Mux18~0_combout\ & (((\dp|rfile|reg0|out\(13))) # (!\SW[16]~input_o\))) # (!\Mux18~0_combout\ & (\SW[16]~input_o\ & ((\dp|memDataReg|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~0_combout\,
	datab => \SW[16]~input_o\,
	datac => \dp|rfile|reg0|out\(13),
	datad => \dp|memDataReg|out\(13),
	combout => \Mux18~1_combout\);

-- Location: LCCOMB_X108_Y31_N20
\Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & ((\SW[17]~input_o\ & ((\dp|rfile|reg2|out\(15)))) # (!\SW[17]~input_o\ & (\dp|instrReg|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(15),
	datab => \SW[16]~input_o\,
	datac => \SW[17]~input_o\,
	datad => \dp|rfile|reg2|out\(15),
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X108_Y31_N6
\Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = (\SW[16]~input_o\ & ((\Mux16~0_combout\ & ((\dp|rfile|reg0|out\(15)))) # (!\Mux16~0_combout\ & (\dp|memDataReg|out\(15))))) # (!\SW[16]~input_o\ & (((\Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(15),
	datab => \dp|rfile|reg0|out\(15),
	datac => \SW[16]~input_o\,
	datad => \Mux16~0_combout\,
	combout => \Mux16~1_combout\);

-- Location: LCCOMB_X107_Y20_N0
\ssc|ssd3|h2ss|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd3|h2ss|WideOr6~0_combout\ = (\Mux17~1_combout\ & (!\Mux18~1_combout\ & (\Mux19~1_combout\ $ (!\Mux16~1_combout\)))) # (!\Mux17~1_combout\ & (\Mux19~1_combout\ & (\Mux18~1_combout\ $ (!\Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1_combout\,
	datab => \Mux19~1_combout\,
	datac => \Mux18~1_combout\,
	datad => \Mux16~1_combout\,
	combout => \ssc|ssd3|h2ss|WideOr6~0_combout\);

-- Location: LCCOMB_X107_Y20_N30
\ssc|ssd3|h2ss|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd3|h2ss|WideOr5~0_combout\ = (\Mux18~1_combout\ & ((\Mux19~1_combout\ & ((\Mux16~1_combout\))) # (!\Mux19~1_combout\ & (\Mux17~1_combout\)))) # (!\Mux18~1_combout\ & (\Mux17~1_combout\ & (\Mux19~1_combout\ $ (\Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1_combout\,
	datab => \Mux19~1_combout\,
	datac => \Mux18~1_combout\,
	datad => \Mux16~1_combout\,
	combout => \ssc|ssd3|h2ss|WideOr5~0_combout\);

-- Location: LCCOMB_X107_Y20_N20
\ssc|ssd3|h2ss|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd3|h2ss|WideOr4~0_combout\ = (\Mux17~1_combout\ & (\Mux16~1_combout\ & ((\Mux18~1_combout\) # (!\Mux19~1_combout\)))) # (!\Mux17~1_combout\ & (!\Mux19~1_combout\ & (\Mux18~1_combout\ & !\Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1_combout\,
	datab => \Mux19~1_combout\,
	datac => \Mux18~1_combout\,
	datad => \Mux16~1_combout\,
	combout => \ssc|ssd3|h2ss|WideOr4~0_combout\);

-- Location: LCCOMB_X107_Y20_N14
\ssc|ssd3|h2ss|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd3|h2ss|WideOr3~0_combout\ = (\Mux19~1_combout\ & (\Mux17~1_combout\ $ ((!\Mux18~1_combout\)))) # (!\Mux19~1_combout\ & ((\Mux17~1_combout\ & (!\Mux18~1_combout\ & !\Mux16~1_combout\)) # (!\Mux17~1_combout\ & (\Mux18~1_combout\ & 
-- \Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1_combout\,
	datab => \Mux19~1_combout\,
	datac => \Mux18~1_combout\,
	datad => \Mux16~1_combout\,
	combout => \ssc|ssd3|h2ss|WideOr3~0_combout\);

-- Location: LCCOMB_X107_Y20_N12
\ssc|ssd3|h2ss|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd3|h2ss|WideOr2~0_combout\ = (\Mux18~1_combout\ & (((\Mux19~1_combout\ & !\Mux16~1_combout\)))) # (!\Mux18~1_combout\ & ((\Mux17~1_combout\ & ((!\Mux16~1_combout\))) # (!\Mux17~1_combout\ & (\Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1_combout\,
	datab => \Mux19~1_combout\,
	datac => \Mux18~1_combout\,
	datad => \Mux16~1_combout\,
	combout => \ssc|ssd3|h2ss|WideOr2~0_combout\);

-- Location: LCCOMB_X107_Y20_N26
\ssc|ssd3|h2ss|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd3|h2ss|WideOr1~0_combout\ = (\Mux17~1_combout\ & (\Mux19~1_combout\ & (\Mux18~1_combout\ $ (\Mux16~1_combout\)))) # (!\Mux17~1_combout\ & (!\Mux16~1_combout\ & ((\Mux19~1_combout\) # (\Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1_combout\,
	datab => \Mux19~1_combout\,
	datac => \Mux18~1_combout\,
	datad => \Mux16~1_combout\,
	combout => \ssc|ssd3|h2ss|WideOr1~0_combout\);

-- Location: LCCOMB_X107_Y20_N24
\ssc|ssd3|h2ss|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd3|h2ss|WideOr0~0_combout\ = (\Mux19~1_combout\ & ((\Mux16~1_combout\) # (\Mux17~1_combout\ $ (\Mux18~1_combout\)))) # (!\Mux19~1_combout\ & ((\Mux18~1_combout\) # (\Mux17~1_combout\ $ (\Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~1_combout\,
	datab => \Mux19~1_combout\,
	datac => \Mux18~1_combout\,
	datad => \Mux16~1_combout\,
	combout => \ssc|ssd3|h2ss|WideOr0~0_combout\);

-- Location: LCCOMB_X111_Y33_N8
\Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = (\Mux22~0_combout\ & (((\dp|rfile|reg0|out\(9))) # (!\SW[16]~input_o\))) # (!\Mux22~0_combout\ & (\SW[16]~input_o\ & (\dp|memDataReg|out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~0_combout\,
	datab => \SW[16]~input_o\,
	datac => \dp|memDataReg|out\(9),
	datad => \dp|rfile|reg0|out\(9),
	combout => \Mux22~1_combout\);

-- Location: LCCOMB_X111_Y33_N12
\Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & ((\SW[17]~input_o\ & (\dp|rfile|reg2|out\(11))) # (!\SW[17]~input_o\ & ((\dp|instrReg|out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(11),
	datab => \SW[16]~input_o\,
	datac => \SW[17]~input_o\,
	datad => \dp|instrReg|out\(11),
	combout => \Mux20~0_combout\);

-- Location: LCCOMB_X111_Y33_N18
\Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = (\SW[16]~input_o\ & ((\Mux20~0_combout\ & (\dp|rfile|reg0|out\(11))) # (!\Mux20~0_combout\ & ((\dp|memDataReg|out\(11)))))) # (!\SW[16]~input_o\ & (((\Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(11),
	datab => \SW[16]~input_o\,
	datac => \dp|memDataReg|out\(11),
	datad => \Mux20~0_combout\,
	combout => \Mux20~1_combout\);

-- Location: LCCOMB_X113_Y37_N6
\Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = (\Mux21~0_combout\ & (((\dp|rfile|reg0|out\(10)) # (!\SW[17]~input_o\)))) # (!\Mux21~0_combout\ & (\dp|rfile|reg2|out\(10) & ((\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~0_combout\,
	datab => \dp|rfile|reg2|out\(10),
	datac => \dp|rfile|reg0|out\(10),
	datad => \SW[17]~input_o\,
	combout => \Mux21~1_combout\);

-- Location: LCCOMB_X107_Y36_N2
\dp|rfile|reg2|out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[8]~feeder_combout\ = \dp|alu_dp|Selector7~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector7~10_combout\,
	combout => \dp|rfile|reg2|out[8]~feeder_combout\);

-- Location: FF_X107_Y36_N3
\dp|rfile|reg2|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[8]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(8));

-- Location: LCCOMB_X111_Y32_N6
\Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (\SW[16]~input_o\ & ((\dp|memDataReg|out\(8)) # ((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & (((\dp|instrReg|out\(8) & !\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(8),
	datab => \dp|instrReg|out\(8),
	datac => \SW[16]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X111_Y25_N0
\Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = (\SW[17]~input_o\ & ((\Mux23~0_combout\ & (\dp|rfile|reg0|out\(8))) # (!\Mux23~0_combout\ & ((\dp|rfile|reg2|out\(8)))))) # (!\SW[17]~input_o\ & (((\Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(8),
	datab => \dp|rfile|reg2|out\(8),
	datac => \SW[17]~input_o\,
	datad => \Mux23~0_combout\,
	combout => \Mux23~1_combout\);

-- Location: LCCOMB_X111_Y25_N10
\ssc|ssd2|h2ss|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd2|h2ss|WideOr6~0_combout\ = (\Mux20~1_combout\ & (\Mux23~1_combout\ & (\Mux22~1_combout\ $ (\Mux21~1_combout\)))) # (!\Mux20~1_combout\ & (!\Mux22~1_combout\ & (\Mux21~1_combout\ $ (\Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~1_combout\,
	datab => \Mux20~1_combout\,
	datac => \Mux21~1_combout\,
	datad => \Mux23~1_combout\,
	combout => \ssc|ssd2|h2ss|WideOr6~0_combout\);

-- Location: LCCOMB_X111_Y25_N4
\ssc|ssd2|h2ss|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd2|h2ss|WideOr5~0_combout\ = (\Mux22~1_combout\ & ((\Mux23~1_combout\ & (\Mux20~1_combout\)) # (!\Mux23~1_combout\ & ((\Mux21~1_combout\))))) # (!\Mux22~1_combout\ & (\Mux21~1_combout\ & (\Mux20~1_combout\ $ (\Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~1_combout\,
	datab => \Mux20~1_combout\,
	datac => \Mux21~1_combout\,
	datad => \Mux23~1_combout\,
	combout => \ssc|ssd2|h2ss|WideOr5~0_combout\);

-- Location: LCCOMB_X111_Y25_N18
\ssc|ssd2|h2ss|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd2|h2ss|WideOr4~0_combout\ = (\Mux20~1_combout\ & (\Mux21~1_combout\ & ((\Mux22~1_combout\) # (!\Mux23~1_combout\)))) # (!\Mux20~1_combout\ & (\Mux22~1_combout\ & (!\Mux21~1_combout\ & !\Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~1_combout\,
	datab => \Mux20~1_combout\,
	datac => \Mux21~1_combout\,
	datad => \Mux23~1_combout\,
	combout => \ssc|ssd2|h2ss|WideOr4~0_combout\);

-- Location: LCCOMB_X111_Y25_N16
\ssc|ssd2|h2ss|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd2|h2ss|WideOr3~0_combout\ = (\Mux23~1_combout\ & (\Mux22~1_combout\ $ (((!\Mux21~1_combout\))))) # (!\Mux23~1_combout\ & ((\Mux22~1_combout\ & (\Mux20~1_combout\ & !\Mux21~1_combout\)) # (!\Mux22~1_combout\ & (!\Mux20~1_combout\ & 
-- \Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~1_combout\,
	datab => \Mux20~1_combout\,
	datac => \Mux21~1_combout\,
	datad => \Mux23~1_combout\,
	combout => \ssc|ssd2|h2ss|WideOr3~0_combout\);

-- Location: LCCOMB_X111_Y25_N22
\ssc|ssd2|h2ss|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd2|h2ss|WideOr2~0_combout\ = (\Mux22~1_combout\ & (!\Mux20~1_combout\ & ((\Mux23~1_combout\)))) # (!\Mux22~1_combout\ & ((\Mux21~1_combout\ & (!\Mux20~1_combout\)) # (!\Mux21~1_combout\ & ((\Mux23~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~1_combout\,
	datab => \Mux20~1_combout\,
	datac => \Mux21~1_combout\,
	datad => \Mux23~1_combout\,
	combout => \ssc|ssd2|h2ss|WideOr2~0_combout\);

-- Location: LCCOMB_X111_Y25_N12
\ssc|ssd2|h2ss|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd2|h2ss|WideOr1~0_combout\ = (\Mux22~1_combout\ & (!\Mux20~1_combout\ & ((\Mux23~1_combout\) # (!\Mux21~1_combout\)))) # (!\Mux22~1_combout\ & (\Mux23~1_combout\ & (\Mux20~1_combout\ $ (!\Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~1_combout\,
	datab => \Mux20~1_combout\,
	datac => \Mux21~1_combout\,
	datad => \Mux23~1_combout\,
	combout => \ssc|ssd2|h2ss|WideOr1~0_combout\);

-- Location: LCCOMB_X111_Y25_N2
\ssc|ssd2|h2ss|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd2|h2ss|WideOr0~0_combout\ = (\Mux23~1_combout\ & ((\Mux20~1_combout\) # (\Mux22~1_combout\ $ (\Mux21~1_combout\)))) # (!\Mux23~1_combout\ & ((\Mux22~1_combout\) # (\Mux20~1_combout\ $ (\Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~1_combout\,
	datab => \Mux20~1_combout\,
	datac => \Mux21~1_combout\,
	datad => \Mux23~1_combout\,
	combout => \ssc|ssd2|h2ss|WideOr0~0_combout\);

-- Location: LCCOMB_X111_Y32_N14
\Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\SW[16]~input_o\ & (((\dp|memDataReg|out\(6)) # (\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & (\dp|instrReg|out\(6) & ((!\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(6),
	datab => \dp|memDataReg|out\(6),
	datac => \SW[16]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \Mux25~0_combout\);

-- Location: FF_X111_Y34_N7
\dp|rfile|reg0|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector9~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(6));

-- Location: LCCOMB_X111_Y32_N20
\Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = (\SW[17]~input_o\ & ((\Mux25~0_combout\ & ((\dp|rfile|reg0|out\(6)))) # (!\Mux25~0_combout\ & (\dp|rfile|reg2|out\(6))))) # (!\SW[17]~input_o\ & (\Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \Mux25~0_combout\,
	datac => \dp|rfile|reg2|out\(6),
	datad => \dp|rfile|reg0|out\(6),
	combout => \Mux25~1_combout\);

-- Location: LCCOMB_X111_Y32_N12
\Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (\SW[16]~input_o\ & ((\dp|memDataReg|out\(4)) # ((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & (((\dp|instrReg|out\(4) & !\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(4),
	datab => \dp|instrReg|out\(4),
	datac => \SW[16]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X111_Y32_N10
\Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = (\SW[17]~input_o\ & ((\Mux27~0_combout\ & (\dp|rfile|reg0|out\(4))) # (!\Mux27~0_combout\ & ((\dp|rfile|reg2|out\(4)))))) # (!\SW[17]~input_o\ & (((\Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|rfile|reg0|out\(4),
	datac => \dp|rfile|reg2|out\(4),
	datad => \Mux27~0_combout\,
	combout => \Mux27~1_combout\);

-- Location: LCCOMB_X107_Y36_N22
\dp|rfile|reg2|out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|rfile|reg2|out[5]~feeder_combout\ = \dp|alu_dp|Selector10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector10~9_combout\,
	combout => \dp|rfile|reg2|out[5]~feeder_combout\);

-- Location: FF_X107_Y36_N23
\dp|rfile|reg2|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|rfile|reg2|out[5]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|rfile|reg_en_decoder|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg2|out\(5));

-- Location: LCCOMB_X111_Y32_N26
\Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\SW[17]~input_o\ & (((\dp|rfile|reg2|out\(5)) # (\SW[16]~input_o\)))) # (!\SW[17]~input_o\ & (\dp|instrReg|out\(5) & ((!\SW[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \dp|instrReg|out\(5),
	datac => \dp|rfile|reg2|out\(5),
	datad => \SW[16]~input_o\,
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X111_Y32_N24
\Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = (\SW[16]~input_o\ & ((\Mux26~0_combout\ & ((\dp|rfile|reg0|out\(5)))) # (!\Mux26~0_combout\ & (\dp|memDataReg|out\(5))))) # (!\SW[16]~input_o\ & (((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \dp|memDataReg|out\(5),
	datac => \Mux26~0_combout\,
	datad => \dp|rfile|reg0|out\(5),
	combout => \Mux26~1_combout\);

-- Location: LCCOMB_X108_Y31_N2
\Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & ((\SW[17]~input_o\ & ((\dp|rfile|reg2|out\(7)))) # (!\SW[17]~input_o\ & (\dp|instrReg|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \dp|instrReg|out\(7),
	datac => \SW[17]~input_o\,
	datad => \dp|rfile|reg2|out\(7),
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X108_Y31_N16
\Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = (\Mux24~0_combout\ & ((\dp|rfile|reg0|out\(7)) # ((!\SW[16]~input_o\)))) # (!\Mux24~0_combout\ & (((\SW[16]~input_o\ & \dp|memDataReg|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(7),
	datab => \Mux24~0_combout\,
	datac => \SW[16]~input_o\,
	datad => \dp|memDataReg|out\(7),
	combout => \Mux24~1_combout\);

-- Location: LCCOMB_X111_Y30_N20
\ssc|ssd1|h2ss|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd1|h2ss|WideOr6~0_combout\ = (\Mux25~1_combout\ & (!\Mux26~1_combout\ & (\Mux27~1_combout\ $ (!\Mux24~1_combout\)))) # (!\Mux25~1_combout\ & (\Mux27~1_combout\ & (\Mux26~1_combout\ $ (!\Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux27~1_combout\,
	datac => \Mux26~1_combout\,
	datad => \Mux24~1_combout\,
	combout => \ssc|ssd1|h2ss|WideOr6~0_combout\);

-- Location: LCCOMB_X111_Y30_N18
\ssc|ssd1|h2ss|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd1|h2ss|WideOr5~0_combout\ = (\Mux26~1_combout\ & ((\Mux27~1_combout\ & ((\Mux24~1_combout\))) # (!\Mux27~1_combout\ & (\Mux25~1_combout\)))) # (!\Mux26~1_combout\ & (\Mux25~1_combout\ & (\Mux27~1_combout\ $ (\Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux27~1_combout\,
	datac => \Mux26~1_combout\,
	datad => \Mux24~1_combout\,
	combout => \ssc|ssd1|h2ss|WideOr5~0_combout\);

-- Location: LCCOMB_X111_Y30_N4
\ssc|ssd1|h2ss|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd1|h2ss|WideOr4~0_combout\ = (\Mux25~1_combout\ & (\Mux24~1_combout\ & ((\Mux26~1_combout\) # (!\Mux27~1_combout\)))) # (!\Mux25~1_combout\ & (!\Mux27~1_combout\ & (\Mux26~1_combout\ & !\Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux27~1_combout\,
	datac => \Mux26~1_combout\,
	datad => \Mux24~1_combout\,
	combout => \ssc|ssd1|h2ss|WideOr4~0_combout\);

-- Location: LCCOMB_X111_Y30_N14
\ssc|ssd1|h2ss|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd1|h2ss|WideOr3~0_combout\ = (\Mux27~1_combout\ & (\Mux25~1_combout\ $ ((!\Mux26~1_combout\)))) # (!\Mux27~1_combout\ & ((\Mux25~1_combout\ & (!\Mux26~1_combout\ & !\Mux24~1_combout\)) # (!\Mux25~1_combout\ & (\Mux26~1_combout\ & 
-- \Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux27~1_combout\,
	datac => \Mux26~1_combout\,
	datad => \Mux24~1_combout\,
	combout => \ssc|ssd1|h2ss|WideOr3~0_combout\);

-- Location: LCCOMB_X111_Y30_N12
\ssc|ssd1|h2ss|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd1|h2ss|WideOr2~0_combout\ = (\Mux26~1_combout\ & (((\Mux27~1_combout\ & !\Mux24~1_combout\)))) # (!\Mux26~1_combout\ & ((\Mux25~1_combout\ & ((!\Mux24~1_combout\))) # (!\Mux25~1_combout\ & (\Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux27~1_combout\,
	datac => \Mux26~1_combout\,
	datad => \Mux24~1_combout\,
	combout => \ssc|ssd1|h2ss|WideOr2~0_combout\);

-- Location: LCCOMB_X111_Y30_N6
\ssc|ssd1|h2ss|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd1|h2ss|WideOr1~0_combout\ = (\Mux25~1_combout\ & (\Mux27~1_combout\ & (\Mux26~1_combout\ $ (\Mux24~1_combout\)))) # (!\Mux25~1_combout\ & (!\Mux24~1_combout\ & ((\Mux27~1_combout\) # (\Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux27~1_combout\,
	datac => \Mux26~1_combout\,
	datad => \Mux24~1_combout\,
	combout => \ssc|ssd1|h2ss|WideOr1~0_combout\);

-- Location: LCCOMB_X111_Y30_N28
\ssc|ssd1|h2ss|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd1|h2ss|WideOr0~0_combout\ = (\Mux27~1_combout\ & ((\Mux24~1_combout\) # (\Mux25~1_combout\ $ (\Mux26~1_combout\)))) # (!\Mux27~1_combout\ & ((\Mux26~1_combout\) # (\Mux25~1_combout\ $ (\Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux27~1_combout\,
	datac => \Mux26~1_combout\,
	datad => \Mux24~1_combout\,
	combout => \ssc|ssd1|h2ss|WideOr0~0_combout\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X106_Y38_N0
\dp|a|bus[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[2]~35_combout\ = (\dp|reg_load_decoder|Decoder0~2_combout\ & (\dp|alu_dp|Selector13~9_combout\ & ((\SW[2]~input_o\) # (!\dp|drive_SW_L~5_combout\)))) # (!\dp|reg_load_decoder|Decoder0~2_combout\ & (((\SW[2]~input_o\)) # 
-- (!\dp|drive_SW_L~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|reg_load_decoder|Decoder0~2_combout\,
	datab => \dp|drive_SW_L~5_combout\,
	datac => \SW[2]~input_o\,
	datad => \dp|alu_dp|Selector13~9_combout\,
	combout => \dp|a|bus[2]~35_combout\);

-- Location: LCCOMB_X106_Y38_N4
\dp|a|bus[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[2]~36_combout\ = ((\dp|a|bus[2]~35_combout\ & ((\dp|c|bus[2]~42_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cp|WideOr24~13_combout\,
	datab => \dp|c|bus[2]~42_combout\,
	datac => \dp|a|bus[12]~0_combout\,
	datad => \dp|a|bus[2]~35_combout\,
	combout => \dp|a|bus[2]~36_combout\);

-- Location: FF_X106_Y38_N5
\dp|memDataReg|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[2]~36_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(2));

-- Location: LCCOMB_X111_Y33_N20
\Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\) # (\dp|memDataReg|out\(2))))) # (!\SW[16]~input_o\ & (\dp|instrReg|out\(2) & (!\SW[17]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(2),
	datab => \SW[16]~input_o\,
	datac => \SW[17]~input_o\,
	datad => \dp|memDataReg|out\(2),
	combout => \Mux29~0_combout\);

-- Location: LCCOMB_X111_Y33_N10
\Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = (\SW[17]~input_o\ & ((\Mux29~0_combout\ & (\dp|rfile|reg0|out\(2))) # (!\Mux29~0_combout\ & ((\dp|rfile|reg2|out\(2)))))) # (!\SW[17]~input_o\ & (((\Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg0|out\(2),
	datab => \dp|rfile|reg2|out\(2),
	datac => \SW[17]~input_o\,
	datad => \Mux29~0_combout\,
	combout => \Mux29~1_combout\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X106_Y38_N10
\dp|a|bus[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[1]~33_combout\ = (\dp|reg_load_decoder|Decoder0~2_combout\ & (\dp|alu_dp|Selector14~10_combout\ & ((\SW[1]~input_o\) # (!\dp|drive_SW_L~5_combout\)))) # (!\dp|reg_load_decoder|Decoder0~2_combout\ & (((\SW[1]~input_o\)) # 
-- (!\dp|drive_SW_L~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|reg_load_decoder|Decoder0~2_combout\,
	datab => \dp|drive_SW_L~5_combout\,
	datac => \SW[1]~input_o\,
	datad => \dp|alu_dp|Selector14~10_combout\,
	combout => \dp|a|bus[1]~33_combout\);

-- Location: LCCOMB_X106_Y38_N18
\dp|a|bus[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|a|bus[1]~34_combout\ = ((\dp|a|bus[1]~33_combout\ & ((\dp|c|bus[1]~39_combout\) # (!\cp|WideOr24~13_combout\)))) # (!\dp|a|bus[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|a|bus[12]~0_combout\,
	datab => \dp|c|bus[1]~39_combout\,
	datac => \cp|WideOr24~13_combout\,
	datad => \dp|a|bus[1]~33_combout\,
	combout => \dp|a|bus[1]~34_combout\);

-- Location: FF_X106_Y38_N19
\dp|memDataReg|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|a|bus[1]~34_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|loadMDR_L~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|memDataReg|out\(1));

-- Location: LCCOMB_X108_Y31_N10
\Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (\SW[16]~input_o\ & (\SW[17]~input_o\)) # (!\SW[16]~input_o\ & ((\SW[17]~input_o\ & ((\dp|rfile|reg2|out\(1)))) # (!\SW[17]~input_o\ & (\dp|instrReg|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \SW[17]~input_o\,
	datac => \dp|instrReg|out\(1),
	datad => \dp|rfile|reg2|out\(1),
	combout => \Mux30~0_combout\);

-- Location: LCCOMB_X108_Y31_N28
\Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = (\SW[16]~input_o\ & ((\Mux30~0_combout\ & ((\dp|rfile|reg0|out\(1)))) # (!\Mux30~0_combout\ & (\dp|memDataReg|out\(1))))) # (!\SW[16]~input_o\ & (((\Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \dp|memDataReg|out\(1),
	datac => \dp|rfile|reg0|out\(1),
	datad => \Mux30~0_combout\,
	combout => \Mux30~1_combout\);

-- Location: LCCOMB_X110_Y34_N6
\dp|instrReg|out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dp|instrReg|out[0]~feeder_combout\ = \dp|alu_dp|Selector15~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dp|alu_dp|Selector15~4_combout\,
	combout => \dp|instrReg|out[0]~feeder_combout\);

-- Location: FF_X110_Y34_N7
\dp|instrReg|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \dp|instrReg|out[0]~feeder_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \dp|reg_load_decoder|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|instrReg|out\(0));

-- Location: LCCOMB_X111_Y33_N0
\Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (\SW[17]~input_o\ & (((\SW[16]~input_o\)))) # (!\SW[17]~input_o\ & ((\SW[16]~input_o\ & (\dp|memDataReg|out\(0))) # (!\SW[16]~input_o\ & ((\dp|instrReg|out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|memDataReg|out\(0),
	datab => \SW[17]~input_o\,
	datac => \SW[16]~input_o\,
	datad => \dp|instrReg|out\(0),
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X111_Y33_N26
\Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = (\SW[17]~input_o\ & ((\Mux31~0_combout\ & ((\dp|rfile|reg0|out\(0)))) # (!\Mux31~0_combout\ & (\dp|rfile|reg2|out\(0))))) # (!\SW[17]~input_o\ & (((\Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|rfile|reg2|out\(0),
	datab => \dp|rfile|reg0|out\(0),
	datac => \SW[17]~input_o\,
	datad => \Mux31~0_combout\,
	combout => \Mux31~1_combout\);

-- Location: FF_X111_Y34_N31
\dp|rfile|reg0|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	asdata => \dp|alu_dp|Selector12~9_combout\,
	clrn => \KEY[1]~input_o\,
	sload => VCC,
	ena => \dp|rfile|reg_en_decoder|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dp|rfile|reg0|out\(3));

-- Location: LCCOMB_X111_Y32_N28
\Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\SW[16]~input_o\ & (((\SW[17]~input_o\)))) # (!\SW[16]~input_o\ & ((\SW[17]~input_o\ & ((\dp|rfile|reg2|out\(3)))) # (!\SW[17]~input_o\ & (\dp|instrReg|out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dp|instrReg|out\(3),
	datab => \dp|rfile|reg2|out\(3),
	datac => \SW[16]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \Mux28~0_combout\);

-- Location: LCCOMB_X108_Y31_N26
\Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = (\SW[16]~input_o\ & ((\Mux28~0_combout\ & (\dp|rfile|reg0|out\(3))) # (!\Mux28~0_combout\ & ((\dp|memDataReg|out\(3)))))) # (!\SW[16]~input_o\ & (((\Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \dp|rfile|reg0|out\(3),
	datac => \dp|memDataReg|out\(3),
	datad => \Mux28~0_combout\,
	combout => \Mux28~1_combout\);

-- Location: LCCOMB_X111_Y33_N4
\ssc|ssd0|h2ss|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd0|h2ss|WideOr6~0_combout\ = (\Mux29~1_combout\ & (!\Mux30~1_combout\ & (\Mux31~1_combout\ $ (!\Mux28~1_combout\)))) # (!\Mux29~1_combout\ & (\Mux31~1_combout\ & (\Mux30~1_combout\ $ (!\Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~1_combout\,
	datab => \Mux30~1_combout\,
	datac => \Mux31~1_combout\,
	datad => \Mux28~1_combout\,
	combout => \ssc|ssd0|h2ss|WideOr6~0_combout\);

-- Location: LCCOMB_X111_Y33_N14
\ssc|ssd0|h2ss|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd0|h2ss|WideOr5~0_combout\ = (\Mux30~1_combout\ & ((\Mux31~1_combout\ & ((\Mux28~1_combout\))) # (!\Mux31~1_combout\ & (\Mux29~1_combout\)))) # (!\Mux30~1_combout\ & (\Mux29~1_combout\ & (\Mux31~1_combout\ $ (\Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~1_combout\,
	datab => \Mux30~1_combout\,
	datac => \Mux31~1_combout\,
	datad => \Mux28~1_combout\,
	combout => \ssc|ssd0|h2ss|WideOr5~0_combout\);

-- Location: LCCOMB_X111_Y33_N28
\ssc|ssd0|h2ss|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd0|h2ss|WideOr4~0_combout\ = (\Mux29~1_combout\ & (\Mux28~1_combout\ & ((\Mux30~1_combout\) # (!\Mux31~1_combout\)))) # (!\Mux29~1_combout\ & (\Mux30~1_combout\ & (!\Mux31~1_combout\ & !\Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~1_combout\,
	datab => \Mux30~1_combout\,
	datac => \Mux31~1_combout\,
	datad => \Mux28~1_combout\,
	combout => \ssc|ssd0|h2ss|WideOr4~0_combout\);

-- Location: LCCOMB_X111_Y33_N30
\ssc|ssd0|h2ss|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd0|h2ss|WideOr3~0_combout\ = (\Mux31~1_combout\ & (\Mux29~1_combout\ $ ((!\Mux30~1_combout\)))) # (!\Mux31~1_combout\ & ((\Mux29~1_combout\ & (!\Mux30~1_combout\ & !\Mux28~1_combout\)) # (!\Mux29~1_combout\ & (\Mux30~1_combout\ & 
-- \Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~1_combout\,
	datab => \Mux30~1_combout\,
	datac => \Mux31~1_combout\,
	datad => \Mux28~1_combout\,
	combout => \ssc|ssd0|h2ss|WideOr3~0_combout\);

-- Location: LCCOMB_X111_Y33_N24
\ssc|ssd0|h2ss|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd0|h2ss|WideOr2~0_combout\ = (\Mux30~1_combout\ & (((\Mux31~1_combout\ & !\Mux28~1_combout\)))) # (!\Mux30~1_combout\ & ((\Mux29~1_combout\ & ((!\Mux28~1_combout\))) # (!\Mux29~1_combout\ & (\Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~1_combout\,
	datab => \Mux30~1_combout\,
	datac => \Mux31~1_combout\,
	datad => \Mux28~1_combout\,
	combout => \ssc|ssd0|h2ss|WideOr2~0_combout\);

-- Location: LCCOMB_X111_Y33_N22
\ssc|ssd0|h2ss|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd0|h2ss|WideOr1~0_combout\ = (\Mux29~1_combout\ & (\Mux31~1_combout\ & (\Mux30~1_combout\ $ (\Mux28~1_combout\)))) # (!\Mux29~1_combout\ & (!\Mux28~1_combout\ & ((\Mux30~1_combout\) # (\Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~1_combout\,
	datab => \Mux30~1_combout\,
	datac => \Mux31~1_combout\,
	datad => \Mux28~1_combout\,
	combout => \ssc|ssd0|h2ss|WideOr1~0_combout\);

-- Location: LCCOMB_X111_Y33_N16
\ssc|ssd0|h2ss|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ssc|ssd0|h2ss|WideOr0~0_combout\ = (\Mux31~1_combout\ & ((\Mux28~1_combout\) # (\Mux29~1_combout\ $ (\Mux30~1_combout\)))) # (!\Mux31~1_combout\ & ((\Mux30~1_combout\) # (\Mux29~1_combout\ $ (\Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~1_combout\,
	datab => \Mux30~1_combout\,
	datac => \Mux31~1_combout\,
	datad => \Mux28~1_combout\,
	combout => \ssc|ssd0|h2ss|WideOr0~0_combout\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;

ww_VGA_R(0) <= \VGA_R[0]~output_o\;

ww_VGA_R(1) <= \VGA_R[1]~output_o\;

ww_VGA_R(2) <= \VGA_R[2]~output_o\;

ww_VGA_R(3) <= \VGA_R[3]~output_o\;

ww_VGA_R(4) <= \VGA_R[4]~output_o\;

ww_VGA_R(5) <= \VGA_R[5]~output_o\;

ww_VGA_R(6) <= \VGA_R[6]~output_o\;

ww_VGA_R(7) <= \VGA_R[7]~output_o\;

ww_VGA_G(0) <= \VGA_G[0]~output_o\;

ww_VGA_G(1) <= \VGA_G[1]~output_o\;

ww_VGA_G(2) <= \VGA_G[2]~output_o\;

ww_VGA_G(3) <= \VGA_G[3]~output_o\;

ww_VGA_G(4) <= \VGA_G[4]~output_o\;

ww_VGA_G(5) <= \VGA_G[5]~output_o\;

ww_VGA_G(6) <= \VGA_G[6]~output_o\;

ww_VGA_G(7) <= \VGA_G[7]~output_o\;

ww_VGA_B(0) <= \VGA_B[0]~output_o\;

ww_VGA_B(1) <= \VGA_B[1]~output_o\;

ww_VGA_B(2) <= \VGA_B[2]~output_o\;

ww_VGA_B(3) <= \VGA_B[3]~output_o\;

ww_VGA_B(4) <= \VGA_B[4]~output_o\;

ww_VGA_B(5) <= \VGA_B[5]~output_o\;

ww_VGA_B(6) <= \VGA_B[6]~output_o\;

ww_VGA_B(7) <= \VGA_B[7]~output_o\;

ww_VGA_BLANK_N <= \VGA_BLANK_N~output_o\;

ww_VGA_CLK <= \VGA_CLK~output_o\;

ww_VGA_SYNC_N <= \VGA_SYNC_N~output_o\;

ww_VGA_VS <= \VGA_VS~output_o\;

ww_VGA_HS <= \VGA_HS~output_o\;
END structure;


