{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670334902384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670334902392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 07:55:02 2022 " "Processing started: Tue Dec  6 07:55:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670334902392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670334902392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off totalProj -c totalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off totalProj -c totalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670334902392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670334902793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670334902793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "totalproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file totalproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 totalProj " "Found entity 1: totalProj" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334907508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670334907508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "totalProj " "Elaborating entity \"totalProj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670334907936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/finalProj/totalProj/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334908090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334908090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:Dispense " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:Dispense\"" {  } { { "totalProj.bdf" "Dispense" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 168 1648 1768 344 "Dispense" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334908091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevenfivefsm.bdf 1 1 " "Using design file sevenfivefsm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevenfiveFSM " "Found entity 1: sevenfiveFSM" {  } { { "sevenfivefsm.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/sevenfivefsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334908220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334908220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenfiveFSM sevenfiveFSM:inst63 " "Elaborating entity \"sevenfiveFSM\" for hierarchy \"sevenfiveFSM:inst63\"" {  } { { "totalProj.bdf" "inst63" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 384 1208 1320 512 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334908222 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.bdf 1 1 " "Using design file regfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334908357 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334908357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:inst17 " "Elaborating entity \"regFile\" for hierarchy \"regFile:inst17\"" {  } { { "totalProj.bdf" "inst17" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 456 912 1032 648 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334908357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to12.v 1 1 " "Using design file mux4to12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to12 " "Found entity 1: mux4to12" {  } { { "mux4to12.v" "" { Text "U:/CPRE281/finalProj/totalProj/mux4to12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334908482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334908482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to12 regFile:inst17\|mux4to12:inst19 " "Elaborating entity \"mux4to12\" for hierarchy \"regFile:inst17\|mux4to12:inst19\"" {  } { { "regfile.bdf" "inst19" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { { 888 752 872 1032 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334908482 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.v 1 1 " "Using design file mux2_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "U:/CPRE281/finalProj/totalProj/mux2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334908607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334908607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 regFile:inst17\|mux2_1:inst8 " "Elaborating entity \"mux2_1\" for hierarchy \"regFile:inst17\|mux2_1:inst8\"" {  } { { "regfile.bdf" "inst8" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { { 96 552 688 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334908607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334909353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334909353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 regFile:inst17\|clock_divider_1024:inst22 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"regFile:inst17\|clock_divider_1024:inst22\"" {  } { { "regfile.bdf" "inst22" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { { 896 216 368 960 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334909354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder24_behaviour1.v 1 1 " "Using design file decoder24_behaviour1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder24_behaviour1 " "Found entity 1: decoder24_behaviour1" {  } { { "decoder24_behaviour1.v" "" { Text "U:/CPRE281/finalProj/totalProj/decoder24_behaviour1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334909660 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334909660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder24_behaviour1 regFile:inst17\|decoder24_behaviour1:inst18 " "Elaborating entity \"decoder24_behaviour1\" for hierarchy \"regFile:inst17\|decoder24_behaviour1:inst18\"" {  } { { "regfile.bdf" "inst18" { Schematic "U:/CPRE281/finalProj/totalProj/regfile.bdf" { { 752 160 280 864 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334909660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334910435 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334910435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst27 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst27\"" {  } { { "totalProj.bdf" "inst27" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 848 96 248 912 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334910435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.bdf 1 1 " "Using design file debounce.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "debounce.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334910720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334910720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:inst9 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:inst9\"" {  } { { "totalProj.bdf" "inst9" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 856 1088 1232 952 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334910722 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dollarfsm.bdf 1 1 " "Using design file dollarfsm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dollarFSM " "Found entity 1: dollarFSM" {  } { { "dollarfsm.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/dollarfsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334910856 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334910856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dollarFSM dollarFSM:inst " "Elaborating entity \"dollarFSM\" for hierarchy \"dollarFSM:inst\"" {  } { { "totalProj.bdf" "inst" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 528 1208 1320 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334910856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fiftyfsm.bdf 1 1 " "Using design file fiftyfsm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyFSM " "Found entity 1: fiftyFSM" {  } { { "fiftyfsm.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/fiftyfsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334911000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334911000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyFSM fiftyFSM:inst68 " "Elaborating entity \"fiftyFSM\" for hierarchy \"fiftyFSM:inst68\"" {  } { { "totalProj.bdf" "inst68" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 240 1192 1304 368 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334911000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "price.v 1 1 " "Using design file price.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 price " "Found entity 1: price" {  } { { "price.v" "" { Text "U:/CPRE281/finalProj/totalProj/price.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670334911131 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670334911131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "price price:inst18 " "Elaborating entity \"price\" for hierarchy \"price:inst18\"" {  } { { "totalProj.bdf" "inst18" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 64 1064 1184 208 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334911132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B1 GND " "Pin \"B1\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 208 1768 1944 224 "B1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "C1 GND " "Pin \"C1\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 224 1768 1944 240 "C1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G1 VCC " "Pin \"G1\" is stuck at VCC" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 288 1768 1944 304 "G1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2 GND " "Pin \"B2\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 528 1760 1936 544 "B2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|B2"} { "Warning" "WMLS_MLS_STUCK_PIN" "B3 GND " "Pin \"B3\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -208 1336 1512 -192 "B3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C3 GND " "Pin \"C3\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -192 1336 1512 -176 "C3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|C3"} { "Warning" "WMLS_MLS_STUCK_PIN" "G3 VCC " "Pin \"G3\" is stuck at VCC" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -128 1336 1512 -112 "G3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|G3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C4 GND " "Pin \"C4\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -192 1672 1848 -176 "C4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|C4"} { "Warning" "WMLS_MLS_STUCK_PIN" "A4 GND " "Pin \"A4\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -224 1672 1848 -208 "A4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|A4"} { "Warning" "WMLS_MLS_STUCK_PIN" "C5 GND " "Pin \"C5\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -192 2008 2184 -176 "C5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|C5"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5 GND " "Pin \"D5\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -176 2008 2184 -160 "D5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|D5"} { "Warning" "WMLS_MLS_STUCK_PIN" "F5 GND " "Pin \"F5\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -144 2008 2184 -128 "F5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|F5"} { "Warning" "WMLS_MLS_STUCK_PIN" "A5 GND " "Pin \"A5\" is stuck at GND" {  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { -224 2008 2184 -208 "A5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670334911745 "|totalProj|A5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670334911745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670334911791 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670334912007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670334912576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670334912576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670334912946 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670334912946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670334912946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670334912946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670334913049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 07:55:13 2022 " "Processing ended: Tue Dec  6 07:55:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670334913049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670334913049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670334913049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670334913049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670334914717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670334914725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 07:55:14 2022 " "Processing started: Tue Dec  6 07:55:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670334914725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670334914725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off totalProj -c totalProj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off totalProj -c totalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670334914725 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670334914772 ""}
{ "Info" "0" "" "Project  = totalProj" {  } {  } 0 0 "Project  = totalProj" 0 0 "Fitter" 0 0 1670334914772 ""}
{ "Info" "0" "" "Revision = totalProj" {  } {  } 0 0 "Revision = totalProj" 0 0 "Fitter" 0 0 1670334914772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670334914969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670334914973 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "totalProj EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"totalProj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670334915132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670334915159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670334915159 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670334915372 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670334915475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670334915475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670334915475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670334915475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670334915475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670334915475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670334915475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670334915475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670334915475 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670334915475 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670334915477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670334915477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670334915477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670334915477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670334915477 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670334915477 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670334915479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "totalProj.sdc " "Synopsys Design Constraints File file not found: 'totalProj.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670334916089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670334916089 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670334916090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670334916091 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670334916093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLK~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670334916105 ""}  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 872 -88 80 888 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670334916105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmClock~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node fsmClock~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670334916105 ""}  } { { "totalProj.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/totalProj.bdf" { { 896 864 1032 912 "fsmClock" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670334916105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "Automatically promoted node clock_generator:inst27\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670334916105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst27\|clock_divider_1024:inst\|inst10~0 " "Destination node clock_generator:inst27\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670334916105 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670334916105 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670334916105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debounce:inst9\|clock_divider_1024:inst\|inst10  " "Automatically promoted node Debounce:inst9\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670334916105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debounce:inst9\|clock_divider_1024:inst\|inst10~0 " "Destination node Debounce:inst9\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670334916105 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670334916105 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670334916105 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debounce:inst9\|inst2  " "Automatically promoted node Debounce:inst9\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670334916106 ""}  } { { "debounce.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/debounce.bdf" { { 192 504 568 272 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670334916106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670334916106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst27\|clock_divider_1024:inst8\|inst10~0 " "Destination node clock_generator:inst27\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670334916106 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670334916106 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670334916106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst27\|inst5  " "Automatically promoted node clock_generator:inst27\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670334916106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst27\|inst5~0 " "Destination node clock_generator:inst27\|inst5~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670334916106 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670334916106 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/finalProj/totalProj/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670334916106 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670334916414 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670334916414 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670334916414 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670334916415 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670334916415 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670334916415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670334916415 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670334916415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670334916429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670334916429 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670334916429 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A6 " "Node \"A6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670334916464 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B6 " "Node \"B6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670334916464 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C6 " "Node \"C6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670334916464 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D6 " "Node \"D6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670334916464 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "E6 " "Node \"E6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670334916464 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F6 " "Node \"F6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670334916464 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G6 " "Node \"G6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670334916464 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "regClock " "Node \"regClock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regClock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670334916464 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1670334916464 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670334916464 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670334916504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670334917769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670334917840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670334917862 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670334921042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670334921042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670334921303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X92_Y0 X103_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11" {  } { { "loc" "" { Generic "U:/CPRE281/finalProj/totalProj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11"} { { 12 { 0 ""} 92 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670334922815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670334922815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670334923347 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670334923347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670334923349 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670334923540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670334923547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670334923736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670334923736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670334923905 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670334924131 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1670334924313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPRE281/finalProj/totalProj/output_files/totalProj.fit.smsg " "Generated suppressed messages file U:/CPRE281/finalProj/totalProj/output_files/totalProj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670334924515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6068 " "Peak virtual memory: 6068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670334925542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 07:55:25 2022 " "Processing ended: Tue Dec  6 07:55:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670334925542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670334925542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670334925542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670334925542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670334928113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670334928121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 07:55:27 2022 " "Processing started: Tue Dec  6 07:55:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670334928121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670334928121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off totalProj -c totalProj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off totalProj -c totalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670334928121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670334928450 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670334929698 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670334929780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670334930951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 07:55:30 2022 " "Processing ended: Tue Dec  6 07:55:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670334930951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670334930951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670334930951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670334930951 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670334931705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670334932344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670334932353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 07:55:31 2022 " "Processing started: Tue Dec  6 07:55:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670334932353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670334932353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta totalProj -c totalProj " "Command: quartus_sta totalProj -c totalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670334932353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670334932404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670334932646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670334932646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334932673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334932673 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "totalProj.sdc " "Synopsys Design Constraints File file not found: 'totalProj.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670334933082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334933082 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debounce:inst9\|inst2 Debounce:inst9\|inst2 " "create_clock -period 1.000 -name Debounce:inst9\|inst2 Debounce:inst9\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670334933083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst27\|inst5 clock_generator:inst27\|inst5 " "create_clock -period 1.000 -name clock_generator:inst27\|inst5 clock_generator:inst27\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670334933083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst27\|clock_divider_1024:inst8\|inst10 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst27\|clock_divider_1024:inst8\|inst10 clock_generator:inst27\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670334933083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst27\|clock_divider_1024:inst\|inst10 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst27\|clock_divider_1024:inst\|inst10 clock_generator:inst27\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670334933083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670334933083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debounce:inst9\|clock_divider_1024:inst1\|inst10 Debounce:inst9\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name Debounce:inst9\|clock_divider_1024:inst1\|inst10 Debounce:inst9\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670334933083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debounce:inst9\|clock_divider_1024:inst\|inst10 Debounce:inst9\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name Debounce:inst9\|clock_divider_1024:inst\|inst10 Debounce:inst9\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670334933083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsmClock fsmClock " "create_clock -period 1.000 -name fsmClock fsmClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670334933083 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670334933083 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670334933085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670334933086 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670334933086 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670334933199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670334933266 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670334933266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.512 " "Worst-case setup slack is -2.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.512              -7.518 CLK  " "   -2.512              -7.518 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.359              -7.153 clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -2.359              -7.153 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287              -7.912 fsmClock  " "   -2.287              -7.912 fsmClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.244              -6.987 Debounce:inst9\|clock_divider_1024:inst\|inst10  " "   -2.244              -6.987 Debounce:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.846              -2.688 clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.846              -2.688 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -3.362 Debounce:inst9\|inst2  " "   -0.451              -3.362 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -0.464 clock_generator:inst27\|inst5  " "   -0.258              -0.464 clock_generator:inst27\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334933295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "    0.401               0.000 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK  " "    0.402               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Debounce:inst9\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 Debounce:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Debounce:inst9\|inst2  " "    0.402               0.000 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 fsmClock  " "    0.402               0.000 fsmClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock_generator:inst27\|inst5  " "    0.403               0.000 clock_generator:inst27\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334933326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.863 " "Worst-case recovery slack is -1.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863             -16.422 Debounce:inst9\|inst2  " "   -1.863             -16.422 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334933358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.723 " "Worst-case removal slack is 1.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.723               0.000 Debounce:inst9\|inst2  " "    1.723               0.000 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334933388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 CLK  " "   -3.000             -15.850 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 fsmClock  " "   -3.000             -15.850 fsmClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debounce:inst9\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debounce:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Debounce:inst9\|inst2  " "   -1.285             -11.565 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 clock_generator:inst27\|inst5  " "   -1.285              -3.855 clock_generator:inst27\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debounce:inst9\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debounce:inst9\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334933416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334933416 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670334933951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670334933962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670334934140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670334934245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670334934281 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670334934281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.214 " "Worst-case setup slack is -2.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.214              -5.932 CLK  " "   -2.214              -5.932 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.067              -5.574 clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -2.067              -5.574 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014              -6.240 fsmClock  " "   -2.014              -6.240 fsmClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971              -5.460 Debounce:inst9\|clock_divider_1024:inst\|inst10  " "   -1.971              -5.460 Debounce:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.626              -2.130 clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.626              -2.130 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -2.298 Debounce:inst9\|inst2  " "   -0.305              -2.298 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.215 clock_generator:inst27\|inst5  " "   -0.128              -0.215 clock_generator:inst27\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334934313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLK  " "    0.353               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Debounce:inst9\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 Debounce:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Debounce:inst9\|inst2  " "    0.354               0.000 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "    0.354               0.000 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst27\|inst5  " "    0.354               0.000 clock_generator:inst27\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 fsmClock  " "    0.354               0.000 fsmClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334934349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.618 " "Worst-case recovery slack is -1.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618             -14.226 Debounce:inst9\|inst2  " "   -1.618             -14.226 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334934378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.558 " "Worst-case removal slack is 1.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558               0.000 Debounce:inst9\|inst2  " "    1.558               0.000 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334934409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 CLK  " "   -3.000             -15.850 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 fsmClock  " "   -3.000             -15.850 fsmClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debounce:inst9\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debounce:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Debounce:inst9\|inst2  " "   -1.285             -11.565 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 clock_generator:inst27\|inst5  " "   -1.285              -3.855 clock_generator:inst27\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debounce:inst9\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debounce:inst9\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334934440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334934440 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670334934995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670334935120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670334935122 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670334935122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.728 " "Worst-case setup slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -0.760 CLK  " "   -0.728              -0.760 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -0.705 fsmClock  " "   -0.670              -0.705 fsmClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.662              -0.684 clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -0.662              -0.684 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.622 Debounce:inst9\|clock_divider_1024:inst\|inst10  " "   -0.622              -0.622 Debounce:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -0.389 clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -0.389              -0.389 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 Debounce:inst9\|inst2  " "    0.288               0.000 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clock_generator:inst27\|inst5  " "    0.382               0.000 clock_generator:inst27\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334935167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLK  " "    0.181               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Debounce:inst9\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 Debounce:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Debounce:inst9\|inst2  " "    0.181               0.000 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 fsmClock  " "    0.181               0.000 fsmClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock_generator:inst27\|inst5  " "    0.182               0.000 clock_generator:inst27\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334935200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.375 " "Worst-case recovery slack is -0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375              -3.246 Debounce:inst9\|inst2  " "   -0.375              -3.246 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334935230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.794 " "Worst-case removal slack is 0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 Debounce:inst9\|inst2  " "    0.794               0.000 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334935264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.570 CLK  " "   -3.000             -13.570 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.550 fsmClock  " "   -3.000             -13.550 fsmClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Debounce:inst9\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 Debounce:inst9\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst27\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst27\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 Debounce:inst9\|inst2  " "   -1.000              -9.000 Debounce:inst9\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clock_generator:inst27\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 clock_generator:inst27\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clock_generator:inst27\|inst5  " "   -1.000              -3.000 clock_generator:inst27\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Debounce:inst9\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 Debounce:inst9\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670334935294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670334935294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670334936578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670334936578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670334936957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 07:55:36 2022 " "Processing ended: Tue Dec  6 07:55:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670334936957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670334936957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670334936957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670334936957 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670334940280 ""}
