Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 11 16:14:18 2023
| Host         : LAPTOP-C4L9FNK2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_timing_summary_routed.rpt -pb System_timing_summary_routed.pb -rpx System_timing_summary_routed.rpx -warn_on_violation
| Design       : System
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Instruction_Decoder_Zero/Mux_A_En_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Instruction_Decoder_Zero/Mux_A_En_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Instruction_Decoder_Zero/Mux_A_En_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_0/Q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_1/Q_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Program_Counter_3bit_Zero/D_FF_2/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_1/D_FF_0/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_1/D_FF_1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_1/D_FF_2/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_1/D_FF_3/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_2/D_FF_0/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_2/D_FF_1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_2/D_FF_2/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_2/D_FF_3/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_3/D_FF_0/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_3/D_FF_1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_3/D_FF_2/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_3/D_FF_3/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_7/D_FF_0/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_7/D_FF_1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_7/D_FF_2/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Nano_Processor_Zero/Register_Bank_8_Zero/Register_4bit_7/D_FF_3/Q_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: SlowClock_Zero/clockStatus_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.053        0.000                      0                   64        0.275        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.053        0.000                      0                   64        0.275        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.056ns (23.689%)  route 3.402ns (76.311%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.177     9.609    SlowClock_Zero/clockStatus
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    SlowClock_Zero/Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.056ns (23.689%)  route 3.402ns (76.311%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.177     9.609    SlowClock_Zero/clockStatus
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    SlowClock_Zero/Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.056ns (23.689%)  route 3.402ns (76.311%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.177     9.609    SlowClock_Zero/clockStatus
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    SlowClock_Zero/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.056ns (23.689%)  route 3.402ns (76.311%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.177     9.609    SlowClock_Zero/clockStatus
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    SlowClock_Zero/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.056ns (24.453%)  route 3.263ns (75.547%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.037     9.470    SlowClock_Zero/clockStatus
    SLICE_X62Y23         FDRE                                         r  SlowClock_Zero/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  SlowClock_Zero/Count_reg[29]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    SlowClock_Zero/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.056ns (24.453%)  route 3.263ns (75.547%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.037     9.470    SlowClock_Zero/clockStatus
    SLICE_X62Y23         FDRE                                         r  SlowClock_Zero/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  SlowClock_Zero/Count_reg[30]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    SlowClock_Zero/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.056ns (24.453%)  route 3.263ns (75.547%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.037     9.470    SlowClock_Zero/clockStatus
    SLICE_X62Y23         FDRE                                         r  SlowClock_Zero/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  SlowClock_Zero/Count_reg[31]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    SlowClock_Zero/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.056ns (24.448%)  route 3.263ns (75.552%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.038     9.471    SlowClock_Zero/clockStatus
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[1]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    14.687    SlowClock_Zero/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.056ns (24.448%)  route 3.263ns (75.552%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.038     9.471    SlowClock_Zero/clockStatus
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[2]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    14.687    SlowClock_Zero/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 SlowClock_Zero/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.056ns (24.448%)  route 3.263ns (75.552%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  SlowClock_Zero/Count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.418    SlowClock_Zero/Count[4]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.542 f  SlowClock_Zero/Count[31]_i_7/O
                         net (fo=1, routed)           0.433     6.975    SlowClock_Zero/Count[31]_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.150     7.125 f  SlowClock_Zero/Count[31]_i_3/O
                         net (fo=2, routed)           0.981     8.106    SlowClock_Zero/Count[31]_i_3_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.326     8.432 r  SlowClock_Zero/Count[31]_i_1/O
                         net (fo=31, routed)          1.038     9.471    SlowClock_Zero/clockStatus
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[3]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    14.687    SlowClock_Zero/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 SlowClock_Zero/clockStatus_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/clockStatus_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SlowClock_Zero/clockStatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SlowClock_Zero/clockStatus_reg/Q
                         net (fo=21, routed)          0.180     1.790    SlowClock_Zero/ClkOut
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  SlowClock_Zero/clockStatus_i_1/O
                         net (fo=1, routed)           0.000     1.835    SlowClock_Zero/clockStatus_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  SlowClock_Zero/clockStatus_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SlowClock_Zero/clockStatus_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091     1.559    SlowClock_Zero/clockStatus_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SlowClock_Zero/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  SlowClock_Zero/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SlowClock_Zero/Count_reg[31]/Q
                         net (fo=2, routed)           0.133     1.740    SlowClock_Zero/Count[31]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  SlowClock_Zero/Count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.851    SlowClock_Zero/data0[31]
    SLICE_X62Y23         FDRE                                         r  SlowClock_Zero/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  SlowClock_Zero/Count_reg[31]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    SlowClock_Zero/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SlowClock_Zero/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  SlowClock_Zero/Count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.746    SlowClock_Zero/Count[7]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  SlowClock_Zero/Count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.857    SlowClock_Zero/data0[7]
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  SlowClock_Zero/Count_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    SlowClock_Zero/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SlowClock_Zero/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  SlowClock_Zero/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  SlowClock_Zero/Count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.745    SlowClock_Zero/Count[11]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  SlowClock_Zero/Count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.856    SlowClock_Zero/data0[11]
    SLICE_X62Y18         FDRE                                         r  SlowClock_Zero/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  SlowClock_Zero/Count_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    SlowClock_Zero/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SlowClock_Zero/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SlowClock_Zero/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  SlowClock_Zero/Count_reg[15]/Q
                         net (fo=2, routed)           0.134     1.745    SlowClock_Zero/Count[15]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  SlowClock_Zero/Count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.856    SlowClock_Zero/data0[15]
    SLICE_X62Y19         FDRE                                         r  SlowClock_Zero/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SlowClock_Zero/Count_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    SlowClock_Zero/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SlowClock_Zero/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  SlowClock_Zero/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SlowClock_Zero/Count_reg[23]/Q
                         net (fo=2, routed)           0.134     1.743    SlowClock_Zero/Count[23]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  SlowClock_Zero/Count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.854    SlowClock_Zero/data0[23]
    SLICE_X62Y21         FDRE                                         r  SlowClock_Zero/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  SlowClock_Zero/Count_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    SlowClock_Zero/Count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SlowClock_Zero/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  SlowClock_Zero/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SlowClock_Zero/Count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.744    SlowClock_Zero/Count[19]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  SlowClock_Zero/Count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.855    SlowClock_Zero/data0[19]
    SLICE_X62Y20         FDRE                                         r  SlowClock_Zero/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  SlowClock_Zero/Count_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    SlowClock_Zero/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 SlowClock_Zero/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.288ns (71.311%)  route 0.116ns (28.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  SlowClock_Zero/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  SlowClock_Zero/Count_reg[0]/Q
                         net (fo=3, routed)           0.116     1.729    SlowClock_Zero/Count[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.876 r  SlowClock_Zero/Count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.876    SlowClock_Zero/data0[1]
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y16         FDRE (Hold_fdre_C_D)         0.105     1.592    SlowClock_Zero/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 SlowClock_Zero/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.308ns (72.665%)  route 0.116ns (27.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  SlowClock_Zero/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  SlowClock_Zero/Count_reg[0]/Q
                         net (fo=3, routed)           0.116     1.729    SlowClock_Zero/Count[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.896 r  SlowClock_Zero/Count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.896    SlowClock_Zero/data0[3]
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y16         FDRE (Hold_fdre_C_D)         0.105     1.592    SlowClock_Zero/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 SlowClock_Zero/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock_Zero/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.316ns (73.171%)  route 0.116ns (26.829%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  SlowClock_Zero/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  SlowClock_Zero/Count_reg[0]/Q
                         net (fo=3, routed)           0.116     1.729    SlowClock_Zero/Count[0]
    SLICE_X62Y16         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.904 r  SlowClock_Zero/Count0_carry/O[1]
                         net (fo=1, routed)           0.000     1.904    SlowClock_Zero/data0[2]
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    SlowClock_Zero/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  SlowClock_Zero/Count_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y16         FDRE (Hold_fdre_C_D)         0.105     1.592    SlowClock_Zero/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   SlowClock_Zero/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   SlowClock_Zero/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   SlowClock_Zero/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   SlowClock_Zero/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   SlowClock_Zero/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   SlowClock_Zero/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   SlowClock_Zero/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   SlowClock_Zero/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   SlowClock_Zero/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SlowClock_Zero/clockStatus_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   SlowClock_Zero/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   SlowClock_Zero/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   SlowClock_Zero/Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   SlowClock_Zero/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   SlowClock_Zero/Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   SlowClock_Zero/Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   SlowClock_Zero/Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   SlowClock_Zero/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   SlowClock_Zero/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   SlowClock_Zero/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   SlowClock_Zero/Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   SlowClock_Zero/Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SlowClock_Zero/Count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SlowClock_Zero/Count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SlowClock_Zero/Count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SlowClock_Zero/Count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   SlowClock_Zero/Count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   SlowClock_Zero/Count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   SlowClock_Zero/Count_reg[2]/C



