# do {C:\Programy\Python\Python_3_8_3\Lib\site-packages\vunit\sim_if\tcl_read_eval_loop.tcl}
# vsim -modelsimini C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/modelsim.ini -wlf C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/test_output/divider_tb_lib.divider_tb.signed_Q8.3_Q8.3.T1_fd50526d56f79a3e82192b8d651095f593f492a5/modelsim/vsim.wlf -quiet -t ns -onfinish stop divider_tb_lib.divider_tb(beh) -L vunit_lib -L osvvm -L common_tb_lib -L common_lib -L divider_lib -L divider_tb_lib -g/divider_tb/dividend_int_bits_g=3 -g/divider_tb/dividend_width_g=8 -g/divider_tb/runner_cfg="active python runner : true,enabled_test_cases : T1,output path : C::/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/test_output/divider_tb_lib.divider_tb.signed_Q8.3_Q8.3.T1_fd50526d56f79a3e82192b8d651095f593f492a5/,tb path : C::/Projekty/VHDL/Overwatch/src/ip_divider/hdl_tb/,use_color : true" -g/divider_tb/divisor_int_bits_g=3 -g/divider_tb/divisor_width_g=8 -g/divider_tb/data_type_g=signed 
# Start time: 19:40:27 on Mar 20,2022
# ** Warning: Design size of 57979 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#          [22;96;49m0 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m - CLK_PERIOD_C = 2 ns (divider_tb.vhd:122)
#          [22;96;49m1 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m - +--+ (common_tb_package.vhd:29)
#                                                          |T1|
#                                                          +--+
#          [22;96;49m5 ns[0m - [1;37;49mcheck[0m                        -    [1;32;49mPASS[0m - Number of failed tests - Got 0. (divider_tb.vhd:161)
#          [22;96;49m5 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m - checker_stat'(n_checks => 1, n_failed => 0, n_passed => 1) (divider_tb.vhd:162)
#          [22;96;49m5 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m -   (divider_tb.vhd:163)
#          [22;96;49m5 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m - *** End of Simulation *** (divider_tb.vhd:164)
# Break in Subprogram stop at C:/Programy/Python/Python_3_8_3/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Programy/Python/Python_3_8_3/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 19:40:28 on Mar 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/modelsim/modelsim.ini -wlf C:/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/test_output/divider_tb_lib.divider_tb.unsigned_Q8.3_Q8.3.T1_27f296722138c73d99b8e530dd7ccad0ce91f816/modelsim/vsim.wlf -quiet -t ns -onfinish stop divider_tb_lib.divider_tb(beh) -L vunit_lib -L osvvm -L common_tb_lib -L common_lib -L divider_lib -L divider_tb_lib -g/divider_tb/dividend_int_bits_g=3 -g/divider_tb/dividend_width_g=8 -g/divider_tb/runner_cfg="active python runner : true,enabled_test_cases : T1,output path : C::/Projekty/VHDL/Overwatch/src/ip_divider/vunit_out/test_output/divider_tb_lib.divider_tb.unsigned_Q8.3_Q8.3.T1_27f296722138c73d99b8e530dd7ccad0ce91f816/,tb path : C::/Projekty/VHDL/Overwatch/src/ip_divider/hdl_tb/,use_color : true" -g/divider_tb/divisor_int_bits_g=3 -g/divider_tb/divisor_width_g=8 -g/divider_tb/data_type_g=unsigned 
# Start time: 19:40:28 on Mar 20,2022
# ** Warning: Design size of 57979 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#          [22;96;49m0 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m - CLK_PERIOD_C = 2 ns (divider_tb.vhd:122)
#          [22;96;49m1 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m - +--+ (common_tb_package.vhd:29)
#                                                          |T1|
#                                                          +--+
#          [22;96;49m5 ns[0m - [1;37;49mcheck[0m                        -    [1;32;49mPASS[0m - Number of failed tests - Got 0. (divider_tb.vhd:161)
#          [22;96;49m5 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m - checker_stat'(n_checks => 1, n_failed => 0, n_passed => 1) (divider_tb.vhd:162)
#          [22;96;49m5 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m -   (divider_tb.vhd:163)
#          [22;96;49m5 ns[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m - *** End of Simulation *** (divider_tb.vhd:164)
# Break in Subprogram stop at C:/Programy/Python/Python_3_8_3/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Programy/Python/Python_3_8_3/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 19:40:28 on Mar 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
