$date
	Thu Jan 26 03:17:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! signal [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module M0 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ signal [3:0] $end
$var reg 2 % state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
x#
1"
bx !
$end
#1
b1000 !
b1000 $
b0 %
0#
#5
0"
#7
1#
#10
b100 !
b100 $
b1 %
1"
#15
0"
#20
b10 !
b10 $
b10 %
1"
#25
0"
#30
b1 !
b1 $
b11 %
1"
#35
0"
#40
b1000 !
b1000 $
b0 %
1"
#45
0"
#50
b100 !
b100 $
b1 %
1"
#55
0"
#60
b10 !
b10 $
b10 %
1"
#65
0"
#70
b1 !
b1 $
b11 %
1"
#75
0"
#80
b1000 !
b1000 $
b0 %
1"
#85
0"
#90
b100 !
b100 $
b1 %
1"
#95
0"
#100
b10 !
b10 $
b10 %
1"
#105
0"
#110
b1 !
b1 $
b11 %
1"
#115
0"
#120
b1000 !
b1000 $
b0 %
1"
#125
0"
#130
b100 !
b100 $
b1 %
1"
#135
0"
#140
b10 !
b10 $
b10 %
1"
#145
0"
#150
b1 !
b1 $
b11 %
1"
