Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 26 15:29:02 2025
| Host         : Ahmad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SnakeGameTop_timing_summary_routed.rpt -pb SnakeGameTop_timing_summary_routed.pb -rpx SnakeGameTop_timing_summary_routed.rpx -warn_on_violation
| Design       : SnakeGameTop
| Device       : 7a35tl-cpg236
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    102         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (243)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: vga/pixel_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (243)
--------------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.783       -0.783                      1                 6494        0.062        0.000                      0                 6494        4.500        0.000                       0                  2522  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.783       -0.783                      1                 6494        0.062        0.000                      0                 6494        4.500        0.000                       0                  2522  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.783ns,  Total Violation       -0.783ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 game_logic/movement/snake_y_flat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/game_over_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.586ns  (logic 2.920ns (27.583%)  route 7.666ns (72.417%))
  Logic Levels:           14  (CARRY4=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 15.256 - 10.000 ) 
    Source Clock Delay      (SCD):    5.792ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.837     5.792    game_logic/movement/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  game_logic/movement/snake_y_flat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.536     6.328 r  game_logic/movement/snake_y_flat_reg[10]/Q
                         net (fo=102, routed)         1.606     7.935    game_logic/movement/snake_y_flat[10]
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.148     8.083 r  game_logic/movement/game_over_i_38/O
                         net (fo=1, routed)           0.000     8.083    game_logic/movement/game_over_i_38_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460     8.543 r  game_logic/movement/game_over_reg_i_12/CO[3]
                         net (fo=3, routed)           1.869    10.412    game_logic/movement/self_collision2388_out
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.148    10.560 r  game_logic/movement/game_over_i_961/O
                         net (fo=1, routed)           0.488    11.048    game_logic/movement/game_over_i_961_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.148    11.196 r  game_logic/movement/game_over_i_873/O
                         net (fo=1, routed)           0.564    11.760    game_logic/movement/game_over_i_873_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.148    11.908 r  game_logic/movement/game_over_i_801/O
                         net (fo=2, routed)           0.442    12.350    game_logic/movement/game_over_i_801_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I1_O)        0.148    12.498 r  game_logic/movement/game_over_i_1195/O
                         net (fo=1, routed)           0.342    12.840    game_logic/movement/game_over_i_1195_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.148    12.988 r  game_logic/movement/game_over_i_1077/O
                         net (fo=1, routed)           0.396    13.383    game_logic/movement/game_over_i_1077_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I2_O)        0.148    13.531 r  game_logic/movement/game_over_i_919/O
                         net (fo=1, routed)           0.492    14.023    game_logic/movement/game_over_i_919_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I4_O)        0.148    14.171 r  game_logic/movement/game_over_i_839/O
                         net (fo=1, routed)           0.503    14.674    game_logic/movement/game_over_i_839_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.148    14.822 r  game_logic/movement/game_over_i_776/O
                         net (fo=1, routed)           0.139    14.961    game_logic/movement/game_over_i_776_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.148    15.109 r  game_logic/movement/game_over_i_720/O
                         net (fo=1, routed)           0.415    15.523    game_logic/movement/game_over_i_720_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.148    15.671 r  game_logic/movement/game_over_i_235_comp_4/O
                         net (fo=1, routed)           0.267    15.939    game_logic/movement/game_over_i_235_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.148    16.087 r  game_logic/movement/game_over_i_4_comp_2/O
                         net (fo=1, routed)           0.144    16.231    game_logic/movement/game_over_i_4_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I3_O)        0.148    16.379 r  game_logic/movement/game_over_i_1_comp_2/O
                         net (fo=1, routed)           0.000    16.379    game_logic/movement_n_209
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.626    15.256    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
                         clock pessimism              0.325    15.581    
                         clock uncertainty           -0.035    15.546    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.050    15.596    game_logic/game_over_reg
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -16.379    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 game_logic/enable_move_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[572]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 1.231ns (14.975%)  route 6.989ns (85.025%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.816     5.771    game_logic/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  game_logic/enable_move_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.536     6.307 r  game_logic/enable_move_raw_reg/Q
                         net (fo=88, routed)          3.568     9.876    game_logic/movement/snake_y_flat_reg[914]_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.173    10.049 r  game_logic/movement/snake_x_flat[857]_i_3/O
                         net (fo=184, routed)         1.573    11.621    game_logic/movement/snake_x_flat[857]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.374    11.995 r  game_logic/movement/snake_x_flat[578]_i_3/O
                         net (fo=8, routed)           0.680    12.675    game_logic/movement/snake_x_flat[578]_i_3_n_0
    SLICE_X47Y41         LUT2 (Prop_lut2_I1_O)        0.148    12.823 r  game_logic/movement/snake_x_flat[578]_i_1/O
                         net (fo=7, routed)           1.169    13.992    game_logic/movement/snake_x_flat[578]_i_1_n_0
    SLICE_X47Y44         FDSE                                         r  game_logic/movement/snake_y_flat_reg[572]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.635    15.265    game_logic/movement/clk_IBUF_BUFG
    SLICE_X47Y44         FDSE                                         r  game_logic/movement/snake_y_flat_reg[572]/C
                         clock pessimism              0.325    15.590    
                         clock uncertainty           -0.035    15.555    
    SLICE_X47Y44         FDSE (Setup_fdse_C_CE)      -0.344    15.211    game_logic/movement/snake_y_flat_reg[572]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 game_logic/enable_move_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[574]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 1.231ns (14.975%)  route 6.989ns (85.025%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.816     5.771    game_logic/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  game_logic/enable_move_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.536     6.307 r  game_logic/enable_move_raw_reg/Q
                         net (fo=88, routed)          3.568     9.876    game_logic/movement/snake_y_flat_reg[914]_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I1_O)        0.173    10.049 r  game_logic/movement/snake_x_flat[857]_i_3/O
                         net (fo=184, routed)         1.573    11.621    game_logic/movement/snake_x_flat[857]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.374    11.995 r  game_logic/movement/snake_x_flat[578]_i_3/O
                         net (fo=8, routed)           0.680    12.675    game_logic/movement/snake_x_flat[578]_i_3_n_0
    SLICE_X47Y41         LUT2 (Prop_lut2_I1_O)        0.148    12.823 r  game_logic/movement/snake_x_flat[578]_i_1/O
                         net (fo=7, routed)           1.169    13.992    game_logic/movement/snake_x_flat[578]_i_1_n_0
    SLICE_X47Y44         FDSE                                         r  game_logic/movement/snake_y_flat_reg[574]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.635    15.265    game_logic/movement/clk_IBUF_BUFG
    SLICE_X47Y44         FDSE                                         r  game_logic/movement/snake_y_flat_reg[574]/C
                         clock pessimism              0.325    15.590    
                         clock uncertainty           -0.035    15.555    
    SLICE_X47Y44         FDSE (Setup_fdse_C_CE)      -0.344    15.211    game_logic/movement/snake_y_flat_reg[574]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 game_logic/rand_seed_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/food_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 4.717ns (54.869%)  route 3.880ns (45.131%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 15.332 - 10.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.902     5.857    game_logic/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  game_logic/rand_seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.536     6.393 r  game_logic/rand_seed_reg[8]/Q
                         net (fo=6, routed)           0.751     7.144    game_logic/p_0_in[0]
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.799     7.943 r  game_logic/food_y_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.943    game_logic/food_y_reg[6]_i_16_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.082 r  game_logic/food_y_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.082    game_logic/food_y_reg[6]_i_13_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.264     8.346 r  game_logic/food_y_reg[6]_i_11/O[0]
                         net (fo=6, routed)           0.635     8.981    game_logic/food_y_reg[6]_i_11_n_7
    SLICE_X64Y55         LUT2 (Prop_lut2_I0_O)        0.339     9.320 r  game_logic/food_y[5]_i_11/O
                         net (fo=1, routed)           0.000     9.320    game_logic/food_y[5]_i_11_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658     9.978 r  game_logic/food_y_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.978    game_logic/food_y_reg[5]_i_9_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.311    10.289 r  game_logic/food_y_reg[6]_i_12/CO[0]
                         net (fo=1, routed)           0.546    10.836    game_logic/food_y_reg[6]_i_12_n_3
    SLICE_X63Y56         LUT2 (Prop_lut2_I1_O)        0.429    11.265 r  game_logic/food_y[6]_i_10/O
                         net (fo=1, routed)           0.000    11.265    game_logic/food_y[6]_i_10_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.737    12.002 r  game_logic/food_y_reg[6]_i_5/O[3]
                         net (fo=8, routed)           0.902    12.904    game_logic/food_y_reg[6]_i_5_n_4
    SLICE_X59Y55         LUT3 (Prop_lut3_I0_O)        0.357    13.261 r  game_logic/food_y[4]_i_2/O
                         net (fo=3, routed)           0.615    13.875    game_logic/food_y[4]_i_2_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I0_O)        0.148    14.023 r  game_logic/food_y[3]_i_1/O
                         net (fo=1, routed)           0.431    14.454    game_logic/food_y[3]_i_1_n_0
    SLICE_X61Y55         FDRE                                         r  game_logic/food_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.702    15.332    game_logic/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  game_logic/food_y_reg[3]/C
                         clock pessimism              0.462    15.794    
                         clock uncertainty           -0.035    15.759    
    SLICE_X61Y55         FDRE (Setup_fdre_C_D)       -0.047    15.712    game_logic/food_y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.712    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 game_logic/movement/snake_length_d_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_x_flat_reg[316]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 0.832ns (10.230%)  route 7.301ns (89.770%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.902     5.857    game_logic/movement/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  game_logic/movement/snake_length_d_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.536     6.393 r  game_logic/movement/snake_length_d_reg[3]_rep__2/Q
                         net (fo=113, routed)         3.660    10.053    game_logic/movement/snake_length_d_reg[3]_rep__2_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.148    10.201 f  game_logic/movement/snake_x_flat[1019]_i_3/O
                         net (fo=41, routed)          2.374    12.575    game_logic/movement/snake_x_flat[1019]_i_3_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    12.723 r  game_logic/movement/snake_x_flat[318]_i_2/O
                         net (fo=15, routed)          1.268    13.991    game_logic/movement/snake_x_flat[318]_i_2_n_0
    SLICE_X56Y40         FDRE                                         r  game_logic/movement/snake_x_flat_reg[316]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.639    15.269    game_logic/movement/clk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  game_logic/movement/snake_x_flat_reg[316]/C
                         clock pessimism              0.325    15.594    
                         clock uncertainty           -0.035    15.559    
    SLICE_X56Y40         FDRE (Setup_fdre_C_CE)      -0.302    15.257    game_logic/movement/snake_x_flat_reg[316]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 game_logic/enable_move_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_x_flat_reg[627]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.980ns (12.044%)  route 7.157ns (87.956%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.816     5.771    game_logic/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  game_logic/enable_move_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.536     6.307 r  game_logic/enable_move_raw_reg/Q
                         net (fo=88, routed)          3.010     9.318    game_logic/movement/snake_y_flat_reg[914]_0
    SLICE_X58Y35         LUT3 (Prop_lut3_I1_O)        0.148     9.466 r  game_logic/movement/snake_x_flat[637]_i_3/O
                         net (fo=6, routed)           0.806    10.272    game_logic/movement/snake_x_flat[637]_i_3_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.148    10.420 r  game_logic/movement/snake_x_flat[637]_i_2/O
                         net (fo=15, routed)          1.802    12.222    game_logic/movement/snake_x_flat[637]_i_2_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.148    12.370 r  game_logic/movement/snake_x_flat[633]_i_1/O
                         net (fo=8, routed)           1.539    13.908    game_logic/movement/snake_x_flat[633]_i_1_n_0
    SLICE_X49Y41         FDSE                                         r  game_logic/movement/snake_x_flat_reg[627]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.637    15.267    game_logic/movement/clk_IBUF_BUFG
    SLICE_X49Y41         FDSE                                         r  game_logic/movement/snake_x_flat_reg[627]/C
                         clock pessimism              0.325    15.592    
                         clock uncertainty           -0.035    15.557    
    SLICE_X49Y41         FDSE (Setup_fdse_C_CE)      -0.344    15.213    game_logic/movement/snake_x_flat_reg[627]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 game_logic/enable_move_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 1.068ns (13.519%)  route 6.832ns (86.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 15.261 - 10.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.816     5.771    game_logic/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  game_logic/enable_move_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.536     6.307 r  game_logic/enable_move_raw_reg/Q
                         net (fo=88, routed)          2.845     9.152    game_logic/movement/snake_y_flat_reg[914]_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.170     9.322 r  game_logic/movement/snake_x_flat[329]_i_3/O
                         net (fo=138, routed)         2.572    11.895    game_logic/movement/snake_x_flat[329]_i_3_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.362    12.257 r  game_logic/movement/snake_x_flat[32]_i_1/O
                         net (fo=16, routed)          1.415    13.672    game_logic/movement/snake_x_flat[32]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  game_logic/movement/snake_y_flat_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.631    15.261    game_logic/movement/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  game_logic/movement/snake_y_flat_reg[23]/C
                         clock pessimism              0.325    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.518    15.033    game_logic/movement/snake_y_flat_reg[23]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 game_logic/enable_move_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 1.068ns (13.519%)  route 6.832ns (86.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 15.261 - 10.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.816     5.771    game_logic/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  game_logic/enable_move_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.536     6.307 r  game_logic/enable_move_raw_reg/Q
                         net (fo=88, routed)          2.845     9.152    game_logic/movement/snake_y_flat_reg[914]_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.170     9.322 r  game_logic/movement/snake_x_flat[329]_i_3/O
                         net (fo=138, routed)         2.572    11.895    game_logic/movement/snake_x_flat[329]_i_3_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.362    12.257 r  game_logic/movement/snake_x_flat[32]_i_1/O
                         net (fo=16, routed)          1.415    13.672    game_logic/movement/snake_x_flat[32]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  game_logic/movement/snake_y_flat_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.631    15.261    game_logic/movement/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  game_logic/movement/snake_y_flat_reg[26]/C
                         clock pessimism              0.325    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.518    15.033    game_logic/movement/snake_y_flat_reg[26]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 game_logic/enable_move_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 1.068ns (13.519%)  route 6.832ns (86.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 15.261 - 10.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.816     5.771    game_logic/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  game_logic/enable_move_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.536     6.307 r  game_logic/enable_move_raw_reg/Q
                         net (fo=88, routed)          2.845     9.152    game_logic/movement/snake_y_flat_reg[914]_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.170     9.322 r  game_logic/movement/snake_x_flat[329]_i_3/O
                         net (fo=138, routed)         2.572    11.895    game_logic/movement/snake_x_flat[329]_i_3_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.362    12.257 r  game_logic/movement/snake_x_flat[32]_i_1/O
                         net (fo=16, routed)          1.415    13.672    game_logic/movement/snake_x_flat[32]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  game_logic/movement/snake_y_flat_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.631    15.261    game_logic/movement/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  game_logic/movement/snake_y_flat_reg[28]/C
                         clock pessimism              0.325    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.518    15.033    game_logic/movement/snake_y_flat_reg[28]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 game_logic/enable_move_raw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 1.068ns (13.519%)  route 6.832ns (86.481%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 15.261 - 10.000 ) 
    Source Clock Delay      (SCD):    5.771ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.816     5.771    game_logic/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  game_logic/enable_move_raw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.536     6.307 r  game_logic/enable_move_raw_reg/Q
                         net (fo=88, routed)          2.845     9.152    game_logic/movement/snake_y_flat_reg[914]_0
    SLICE_X58Y51         LUT5 (Prop_lut5_I1_O)        0.170     9.322 r  game_logic/movement/snake_x_flat[329]_i_3/O
                         net (fo=138, routed)         2.572    11.895    game_logic/movement/snake_x_flat[329]_i_3_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.362    12.257 r  game_logic/movement/snake_x_flat[32]_i_1/O
                         net (fo=16, routed)          1.415    13.672    game_logic/movement/snake_x_flat[32]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  game_logic/movement/snake_y_flat_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.631    15.261    game_logic/movement/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  game_logic/movement/snake_y_flat_reg[29]/C
                         clock pessimism              0.325    15.586    
                         clock uncertainty           -0.035    15.551    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.518    15.033    game_logic/movement/snake_y_flat_reg[29]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_x_flat_reg[925]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_x_flat_reg[936]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.285ns (56.743%)  route 0.217ns (43.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.753     1.685    game_logic/movement/clk_IBUF_BUFG
    SLICE_X34Y33         FDSE                                         r  game_logic/movement/snake_x_flat_reg[925]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.223     1.908 r  game_logic/movement/snake_x_flat_reg[925]/Q
                         net (fo=3, routed)           0.217     2.126    game_logic/movement/snake_x_flat[925]
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.062     2.188 r  game_logic/movement/snake_x_flat[936]_i_1/O
                         net (fo=1, routed)           0.000     2.188    game_logic/movement/snake_x_flat[936]_i_1_n_0
    SLICE_X36Y33         FDSE                                         r  game_logic/movement/snake_x_flat_reg[936]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.074     2.306    game_logic/movement/clk_IBUF_BUFG
    SLICE_X36Y33         FDSE                                         r  game_logic/movement/snake_x_flat_reg[936]/C
                         clock pessimism             -0.305     2.001    
    SLICE_X36Y33         FDSE (Hold_fdse_C_D)         0.124     2.125    game_logic/movement/snake_x_flat_reg[936]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_x_flat_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_x_flat_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.193ns (38.725%)  route 0.305ns (61.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.761     1.693    game_logic/movement/clk_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  game_logic/movement/snake_x_flat_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.193     1.886 r  game_logic/movement/snake_x_flat_reg[96]/Q
                         net (fo=3, routed)           0.305     2.192    game_logic/movement/snake_x_flat[96]
    SLICE_X36Y47         FDRE                                         r  game_logic/movement/snake_x_flat_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.082     2.314    game_logic/movement/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  game_logic/movement/snake_x_flat_reg[107]/C
                         clock pessimism             -0.305     2.009    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.100     2.109    game_logic/movement/snake_x_flat_reg[107]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_x_flat_reg[933]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_x_flat_reg[944]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.193ns (40.889%)  route 0.279ns (59.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.756     1.688    game_logic/movement/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  game_logic/movement/snake_x_flat_reg[933]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.193     1.881 r  game_logic/movement/snake_x_flat_reg[933]/Q
                         net (fo=3, routed)           0.279     2.160    game_logic/movement/snake_x_flat[933]
    SLICE_X36Y32         FDRE                                         r  game_logic/movement/snake_x_flat_reg[944]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.073     2.305    game_logic/movement/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  game_logic/movement/snake_x_flat_reg[944]/C
                         clock pessimism             -0.305     2.000    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.077     2.077    game_logic/movement/snake_x_flat_reg[944]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_x_flat_reg[100]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_x_flat_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.850%)  route 0.286ns (56.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.759     1.691    game_logic/movement/clk_IBUF_BUFG
    SLICE_X34Y48         FDSE                                         r  game_logic/movement/snake_x_flat_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDSE (Prop_fdse_C_Q)         0.223     1.914 r  game_logic/movement/snake_x_flat_reg[100]/Q
                         net (fo=3, routed)           0.286     2.200    game_logic/movement/snake_x_flat[100]
    SLICE_X38Y46         FDRE                                         r  game_logic/movement/snake_x_flat_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.081     2.313    game_logic/movement/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  game_logic/movement/snake_x_flat_reg[111]/C
                         clock pessimism             -0.305     2.008    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.098     2.106    game_logic/movement/snake_x_flat_reg[111]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_y_flat_reg[790]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[801]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.177ns (42.852%)  route 0.236ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.757     1.689    game_logic/movement/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  game_logic/movement/snake_y_flat_reg[790]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.177     1.866 r  game_logic/movement/snake_y_flat_reg[790]/Q
                         net (fo=3, routed)           0.236     2.102    game_logic/movement/snake_y_flat[790]
    SLICE_X34Y54         FDRE                                         r  game_logic/movement/snake_y_flat_reg[801]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.075     2.307    game_logic/movement/clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  game_logic/movement/snake_y_flat_reg[801]/C
                         clock pessimism             -0.305     2.002    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)        -0.002     2.000    game_logic/movement/snake_y_flat_reg[801]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_x_flat_reg[126]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_x_flat_reg[137]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.285ns (50.706%)  route 0.277ns (49.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.758     1.690    game_logic/movement/clk_IBUF_BUFG
    SLICE_X34Y44         FDSE                                         r  game_logic/movement/snake_x_flat_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDSE (Prop_fdse_C_Q)         0.223     1.913 r  game_logic/movement/snake_x_flat_reg[126]/Q
                         net (fo=3, routed)           0.277     2.190    game_logic/movement/snake_x_flat_reg[1083]_0[23]
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.062     2.252 r  game_logic/movement/snake_x_flat[137]_i_2/O
                         net (fo=1, routed)           0.000     2.252    game_logic/movement/snake_x_flat[137]_i_2_n_0
    SLICE_X37Y44         FDSE                                         r  game_logic/movement/snake_x_flat_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.081     2.313    game_logic/movement/clk_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  game_logic/movement/snake_x_flat_reg[137]/C
                         clock pessimism             -0.305     2.008    
    SLICE_X37Y44         FDSE (Hold_fdse_C_D)         0.126     2.134    game_logic/movement/snake_x_flat_reg[137]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_y_flat_reg[971]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[982]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.193ns (36.586%)  route 0.335ns (63.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.750     1.682    game_logic/movement/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  game_logic/movement/snake_y_flat_reg[971]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.193     1.875 r  game_logic/movement/snake_y_flat_reg[971]/Q
                         net (fo=3, routed)           0.335     2.210    game_logic/movement/snake_y_flat[971]
    SLICE_X37Y30         FDRE                                         r  game_logic/movement/snake_y_flat_reg[982]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.071     2.303    game_logic/movement/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  game_logic/movement/snake_y_flat_reg[982]/C
                         clock pessimism             -0.305     1.998    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.088     2.086    game_logic/movement/snake_y_flat_reg[982]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_length_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[66]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.255ns (45.095%)  route 0.310ns (54.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.760     1.692    game_logic/movement/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  game_logic/movement/snake_length_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.193     1.885 r  game_logic/movement/snake_length_d_reg[3]/Q
                         net (fo=78, routed)          0.310     2.196    game_logic/movement/snake_length_d[3]
    SLICE_X36Y41         LUT6 (Prop_lut6_I4_O)        0.062     2.258 r  game_logic/movement/snake_y_flat[66]_i_1/O
                         net (fo=1, routed)           0.000     2.258    game_logic/movement/snake_y_flat[66]_i_1_n_0
    SLICE_X36Y41         FDSE                                         r  game_logic/movement/snake_y_flat_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.080     2.312    game_logic/movement/clk_IBUF_BUFG
    SLICE_X36Y41         FDSE                                         r  game_logic/movement/snake_y_flat_reg[66]/C
                         clock pessimism             -0.305     2.007    
    SLICE_X36Y41         FDSE (Hold_fdse_C_D)         0.126     2.133    game_logic/movement/snake_y_flat_reg[66]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_y_flat_reg[899]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_y_flat_reg[910]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.177ns (37.097%)  route 0.300ns (62.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.754     1.686    game_logic/movement/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  game_logic/movement/snake_y_flat_reg[899]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.177     1.863 r  game_logic/movement/snake_y_flat_reg[899]/Q
                         net (fo=3, routed)           0.300     2.163    game_logic/movement/snake_y_flat[899]
    SLICE_X36Y34         FDRE                                         r  game_logic/movement/snake_y_flat_reg[910]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.075     2.307    game_logic/movement/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  game_logic/movement/snake_y_flat_reg[910]/C
                         clock pessimism             -0.305     2.002    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.035     2.037    game_logic/movement/snake_y_flat_reg[910]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 game_logic/movement/snake_x_flat_reg[838]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/movement/snake_x_flat_reg[849]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.285ns (48.423%)  route 0.304ns (51.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.754     1.686    game_logic/movement/clk_IBUF_BUFG
    SLICE_X34Y51         FDSE                                         r  game_logic/movement/snake_x_flat_reg[838]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDSE (Prop_fdse_C_Q)         0.223     1.909 r  game_logic/movement/snake_x_flat_reg[838]/Q
                         net (fo=3, routed)           0.304     2.213    game_logic/movement/snake_x_flat[838]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.062     2.275 r  game_logic/movement/snake_x_flat[849]_i_1/O
                         net (fo=1, routed)           0.000     2.275    game_logic/movement/snake_x_flat[849]_i_1_n_0
    SLICE_X33Y46         FDSE                                         r  game_logic/movement/snake_x_flat_reg[849]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.083     2.315    game_logic/movement/clk_IBUF_BUFG
    SLICE_X33Y46         FDSE                                         r  game_logic/movement/snake_x_flat_reg[849]/C
                         clock pessimism             -0.300     2.015    
    SLICE_X33Y46         FDSE (Hold_fdse_C_D)         0.126     2.141    game_logic/movement/snake_x_flat_reg[849]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.538         10.000      7.462      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y66   game_logic/direction_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y66   game_logic/direction_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59   game_logic/enable_move_d_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y59   game_logic/enable_move_raw_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y59   game_logic/food_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y59   game_logic/food_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   game_logic/food_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   game_logic/food_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y58   game_logic/food_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   game_logic/direction_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   game_logic/direction_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   game_logic/direction_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   game_logic/direction_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   game_logic/enable_move_d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   game_logic/enable_move_d_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y59   game_logic/enable_move_raw_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y59   game_logic/enable_move_raw_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   game_logic/food_active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   game_logic/food_active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   game_logic/direction_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   game_logic/direction_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   game_logic/direction_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   game_logic/direction_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   game_logic/enable_move_d_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   game_logic/enable_move_d_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y59   game_logic/enable_move_raw_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y59   game_logic/enable_move_raw_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   game_logic/food_active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   game_logic/food_active_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/XCoord_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            renderer/pixel_color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.732ns  (logic 5.726ns (15.589%)  route 31.006ns (84.411%))
  Logic Levels:           28  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE                         0.000     0.000 r  vga/XCoord_reg[5]/C
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  vga/XCoord_reg[5]/Q
                         net (fo=109, routed)         7.832     8.368    vga/Q[5]
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.148     8.516 r  vga/pixel_color[7]_i_305/O
                         net (fo=1, routed)           0.000     8.516    game_logic/movement/pixel_color[7]_i_264_1[0]
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653     9.169 r  game_logic/movement/pixel_color_reg[7]_i_255/CO[3]
                         net (fo=3, routed)           2.411    11.581    game_logic/movement/renderer/is_body_pixel2301_out
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.158    11.739 r  game_logic/movement/pixel_color[7]_i_404/O
                         net (fo=2, routed)           0.763    12.502    game_logic/movement/pixel_color[7]_i_404_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I0_O)        0.362    12.864 r  game_logic/movement/pixel_color[7]_i_462/O
                         net (fo=1, routed)           1.335    14.198    game_logic/movement/pixel_color[7]_i_462_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.148    14.346 r  game_logic/movement/pixel_color[7]_i_390/O
                         net (fo=7, routed)           1.720    16.067    game_logic/movement/pixel_color[7]_i_390_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I0_O)        0.157    16.224 r  game_logic/movement/pixel_color[7]_i_838/O
                         net (fo=5, routed)           1.265    17.488    game_logic/movement/pixel_color[7]_i_838_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.390    17.878 r  game_logic/movement/pixel_color[7]_i_942/O
                         net (fo=4, routed)           0.806    18.684    game_logic/movement/pixel_color[7]_i_942_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I4_O)        0.362    19.046 r  game_logic/movement/pixel_color[7]_i_936/O
                         net (fo=1, routed)           1.016    20.062    game_logic/movement/pixel_color[7]_i_936_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.148    20.210 f  game_logic/movement/pixel_color[7]_i_879/O
                         net (fo=1, routed)           0.572    20.782    game_logic/movement/pixel_color[7]_i_879_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I2_O)        0.148    20.930 f  game_logic/movement/pixel_color[7]_i_831/O
                         net (fo=1, routed)           0.698    21.628    game_logic/movement/pixel_color[7]_i_831_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.148    21.776 f  game_logic/movement/pixel_color[7]_i_756/O
                         net (fo=1, routed)           0.278    22.054    game_logic/movement/pixel_color[7]_i_756_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.148    22.202 f  game_logic/movement/pixel_color[7]_i_713/O
                         net (fo=1, routed)           1.083    23.285    game_logic/movement/pixel_color[7]_i_713_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.148    23.433 f  game_logic/movement/pixel_color[7]_i_656/O
                         net (fo=1, routed)           0.807    24.240    game_logic/movement/pixel_color[7]_i_656_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.148    24.388 f  game_logic/movement/pixel_color[7]_i_586/O
                         net (fo=1, routed)           0.568    24.957    game_logic/movement/pixel_color[7]_i_586_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.148    25.105 r  game_logic/movement/pixel_color[7]_i_516/O
                         net (fo=1, routed)           0.866    25.970    game_logic/movement/pixel_color[7]_i_516_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.148    26.118 f  game_logic/movement/pixel_color[7]_i_440/O
                         net (fo=1, routed)           0.893    27.011    game_logic/movement/pixel_color[7]_i_440_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I2_O)        0.148    27.159 f  game_logic/movement/pixel_color[7]_i_380/O
                         net (fo=1, routed)           0.258    27.418    game_logic/movement/pixel_color[7]_i_380_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.148    27.566 f  game_logic/movement/pixel_color[7]_i_313/O
                         net (fo=1, routed)           0.568    28.134    game_logic/movement/pixel_color[7]_i_313_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I2_O)        0.148    28.282 f  game_logic/movement/pixel_color[7]_i_258/O
                         net (fo=1, routed)           1.059    29.341    game_logic/movement/pixel_color[7]_i_258_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.148    29.489 f  game_logic/movement/pixel_color[7]_i_209/O
                         net (fo=1, routed)           0.404    29.893    game_logic/movement/pixel_color[7]_i_209_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.148    30.041 f  game_logic/movement/pixel_color[7]_i_166/O
                         net (fo=1, routed)           1.509    31.550    game_logic/movement/pixel_color[7]_i_166_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.148    31.698 f  game_logic/movement/pixel_color[7]_i_115/O
                         net (fo=1, routed)           1.036    32.734    game_logic/movement/pixel_color[7]_i_115_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.148    32.882 r  game_logic/movement/pixel_color[7]_i_59/O
                         net (fo=1, routed)           0.895    33.777    game_logic/movement/pixel_color[7]_i_59_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I3_O)        0.148    33.925 f  game_logic/movement/pixel_color[7]_i_24/O
                         net (fo=1, routed)           0.850    34.775    game_logic/movement/pixel_color[7]_i_24_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I2_O)        0.148    34.923 r  game_logic/movement/pixel_color[7]_i_8/O
                         net (fo=1, routed)           0.624    35.548    game_logic/movement/pixel_color[7]_i_8_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.148    35.696 r  game_logic/movement/pixel_color[7]_i_3/O
                         net (fo=2, routed)           0.888    36.584    game_logic/movement/pixel_color[7]_i_3_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.148    36.732 r  game_logic/movement/pixel_color[7]_i_1/O
                         net (fo=1, routed)           0.000    36.732    renderer/pixel_color_reg[7]_1
    SLICE_X37Y59         FDRE                                         r  renderer/pixel_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/XCoord_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            renderer/pixel_color_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.494ns  (logic 5.987ns (16.405%)  route 30.507ns (83.594%))
  Logic Levels:           29  (CARRY4=1 FDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=22 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE                         0.000     0.000 r  vga/XCoord_reg[5]/C
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.536     0.536 r  vga/XCoord_reg[5]/Q
                         net (fo=109, routed)         7.832     8.368    vga/Q[5]
    SLICE_X49Y37         LUT6 (Prop_lut6_I3_O)        0.148     8.516 r  vga/pixel_color[7]_i_305/O
                         net (fo=1, routed)           0.000     8.516    game_logic/movement/pixel_color[7]_i_264_1[0]
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653     9.169 f  game_logic/movement/pixel_color_reg[7]_i_255/CO[3]
                         net (fo=3, routed)           2.411    11.581    game_logic/movement/renderer/is_body_pixel2301_out
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.158    11.739 f  game_logic/movement/pixel_color[7]_i_404/O
                         net (fo=2, routed)           0.763    12.502    game_logic/movement/pixel_color[7]_i_404_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I0_O)        0.362    12.864 f  game_logic/movement/pixel_color[7]_i_462/O
                         net (fo=1, routed)           1.335    14.198    game_logic/movement/pixel_color[7]_i_462_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.148    14.346 f  game_logic/movement/pixel_color[7]_i_390/O
                         net (fo=7, routed)           1.720    16.067    game_logic/movement/pixel_color[7]_i_390_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I0_O)        0.157    16.224 f  game_logic/movement/pixel_color[7]_i_838/O
                         net (fo=5, routed)           1.265    17.488    game_logic/movement/pixel_color[7]_i_838_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.390    17.878 f  game_logic/movement/pixel_color[7]_i_942/O
                         net (fo=4, routed)           0.806    18.684    game_logic/movement/pixel_color[7]_i_942_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I4_O)        0.362    19.046 f  game_logic/movement/pixel_color[7]_i_936/O
                         net (fo=1, routed)           1.016    20.062    game_logic/movement/pixel_color[7]_i_936_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.148    20.210 r  game_logic/movement/pixel_color[7]_i_879/O
                         net (fo=1, routed)           0.572    20.782    game_logic/movement/pixel_color[7]_i_879_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I2_O)        0.148    20.930 r  game_logic/movement/pixel_color[7]_i_831/O
                         net (fo=1, routed)           0.698    21.628    game_logic/movement/pixel_color[7]_i_831_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.148    21.776 r  game_logic/movement/pixel_color[7]_i_756/O
                         net (fo=1, routed)           0.278    22.054    game_logic/movement/pixel_color[7]_i_756_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.148    22.202 r  game_logic/movement/pixel_color[7]_i_713/O
                         net (fo=1, routed)           1.083    23.285    game_logic/movement/pixel_color[7]_i_713_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.148    23.433 r  game_logic/movement/pixel_color[7]_i_656/O
                         net (fo=1, routed)           0.807    24.240    game_logic/movement/pixel_color[7]_i_656_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.148    24.388 r  game_logic/movement/pixel_color[7]_i_586/O
                         net (fo=1, routed)           0.568    24.957    game_logic/movement/pixel_color[7]_i_586_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.148    25.105 f  game_logic/movement/pixel_color[7]_i_516/O
                         net (fo=1, routed)           0.866    25.970    game_logic/movement/pixel_color[7]_i_516_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.148    26.118 r  game_logic/movement/pixel_color[7]_i_440/O
                         net (fo=1, routed)           0.893    27.011    game_logic/movement/pixel_color[7]_i_440_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I2_O)        0.148    27.159 r  game_logic/movement/pixel_color[7]_i_380/O
                         net (fo=1, routed)           0.258    27.418    game_logic/movement/pixel_color[7]_i_380_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.148    27.566 r  game_logic/movement/pixel_color[7]_i_313/O
                         net (fo=1, routed)           0.568    28.134    game_logic/movement/pixel_color[7]_i_313_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I2_O)        0.148    28.282 r  game_logic/movement/pixel_color[7]_i_258/O
                         net (fo=1, routed)           1.059    29.341    game_logic/movement/pixel_color[7]_i_258_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.148    29.489 r  game_logic/movement/pixel_color[7]_i_209/O
                         net (fo=1, routed)           0.404    29.893    game_logic/movement/pixel_color[7]_i_209_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.148    30.041 r  game_logic/movement/pixel_color[7]_i_166/O
                         net (fo=1, routed)           1.509    31.550    game_logic/movement/pixel_color[7]_i_166_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.148    31.698 r  game_logic/movement/pixel_color[7]_i_115/O
                         net (fo=1, routed)           1.036    32.734    game_logic/movement/pixel_color[7]_i_115_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.148    32.882 f  game_logic/movement/pixel_color[7]_i_59/O
                         net (fo=1, routed)           0.895    33.777    game_logic/movement/pixel_color[7]_i_59_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I3_O)        0.148    33.925 r  game_logic/movement/pixel_color[7]_i_24/O
                         net (fo=1, routed)           0.850    34.775    game_logic/movement/pixel_color[7]_i_24_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I2_O)        0.148    34.923 f  game_logic/movement/pixel_color[7]_i_8/O
                         net (fo=1, routed)           0.624    35.548    game_logic/movement/pixel_color[7]_i_8_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.148    35.696 f  game_logic/movement/pixel_color[7]_i_3/O
                         net (fo=2, routed)           0.389    36.085    game_logic/movement/pixel_color[7]_i_3_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.148    36.233 r  game_logic/movement/pixel_color[11]_i_2/O
                         net (fo=1, routed)           0.000    36.233    game_logic/movement/pixel_color[11]_i_2_n_0
    SLICE_X37Y59         MUXF7 (Prop_muxf7_I0_O)      0.261    36.494 r  game_logic/movement/pixel_color_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    36.494    renderer/pixel_color_reg[11]_1
    SLICE_X37Y59         FDRE                                         r  renderer/pixel_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ps2/bit_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 1.648ns (17.304%)  route 7.877ns (82.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 f  reset_IBUF_inst/O
                         net (fo=1067, routed)        7.877     9.525    ps2/reset_IBUF
    SLICE_X30Y69         FDCE                                         f  ps2/bit_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ps2/bit_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 1.648ns (17.304%)  route 7.877ns (82.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 f  reset_IBUF_inst/O
                         net (fo=1067, routed)        7.877     9.525    ps2/reset_IBUF
    SLICE_X30Y69         FDCE                                         f  ps2/bit_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ps2/bit_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 1.648ns (17.304%)  route 7.877ns (82.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 f  reset_IBUF_inst/O
                         net (fo=1067, routed)        7.877     9.525    ps2/reset_IBUF
    SLICE_X30Y69         FDCE                                         f  ps2/bit_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ps2/bit_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 1.648ns (17.304%)  route 7.877ns (82.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 f  reset_IBUF_inst/O
                         net (fo=1067, routed)        7.877     9.525    ps2/reset_IBUF
    SLICE_X30Y69         FDCE                                         f  ps2/bit_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ps2/f0_flag_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 1.648ns (17.304%)  route 7.877ns (82.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 f  reset_IBUF_inst/O
                         net (fo=1067, routed)        7.877     9.525    ps2/reset_IBUF
    SLICE_X30Y69         FDCE                                         f  ps2/f0_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ps2/passed_num_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 1.648ns (17.304%)  route 7.877ns (82.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 f  reset_IBUF_inst/O
                         net (fo=1067, routed)        7.877     9.525    ps2/reset_IBUF
    SLICE_X31Y69         FDCE                                         f  ps2/passed_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ps2/passed_num_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 1.648ns (17.304%)  route 7.877ns (82.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 f  reset_IBUF_inst/O
                         net (fo=1067, routed)        7.877     9.525    ps2/reset_IBUF
    SLICE_X31Y69         FDCE                                         f  ps2/passed_num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ps2/passed_num_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 1.648ns (17.304%)  route 7.877ns (82.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 f  reset_IBUF_inst/O
                         net (fo=1067, routed)        7.877     9.525    ps2/reset_IBUF
    SLICE_X31Y69         FDCE                                         f  ps2/passed_num_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/x_downsampled_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/XCoord_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.177ns (56.022%)  route 0.139ns (43.978%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE                         0.000     0.000 r  vga/x_downsampled_reg[4]/C
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.177     0.177 r  vga/x_downsampled_reg[4]/Q
                         net (fo=1, routed)           0.139     0.316    vga/x_downsampled[4]
    SLICE_X32Y62         FDCE                                         r  vga/XCoord_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/x_downsampled_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/XCoord_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.177ns (55.144%)  route 0.144ns (44.856%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE                         0.000     0.000 r  vga/x_downsampled_reg[6]/C
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.177     0.177 r  vga/x_downsampled_reg[6]/Q
                         net (fo=1, routed)           0.144     0.321    vga/x_downsampled[6]
    SLICE_X32Y62         FDCE                                         r  vga/XCoord_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/y_downsampled_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/YCoord_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.203ns (58.962%)  route 0.141ns (41.038%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDCE                         0.000     0.000 r  vga/y_downsampled_reg[6]/C
    SLICE_X30Y61         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  vga/y_downsampled_reg[6]/Q
                         net (fo=1, routed)           0.141     0.344    vga/y_downsampled[6]
    SLICE_X30Y60         FDCE                                         r  vga/YCoord_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.181ns (51.493%)  route 0.171ns (48.507%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE                         0.000     0.000 r  ps2/shift_reg_reg[7]/C
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  ps2/shift_reg_reg[7]/Q
                         net (fo=4, routed)           0.171     0.352    ps2/p_0_in[6]
    SLICE_X31Y67         FDCE                                         r  ps2/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/y_downsampled_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.177ns (49.767%)  route 0.179ns (50.233%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDCE                         0.000     0.000 r  vga/v_count_reg[3]/C
    SLICE_X29Y62         FDCE (Prop_fdce_C_Q)         0.177     0.177 r  vga/v_count_reg[3]/Q
                         net (fo=9, routed)           0.179     0.356    vga/p_0_in[0]
    SLICE_X30Y61         FDCE                                         r  vga/y_downsampled_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/x_downsampled_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.193ns (54.017%)  route 0.164ns (45.983%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDCE                         0.000     0.000 r  vga/h_count_reg[10]/C
    SLICE_X31Y64         FDCE (Prop_fdce_C_Q)         0.193     0.193 r  vga/h_count_reg[10]/Q
                         net (fo=7, routed)           0.164     0.357    vga/h_count_reg[10]
    SLICE_X32Y63         FDCE                                         r  vga/x_downsampled_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/x_downsampled_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.203ns (56.605%)  route 0.156ns (43.395%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE                         0.000     0.000 r  vga/h_count_reg[3]/C
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  vga/h_count_reg[3]/Q
                         net (fo=11, routed)          0.156     0.359    vga/h_count_reg[3]
    SLICE_X32Y63         FDCE                                         r  vga/x_downsampled_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/y_downsampled_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/YCoord_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.223ns (61.913%)  route 0.137ns (38.087%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDCE                         0.000     0.000 r  vga/y_downsampled_reg[0]/C
    SLICE_X30Y61         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  vga/y_downsampled_reg[0]/Q
                         net (fo=1, routed)           0.137     0.360    vga/y_downsampled[0]
    SLICE_X31Y60         FDCE                                         r  vga/YCoord_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/y_downsampled_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/YCoord_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.223ns (61.913%)  route 0.137ns (38.087%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDCE                         0.000     0.000 r  vga/y_downsampled_reg[1]/C
    SLICE_X30Y61         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  vga/y_downsampled_reg[1]/Q
                         net (fo=1, routed)           0.137     0.360    vga/y_downsampled[1]
    SLICE_X31Y60         FDCE                                         r  vga/YCoord_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/y_downsampled_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/YCoord_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.223ns (61.402%)  route 0.140ns (38.598%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDCE                         0.000     0.000 r  vga/y_downsampled_reg[2]/C
    SLICE_X30Y61         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  vga/y_downsampled_reg[2]/Q
                         net (fo=1, routed)           0.140     0.363    vga/y_downsampled[2]
    SLICE_X31Y61         FDCE                                         r  vga/YCoord_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/snake_length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/pixel_color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.535ns  (logic 4.532ns (13.930%)  route 28.003ns (86.070%))
  Logic Levels:           27  (LUT5=1 LUT6=26)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.836     5.791    game_logic/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  game_logic/snake_length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.536     6.327 r  game_logic/snake_length_reg[3]/Q
                         net (fo=162, routed)         4.274    10.602    game_logic/snake_length[3]
    SLICE_X41Y53         LUT5 (Prop_lut5_I1_O)        0.148    10.750 r  game_logic/pixel_color[7]_i_869/O
                         net (fo=2, routed)           1.257    12.007    vga/pixel_color[7]_i_1197
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.148    12.155 r  vga/pixel_color[7]_i_1228/O
                         net (fo=1, routed)           2.029    14.184    game_logic/movement/pixel_color[7]_i_1161_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.148    14.332 f  game_logic/movement/pixel_color[7]_i_1197/O
                         net (fo=1, routed)           0.976    15.307    game_logic/movement/pixel_color[7]_i_1197_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I3_O)        0.148    15.455 f  game_logic/movement/pixel_color[7]_i_1161/O
                         net (fo=1, routed)           1.178    16.634    game_logic/movement/pixel_color[7]_i_1161_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I0_O)        0.148    16.782 r  game_logic/movement/pixel_color[7]_i_1086/O
                         net (fo=1, routed)           1.075    17.857    game_logic/movement/pixel_color[7]_i_1086_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.148    18.005 f  game_logic/movement/pixel_color[7]_i_1058/O
                         net (fo=1, routed)           1.528    19.533    game_logic/movement/pixel_color[7]_i_1058_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.148    19.681 f  game_logic/movement/pixel_color[7]_i_996/O
                         net (fo=1, routed)           0.780    20.462    game_logic/movement/pixel_color[7]_i_996_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.148    20.610 f  game_logic/movement/pixel_color[7]_i_938/O
                         net (fo=1, routed)           1.047    21.656    game_logic/movement/pixel_color[7]_i_938_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.148    21.804 f  game_logic/movement/pixel_color[7]_i_879/O
                         net (fo=1, routed)           0.572    22.376    game_logic/movement/pixel_color[7]_i_879_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I2_O)        0.148    22.524 f  game_logic/movement/pixel_color[7]_i_831/O
                         net (fo=1, routed)           0.698    23.223    game_logic/movement/pixel_color[7]_i_831_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.148    23.371 f  game_logic/movement/pixel_color[7]_i_756/O
                         net (fo=1, routed)           0.278    23.648    game_logic/movement/pixel_color[7]_i_756_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.148    23.796 f  game_logic/movement/pixel_color[7]_i_713/O
                         net (fo=1, routed)           1.083    24.880    game_logic/movement/pixel_color[7]_i_713_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.148    25.028 f  game_logic/movement/pixel_color[7]_i_656/O
                         net (fo=1, routed)           0.807    25.835    game_logic/movement/pixel_color[7]_i_656_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.148    25.983 f  game_logic/movement/pixel_color[7]_i_586/O
                         net (fo=1, routed)           0.568    26.551    game_logic/movement/pixel_color[7]_i_586_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.148    26.699 r  game_logic/movement/pixel_color[7]_i_516/O
                         net (fo=1, routed)           0.866    27.565    game_logic/movement/pixel_color[7]_i_516_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.148    27.713 f  game_logic/movement/pixel_color[7]_i_440/O
                         net (fo=1, routed)           0.893    28.606    game_logic/movement/pixel_color[7]_i_440_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I2_O)        0.148    28.754 f  game_logic/movement/pixel_color[7]_i_380/O
                         net (fo=1, routed)           0.258    29.013    game_logic/movement/pixel_color[7]_i_380_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.148    29.161 f  game_logic/movement/pixel_color[7]_i_313/O
                         net (fo=1, routed)           0.568    29.729    game_logic/movement/pixel_color[7]_i_313_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I2_O)        0.148    29.877 f  game_logic/movement/pixel_color[7]_i_258/O
                         net (fo=1, routed)           1.059    30.935    game_logic/movement/pixel_color[7]_i_258_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.148    31.083 f  game_logic/movement/pixel_color[7]_i_209/O
                         net (fo=1, routed)           0.404    31.488    game_logic/movement/pixel_color[7]_i_209_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.148    31.636 f  game_logic/movement/pixel_color[7]_i_166/O
                         net (fo=1, routed)           1.509    33.144    game_logic/movement/pixel_color[7]_i_166_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.148    33.292 f  game_logic/movement/pixel_color[7]_i_115/O
                         net (fo=1, routed)           1.036    34.329    game_logic/movement/pixel_color[7]_i_115_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.148    34.477 r  game_logic/movement/pixel_color[7]_i_59/O
                         net (fo=1, routed)           0.895    35.372    game_logic/movement/pixel_color[7]_i_59_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I3_O)        0.148    35.520 f  game_logic/movement/pixel_color[7]_i_24/O
                         net (fo=1, routed)           0.850    36.370    game_logic/movement/pixel_color[7]_i_24_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I2_O)        0.148    36.518 r  game_logic/movement/pixel_color[7]_i_8/O
                         net (fo=1, routed)           0.624    37.143    game_logic/movement/pixel_color[7]_i_8_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.148    37.291 r  game_logic/movement/pixel_color[7]_i_3/O
                         net (fo=2, routed)           0.888    38.179    game_logic/movement/pixel_color[7]_i_3_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.148    38.327 r  game_logic/movement/pixel_color[7]_i_1/O
                         net (fo=1, routed)           0.000    38.327    renderer/pixel_color_reg[7]_1
    SLICE_X37Y59         FDRE                                         r  renderer/pixel_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/snake_length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/pixel_color_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.297ns  (logic 4.793ns (14.840%)  route 27.504ns (85.160%))
  Logic Levels:           28  (LUT5=1 LUT6=26 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.836     5.791    game_logic/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  game_logic/snake_length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.536     6.327 f  game_logic/snake_length_reg[3]/Q
                         net (fo=162, routed)         4.274    10.602    game_logic/snake_length[3]
    SLICE_X41Y53         LUT5 (Prop_lut5_I1_O)        0.148    10.750 f  game_logic/pixel_color[7]_i_869/O
                         net (fo=2, routed)           1.257    12.007    vga/pixel_color[7]_i_1197
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.148    12.155 f  vga/pixel_color[7]_i_1228/O
                         net (fo=1, routed)           2.029    14.184    game_logic/movement/pixel_color[7]_i_1161_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.148    14.332 r  game_logic/movement/pixel_color[7]_i_1197/O
                         net (fo=1, routed)           0.976    15.307    game_logic/movement/pixel_color[7]_i_1197_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I3_O)        0.148    15.455 r  game_logic/movement/pixel_color[7]_i_1161/O
                         net (fo=1, routed)           1.178    16.634    game_logic/movement/pixel_color[7]_i_1161_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I0_O)        0.148    16.782 f  game_logic/movement/pixel_color[7]_i_1086/O
                         net (fo=1, routed)           1.075    17.857    game_logic/movement/pixel_color[7]_i_1086_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.148    18.005 r  game_logic/movement/pixel_color[7]_i_1058/O
                         net (fo=1, routed)           1.528    19.533    game_logic/movement/pixel_color[7]_i_1058_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.148    19.681 r  game_logic/movement/pixel_color[7]_i_996/O
                         net (fo=1, routed)           0.780    20.462    game_logic/movement/pixel_color[7]_i_996_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.148    20.610 r  game_logic/movement/pixel_color[7]_i_938/O
                         net (fo=1, routed)           1.047    21.656    game_logic/movement/pixel_color[7]_i_938_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.148    21.804 r  game_logic/movement/pixel_color[7]_i_879/O
                         net (fo=1, routed)           0.572    22.376    game_logic/movement/pixel_color[7]_i_879_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I2_O)        0.148    22.524 r  game_logic/movement/pixel_color[7]_i_831/O
                         net (fo=1, routed)           0.698    23.223    game_logic/movement/pixel_color[7]_i_831_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.148    23.371 r  game_logic/movement/pixel_color[7]_i_756/O
                         net (fo=1, routed)           0.278    23.648    game_logic/movement/pixel_color[7]_i_756_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.148    23.796 r  game_logic/movement/pixel_color[7]_i_713/O
                         net (fo=1, routed)           1.083    24.880    game_logic/movement/pixel_color[7]_i_713_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.148    25.028 r  game_logic/movement/pixel_color[7]_i_656/O
                         net (fo=1, routed)           0.807    25.835    game_logic/movement/pixel_color[7]_i_656_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.148    25.983 r  game_logic/movement/pixel_color[7]_i_586/O
                         net (fo=1, routed)           0.568    26.551    game_logic/movement/pixel_color[7]_i_586_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.148    26.699 f  game_logic/movement/pixel_color[7]_i_516/O
                         net (fo=1, routed)           0.866    27.565    game_logic/movement/pixel_color[7]_i_516_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.148    27.713 r  game_logic/movement/pixel_color[7]_i_440/O
                         net (fo=1, routed)           0.893    28.606    game_logic/movement/pixel_color[7]_i_440_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I2_O)        0.148    28.754 r  game_logic/movement/pixel_color[7]_i_380/O
                         net (fo=1, routed)           0.258    29.013    game_logic/movement/pixel_color[7]_i_380_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.148    29.161 r  game_logic/movement/pixel_color[7]_i_313/O
                         net (fo=1, routed)           0.568    29.729    game_logic/movement/pixel_color[7]_i_313_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I2_O)        0.148    29.877 r  game_logic/movement/pixel_color[7]_i_258/O
                         net (fo=1, routed)           1.059    30.935    game_logic/movement/pixel_color[7]_i_258_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.148    31.083 r  game_logic/movement/pixel_color[7]_i_209/O
                         net (fo=1, routed)           0.404    31.488    game_logic/movement/pixel_color[7]_i_209_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.148    31.636 r  game_logic/movement/pixel_color[7]_i_166/O
                         net (fo=1, routed)           1.509    33.144    game_logic/movement/pixel_color[7]_i_166_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.148    33.292 r  game_logic/movement/pixel_color[7]_i_115/O
                         net (fo=1, routed)           1.036    34.329    game_logic/movement/pixel_color[7]_i_115_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.148    34.477 f  game_logic/movement/pixel_color[7]_i_59/O
                         net (fo=1, routed)           0.895    35.372    game_logic/movement/pixel_color[7]_i_59_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I3_O)        0.148    35.520 r  game_logic/movement/pixel_color[7]_i_24/O
                         net (fo=1, routed)           0.850    36.370    game_logic/movement/pixel_color[7]_i_24_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I2_O)        0.148    36.518 f  game_logic/movement/pixel_color[7]_i_8/O
                         net (fo=1, routed)           0.624    37.143    game_logic/movement/pixel_color[7]_i_8_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.148    37.291 f  game_logic/movement/pixel_color[7]_i_3/O
                         net (fo=2, routed)           0.389    37.680    game_logic/movement/pixel_color[7]_i_3_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I2_O)        0.148    37.828 r  game_logic/movement/pixel_color[11]_i_2/O
                         net (fo=1, routed)           0.000    37.828    game_logic/movement/pixel_color[11]_i_2_n_0
    SLICE_X37Y59         MUXF7 (Prop_muxf7_I0_O)      0.261    38.089 r  game_logic/movement/pixel_color_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    38.089    renderer/pixel_color_reg[11]_1
    SLICE_X37Y59         FDRE                                         r  renderer/pixel_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_unit/seg_disp/a_to_g_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.954ns  (logic 4.296ns (54.011%)  route 3.658ns (45.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.899     5.854    score_unit/seg_disp/CLK
    SLICE_X65Y63         FDPE                                         r  score_unit/seg_disp/a_to_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.536     6.390 r  score_unit/seg_disp/a_to_g_reg[6]/Q
                         net (fo=1, routed)           3.658    10.049    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.760    13.809 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.809    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_unit/seg_disp/a_to_g_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.285ns (54.684%)  route 3.551ns (45.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.899     5.854    score_unit/seg_disp/CLK
    SLICE_X65Y63         FDPE                                         r  score_unit/seg_disp/a_to_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.536     6.390 r  score_unit/seg_disp/a_to_g_reg[4]/Q
                         net (fo=1, routed)           3.551     9.941    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.749    13.690 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.690    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_unit/seg_disp/a_to_g_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 4.392ns (57.041%)  route 3.308ns (42.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.899     5.854    score_unit/seg_disp/CLK
    SLICE_X65Y63         FDPE                                         r  score_unit/seg_disp/a_to_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.497     6.351 r  score_unit/seg_disp/a_to_g_reg[5]/Q
                         net (fo=1, routed)           3.308     9.659    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.895    13.554 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.554    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_unit/seg_disp/a_to_g_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.422ns (57.598%)  route 3.256ns (42.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.899     5.854    score_unit/seg_disp/CLK
    SLICE_X65Y63         FDPE                                         r  score_unit/seg_disp/a_to_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.497     6.351 r  score_unit/seg_disp/a_to_g_reg[3]/Q
                         net (fo=1, routed)           3.256     9.607    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.925    13.532 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.532    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_unit/seg_disp/a_to_g_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 4.426ns (57.657%)  route 3.250ns (42.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.899     5.854    score_unit/seg_disp/CLK
    SLICE_X65Y63         FDPE                                         r  score_unit/seg_disp/a_to_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.497     6.351 r  score_unit/seg_disp/a_to_g_reg[2]/Q
                         net (fo=1, routed)           3.250     9.602    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.929    13.531 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.531    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_unit/seg_disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 4.464ns (58.340%)  route 3.188ns (41.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.899     5.854    score_unit/seg_disp/CLK
    SLICE_X64Y63         FDPE                                         r  score_unit/seg_disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.567     6.421 r  score_unit/seg_disp/an_reg[3]/Q
                         net (fo=1, routed)           3.188     9.609    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.897    13.506 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.506    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_unit/seg_disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 4.472ns (58.566%)  route 3.164ns (41.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.899     5.854    score_unit/seg_disp/CLK
    SLICE_X64Y63         FDPE                                         r  score_unit/seg_disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.567     6.421 r  score_unit/seg_disp/an_reg[2]/Q
                         net (fo=1, routed)           3.164     9.585    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.905    13.490 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.490    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_unit/seg_disp/a_to_g_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.543ns  (logic 4.294ns (56.929%)  route 3.249ns (43.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.899     5.854    score_unit/seg_disp/CLK
    SLICE_X65Y63         FDPE                                         r  score_unit/seg_disp/a_to_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.536     6.390 r  score_unit/seg_disp/a_to_g_reg[1]/Q
                         net (fo=1, routed)           3.249     9.639    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.758    13.397 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.397    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/current_char_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.940ns  (logic 0.193ns (20.534%)  route 0.747ns (79.466%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.764     1.696    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.193     1.889 r  game_logic/game_over_reg/Q
                         net (fo=45, routed)          0.747     2.636    renderer/E[0]
    SLICE_X40Y59         FDRE                                         r  renderer/current_char_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/current_char_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.193ns (16.299%)  route 0.991ns (83.701%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.764     1.696    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.193     1.889 r  game_logic/game_over_reg/Q
                         net (fo=45, routed)          0.991     2.880    renderer/E[0]
    SLICE_X37Y60         FDRE                                         r  renderer/current_char_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/current_char_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.193ns (16.299%)  route 0.991ns (83.701%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.764     1.696    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.193     1.889 r  game_logic/game_over_reg/Q
                         net (fo=45, routed)          0.991     2.880    renderer/E[0]
    SLICE_X37Y60         FDRE                                         r  renderer/current_char_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/pixel_color_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.301ns (24.963%)  route 0.905ns (75.037%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.764     1.696    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.193     1.889 r  game_logic/game_over_reg/Q
                         net (fo=45, routed)          0.905     2.794    game_logic/movement/pixel_color_reg[7]
    SLICE_X37Y59         MUXF7 (Prop_muxf7_S_O)       0.108     2.902 r  game_logic/movement/pixel_color_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.902    renderer/pixel_color_reg[11]_1
    SLICE_X37Y59         FDRE                                         r  renderer/pixel_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/current_char_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.252ns  (logic 0.193ns (15.412%)  route 1.059ns (84.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.764     1.696    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.193     1.889 r  game_logic/game_over_reg/Q
                         net (fo=45, routed)          1.059     2.949    renderer/E[0]
    SLICE_X36Y60         FDRE                                         r  renderer/current_char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/current_char_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.252ns  (logic 0.193ns (15.412%)  route 1.059ns (84.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.764     1.696    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.193     1.889 r  game_logic/game_over_reg/Q
                         net (fo=45, routed)          1.059     2.949    renderer/E[0]
    SLICE_X36Y60         FDRE                                         r  renderer/current_char_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/current_char_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.293ns  (logic 0.193ns (14.922%)  route 1.100ns (85.078%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.764     1.696    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.193     1.889 r  game_logic/game_over_reg/Q
                         net (fo=45, routed)          1.100     2.990    renderer/E[0]
    SLICE_X38Y61         FDRE                                         r  renderer/current_char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/current_char_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.293ns  (logic 0.193ns (14.922%)  route 1.100ns (85.078%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.764     1.696    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.193     1.889 r  game_logic/game_over_reg/Q
                         net (fo=45, routed)          1.100     2.990    renderer/E[0]
    SLICE_X38Y61         FDRE                                         r  renderer/current_char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            renderer/pixel_color_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.255ns (19.324%)  route 1.065ns (80.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.764     1.696    game_logic/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  game_logic/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.193     1.889 f  game_logic/game_over_reg/Q
                         net (fo=45, routed)          1.065     2.954    game_logic/movement/pixel_color_reg[7]
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.062     3.016 r  game_logic/movement/pixel_color[7]_i_1/O
                         net (fo=1, routed)           0.000     3.016    renderer/pixel_color_reg[7]_1
    SLICE_X37Y59         FDRE                                         r  renderer/pixel_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_unit/seg_disp/a_to_g_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.612ns (58.428%)  route 1.147ns (41.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        0.804     1.736    score_unit/seg_disp/CLK
    SLICE_X65Y63         FDPE                                         r  score_unit/seg_disp/a_to_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.193     1.929 r  score_unit/seg_disp/a_to_g_reg[0]/Q
                         net (fo=1, routed)           1.147     3.076    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.419     4.495 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.495    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2488 Endpoints
Min Delay          2488 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_y_flat_reg[531]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.190ns  (logic 1.944ns (13.702%)  route 12.246ns (86.298%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.125    12.506    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.148    12.654 r  game_logic/movement/snake_x_flat[538]_i_1/O
                         net (fo=16, routed)          1.537    14.190    game_logic/movement/snake_x_flat[538]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  game_logic/movement/snake_y_flat_reg[531]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.635     5.265    game_logic/movement/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  game_logic/movement/snake_y_flat_reg[531]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[579]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.066ns  (logic 1.944ns (13.823%)  route 12.122ns (86.177%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.349    12.730    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.148    12.878 r  game_logic/movement/snake_x_flat[582]_i_1/O
                         net (fo=15, routed)          1.189    14.066    game_logic/movement/snake_x_flat[582]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  game_logic/movement/snake_x_flat_reg[579]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.632     5.262    game_logic/movement/clk_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  game_logic/movement/snake_x_flat_reg[579]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[580]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.066ns  (logic 1.944ns (13.823%)  route 12.122ns (86.177%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.349    12.730    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.148    12.878 r  game_logic/movement/snake_x_flat[582]_i_1/O
                         net (fo=15, routed)          1.189    14.066    game_logic/movement/snake_x_flat[582]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  game_logic/movement/snake_x_flat_reg[580]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.632     5.262    game_logic/movement/clk_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  game_logic/movement/snake_x_flat_reg[580]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[581]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.066ns  (logic 1.944ns (13.823%)  route 12.122ns (86.177%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.349    12.730    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.148    12.878 r  game_logic/movement/snake_x_flat[582]_i_1/O
                         net (fo=15, routed)          1.189    14.066    game_logic/movement/snake_x_flat[582]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  game_logic/movement/snake_x_flat_reg[581]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.632     5.262    game_logic/movement/clk_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  game_logic/movement/snake_x_flat_reg[581]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[582]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.066ns  (logic 1.944ns (13.823%)  route 12.122ns (86.177%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.349    12.730    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I5_O)        0.148    12.878 r  game_logic/movement/snake_x_flat[582]_i_1/O
                         net (fo=15, routed)          1.189    14.066    game_logic/movement/snake_x_flat[582]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  game_logic/movement/snake_x_flat_reg[582]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.632     5.262    game_logic/movement/clk_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  game_logic/movement/snake_x_flat_reg[582]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_y_flat_reg[532]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.979ns  (logic 1.944ns (13.908%)  route 12.035ns (86.092%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.125    12.506    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.148    12.654 r  game_logic/movement/snake_x_flat[538]_i_1/O
                         net (fo=16, routed)          1.326    13.979    game_logic/movement/snake_x_flat[538]_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  game_logic/movement/snake_y_flat_reg[532]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.634     5.264    game_logic/movement/clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  game_logic/movement/snake_y_flat_reg[532]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_y_flat_reg[535]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.979ns  (logic 1.944ns (13.908%)  route 12.035ns (86.092%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.125    12.506    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.148    12.654 r  game_logic/movement/snake_x_flat[538]_i_1/O
                         net (fo=16, routed)          1.326    13.979    game_logic/movement/snake_x_flat[538]_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  game_logic/movement/snake_y_flat_reg[535]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.634     5.264    game_logic/movement/clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  game_logic/movement/snake_y_flat_reg[535]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_y_flat_reg[536]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.979ns  (logic 1.944ns (13.908%)  route 12.035ns (86.092%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.125    12.506    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.148    12.654 r  game_logic/movement/snake_x_flat[538]_i_1/O
                         net (fo=16, routed)          1.326    13.979    game_logic/movement/snake_x_flat[538]_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  game_logic/movement/snake_y_flat_reg[536]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.634     5.264    game_logic/movement/clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  game_logic/movement/snake_y_flat_reg[536]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_y_flat_reg[537]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.979ns  (logic 1.944ns (13.908%)  route 12.035ns (86.092%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.125    12.506    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.148    12.654 r  game_logic/movement/snake_x_flat[538]_i_1/O
                         net (fo=16, routed)          1.326    13.979    game_logic/movement/snake_x_flat[538]_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  game_logic/movement/snake_y_flat_reg[537]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.634     5.264    game_logic/movement/clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  game_logic/movement/snake_y_flat_reg[537]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[542]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.924ns  (logic 1.944ns (13.964%)  route 11.979ns (86.036%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.648     1.648 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        8.584    10.232    game_logic/movement/reset_IBUF
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.148    10.380 r  game_logic/movement/snake_x_flat[527]_i_1/O
                         net (fo=28, routed)          2.004    12.384    game_logic/movement/snake_x_flat[527]_i_1_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.148    12.532 r  game_logic/movement/snake_x_flat[549]_i_1/O
                         net (fo=15, routed)          1.392    13.924    game_logic/movement/snake_x_flat[549]_i_1_n_0
    SLICE_X48Y33         FDRE                                         r  game_logic/movement/snake_x_flat_reg[542]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979     3.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.632     5.262    game_logic/movement/clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  game_logic/movement/snake_x_flat_reg[542]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2/passed_num_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic/next_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.259ns (41.497%)  route 0.365ns (58.503%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE                         0.000     0.000 r  ps2/passed_num_reg[1]/C
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.197     0.197 f  ps2/passed_num_reg[1]/Q
                         net (fo=7, routed)           0.365     0.562    ps2/scancode[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.062     0.624 r  ps2/next_direction[0]_i_1/O
                         net (fo=1, routed)           0.000     0.624    game_logic/next_direction_reg[0]_0
    SLICE_X36Y67         FDRE                                         r  game_logic/next_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.068     2.300    game_logic/clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  game_logic/next_direction_reg[0]/C

Slack:                    inf
  Source:                 ps2/passed_num_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic/next_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.259ns (36.643%)  route 0.448ns (63.357%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE                         0.000     0.000 r  ps2/passed_num_reg[4]/C
    SLICE_X29Y68         FDCE (Prop_fdce_C_Q)         0.197     0.197 f  ps2/passed_num_reg[4]/Q
                         net (fo=8, routed)           0.448     0.645    game_logic/next_direction_reg[1]_0[2]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.062     0.707 r  game_logic/next_direction[1]_i_1/O
                         net (fo=1, routed)           0.000     0.707    game_logic/next_direction[1]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  game_logic/next_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.068     2.300    game_logic/clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  game_logic/next_direction_reg[1]/C

Slack:                    inf
  Source:                 ps2/passed_num_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic/start_game_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.401ns (50.687%)  route 0.390ns (49.313%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE                         0.000     0.000 r  ps2/passed_num_reg[3]/C
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.197     0.197 r  ps2/passed_num_reg[3]/Q
                         net (fo=5, routed)           0.325     0.522    ps2/scancode[3]
    SLICE_X34Y67         LUT5 (Prop_lut5_I2_O)        0.062     0.584 r  ps2/start_game_i_4/O
                         net (fo=1, routed)           0.065     0.649    ps2/start_game_i_4_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I3_O)        0.142     0.791 r  ps2/start_game_i_1/O
                         net (fo=1, routed)           0.000     0.791    game_logic/start_game_reg_1
    SLICE_X34Y67         FDRE                                         r  game_logic/start_game_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.067     2.299    game_logic/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  game_logic/start_game_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[969]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.299ns (19.109%)  route 1.268ns (80.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        1.268     1.567    game_logic/movement/reset_IBUF
    SLICE_X34Y29         FDSE                                         r  game_logic/movement/snake_x_flat_reg[969]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.069     2.301    game_logic/movement/clk_IBUF_BUFG
    SLICE_X34Y29         FDSE                                         r  game_logic/movement/snake_x_flat_reg[969]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[971]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.299ns (19.109%)  route 1.268ns (80.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        1.268     1.567    game_logic/movement/reset_IBUF
    SLICE_X34Y29         FDSE                                         r  game_logic/movement/snake_x_flat_reg[971]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.069     2.301    game_logic/movement/clk_IBUF_BUFG
    SLICE_X34Y29         FDSE                                         r  game_logic/movement/snake_x_flat_reg[971]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[975]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.299ns (19.109%)  route 1.268ns (80.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        1.268     1.567    game_logic/movement/reset_IBUF
    SLICE_X34Y29         FDSE                                         r  game_logic/movement/snake_x_flat_reg[975]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.069     2.301    game_logic/movement/clk_IBUF_BUFG
    SLICE_X34Y29         FDSE                                         r  game_logic/movement/snake_x_flat_reg[975]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_y_flat_reg[973]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.299ns (19.109%)  route 1.268ns (80.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        1.268     1.567    game_logic/movement/reset_IBUF
    SLICE_X34Y29         FDSE                                         r  game_logic/movement/snake_y_flat_reg[973]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.069     2.301    game_logic/movement/clk_IBUF_BUFG
    SLICE_X34Y29         FDSE                                         r  game_logic/movement/snake_y_flat_reg[973]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[957]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.299ns (17.996%)  route 1.364ns (82.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        1.364     1.664    game_logic/movement/reset_IBUF
    SLICE_X35Y31         FDSE                                         r  game_logic/movement/snake_x_flat_reg[957]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.071     2.303    game_logic/movement/clk_IBUF_BUFG
    SLICE_X35Y31         FDSE                                         r  game_logic/movement/snake_x_flat_reg[957]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[960]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.299ns (17.996%)  route 1.364ns (82.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        1.364     1.664    game_logic/movement/reset_IBUF
    SLICE_X35Y31         FDSE                                         r  game_logic/movement/snake_x_flat_reg[960]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.071     2.303    game_logic/movement/clk_IBUF_BUFG
    SLICE_X35Y31         FDSE                                         r  game_logic/movement/snake_x_flat_reg[960]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_logic/movement/snake_x_flat_reg[964]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.299ns (17.996%)  route 1.364ns (82.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  reset_IBUF_inst/O
                         net (fo=1067, routed)        1.364     1.664    game_logic/movement/reset_IBUF
    SLICE_X35Y31         FDSE                                         r  game_logic/movement/snake_x_flat_reg[964]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=2521, routed)        1.071     2.303    game_logic/movement/clk_IBUF_BUFG
    SLICE_X35Y31         FDSE                                         r  game_logic/movement/snake_x_flat_reg[964]/C





