// Seed: 951639106
module module_0;
  assign id_1 = 1'b0;
  tri   id_2;
  uwire id_3 = id_3;
  assign id_2 = 1 & 1;
  always @(negedge id_1) #1 id_2 += 1'd0 != id_2;
  reg id_4;
  reg id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_10 = 1;
  assign id_1  = 1'b0;
  initial id_7 <= id_4;
  id_11(
      id_2, 1
  );
  reg id_12 = 1, id_13;
  wire id_14;
  always $display;
  assign id_6 = id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  inout wire id_38;
  input wire id_37;
  inout wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_38 = 1;
  wire id_39, id_40, id_41, id_42;
  wire id_43, id_44;
  module_0 modCall_1 ();
  assign modCall_1.type_16 = 0;
endmodule
