# Verilog Codes  

This repository contains a collection of **Verilog HDL codes** along with testbenches, designed to cover the fundamental concepts of **Digital Logic and Sequential Circuits**.  

## ðŸ“‚ Repository Structure  
- `01_LogicGates/` â†’ Basic gates (AND, OR, NOT, XOR, NAND, NOR)  
- `02_FlipFlops/` â†’ SR, JK, D, T flip-flops  
- `03_Counters/` â†’ Ripple counter, Synchronous counter, Up/Down counter  
- `04_Multiplexers/` â†’ 2:1, 4:1, 8:1 multiplexers  
- `05_Demultiplexers/` â†’ 1:2, 1:4 demultiplexers  
- `06_Encoders_Decoders/` â†’ Priority encoder, Binary decoder  
- `07_Adders_Subtractors/` â†’ Half adder, Full adder, Ripple carry adder  

Each folder contains:  
- `design.v` â†’ Verilog code for the circuit  
- `testbench.v` â†’ Testbench for simulation  
- `README.md` â†’ Short explanation and simulation results (if available)  

---

## âš¡ Tools Used  
- **Simulation Tools**: ModelSim / Vivado (any HDL simulator can be used)  
- **Language**: Verilog HDL  

---

## ðŸš€ How to Use  
1. Clone the repository:  
   ```bash
   git clone https://github.com/VijayBandi-02/Verilog-Codes.git
