$comment
	File created using the following command:
		vcd file Mux2_1Demo.msim.vcd -direction
$end
$date
	Fri Mar  1 15:08:22 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module mux2_1_vhd_vec_tst $end
$var wire 1 ! dataIn0 $end
$var wire 1 " dataIn1 $end
$var wire 1 # dataOut $end
$var wire 1 $ sel $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_dataIn0 $end
$var wire 1 / ww_dataIn1 $end
$var wire 1 0 ww_sel $end
$var wire 1 1 ww_dataOut $end
$var wire 1 2 \dataOut~output_o\ $end
$var wire 1 3 \dataIn0~input_o\ $end
$var wire 1 4 \sel~input_o\ $end
$var wire 1 5 \dataIn1~input_o\ $end
$var wire 1 6 \dataOut~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
1/
00
01
02
03
04
15
06
$end
#40000
1$
0"
10
0/
05
14
#80000
0$
00
04
#120000
1$
1!
10
1.
13
14
#160000
0$
0!
1"
00
0.
1/
15
03
04
#200000
1$
1!
0"
10
1.
0/
05
13
14
#240000
0$
0!
00
0.
03
04
#280000
1$
1!
1"
10
1.
1/
15
13
14
16
12
11
1#
#320000
0$
00
04
#360000
1$
0!
0"
10
0.
0/
05
03
14
06
02
01
0#
#400000
0$
00
04
#440000
1$
10
14
#480000
0$
1"
00
1/
15
04
#520000
1$
0"
1!
10
0/
1.
13
05
14
#560000
0$
0!
00
0.
03
04
#600000
1$
1"
10
1/
15
14
16
12
11
1#
#640000
0$
0"
00
0/
05
04
06
02
01
0#
#680000
1$
1"
1!
10
1/
1.
13
15
14
16
12
11
1#
#720000
0$
0"
00
0/
05
04
#760000
1$
10
14
06
02
01
0#
#800000
0$
1"
00
1/
15
04
16
12
11
1#
#840000
1$
0!
10
0.
03
14
#880000
0$
00
04
06
02
01
0#
#920000
1$
10
14
16
12
11
1#
#960000
0$
1!
00
1.
13
04
#1000000
