#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

D:/electronic/FPGA/FPGA_Project/Zenq7020/FirstZynq/platform/zynq_fsbl/fsbl_handoff.S

