<?xml version="1.0"?>
<architecture>

    <models>
    <model name="empty_lut">
        <input_ports>
            <port name="in" combinational_sink_ports="out"/>
        </input_ports>
        <output_ports>
            <port name="out"/>
        </output_ports>
    </model>
    <model name="empty_ff">
        <input_ports>
            <port name="D" clock="clk"/>
            <port name="clk" is_clock="1"/>
        </input_ports>
        <output_ports>
            <port name="Q" clock="clk"/>
        </output_ports>
    </model>
    </models>

%%LAYOUT%%
    <device>
        <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
        <area grid_logic_tile_area="0"/>
        <chan_width_distr>
            <x distr="uniform" peak="1.000000"/>
            <y distr="uniform" peak="1.000000"/>
        </chan_width_distr>
        <switch_block type="wilton" fs="3"/>
        <connection_block input_switch_name="cb"/>
    </device>

%%SWITCHLIST%%
%%SEGMENTLIST%%
    <complexblocklist>
        <pb_type name="io" capacity="%%IO_CAPACITY%%" area="0">
            <input name="outpad" num_pins="1"/>
            <output name="inpad" num_pins="1"/>
            <clock name="clock" num_pins="1"/>
            <mode name="inpad">
                <pb_type name="inpad" blif_model=".input" num_pb="1">
                    <output name="inpad" num_pins="1"/>
                </pb_type>
                <interconnect>
                    <direct name="inpad" input="inpad.inpad" output="io.inpad">
                        <delay_constant max="%%TD_INPAD%%" in_port="inpad.inpad" out_port="io.inpad"/>
                    </direct>
                </interconnect>
            </mode>
            <mode name="outpad">
                <pb_type name="outpad" blif_model=".output" num_pb="1">
                    <input name="outpad" num_pins="1"/>
                </pb_type>
                <interconnect>
                    <direct name="outpad" input="io.outpad" output="outpad.outpad">
                        <delay_constant max="%%TD_OUTPAD%%" in_port="io.outpad" out_port="outpad.outpad"/>
                    </direct>
                </interconnect>
            </mode>
            <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
            <pinlocations pattern="custom">
                <loc side="left">io.outpad io.inpad io.clock</loc>
            </pinlocations>
            <power method="ignore"/>
        </pb_type>

        <pb_type name="clb" area="0">
            <input name="I" num_pins="%%I%%" equivalent="full"/>
            <output name="O" num_pins="%%N*O%%" equivalent="full"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="ble" num_pb="%%N%%">
                <input name="in" num_pins="%%K%%"/>
                <output name="out" num_pins="%%O%%"/>
                <clock name="clk" num_pins="1"/>
                <pb_type name="lut" blif_model=".names" num_pb="1" class="lut">
                    <input name="in" num_pins="%%K%%" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix type="max" in_port="lut.in" out_port="lut.out">
                        %%TD_LUT%%
                    </delay_matrix>
                </pb_type>
                <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                    <input name="D" num_pins="1" port_class="D"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="clk" num_pins="1" port_class="clock"/>
                    <T_setup value="%%TD_FF_SU%%" port="ff.D" clock="clk"/>
                    <T_clock_to_Q max="%%TD_FF_CLKQ%%" port="ff.Q" clock="clk"/>
                </pb_type>
                <interconnect>
                    <direct name="direct1" input="ble.in" output="lut[0:0].in"/>
                    <mux name="ff_mux" input="lut.out ble.in[%%K-1%%]" output="ff.D">
                        <!--<pack_pattern name="ble6" in_port="lut.out" out_port="ff.D"/>-->
                    </mux>
                    <direct name="direct3" input="ble.clk" output="ff.clk"/>
                    <mux name="ble_mux1" input="ff.Q lut.out" output="ble.out[0]">
                        <delay_constant max="%%TD_BLE_MUX_LUT%%" in_port="lut.out" out_port="ble.out[0]"/>
                        <delay_constant max="%%TD_BLE_MUX_FF%%" in_port="ff.Q" out_port="ble.out[0]"/>
                    </mux>
                    <mux name="ble_mux2" input="ff.Q lut.out" output="ble.out[1]">
                        <delay_constant max="%%TD_BLE_MUX_LUT%%" in_port="lut.out" out_port="ble.out[1]"/>
                        <delay_constant max="%%TD_BLE_MUX_FF%%" in_port="ff.Q" out_port="ble.out[1]"/>
                    </mux>
                </interconnect>
            </pb_type>
            <interconnect>
                <complete name="crossbar" input="clb.I ble[%%N-1%%:0].out" output="ble[%%N-1%%:0].in">
                    <delay_constant max="%%TD_CROSSBAR_IN%%" in_port="clb.I" out_port="ble[%%N-1%%:0].in"/>
                    <delay_constant max="%%TD_CROSSBAR_FB%%" in_port="ble[%%N-1%%:0].out" out_port="ble[%%N-1%%:0].in"/>
                </complete>
                <complete name="clks" input="clb.clk" output="ble[%%N-1%%:0].clk"/>
                <direct name="clbouts1" input="ble[%%N-1%%:0].out" output="clb.O">
                    <delay_constant max="%%TD_LUT_ACCESS%%" in_port="ble[%%N-1%%:0].out" out_port="clb.O"/>
                </direct>
            </interconnect>
            <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
            <pinlocations pattern="custom">
                <loc side="left">clb.I clb.O clb.clk</loc>
            </pinlocations>
        </pb_type>

        <pb_type name="empty_clb" area="0">
            <input name="I" num_pins="%%I%%" equivalent="full"/>
            <output name="O" num_pins="%%N*O%%" equivalent="full"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="ble" num_pb="%%N%%">
                <input name="in" num_pins="%%K%%"/>
                <output name="out" num_pins="%%O%%"/>
                <clock name="clk" num_pins="1"/>
                <pb_type name="lut" blif_model=".subckt empty_lut" num_pb="1" class="lut">
                    <input name="in" num_pins="%%K%%" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix type="max" in_port="lut.in" out_port="lut.out">
                        %%TD_LUT%%
                    </delay_matrix>
                </pb_type>
                <pb_type name="ff" blif_model=".subckt empty_ff" num_pb="1" class="flipflop">
                    <input name="D" num_pins="1" port_class="D"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="clk" num_pins="1" port_class="clock"/>
                    <T_setup value="%%TD_FF_SU%%" port="ff.D" clock="clk"/>
                    <T_clock_to_Q max="%%TD_FF_CLKQ%%" port="ff.Q" clock="clk"/>
                </pb_type>
                <interconnect>
                    <direct name="direct1" input="ble.in" output="lut[0:0].in"/>
                    <mux name="ff_mux" input="lut.out ble.in[%%K-1%%]" output="ff.D">
                        <!--<pack_pattern name="ble6" in_port="lut.out" out_port="ff.D"/>-->
                    </mux>
                    <direct name="direct3" input="ble.clk" output="ff.clk"/>
                    <mux name="ble_mux1" input="ff.Q lut.out" output="ble.out[0]">
                        <delay_constant max="%%TD_BLE_MUX_LUT%%" in_port="lut.out" out_port="ble.out[0]"/>
                        <delay_constant max="%%TD_BLE_MUX_FF%%" in_port="ff.Q" out_port="ble.out[0]"/>
                    </mux>
                    <mux name="ble_mux2" input="ff.Q lut.out" output="ble.out[1]">
                        <delay_constant max="%%TD_BLE_MUX_LUT%%" in_port="lut.out" out_port="ble.out[1]"/>
                        <delay_constant max="%%TD_BLE_MUX_FF%%" in_port="ff.Q" out_port="ble.out[1]"/>
                    </mux>
                </interconnect>
            </pb_type>
            <interconnect>
                <complete name="crossbar" input="empty_clb.I ble[%%N-1%%:0].out" output="ble[%%N-1%%:0].in">
                    <delay_constant max="%%TD_CROSSBAR_IN%%" in_port="empty_clb.I" out_port="ble[%%N-1%%:0].in"/>
                    <delay_constant max="%%TD_CROSSBAR_FB%%" in_port="ble[%%N-1%%:0].out" out_port="ble[%%N-1%%:0].in"/>
                </complete>
                <complete name="clks" input="empty_clb.clk" output="ble[%%N-1%%:0].clk"/>
                <direct name="empty_clbouts1" input="ble[%%N-1%%:0].out" output="empty_clb.O">
                    <delay_constant max="%%TD_LUT_ACCESS%%" in_port="ble[%%N-1%%:0].out" out_port="empty_clb.O"/>
                </direct>
            </interconnect>
            <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
            <pinlocations pattern="custom">
                <loc side="left">empty_clb.I empty_clb.O empty_clb.clk</loc>
            </pinlocations>
        </pb_type>
    </complexblocklist>
    <power>
        <local_interconnect C_wire="2.5e-10"/>
        <mux_transistor_size mux_transistor_size="3"/>
        <FF_size FF_size="4"/>
        <LUT_transistor_size LUT_transistor_size="4"/>
    </power>
    <clocks>
        <clock buffer_size="auto" C_wire="2.5e-10"/>
    </clocks>
</architecture>
