// Seed: 3316852089
`define pp_9 0
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output reg id_5,
    output id_6,
    input logic id_7,
    output logic id_8
);
  logic id_9;
  type_18(
      1'b0 !== 1'd0, id_2, id_7, 1
  ); type_19(
      1, 1'b0, id_8, id_8, id_4
  );
  always @(id_9, 1) begin
    id_5 <= 1'b0;
    id_9 = id_4 - id_4;
  end
  assign id_0 = (1);
  logic id_10;
  logic id_11;
endmodule
