
module shiftLeft2 (In, Out);

input[31:0] In;
output wire[31:0] Out;
assign Out = In << 2;


endmodule



module testBenchShiftLeft2 ;

reg [31:0] In;
wire [31:0] Out;

 shiftLeft2 Mina(In, Out);

 initial
 begin
  In = 122;
 end
 begin
 initial
  $monitor ("Input is %b  : Output is %b"  ,In, Out);
 end
endmodule
