<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v</a>
time_elapsed: 0.016s
ram usage: 10168 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog -e arbiter <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48</a>:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48</a>:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48</a>:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48</a>:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48</a>:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48</a>:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48</a>:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:48</a>:12-13:
   | 
   |   lgnt0 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49</a>:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49</a>:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49</a>:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49</a>:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49</a>:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49</a>:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49</a>:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:49</a>:12-13:
   | 
   |   lgnt1 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50</a>:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50</a>:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50</a>:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50</a>:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50</a>:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50</a>:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50</a>:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:50</a>:12-13:
   | 
   |   lgnt2 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51</a>:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51</a>:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51</a>:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51</a>:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51</a>:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51</a>:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51</a>:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:51</a>:12-13:
   | 
   |   lgnt3 &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104</a>:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104</a>:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104</a>:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104</a>:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104</a>:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104</a>:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104</a>:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:104</a>:13-14:
   | 
   |   lmask1 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-105" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105</a>:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-105" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105</a>:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-105" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105</a>:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-105" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105</a>:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-105" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105</a>:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-105" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105</a>:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-105" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105</a>:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/arbiter.v.html#l-105" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/arbiter.v:105</a>:13-14:
   | 
   |   lmask0 &lt;= 0;
   |             ^ 

proc %arbiter.always.277.0 (i1$ %clk, i1$ %rst, i1$ %req3, i1$ %req2, i1$ %req1, i1$ %req0, i1$ %lcomreq, i1$ %lmask0, i1$ %lmask1) -&gt; (i1$ %lgnt0, i1$ %lgnt1, i1$ %lgnt2, i1$ %lgnt3) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %rst1 = prb i1$ %rst
    %3 = neq i1 %rst1, %0
    %4 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    drv i1$ %lgnt0, %0, %4
    drv i1$ %lgnt1, %0, %4
    drv i1$ %lgnt2, %0, %4
    drv i1$ %lgnt3, %0, %4
    br %init
if_false:
    %lcomreq1 = prb i1$ %lcomreq
    %5 = not i1 %lcomreq1
    %lmask11 = prb i1$ %lmask1
    %6 = not i1 %lmask11
    %7 = and i1 %5, %6
    %lmask01 = prb i1$ %lmask0
    %8 = not i1 %lmask01
    %9 = and i1 %7, %8
    %req31 = prb i1$ %req3
    %10 = not i1 %req31
    %11 = and i1 %9, %10
    %req21 = prb i1$ %req2
    %12 = not i1 %req21
    %13 = and i1 %11, %12
    %req11 = prb i1$ %req1
    %14 = not i1 %req11
    %15 = and i1 %13, %14
    %req01 = prb i1$ %req0
    %16 = and i1 %15, %req01
    %17 = and i1 %7, %lmask01
    %18 = and i1 %17, %10
    %19 = and i1 %18, %12
    %20 = and i1 %19, %req01
    %21 = or i1 %16, %20
    %22 = and i1 %5, %lmask11
    %23 = and i1 %22, %8
    %24 = and i1 %23, %10
    %25 = and i1 %24, %req01
    %26 = or i1 %21, %25
    %27 = and i1 %22, %lmask01
    %28 = and i1 %27, %req01
    %29 = or i1 %26, %28
    %lgnt01 = prb i1$ %lgnt0
    %30 = and i1 %lcomreq1, %lgnt01
    %31 = or i1 %29, %30
    drv i1$ %lgnt0, %31, %4
    %32 = and i1 %9, %req11
    %33 = and i1 %19, %req11
    %34 = not i1 %req01
    %35 = and i1 %33, %34
    %36 = or i1 %32, %35
    %37 = and i1 %24, %req11
    %38 = and i1 %37, %34
    %39 = or i1 %36, %38
    %40 = and i1 %27, %req11
    %41 = and i1 %40, %34
    %42 = or i1 %39, %41
    %lgnt11 = prb i1$ %lgnt1
    %43 = and i1 %lcomreq1, %lgnt11
    %44 = or i1 %42, %43
    drv i1$ %lgnt1, %44, %4
    %45 = and i1 %9, %req21
    %46 = and i1 %45, %14
    %47 = and i1 %17, %req21
    %48 = or i1 %46, %47
    %49 = and i1 %24, %req21
    %50 = and i1 %49, %14
    %51 = and i1 %50, %34
    %52 = or i1 %48, %51
    %53 = and i1 %27, %req21
    %54 = and i1 %53, %14
    %55 = and i1 %54, %34
    %56 = or i1 %52, %55
    %lgnt21 = prb i1$ %lgnt2
    %57 = and i1 %lcomreq1, %lgnt21
    %58 = or i1 %56, %57
    drv i1$ %lgnt2, %58, %4
    %59 = and i1 %9, %req31
    %60 = and i1 %59, %12
    %61 = and i1 %60, %14
    %62 = and i1 %17, %req31
    %63 = and i1 %62, %12
    %64 = or i1 %61, %63
    %65 = and i1 %23, %req31
    %66 = or i1 %64, %65
    %67 = and i1 %27, %req31
    %68 = and i1 %67, %12
    %69 = and i1 %68, %14
    %70 = and i1 %69, %34
    %71 = or i1 %66, %70
    %lgnt31 = prb i1$ %lgnt3
    %72 = and i1 %lcomreq1, %lgnt31
    %73 = or i1 %71, %72
    drv i1$ %lgnt3, %73, %4
    br %init
}

proc %arbiter.always.279.0 (i1$ %clk, i1$ %beg) -&gt; (i1$ %lasmask, i1$ %ledge) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %beg1 = prb i1$ %beg
    %ledge1 = prb i1$ %ledge
    %3 = not i1 %ledge1
    %4 = and i1 %beg1, %3
    %lasmask1 = prb i1$ %lasmask
    %5 = not i1 %lasmask1
    %6 = and i1 %4, %5
    %7 = const time 0s 1d
    drv i1$ %lasmask, %6, %7
    %8 = and i1 %4, %lasmask1
    %9 = and i1 %beg1, %ledge1
    %10 = and i1 %9, %5
    %11 = or i1 %8, %10
    drv i1$ %ledge, %11, %7
    br %init
}

proc %arbiter.always.282.0 (i1$ %clk, i1$ %rst, i2$ %lgnt, i1$ %lasmask) -&gt; (i1$ %lmask0, i1$ %lmask1) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %rst1 = prb i1$ %rst
    %3 = neq i1 %rst1, %0
    %4 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    drv i1$ %lmask1, %0, %4
    drv i1$ %lmask0, %0, %4
    br %init
if_false:
    %lasmask1 = prb i1$ %lasmask
    %5 = neq i1 %lasmask1, %0
    br %5, %if_false1, %if_true1
if_true1:
    %lgnt1 = prb i2$ %lgnt
    %6 = exts i1, i2 %lgnt1, 1, 1
    %7 = const i2 0
    %8 = inss i2 %7, i1 %6, 0, 1
    %9 = exts i1, i2 %8, 0, 1
    drv i1$ %lmask1, %9, %4
    %10 = exts i1, i2 %lgnt1, 0, 1
    drv i1$ %lmask0, %10, %4
    br %init
if_false1:
    %lmask11 = prb i1$ %lmask1
    drv i1$ %lmask1, %lmask11, %4
    %lmask01 = prb i1$ %lmask0
    drv i1$ %lmask0, %lmask01, %4
    br %init
}

entity @arbiter (i1$ %clk, i1$ %rst, i1$ %req3, i1$ %req2, i1$ %req1, i1$ %req0) -&gt; (i1$ %gnt3, i1$ %gnt2, i1$ %gnt1, i1$ %gnt0) {
    %0 = const i2 0
    %gnt = sig i2 %0
    %1 = const i1 0
    %comreq = sig i1 %1
    %beg = sig i1 %1
    %lgnt = sig i2 %0
    %lcomreq = sig i1 %1
    %lgnt0 = sig i1 %1
    %lgnt1 = sig i1 %1
    %lgnt2 = sig i1 %1
    %lgnt3 = sig i1 %1
    %lasmask = sig i1 %1
    %lmask0 = sig i1 %1
    %lmask1 = sig i1 %1
    %ledge = sig i1 %1
    %req31 = prb i1$ %req3
    %req21 = prb i1$ %req2
    %2 = or i1 %req31, %req21
    %req11 = prb i1$ %req1
    %3 = or i1 %2, %req11
    %req01 = prb i1$ %req0
    %4 = or i1 %3, %req01
    %lcomreq1 = prb i1$ %lcomreq
    %5 = not i1 %lcomreq1
    %6 = and i1 %4, %5
    %7 = const time 0s 1e
    drv i1$ %beg, %6, %7
    %lgnt31 = prb i1$ %lgnt3
    %8 = and i1 %req31, %lgnt31
    %lgnt21 = prb i1$ %lgnt2
    %9 = and i1 %req21, %lgnt21
    %10 = or i1 %8, %9
    %lgnt11 = prb i1$ %lgnt1
    %11 = and i1 %req11, %lgnt11
    %12 = or i1 %10, %11
    %lgnt01 = prb i1$ %lgnt0
    %13 = and i1 %req01, %lgnt01
    %14 = or i1 %12, %13
    drv i1$ %lcomreq, %14, %7
    %15 = or i1 %lgnt31, %lgnt11
    %16 = inss i2 %0, i1 %15, 0, 1
    %17 = or i1 %lgnt31, %lgnt21
    %18 = inss i2 %16, i1 %17, 1, 1
    drv i2$ %lgnt, %18, %7
    drv i1$ %comreq, %lcomreq1, %7
    %lgnt4 = prb i2$ %lgnt
    drv i2$ %gnt, %lgnt4, %7
    drv i1$ %gnt3, %lgnt31, %7
    drv i1$ %gnt2, %lgnt21, %7
    drv i1$ %gnt1, %lgnt11, %7
    drv i1$ %gnt0, %lgnt01, %7
    inst %arbiter.always.277.0 (i1$ %clk, i1$ %rst, i1$ %req3, i1$ %req2, i1$ %req1, i1$ %req0, i1$ %lcomreq, i1$ %lmask0, i1$ %lmask1) -&gt; (i1$ %lgnt0, i1$ %lgnt1, i1$ %lgnt2, i1$ %lgnt3)
    inst %arbiter.always.279.0 (i1$ %clk, i1$ %beg) -&gt; (i1$ %lasmask, i1$ %ledge)
    inst %arbiter.always.282.0 (i1$ %clk, i1$ %rst, i2$ %lgnt, i1$ %lasmask) -&gt; (i1$ %lmask0, i1$ %lmask1)
    halt
}

</pre>
</body>