
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'test/top_radix2_tb.sv'
Parsing included file 'verilog/headers.svh'.
Back to file 'test/top_radix2_tb.sv'.
Parsing design file 'verilog/top_radix2.sv'
Parsing design file 'verilog/delay_commutator.sv'
Parsing design file 'verilog/delay.sv'
Parsing design file 'verilog/butterfly.sv'
Top Level Modules:
       top_all_tb
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
test/top_radix2_tb.sv, 24
top_all_tb, "top_all #(.DATA_WIDTH(DATA_WIDTH), .N(N)) dut( .clk (clk),  .reset (reset),  .x (x),  .y (y),  .dc_chain_out_valid (dc_chain_out_valid));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 52
" delay_commutator #((N >> (1 + 1)), DATA_WIDTH) genblk1[1].dc_inst( .clk (clk),  .reset (reset),  .enable (butterfly_valid[(1 - 1)]),  .x0 (butterfly_out0[(1 - 1)]),  .x1 (butterfly_out1[(1 - 1)]),  .y0 (dc_out0[(1 - 1)]),  .y1 (dc_out1[(1 - 1)]),  .commutator_out_valid (dc_out_valid[(1 - 1)]));"
  The following 32-bit expression is connected to 16-bit port "x0" of module 
  "delay_commutator", instance "genblk1[1].dc_inst".
  Expression: butterfly_out0[(1 - 1)]
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 52
" delay_commutator #((N >> (1 + 1)), DATA_WIDTH) genblk1[1].dc_inst( .clk (clk),  .reset (reset),  .enable (butterfly_valid[(1 - 1)]),  .x0 (butterfly_out0[(1 - 1)]),  .x1 (butterfly_out1[(1 - 1)]),  .y0 (dc_out0[(1 - 1)]),  .y1 (dc_out1[(1 - 1)]),  .commutator_out_valid (dc_out_valid[(1 - 1)]));"
  The following 32-bit expression is connected to 16-bit port "x1" of module 
  "delay_commutator", instance "genblk1[1].dc_inst".
  Expression: butterfly_out1[(1 - 1)]
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 52
" delay_commutator #((N >> (1 + 1)), DATA_WIDTH) genblk1[1].dc_inst( .clk (clk),  .reset (reset),  .enable (butterfly_valid[(1 - 1)]),  .x0 (butterfly_out0[(1 - 1)]),  .x1 (butterfly_out1[(1 - 1)]),  .y0 (dc_out0[(1 - 1)]),  .y1 (dc_out1[(1 - 1)]),  .commutator_out_valid (dc_out_valid[(1 - 1)]));"
  The following 32-bit expression is connected to 16-bit port "y0" of module 
  "delay_commutator", instance "genblk1[1].dc_inst".
  Expression: dc_out0[(1 - 1)]
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 52
" delay_commutator #((N >> (1 + 1)), DATA_WIDTH) genblk1[1].dc_inst( .clk (clk),  .reset (reset),  .enable (butterfly_valid[(1 - 1)]),  .x0 (butterfly_out0[(1 - 1)]),  .x1 (butterfly_out1[(1 - 1)]),  .y0 (dc_out0[(1 - 1)]),  .y1 (dc_out1[(1 - 1)]),  .commutator_out_valid (dc_out_valid[(1 - 1)]));"
  The following 32-bit expression is connected to 16-bit port "y1" of module 
  "delay_commutator", instance "genblk1[1].dc_inst".
  Expression: dc_out1[(1 - 1)]
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 66
" butterfly #((-1), 0) genblk1[1].b0( .clk (clk),  .reset (reset),  .enable (dc_out_valid[(1 - 1)]),  .A (dc_out0[(1 - 1)]),  .B (dc_out1[(1 - 1)]),  .X (butterfly_out0[1]),  .Y (butterfly_out1[1]),  .out_valid (butterfly_valid[1]));"
  The following 32-bit expression is connected to 16-bit port "A" of module 
  "butterfly", instance "genblk1[1].b0".
  Expression: dc_out0[(1 - 1)]
  Instantiated module defined at: "verilog/butterfly.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 66
" butterfly #((-1), 0) genblk1[1].b0( .clk (clk),  .reset (reset),  .enable (dc_out_valid[(1 - 1)]),  .A (dc_out0[(1 - 1)]),  .B (dc_out1[(1 - 1)]),  .X (butterfly_out0[1]),  .Y (butterfly_out1[1]),  .out_valid (butterfly_valid[1]));"
  The following 32-bit expression is connected to 16-bit port "B" of module 
  "butterfly", instance "genblk1[1].b0".
  Expression: dc_out1[(1 - 1)]
  Instantiated module defined at: "verilog/butterfly.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 52
" delay_commutator #((N >> (2 + 1)), DATA_WIDTH) genblk1[2].dc_inst( .clk (clk),  .reset (reset),  .enable (butterfly_valid[(2 - 1)]),  .x0 (butterfly_out0[(2 - 1)]),  .x1 (butterfly_out1[(2 - 1)]),  .y0 (dc_out0[(2 - 1)]),  .y1 (dc_out1[(2 - 1)]),  .commutator_out_valid (dc_out_valid[(2 - 1)]));"
  The following 32-bit expression is connected to 16-bit port "x0" of module 
  "delay_commutator", instance "genblk1[2].dc_inst".
  Expression: butterfly_out0[(2 - 1)]
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 52
" delay_commutator #((N >> (2 + 1)), DATA_WIDTH) genblk1[2].dc_inst( .clk (clk),  .reset (reset),  .enable (butterfly_valid[(2 - 1)]),  .x0 (butterfly_out0[(2 - 1)]),  .x1 (butterfly_out1[(2 - 1)]),  .y0 (dc_out0[(2 - 1)]),  .y1 (dc_out1[(2 - 1)]),  .commutator_out_valid (dc_out_valid[(2 - 1)]));"
  The following 32-bit expression is connected to 16-bit port "x1" of module 
  "delay_commutator", instance "genblk1[2].dc_inst".
  Expression: butterfly_out1[(2 - 1)]
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 52
" delay_commutator #((N >> (2 + 1)), DATA_WIDTH) genblk1[2].dc_inst( .clk (clk),  .reset (reset),  .enable (butterfly_valid[(2 - 1)]),  .x0 (butterfly_out0[(2 - 1)]),  .x1 (butterfly_out1[(2 - 1)]),  .y0 (dc_out0[(2 - 1)]),  .y1 (dc_out1[(2 - 1)]),  .commutator_out_valid (dc_out_valid[(2 - 1)]));"
  The following 32-bit expression is connected to 16-bit port "y0" of module 
  "delay_commutator", instance "genblk1[2].dc_inst".
  Expression: dc_out0[(2 - 1)]
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 52
" delay_commutator #((N >> (2 + 1)), DATA_WIDTH) genblk1[2].dc_inst( .clk (clk),  .reset (reset),  .enable (butterfly_valid[(2 - 1)]),  .x0 (butterfly_out0[(2 - 1)]),  .x1 (butterfly_out1[(2 - 1)]),  .y0 (dc_out0[(2 - 1)]),  .y1 (dc_out1[(2 - 1)]),  .commutator_out_valid (dc_out_valid[(2 - 1)]));"
  The following 32-bit expression is connected to 16-bit port "y1" of module 
  "delay_commutator", instance "genblk1[2].dc_inst".
  Expression: dc_out1[(2 - 1)]
  Instantiated module defined at: "verilog/delay_commutator.sv", 2
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 66
" butterfly #((-1), 0) genblk1[2].b0( .clk (clk),  .reset (reset),  .enable (dc_out_valid[(2 - 1)]),  .A (dc_out0[(2 - 1)]),  .B (dc_out1[(2 - 1)]),  .X (butterfly_out0[2]),  .Y (butterfly_out1[2]),  .out_valid (butterfly_valid[2]));"
  The following 32-bit expression is connected to 16-bit port "A" of module 
  "butterfly", instance "genblk1[2].b0".
  Expression: dc_out0[(2 - 1)]
  Instantiated module defined at: "verilog/butterfly.sv", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
verilog/top_radix2.sv, 66
" butterfly #((-1), 0) genblk1[2].b0( .clk (clk),  .reset (reset),  .enable (dc_out_valid[(2 - 1)]),  .A (dc_out0[(2 - 1)]),  .B (dc_out1[(2 - 1)]),  .X (butterfly_out0[2]),  .Y (butterfly_out1[2]),  .out_valid (butterfly_valid[2]));"
  The following 32-bit expression is connected to 16-bit port "B" of module 
  "butterfly", instance "genblk1[2].b0".
  Expression: dc_out1[(2 - 1)]
  Instantiated module defined at: "verilog/butterfly.sv", 1
  Use +lint=PCWM for more details.

Starting vcs inline pass...
4 modules and 0 UDP read.
recompiling module top_all_tb
recompiling module top_all
recompiling module delay
recompiling module butterfly
All of 4 modules done
make[2]: Entering directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
make[2]: Leaving directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
make[2]: Entering directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/caen/vcs-2023.12-SP2-1/linux64/lib -L/usr/caen/vcs-2023.12-SP2-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _590638_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative -lreversedebug /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/caen/vcs-2023.12-SP2-1/linux64/lib/vcs_save_restore_new.o /usr/caen/verdi-2023.12-SP2-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[2]: Leaving directory '/home/ksnl/eecs598/final-project/mimo-ofdm/csrc'
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
