
TACTS_testbed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014e2c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e4  08015000  08015000  00025000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080159e4  080159e4  0003049c  2**0
                  CONTENTS
  4 .ARM          00000008  080159e4  080159e4  000259e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080159ec  080159ec  0003049c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080159ec  080159ec  000259ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080159f0  080159f0  000259f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000049c  20000000  080159f4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  2000049c  08015e90  0003049c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000778  08015e90  00030778  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003049c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000213cc  00000000  00000000  000304cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003adb  00000000  00000000  00051898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001768  00000000  00000000  00055378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015d0  00000000  00000000  00056ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029838  00000000  00000000  000580b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022181  00000000  00000000  000818e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9763  00000000  00000000  000a3a69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019d1cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a24  00000000  00000000  0019d21c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000049c 	.word	0x2000049c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08014fe4 	.word	0x08014fe4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200004a0 	.word	0x200004a0
 800020c:	08014fe4 	.word	0x08014fe4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b08a      	sub	sp, #40	; 0x28
 800103c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]
 800104c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104e:	4b51      	ldr	r3, [pc, #324]	; (8001194 <MX_GPIO_Init+0x15c>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	4a50      	ldr	r2, [pc, #320]	; (8001194 <MX_GPIO_Init+0x15c>)
 8001054:	f043 0302 	orr.w	r3, r3, #2
 8001058:	6313      	str	r3, [r2, #48]	; 0x30
 800105a:	4b4e      	ldr	r3, [pc, #312]	; (8001194 <MX_GPIO_Init+0x15c>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	4b4b      	ldr	r3, [pc, #300]	; (8001194 <MX_GPIO_Init+0x15c>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a4a      	ldr	r2, [pc, #296]	; (8001194 <MX_GPIO_Init+0x15c>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b48      	ldr	r3, [pc, #288]	; (8001194 <MX_GPIO_Init+0x15c>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800107e:	4b45      	ldr	r3, [pc, #276]	; (8001194 <MX_GPIO_Init+0x15c>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a44      	ldr	r2, [pc, #272]	; (8001194 <MX_GPIO_Init+0x15c>)
 8001084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b42      	ldr	r3, [pc, #264]	; (8001194 <MX_GPIO_Init+0x15c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001096:	4b3f      	ldr	r3, [pc, #252]	; (8001194 <MX_GPIO_Init+0x15c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	4a3e      	ldr	r2, [pc, #248]	; (8001194 <MX_GPIO_Init+0x15c>)
 800109c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010a0:	6313      	str	r3, [r2, #48]	; 0x30
 80010a2:	4b3c      	ldr	r3, [pc, #240]	; (8001194 <MX_GPIO_Init+0x15c>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010ae:	4b39      	ldr	r3, [pc, #228]	; (8001194 <MX_GPIO_Init+0x15c>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	4a38      	ldr	r2, [pc, #224]	; (8001194 <MX_GPIO_Init+0x15c>)
 80010b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010b8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ba:	4b36      	ldr	r3, [pc, #216]	; (8001194 <MX_GPIO_Init+0x15c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010c2:	603b      	str	r3, [r7, #0]
 80010c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2110      	movs	r1, #16
 80010ca:	4833      	ldr	r0, [pc, #204]	; (8001198 <MX_GPIO_Init+0x160>)
 80010cc:	f002 fe0e 	bl	8003cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	210f      	movs	r1, #15
 80010d4:	4831      	ldr	r0, [pc, #196]	; (800119c <MX_GPIO_Init+0x164>)
 80010d6:	f002 fe09 	bl	8003cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7|GPIO_PIN_6, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	21c0      	movs	r1, #192	; 0xc0
 80010de:	4830      	ldr	r0, [pc, #192]	; (80011a0 <MX_GPIO_Init+0x168>)
 80010e0:	f002 fe04 	bl	8003cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010e4:	2310      	movs	r3, #16
 80010e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e8:	2301      	movs	r3, #1
 80010ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f0:	2300      	movs	r3, #0
 80010f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4619      	mov	r1, r3
 80010fa:	4827      	ldr	r0, [pc, #156]	; (8001198 <MX_GPIO_Init+0x160>)
 80010fc:	f002 fa66 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PI3 PI2 PI1 PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0;
 8001100:	230f      	movs	r3, #15
 8001102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001104:	2301      	movs	r3, #1
 8001106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	4619      	mov	r1, r3
 8001116:	4821      	ldr	r0, [pc, #132]	; (800119c <MX_GPIO_Init+0x164>)
 8001118:	f002 fa58 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800111c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001120:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001122:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001126:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001128:	2301      	movs	r3, #1
 800112a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	4619      	mov	r1, r3
 8001132:	481c      	ldr	r0, [pc, #112]	; (80011a4 <MX_GPIO_Init+0x16c>)
 8001134:	f002 fa4a 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001138:	23c0      	movs	r3, #192	; 0xc0
 800113a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113c:	2301      	movs	r3, #1
 800113e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	2300      	movs	r3, #0
 8001146:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	4619      	mov	r1, r3
 800114e:	4814      	ldr	r0, [pc, #80]	; (80011a0 <MX_GPIO_Init+0x168>)
 8001150:	f002 fa3c 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001154:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115a:	2300      	movs	r3, #0
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	480b      	ldr	r0, [pc, #44]	; (8001198 <MX_GPIO_Init+0x160>)
 800116a:	f002 fa2f 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800116e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001174:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001178:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800117a:	2301      	movs	r3, #1
 800117c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	4804      	ldr	r0, [pc, #16]	; (8001198 <MX_GPIO_Init+0x160>)
 8001186:	f002 fa21 	bl	80035cc <HAL_GPIO_Init>

}
 800118a:	bf00      	nop
 800118c:	3728      	adds	r7, #40	; 0x28
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40023800 	.word	0x40023800
 8001198:	40020400 	.word	0x40020400
 800119c:	40022000 	.word	0x40022000
 80011a0:	40021800 	.word	0x40021800
 80011a4:	40020000 	.word	0x40020000

080011a8 <HX711_Init>:




void HX711_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  // Set the SCK pin to low
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 80011ac:	2200      	movs	r2, #0
 80011ae:	2102      	movs	r1, #2
 80011b0:	4802      	ldr	r0, [pc, #8]	; (80011bc <HX711_Init+0x14>)
 80011b2:	f002 fd9b 	bl	8003cec <HAL_GPIO_WritePin>
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40022000 	.word	0x40022000

080011c0 <Read_HX711>:

int32_t Read_HX711(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
  int32_t data = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]

  // Wait until the DT pin goes low
  while (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET);
 80011ca:	bf00      	nop
 80011cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011d0:	4820      	ldr	r0, [pc, #128]	; (8001254 <Read_HX711+0x94>)
 80011d2:	f002 fd6b 	bl	8003cac <HAL_GPIO_ReadPin>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d0f7      	beq.n	80011cc <Read_HX711+0xc>

  // Read the 24-bit data
  for (int i = 0; i < 24; i++)
 80011dc:	2300      	movs	r3, #0
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	e020      	b.n	8001224 <Read_HX711+0x64>
  {
    // Generate a clock pulse on SCK pin
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 80011e2:	2201      	movs	r2, #1
 80011e4:	2102      	movs	r1, #2
 80011e6:	481c      	ldr	r0, [pc, #112]	; (8001258 <Read_HX711+0x98>)
 80011e8:	f002 fd80 	bl	8003cec <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f000 f86f 	bl	80012d0 <DelayMicroseconds>
    data = (data << 1);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	607b      	str	r3, [r7, #4]
    if (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET)
 80011f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011fc:	4815      	ldr	r0, [pc, #84]	; (8001254 <Read_HX711+0x94>)
 80011fe:	f002 fd55 	bl	8003cac <HAL_GPIO_ReadPin>
 8001202:	4603      	mov	r3, r0
 8001204:	2b01      	cmp	r3, #1
 8001206:	d102      	bne.n	800120e <Read_HX711+0x4e>
    {
      data++;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3301      	adds	r3, #1
 800120c:	607b      	str	r3, [r7, #4]
    }
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 800120e:	2200      	movs	r2, #0
 8001210:	2102      	movs	r1, #2
 8001212:	4811      	ldr	r0, [pc, #68]	; (8001258 <Read_HX711+0x98>)
 8001214:	f002 fd6a 	bl	8003cec <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 8001218:	2001      	movs	r0, #1
 800121a:	f000 f859 	bl	80012d0 <DelayMicroseconds>
  for (int i = 0; i < 24; i++)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	3301      	adds	r3, #1
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	2b17      	cmp	r3, #23
 8001228:	dddb      	ble.n	80011e2 <Read_HX711+0x22>
  }

  // Generate an additional 25th pulse to set the HX711 back to idle mode
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	2102      	movs	r1, #2
 800122e:	480a      	ldr	r0, [pc, #40]	; (8001258 <Read_HX711+0x98>)
 8001230:	f002 fd5c 	bl	8003cec <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 8001234:	2001      	movs	r0, #1
 8001236:	f000 f84b 	bl	80012d0 <DelayMicroseconds>
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 800123a:	2200      	movs	r2, #0
 800123c:	2102      	movs	r1, #2
 800123e:	4806      	ldr	r0, [pc, #24]	; (8001258 <Read_HX711+0x98>)
 8001240:	f002 fd54 	bl	8003cec <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 8001244:	2001      	movs	r0, #1
 8001246:	f000 f843 	bl	80012d0 <DelayMicroseconds>


  // Return the 24-bit data
  return data;
 800124a:	687b      	ldr	r3, [r7, #4]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40020400 	.word	0x40020400
 8001258:	40022000 	.word	0x40022000

0800125c <UART_SendWeight_g>:

void UART_SendWeight_g(float rawData,float loadcell_slope,float loadcell_bias)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b090      	sub	sp, #64	; 0x40
 8001260:	af00      	add	r7, sp, #0
 8001262:	ed87 0a03 	vstr	s0, [r7, #12]
 8001266:	edc7 0a02 	vstr	s1, [r7, #8]
 800126a:	ed87 1a01 	vstr	s2, [r7, #4]
  float weight = loadcell_slope * rawData  + loadcell_bias;
 800126e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001272:	edd7 7a03 	vldr	s15, [r7, #12]
 8001276:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127a:	ed97 7a01 	vldr	s14, [r7, #4]
 800127e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001282:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
  char buffer[32];
  int len = sprintf(buffer, "Weight(g):");
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	490e      	ldr	r1, [pc, #56]	; (80012c4 <UART_SendWeight_g+0x68>)
 800128c:	4618      	mov	r0, r3
 800128e:	f00f fc87 	bl	8010ba0 <siprintf>
 8001292:	63b8      	str	r0, [r7, #56]	; 0x38
  int data = sprintf(buffer, "%.2f", weight);
 8001294:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001296:	f7ff f977 	bl	8000588 <__aeabi_f2d>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	f107 0014 	add.w	r0, r7, #20
 80012a2:	4909      	ldr	r1, [pc, #36]	; (80012c8 <UART_SendWeight_g+0x6c>)
 80012a4:	f00f fc7c 	bl	8010ba0 <siprintf>
 80012a8:	6378      	str	r0, [r7, #52]	; 0x34

  // Send the buffer content via UART
#if 0
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, 1000);
#endif
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, data, 1000);
 80012aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	f107 0114 	add.w	r1, r7, #20
 80012b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012b6:	4805      	ldr	r0, [pc, #20]	; (80012cc <UART_SendWeight_g+0x70>)
 80012b8:	f008 f9ae 	bl	8009618 <HAL_UART_Transmit>
}
 80012bc:	bf00      	nop
 80012be:	3740      	adds	r7, #64	; 0x40
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	08015000 	.word	0x08015000
 80012c8:	0801500c 	.word	0x0801500c
 80012cc:	2000069c 	.word	0x2000069c

080012d0 <DelayMicroseconds>:

  // Send the buffer content via UART
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, 1000);
}
void DelayMicroseconds(uint32_t microseconds)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t ticks = microseconds;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	60fb      	str	r3, [r7, #12]
  while (ticks--)
 80012dc:	e000      	b.n	80012e0 <DelayMicroseconds+0x10>
  {
    __NOP();
 80012de:	bf00      	nop
  while (ticks--)
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	1e5a      	subs	r2, r3, #1
 80012e4:	60fa      	str	r2, [r7, #12]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1f9      	bne.n	80012de <DelayMicroseconds+0xe>
  }
}
 80012ea:	bf00      	nop
 80012ec:	bf00      	nop
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012fc:	4b1b      	ldr	r3, [pc, #108]	; (800136c <MX_I2C1_Init+0x74>)
 80012fe:	4a1c      	ldr	r2, [pc, #112]	; (8001370 <MX_I2C1_Init+0x78>)
 8001300:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8001302:	4b1a      	ldr	r3, [pc, #104]	; (800136c <MX_I2C1_Init+0x74>)
 8001304:	4a1b      	ldr	r2, [pc, #108]	; (8001374 <MX_I2C1_Init+0x7c>)
 8001306:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001308:	4b18      	ldr	r3, [pc, #96]	; (800136c <MX_I2C1_Init+0x74>)
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130e:	4b17      	ldr	r3, [pc, #92]	; (800136c <MX_I2C1_Init+0x74>)
 8001310:	2201      	movs	r2, #1
 8001312:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001314:	4b15      	ldr	r3, [pc, #84]	; (800136c <MX_I2C1_Init+0x74>)
 8001316:	2200      	movs	r2, #0
 8001318:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800131a:	4b14      	ldr	r3, [pc, #80]	; (800136c <MX_I2C1_Init+0x74>)
 800131c:	2200      	movs	r2, #0
 800131e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001320:	4b12      	ldr	r3, [pc, #72]	; (800136c <MX_I2C1_Init+0x74>)
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001326:	4b11      	ldr	r3, [pc, #68]	; (800136c <MX_I2C1_Init+0x74>)
 8001328:	2200      	movs	r2, #0
 800132a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800132c:	4b0f      	ldr	r3, [pc, #60]	; (800136c <MX_I2C1_Init+0x74>)
 800132e:	2200      	movs	r2, #0
 8001330:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001332:	480e      	ldr	r0, [pc, #56]	; (800136c <MX_I2C1_Init+0x74>)
 8001334:	f002 fd1e 	bl	8003d74 <HAL_I2C_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800133e:	f001 fa37 	bl	80027b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001342:	2100      	movs	r1, #0
 8001344:	4809      	ldr	r0, [pc, #36]	; (800136c <MX_I2C1_Init+0x74>)
 8001346:	f004 f84b 	bl	80053e0 <HAL_I2CEx_ConfigAnalogFilter>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001350:	f001 fa2e 	bl	80027b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001354:	2100      	movs	r1, #0
 8001356:	4805      	ldr	r0, [pc, #20]	; (800136c <MX_I2C1_Init+0x74>)
 8001358:	f004 f8b8 	bl	80054cc <HAL_I2CEx_ConfigDigitalFilter>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001362:	f001 fa25 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	200004b8 	.word	0x200004b8
 8001370:	40005400 	.word	0x40005400
 8001374:	6000030d 	.word	0x6000030d

08001378 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b0aa      	sub	sp, #168	; 0xa8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001380:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	609a      	str	r2, [r3, #8]
 800138c:	60da      	str	r2, [r3, #12]
 800138e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001390:	f107 0310 	add.w	r3, r7, #16
 8001394:	2284      	movs	r2, #132	; 0x84
 8001396:	2100      	movs	r1, #0
 8001398:	4618      	mov	r0, r3
 800139a:	f00e fd79 	bl	800fe90 <memset>
  if(i2cHandle->Instance==I2C1)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a22      	ldr	r2, [pc, #136]	; (800142c <HAL_I2C_MspInit+0xb4>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d13c      	bne.n	8001422 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013ac:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	4618      	mov	r0, r3
 80013b8:	f004 ff48 	bl	800624c <HAL_RCCEx_PeriphCLKConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80013c2:	f001 f9f5 	bl	80027b0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c6:	4b1a      	ldr	r3, [pc, #104]	; (8001430 <HAL_I2C_MspInit+0xb8>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	4a19      	ldr	r2, [pc, #100]	; (8001430 <HAL_I2C_MspInit+0xb8>)
 80013cc:	f043 0302 	orr.w	r3, r3, #2
 80013d0:	6313      	str	r3, [r2, #48]	; 0x30
 80013d2:	4b17      	ldr	r3, [pc, #92]	; (8001430 <HAL_I2C_MspInit+0xb8>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013e6:	2312      	movs	r3, #18
 80013e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f2:	2303      	movs	r3, #3
 80013f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013f8:	2304      	movs	r3, #4
 80013fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fe:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001402:	4619      	mov	r1, r3
 8001404:	480b      	ldr	r0, [pc, #44]	; (8001434 <HAL_I2C_MspInit+0xbc>)
 8001406:	f002 f8e1 	bl	80035cc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800140a:	4b09      	ldr	r3, [pc, #36]	; (8001430 <HAL_I2C_MspInit+0xb8>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140e:	4a08      	ldr	r2, [pc, #32]	; (8001430 <HAL_I2C_MspInit+0xb8>)
 8001410:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001414:	6413      	str	r3, [r2, #64]	; 0x40
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <HAL_I2C_MspInit+0xb8>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001422:	bf00      	nop
 8001424:	37a8      	adds	r7, #168	; 0xa8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40005400 	.word	0x40005400
 8001430:	40023800 	.word	0x40023800
 8001434:	40020400 	.word	0x40020400

08001438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001438:	b590      	push	{r4, r7, lr}
 800143a:	f6ad 6d44 	subw	sp, sp, #3652	; 0xe44
 800143e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001440:	f001 fe63 	bl	800310a <HAL_Init>

  /* USER CODE BEGIN Init */

	// VL53L0X initialization stuff
	uint32_t refSpadCount = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	f8c7 3db0 	str.w	r3, [r7, #3504]	; 0xdb0
	uint8_t isApertureSpads = 0;
 800144a:	2300      	movs	r3, #0
 800144c:	f887 3daf 	strb.w	r3, [r7, #3503]	; 0xdaf
	uint8_t VhvSettings = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	f887 3dae 	strb.w	r3, [r7, #3502]	; 0xdae
	uint8_t PhaseCal = 0;
 8001456:	2300      	movs	r3, #0
 8001458:	f887 3dad 	strb.w	r3, [r7, #3501]	; 0xdad

	VL53L0X_Dev_t vl53l0x_s[NUM_SENSOR];
	VL53L0X_DEV Dev;

	uint8_t tca_ch[8] = {0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80}; // control register of TCA9548A
 800145c:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001460:	f6a3 5314 	subw	r3, r3, #3348	; 0xd14
 8001464:	4a40      	ldr	r2, [pc, #256]	; (8001568 <main+0x130>)
 8001466:	e892 0003 	ldmia.w	r2, {r0, r1}
 800146a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t tca_ch_reset = 0x00;
 800146e:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001472:	f6a3 5315 	subw	r3, r3, #3349	; 0xd15
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
    uint8_t tca_addr[] = {0x70};
 800147a:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 800147e:	f6a3 5318 	subw	r3, r3, #3352	; 0xd18
 8001482:	2270      	movs	r2, #112	; 0x70
 8001484:	701a      	strb	r2, [r3, #0]

    HAL_UART_Receive_IT(&huart1,&rxData,1);
 8001486:	2201      	movs	r2, #1
 8001488:	4938      	ldr	r1, [pc, #224]	; (800156c <main+0x134>)
 800148a:	4839      	ldr	r0, [pc, #228]	; (8001570 <main+0x138>)
 800148c:	f008 f947 	bl	800971e <HAL_UART_Receive_IT>
  int32_t rawData;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001490:	f001 f868 	bl	8002564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001494:	f7ff fdd0 	bl	8001038 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001498:	f7ff ff2e 	bl	80012f8 <MX_I2C1_Init>
  MX_TIM7_Init();
 800149c:	f001 fcbc 	bl	8002e18 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 80014a0:	f001 fd58 	bl	8002f54 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80014a4:	f001 fc42 	bl	8002d2c <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80014a8:	f001 f8ca 	bl	8002640 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80014ac:	2100      	movs	r1, #0
 80014ae:	4831      	ldr	r0, [pc, #196]	; (8001574 <main+0x13c>)
 80014b0:	f006 f8fa 	bl	80076a8 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart1, &rxData, 1);
 80014b4:	2201      	movs	r2, #1
 80014b6:	492d      	ldr	r1, [pc, #180]	; (800156c <main+0x134>)
 80014b8:	482d      	ldr	r0, [pc, #180]	; (8001570 <main+0x138>)
 80014ba:	f008 f930 	bl	800971e <HAL_UART_Receive_IT>

  // Initialize the HX711
  HX711_Init();
 80014be:	f7ff fe73 	bl	80011a8 <HX711_Init>

  /* UART interrupt initialization */
  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "JH TACTS test\n\r"), 100);
 80014c2:	492d      	ldr	r1, [pc, #180]	; (8001578 <main+0x140>)
 80014c4:	482d      	ldr	r0, [pc, #180]	; (800157c <main+0x144>)
 80014c6:	f00f fb6b 	bl	8010ba0 <siprintf>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	2364      	movs	r3, #100	; 0x64
 80014d0:	492a      	ldr	r1, [pc, #168]	; (800157c <main+0x144>)
 80014d2:	4827      	ldr	r0, [pc, #156]	; (8001570 <main+0x138>)
 80014d4:	f008 f8a0 	bl	8009618 <HAL_UART_Transmit>

	for (int i = 0; i < sizeof(tca_addr); i++) {
 80014d8:	2300      	movs	r3, #0
 80014da:	f8c7 3e34 	str.w	r3, [r7, #3636]	; 0xe34
 80014de:	e018      	b.n	8001512 <main+0xda>
		HAL_I2C_Master_Transmit(&hi2c1, tca_addr[i] << 1, &tca_ch_reset, 1, 1000);
 80014e0:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80014e4:	f6a3 5218 	subw	r2, r3, #3352	; 0xd18
 80014e8:	f8d7 3e34 	ldr.w	r3, [r7, #3636]	; 0xe34
 80014ec:	4413      	add	r3, r2
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	b299      	uxth	r1, r3
 80014f6:	f207 1223 	addw	r2, r7, #291	; 0x123
 80014fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	2301      	movs	r3, #1
 8001502:	481f      	ldr	r0, [pc, #124]	; (8001580 <main+0x148>)
 8001504:	f002 fd58 	bl	8003fb8 <HAL_I2C_Master_Transmit>
	for (int i = 0; i < sizeof(tca_addr); i++) {
 8001508:	f8d7 3e34 	ldr.w	r3, [r7, #3636]	; 0xe34
 800150c:	3301      	adds	r3, #1
 800150e:	f8c7 3e34 	str.w	r3, [r7, #3636]	; 0xe34
 8001512:	f8d7 3e34 	ldr.w	r3, [r7, #3636]	; 0xe34
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0e2      	beq.n	80014e0 <main+0xa8>
	}

	for (int i = 0; i < NUM_SENSOR; i++) {
 800151a:	2300      	movs	r3, #0
 800151c:	f8c7 3e30 	str.w	r3, [r7, #3632]	; 0xe30
 8001520:	e0c7      	b.n	80016b2 <main+0x27a>

		uint8_t q = i / 8;
 8001522:	f8d7 3e30 	ldr.w	r3, [r7, #3632]	; 0xe30
 8001526:	2b00      	cmp	r3, #0
 8001528:	da00      	bge.n	800152c <main+0xf4>
 800152a:	3307      	adds	r3, #7
 800152c:	10db      	asrs	r3, r3, #3
 800152e:	f887 3dbb 	strb.w	r3, [r7, #3515]	; 0xdbb
		uint8_t r = i % 8;
 8001532:	f8d7 3e30 	ldr.w	r3, [r7, #3632]	; 0xe30
 8001536:	425a      	negs	r2, r3
 8001538:	f003 0307 	and.w	r3, r3, #7
 800153c:	f002 0207 	and.w	r2, r2, #7
 8001540:	bf58      	it	pl
 8001542:	4253      	negpl	r3, r2
 8001544:	f887 3dba 	strb.w	r3, [r7, #3514]	; 0xdba

		for (int j = 0; j < sizeof(tca_addr); j++) {
 8001548:	2300      	movs	r3, #0
 800154a:	f8c7 3e2c 	str.w	r3, [r7, #3628]	; 0xe2c
 800154e:	e036      	b.n	80015be <main+0x186>
			uint8_t *channel = (j == q) ? &tca_ch[r] : &tca_ch_reset;
 8001550:	f897 3dbb 	ldrb.w	r3, [r7, #3515]	; 0xdbb
 8001554:	f8d7 2e2c 	ldr.w	r2, [r7, #3628]	; 0xe2c
 8001558:	429a      	cmp	r2, r3
 800155a:	d113      	bne.n	8001584 <main+0x14c>
 800155c:	f897 3dba 	ldrb.w	r3, [r7, #3514]	; 0xdba
 8001560:	f507 7292 	add.w	r2, r7, #292	; 0x124
 8001564:	4413      	add	r3, r2
 8001566:	e00f      	b.n	8001588 <main+0x150>
 8001568:	080152f0 	.word	0x080152f0
 800156c:	2000058e 	.word	0x2000058e
 8001570:	2000069c 	.word	0x2000069c
 8001574:	20000604 	.word	0x20000604
 8001578:	08015028 	.word	0x08015028
 800157c:	200005a0 	.word	0x200005a0
 8001580:	200004b8 	.word	0x200004b8
 8001584:	f207 1323 	addw	r3, r7, #291	; 0x123
 8001588:	f8c7 3db4 	str.w	r3, [r7, #3508]	; 0xdb4
			HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, channel, 1, 1000);
 800158c:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001590:	f6a3 5218 	subw	r2, r3, #3352	; 0xd18
 8001594:	f8d7 3e2c 	ldr.w	r3, [r7, #3628]	; 0xe2c
 8001598:	4413      	add	r3, r2
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b29b      	uxth	r3, r3
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	b299      	uxth	r1, r3
 80015a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	2301      	movs	r3, #1
 80015aa:	f8d7 2db4 	ldr.w	r2, [r7, #3508]	; 0xdb4
 80015ae:	48cc      	ldr	r0, [pc, #816]	; (80018e0 <main+0x4a8>)
 80015b0:	f002 fd02 	bl	8003fb8 <HAL_I2C_Master_Transmit>
		for (int j = 0; j < sizeof(tca_addr); j++) {
 80015b4:	f8d7 3e2c 	ldr.w	r3, [r7, #3628]	; 0xe2c
 80015b8:	3301      	adds	r3, #1
 80015ba:	f8c7 3e2c 	str.w	r3, [r7, #3628]	; 0xe2c
 80015be:	f8d7 3e2c 	ldr.w	r3, [r7, #3628]	; 0xe2c
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d0c4      	beq.n	8001550 <main+0x118>
		}

		Dev = &vl53l0x_s[i];
 80015c6:	f507 7296 	add.w	r2, r7, #300	; 0x12c
 80015ca:	f8d7 3e30 	ldr.w	r3, [r7, #3632]	; 0xe30
 80015ce:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80015d2:	fb01 f303 	mul.w	r3, r1, r3
 80015d6:	4413      	add	r3, r2
 80015d8:	f8c7 3ddc 	str.w	r3, [r7, #3548]	; 0xddc
		Dev->I2cHandle = &hi2c1;
 80015dc:	f8d7 3ddc 	ldr.w	r3, [r7, #3548]	; 0xddc
 80015e0:	4abf      	ldr	r2, [pc, #764]	; (80018e0 <main+0x4a8>)
 80015e2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
		Dev->I2cDevAddr = VL53L0X_ADDR;
 80015e6:	f8d7 3ddc 	ldr.w	r3, [r7, #3548]	; 0xddc
 80015ea:	2252      	movs	r2, #82	; 0x52
 80015ec:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

		VL53L0X_WaitDeviceBooted( Dev );
 80015f0:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 80015f4:	f009 fee0 	bl	800b3b8 <VL53L0X_WaitDeviceBooted>
		VL53L0X_DataInit( Dev );
 80015f8:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 80015fc:	f009 fbf6 	bl	800adec <VL53L0X_DataInit>
		VL53L0X_StaticInit( Dev );
 8001600:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 8001604:	f009 fd56 	bl	800b0b4 <VL53L0X_StaticInit>
		VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8001608:	2101      	movs	r1, #1
 800160a:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 800160e:	f009 ff71 	bl	800b4f4 <VL53L0X_SetDeviceMode>
		VL53L0X_PerformRefCalibration( Dev, &VhvSettings, &PhaseCal);
 8001612:	f607 52ad 	addw	r2, r7, #3501	; 0xdad
 8001616:	f607 53ae 	addw	r3, r7, #3502	; 0xdae
 800161a:	4619      	mov	r1, r3
 800161c:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 8001620:	f00a fbea 	bl	800bdf8 <VL53L0X_PerformRefCalibration>
		VL53L0X_PerformRefSpadManagement( Dev, &refSpadCount, &isApertureSpads);
 8001624:	f607 52af 	addw	r2, r7, #3503	; 0xdaf
 8001628:	f507 635b 	add.w	r3, r7, #3504	; 0xdb0
 800162c:	4619      	mov	r1, r3
 800162e:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 8001632:	f00b f86f 	bl	800c714 <VL53L0X_PerformRefSpadManagement>
		VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8001636:	2201      	movs	r2, #1
 8001638:	2100      	movs	r1, #0
 800163a:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 800163e:	f00a f9d5 	bl	800b9ec <VL53L0X_SetLimitCheckEnable>
		VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8001642:	2201      	movs	r2, #1
 8001644:	2101      	movs	r1, #1
 8001646:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 800164a:	f00a f9cf 	bl	800b9ec <VL53L0X_SetLimitCheckEnable>
		VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 800164e:	f641 1299 	movw	r2, #6553	; 0x1999
 8001652:	2101      	movs	r1, #1
 8001654:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 8001658:	f00a fa78 	bl	800bb4c <VL53L0X_SetLimitCheckValue>
		VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 800165c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001660:	2100      	movs	r1, #0
 8001662:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 8001666:	f00a fa71 	bl	800bb4c <VL53L0X_SetLimitCheckValue>
		VL53L0X_SetMeasurementTimingBudgetMicroSeconds( Dev, 33000);
 800166a:	f248 01e8 	movw	r1, #33000	; 0x80e8
 800166e:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 8001672:	f009 ff9d 	bl	800b5b0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8001676:	2212      	movs	r2, #18
 8001678:	2100      	movs	r1, #0
 800167a:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 800167e:	f009 ffbd 	bl	800b5fc <VL53L0X_SetVcselPulsePeriod>
		VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8001682:	220e      	movs	r2, #14
 8001684:	2101      	movs	r1, #1
 8001686:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 800168a:	f009 ffb7 	bl	800b5fc <VL53L0X_SetVcselPulsePeriod>
		// KalmanFilter initializer BEGIN //
		float Q = 0.1f; // Process noise covariance
		float R = 1.0f;   // Measurement noise covariance
		KalmanFilter_Init(&kalman_filters[i], Q, R);
		// KalmanFilter initializer END //			 */
		HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%d complete \n\r",i), 100);
 800168e:	f8d7 2e30 	ldr.w	r2, [r7, #3632]	; 0xe30
 8001692:	4994      	ldr	r1, [pc, #592]	; (80018e4 <main+0x4ac>)
 8001694:	4894      	ldr	r0, [pc, #592]	; (80018e8 <main+0x4b0>)
 8001696:	f00f fa83 	bl	8010ba0 <siprintf>
 800169a:	4603      	mov	r3, r0
 800169c:	b29a      	uxth	r2, r3
 800169e:	2364      	movs	r3, #100	; 0x64
 80016a0:	4991      	ldr	r1, [pc, #580]	; (80018e8 <main+0x4b0>)
 80016a2:	4892      	ldr	r0, [pc, #584]	; (80018ec <main+0x4b4>)
 80016a4:	f007 ffb8 	bl	8009618 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++) {
 80016a8:	f8d7 3e30 	ldr.w	r3, [r7, #3632]	; 0xe30
 80016ac:	3301      	adds	r3, #1
 80016ae:	f8c7 3e30 	str.w	r3, [r7, #3632]	; 0xe30
 80016b2:	f8d7 3e30 	ldr.w	r3, [r7, #3632]	; 0xe30
 80016b6:	2b07      	cmp	r3, #7
 80016b8:	f77f af33 	ble.w	8001522 <main+0xea>



  while (1)
  {
	  if(startMessage==0){
 80016bc:	4b8c      	ldr	r3, [pc, #560]	; (80018f0 <main+0x4b8>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d15a      	bne.n	800177a <main+0x342>
		  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "--------------------------------------------------------------\n"), 100);
 80016c4:	498b      	ldr	r1, [pc, #556]	; (80018f4 <main+0x4bc>)
 80016c6:	4888      	ldr	r0, [pc, #544]	; (80018e8 <main+0x4b0>)
 80016c8:	f00f fa6a 	bl	8010ba0 <siprintf>
 80016cc:	4603      	mov	r3, r0
 80016ce:	b29a      	uxth	r2, r3
 80016d0:	2364      	movs	r3, #100	; 0x64
 80016d2:	4985      	ldr	r1, [pc, #532]	; (80018e8 <main+0x4b0>)
 80016d4:	4885      	ldr	r0, [pc, #532]	; (80018ec <main+0x4b4>)
 80016d6:	f007 ff9f 	bl	8009618 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "----- Auto Data Logging Device for TACTS made by JaeHyeong----\n"), 100);
 80016da:	4987      	ldr	r1, [pc, #540]	; (80018f8 <main+0x4c0>)
 80016dc:	4882      	ldr	r0, [pc, #520]	; (80018e8 <main+0x4b0>)
 80016de:	f00f fa5f 	bl	8010ba0 <siprintf>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	2364      	movs	r3, #100	; 0x64
 80016e8:	497f      	ldr	r1, [pc, #508]	; (80018e8 <main+0x4b0>)
 80016ea:	4880      	ldr	r0, [pc, #512]	; (80018ec <main+0x4b4>)
 80016ec:	f007 ff94 	bl	8009618 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "-----------rev XX : Rotaing Revolution Motor (Deg)------------\n"), 100);
 80016f0:	4982      	ldr	r1, [pc, #520]	; (80018fc <main+0x4c4>)
 80016f2:	487d      	ldr	r0, [pc, #500]	; (80018e8 <main+0x4b0>)
 80016f4:	f00f fa54 	bl	8010ba0 <siprintf>
 80016f8:	4603      	mov	r3, r0
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	2364      	movs	r3, #100	; 0x64
 80016fe:	497a      	ldr	r1, [pc, #488]	; (80018e8 <main+0x4b0>)
 8001700:	487a      	ldr	r0, [pc, #488]	; (80018ec <main+0x4b4>)
 8001702:	f007 ff89 	bl	8009618 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "-----------lin XX : Moving Linear Motor (mm)------------------\n"), 100);
 8001706:	497e      	ldr	r1, [pc, #504]	; (8001900 <main+0x4c8>)
 8001708:	4877      	ldr	r0, [pc, #476]	; (80018e8 <main+0x4b0>)
 800170a:	f00f fa49 	bl	8010ba0 <siprintf>
 800170e:	4603      	mov	r3, r0
 8001710:	b29a      	uxth	r2, r3
 8001712:	2364      	movs	r3, #100	; 0x64
 8001714:	4974      	ldr	r1, [pc, #464]	; (80018e8 <main+0x4b0>)
 8001716:	4875      	ldr	r0, [pc, #468]	; (80018ec <main+0x4b4>)
 8001718:	f007 ff7e 	bl	8009618 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "-----------servo XX : Poking XX * 0.8 (mm)--------------------\n"), 100);
 800171c:	4979      	ldr	r1, [pc, #484]	; (8001904 <main+0x4cc>)
 800171e:	4872      	ldr	r0, [pc, #456]	; (80018e8 <main+0x4b0>)
 8001720:	f00f fa3e 	bl	8010ba0 <siprintf>
 8001724:	4603      	mov	r3, r0
 8001726:	b29a      	uxth	r2, r3
 8001728:	2364      	movs	r3, #100	; 0x64
 800172a:	496f      	ldr	r1, [pc, #444]	; (80018e8 <main+0x4b0>)
 800172c:	486f      	ldr	r0, [pc, #444]	; (80018ec <main+0x4b4>)
 800172e:	f007 ff73 	bl	8009618 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "-----------auto : Poking the designed point and data logging--\n"), 100);
 8001732:	4975      	ldr	r1, [pc, #468]	; (8001908 <main+0x4d0>)
 8001734:	486c      	ldr	r0, [pc, #432]	; (80018e8 <main+0x4b0>)
 8001736:	f00f fa33 	bl	8010ba0 <siprintf>
 800173a:	4603      	mov	r3, r0
 800173c:	b29a      	uxth	r2, r3
 800173e:	2364      	movs	r3, #100	; 0x64
 8001740:	4969      	ldr	r1, [pc, #420]	; (80018e8 <main+0x4b0>)
 8001742:	486a      	ldr	r0, [pc, #424]	; (80018ec <main+0x4b4>)
 8001744:	f007 ff68 	bl	8009618 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "-------------------------testbed_axial------------------------\n"), 100);
 8001748:	4970      	ldr	r1, [pc, #448]	; (800190c <main+0x4d4>)
 800174a:	4867      	ldr	r0, [pc, #412]	; (80018e8 <main+0x4b0>)
 800174c:	f00f fa28 	bl	8010ba0 <siprintf>
 8001750:	4603      	mov	r3, r0
 8001752:	b29a      	uxth	r2, r3
 8001754:	2364      	movs	r3, #100	; 0x64
 8001756:	4964      	ldr	r1, [pc, #400]	; (80018e8 <main+0x4b0>)
 8001758:	4864      	ldr	r0, [pc, #400]	; (80018ec <main+0x4b4>)
 800175a:	f007 ff5d 	bl	8009618 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "--------------------------------------------------------------\n"), 100);
 800175e:	4965      	ldr	r1, [pc, #404]	; (80018f4 <main+0x4bc>)
 8001760:	4861      	ldr	r0, [pc, #388]	; (80018e8 <main+0x4b0>)
 8001762:	f00f fa1d 	bl	8010ba0 <siprintf>
 8001766:	4603      	mov	r3, r0
 8001768:	b29a      	uxth	r2, r3
 800176a:	2364      	movs	r3, #100	; 0x64
 800176c:	495e      	ldr	r1, [pc, #376]	; (80018e8 <main+0x4b0>)
 800176e:	485f      	ldr	r0, [pc, #380]	; (80018ec <main+0x4b4>)
 8001770:	f007 ff52 	bl	8009618 <HAL_UART_Transmit>
		  startMessage =1;
 8001774:	4b5e      	ldr	r3, [pc, #376]	; (80018f0 <main+0x4b8>)
 8001776:	2201      	movs	r2, #1
 8001778:	701a      	strb	r2, [r3, #0]
	  }

	  if(receivedFlag)
 800177a:	4b65      	ldr	r3, [pc, #404]	; (8001910 <main+0x4d8>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d09c      	beq.n	80016bc <main+0x284>
	  {
		  ///////////////////// Step rev /////////////////////

		  char* command = "all";
 8001782:	4b64      	ldr	r3, [pc, #400]	; (8001914 <main+0x4dc>)
 8001784:	f8c7 3df4 	str.w	r3, [r7, #3572]	; 0xdf4
		  if(strncmp((char*)rxBuffer, command,strlen(command)) == 0)
 8001788:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 800178c:	f7fe fd40 	bl	8000210 <strlen>
 8001790:	4603      	mov	r3, r0
 8001792:	461a      	mov	r2, r3
 8001794:	f8d7 1df4 	ldr.w	r1, [r7, #3572]	; 0xdf4
 8001798:	485f      	ldr	r0, [pc, #380]	; (8001918 <main+0x4e0>)
 800179a:	f00f fa9a 	bl	8010cd2 <strncmp>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	f040 80e3 	bne.w	800196c <main+0x534>
		     {
		         float servo_dist=0;
 80017a6:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80017aa:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
		         int step_rev_angle=0;
 80017b4:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80017b8:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
		         int step_lin_dist=0;
 80017c0:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80017c4:	f6a3 5324 	subw	r3, r3, #3364	; 0xd24
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]

		         // Check if three integers are successfully parsed
		         if(sscanf((char*)rxBuffer + strlen(command)+1, "%f,%d,%d",&servo_dist, &step_rev_angle, &step_lin_dist) == 3)
 80017cc:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 80017d0:	f7fe fd1e 	bl	8000210 <strlen>
 80017d4:	4603      	mov	r3, r0
 80017d6:	3301      	adds	r3, #1
 80017d8:	4a4f      	ldr	r2, [pc, #316]	; (8001918 <main+0x4e0>)
 80017da:	1898      	adds	r0, r3, r2
 80017dc:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80017e0:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 80017e4:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	460b      	mov	r3, r1
 80017ec:	494b      	ldr	r1, [pc, #300]	; (800191c <main+0x4e4>)
 80017ee:	f00f f9f7 	bl	8010be0 <siscanf>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	f040 80a7 	bne.w	8001948 <main+0x510>
		         {
		             stepRev(step_rev_angle);
 80017fa:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80017fe:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f000 ffe3 	bl	80027d0 <stepRev>
		             stepLin(step_lin_dist);
 800180a:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 800180e:	f6a3 5324 	subw	r3, r3, #3364	; 0xd24
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4618      	mov	r0, r3
 8001816:	f001 f845 	bl	80028a4 <stepLin>
		             servo_angle(&htim2, TIM_CHANNEL_1, servo_dist);
 800181a:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 800181e:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 8001822:	edd3 7a00 	vldr	s15, [r3]
 8001826:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800182a:	ee17 2a90 	vmov	r2, s15
 800182e:	2100      	movs	r1, #0
 8001830:	483b      	ldr	r0, [pc, #236]	; (8001920 <main+0x4e8>)
 8001832:	f001 f8d1 	bl	80029d8 <servo_angle>
		             servo_dist *=0.8;
 8001836:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 800183a:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4618      	mov	r0, r3
 8001842:	f7fe fea1 	bl	8000588 <__aeabi_f2d>
 8001846:	a324      	add	r3, pc, #144	; (adr r3, 80018d8 <main+0x4a0>)
 8001848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184c:	f7fe fef4 	bl	8000638 <__aeabi_dmul>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4610      	mov	r0, r2
 8001856:	4619      	mov	r1, r3
 8001858:	f7ff f9e6 	bl	8000c28 <__aeabi_d2f>
 800185c:	4602      	mov	r2, r0
 800185e:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001862:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 8001866:	601a      	str	r2, [r3, #0]

		 			HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%d deg rev \n\r",step_rev_angle), 100);
 8001868:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 800186c:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	461a      	mov	r2, r3
 8001874:	492b      	ldr	r1, [pc, #172]	; (8001924 <main+0x4ec>)
 8001876:	481c      	ldr	r0, [pc, #112]	; (80018e8 <main+0x4b0>)
 8001878:	f00f f992 	bl	8010ba0 <siprintf>
 800187c:	4603      	mov	r3, r0
 800187e:	b29a      	uxth	r2, r3
 8001880:	2364      	movs	r3, #100	; 0x64
 8001882:	4919      	ldr	r1, [pc, #100]	; (80018e8 <main+0x4b0>)
 8001884:	4819      	ldr	r0, [pc, #100]	; (80018ec <main+0x4b4>)
 8001886:	f007 fec7 	bl	8009618 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%d mm lin \n\r",step_lin_dist), 100);
 800188a:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 800188e:	f6a3 5324 	subw	r3, r3, #3364	; 0xd24
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	461a      	mov	r2, r3
 8001896:	4924      	ldr	r1, [pc, #144]	; (8001928 <main+0x4f0>)
 8001898:	4813      	ldr	r0, [pc, #76]	; (80018e8 <main+0x4b0>)
 800189a:	f00f f981 	bl	8010ba0 <siprintf>
 800189e:	4603      	mov	r3, r0
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	2364      	movs	r3, #100	; 0x64
 80018a4:	4910      	ldr	r1, [pc, #64]	; (80018e8 <main+0x4b0>)
 80018a6:	4811      	ldr	r0, [pc, #68]	; (80018ec <main+0x4b4>)
 80018a8:	f007 feb6 	bl	8009618 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%.2f servo \n\r",servo_dist), 100);
 80018ac:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80018b0:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7fe fe66 	bl	8000588 <__aeabi_f2d>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	491a      	ldr	r1, [pc, #104]	; (800192c <main+0x4f4>)
 80018c2:	4809      	ldr	r0, [pc, #36]	; (80018e8 <main+0x4b0>)
 80018c4:	f00f f96c 	bl	8010ba0 <siprintf>
 80018c8:	4603      	mov	r3, r0
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	2364      	movs	r3, #100	; 0x64
 80018ce:	4906      	ldr	r1, [pc, #24]	; (80018e8 <main+0x4b0>)
 80018d0:	4806      	ldr	r0, [pc, #24]	; (80018ec <main+0x4b4>)
 80018d2:	f007 fea1 	bl	8009618 <HAL_UART_Transmit>
 80018d6:	e02b      	b.n	8001930 <main+0x4f8>
 80018d8:	9999999a 	.word	0x9999999a
 80018dc:	3fe99999 	.word	0x3fe99999
 80018e0:	200004b8 	.word	0x200004b8
 80018e4:	08015038 	.word	0x08015038
 80018e8:	200005a0 	.word	0x200005a0
 80018ec:	2000069c 	.word	0x2000069c
 80018f0:	2000059c 	.word	0x2000059c
 80018f4:	08015048 	.word	0x08015048
 80018f8:	08015088 	.word	0x08015088
 80018fc:	080150c8 	.word	0x080150c8
 8001900:	08015108 	.word	0x08015108
 8001904:	08015148 	.word	0x08015148
 8001908:	08015188 	.word	0x08015188
 800190c:	080151c8 	.word	0x080151c8
 8001910:	2000058f 	.word	0x2000058f
 8001914:	08015208 	.word	0x08015208
 8001918:	2000050c 	.word	0x2000050c
 800191c:	0801520c 	.word	0x0801520c
 8001920:	20000604 	.word	0x20000604
 8001924:	08015218 	.word	0x08015218
 8001928:	08015228 	.word	0x08015228
 800192c:	08015238 	.word	0x08015238
					HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "vaild data\r\n"), 100);
 8001930:	49a3      	ldr	r1, [pc, #652]	; (8001bc0 <main+0x788>)
 8001932:	48a4      	ldr	r0, [pc, #656]	; (8001bc4 <main+0x78c>)
 8001934:	f00f f934 	bl	8010ba0 <siprintf>
 8001938:	4603      	mov	r3, r0
 800193a:	b29a      	uxth	r2, r3
 800193c:	2364      	movs	r3, #100	; 0x64
 800193e:	49a1      	ldr	r1, [pc, #644]	; (8001bc4 <main+0x78c>)
 8001940:	48a1      	ldr	r0, [pc, #644]	; (8001bc8 <main+0x790>)
 8001942:	f007 fe69 	bl	8009618 <HAL_UART_Transmit>
 8001946:	e00a      	b.n	800195e <main+0x526>

		         }
		         else
		         {
		        	 HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "invalid data\r\n"), 100);
 8001948:	49a0      	ldr	r1, [pc, #640]	; (8001bcc <main+0x794>)
 800194a:	489e      	ldr	r0, [pc, #632]	; (8001bc4 <main+0x78c>)
 800194c:	f00f f928 	bl	8010ba0 <siprintf>
 8001950:	4603      	mov	r3, r0
 8001952:	b29a      	uxth	r2, r3
 8001954:	2364      	movs	r3, #100	; 0x64
 8001956:	499b      	ldr	r1, [pc, #620]	; (8001bc4 <main+0x78c>)
 8001958:	489b      	ldr	r0, [pc, #620]	; (8001bc8 <main+0x790>)
 800195a:	f007 fe5d 	bl	8009618 <HAL_UART_Transmit>
		         }
		         HAL_Delay(1000); // Delay for 1 second
 800195e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001962:	f001 fc2f 	bl	80031c4 <HAL_Delay>
		         receivedFlag = 0;
 8001966:	4b9a      	ldr	r3, [pc, #616]	; (8001bd0 <main+0x798>)
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
		     }
		  command = "rev";
 800196c:	4b99      	ldr	r3, [pc, #612]	; (8001bd4 <main+0x79c>)
 800196e:	f8c7 3df4 	str.w	r3, [r7, #3572]	; 0xdf4
		  if(strncmp((char*)rxBuffer, command,strlen(command)) == 0)
 8001972:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 8001976:	f7fe fc4b 	bl	8000210 <strlen>
 800197a:	4603      	mov	r3, r0
 800197c:	461a      	mov	r2, r3
 800197e:	f8d7 1df4 	ldr.w	r1, [r7, #3572]	; 0xdf4
 8001982:	4895      	ldr	r0, [pc, #596]	; (8001bd8 <main+0x7a0>)
 8001984:	f00f f9a5 	bl	8010cd2 <strncmp>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d142      	bne.n	8001a14 <main+0x5dc>
		     {
		         int step_rev_angle=0;
 800198e:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001992:	f6a3 5328 	subw	r3, r3, #3368	; 0xd28
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]
		         if(sscanf((char*)rxBuffer + strlen(command) + 1, "%d",&step_rev_angle) == 1)
 800199a:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 800199e:	f7fe fc37 	bl	8000210 <strlen>
 80019a2:	4603      	mov	r3, r0
 80019a4:	3301      	adds	r3, #1
 80019a6:	4a8c      	ldr	r2, [pc, #560]	; (8001bd8 <main+0x7a0>)
 80019a8:	4413      	add	r3, r2
 80019aa:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80019ae:	498b      	ldr	r1, [pc, #556]	; (8001bdc <main+0x7a4>)
 80019b0:	4618      	mov	r0, r3
 80019b2:	f00f f915 	bl	8010be0 <siscanf>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d119      	bne.n	80019f0 <main+0x5b8>
		         {
					 stepRev(step_rev_angle);
 80019bc:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80019c0:	f6a3 5328 	subw	r3, r3, #3368	; 0xd28
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 ff02 	bl	80027d0 <stepRev>
		 			HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%d deg rev \n\r",step_rev_angle), 100);
 80019cc:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80019d0:	f6a3 5328 	subw	r3, r3, #3368	; 0xd28
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	461a      	mov	r2, r3
 80019d8:	4981      	ldr	r1, [pc, #516]	; (8001be0 <main+0x7a8>)
 80019da:	487a      	ldr	r0, [pc, #488]	; (8001bc4 <main+0x78c>)
 80019dc:	f00f f8e0 	bl	8010ba0 <siprintf>
 80019e0:	4603      	mov	r3, r0
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	2364      	movs	r3, #100	; 0x64
 80019e6:	4977      	ldr	r1, [pc, #476]	; (8001bc4 <main+0x78c>)
 80019e8:	4877      	ldr	r0, [pc, #476]	; (8001bc8 <main+0x790>)
 80019ea:	f007 fe15 	bl	8009618 <HAL_UART_Transmit>
 80019ee:	e00a      	b.n	8001a06 <main+0x5ce>
		         }
		         else
		         {
		        	 HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "invalid data\r\n"), 100);
 80019f0:	4976      	ldr	r1, [pc, #472]	; (8001bcc <main+0x794>)
 80019f2:	4874      	ldr	r0, [pc, #464]	; (8001bc4 <main+0x78c>)
 80019f4:	f00f f8d4 	bl	8010ba0 <siprintf>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	2364      	movs	r3, #100	; 0x64
 80019fe:	4971      	ldr	r1, [pc, #452]	; (8001bc4 <main+0x78c>)
 8001a00:	4871      	ldr	r0, [pc, #452]	; (8001bc8 <main+0x790>)
 8001a02:	f007 fe09 	bl	8009618 <HAL_UART_Transmit>
		         }
		         HAL_Delay(1000); // Delay for 1 second
 8001a06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a0a:	f001 fbdb 	bl	80031c4 <HAL_Delay>
		         receivedFlag = 0;
 8001a0e:	4b70      	ldr	r3, [pc, #448]	; (8001bd0 <main+0x798>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
		     }

		  command = "lin";
 8001a14:	4b73      	ldr	r3, [pc, #460]	; (8001be4 <main+0x7ac>)
 8001a16:	f8c7 3df4 	str.w	r3, [r7, #3572]	; 0xdf4
		  if (strncmp((char*)rxBuffer, command, strlen(command)) == 0) {
 8001a1a:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 8001a1e:	f7fe fbf7 	bl	8000210 <strlen>
 8001a22:	4603      	mov	r3, r0
 8001a24:	461a      	mov	r2, r3
 8001a26:	f8d7 1df4 	ldr.w	r1, [r7, #3572]	; 0xdf4
 8001a2a:	486b      	ldr	r0, [pc, #428]	; (8001bd8 <main+0x7a0>)
 8001a2c:	f00f f951 	bl	8010cd2 <strncmp>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d14e      	bne.n	8001ad4 <main+0x69c>
		      int step_lin_dist = 0;
 8001a36:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001a3a:	f6a3 532c 	subw	r3, r3, #3372	; 0xd2c
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
		      if (sscanf((char*)rxBuffer + strlen(command) + 1, "%d", &step_lin_dist) == 1) {
 8001a42:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 8001a46:	f7fe fbe3 	bl	8000210 <strlen>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	4a62      	ldr	r2, [pc, #392]	; (8001bd8 <main+0x7a0>)
 8001a50:	4413      	add	r3, r2
 8001a52:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8001a56:	4961      	ldr	r1, [pc, #388]	; (8001bdc <main+0x7a4>)
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f00f f8c1 	bl	8010be0 <siscanf>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d125      	bne.n	8001ab0 <main+0x678>
		          stepLin(step_lin_dist);
 8001a64:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001a68:	f6a3 532c 	subw	r3, r3, #3372	; 0xd2c
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 ff18 	bl	80028a4 <stepLin>
		          HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%d mm %s \n\r", step_lin_dist, command), 100);
 8001a74:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001a78:	f6a3 532c 	subw	r3, r3, #3372	; 0xd2c
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	f8d7 3df4 	ldr.w	r3, [r7, #3572]	; 0xdf4
 8001a82:	4959      	ldr	r1, [pc, #356]	; (8001be8 <main+0x7b0>)
 8001a84:	484f      	ldr	r0, [pc, #316]	; (8001bc4 <main+0x78c>)
 8001a86:	f00f f88b 	bl	8010ba0 <siprintf>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	b29a      	uxth	r2, r3
 8001a8e:	2364      	movs	r3, #100	; 0x64
 8001a90:	494c      	ldr	r1, [pc, #304]	; (8001bc4 <main+0x78c>)
 8001a92:	484d      	ldr	r0, [pc, #308]	; (8001bc8 <main+0x790>)
 8001a94:	f007 fdc0 	bl	8009618 <HAL_UART_Transmit>
		          HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "valid data\r\n"), 100);
 8001a98:	4954      	ldr	r1, [pc, #336]	; (8001bec <main+0x7b4>)
 8001a9a:	484a      	ldr	r0, [pc, #296]	; (8001bc4 <main+0x78c>)
 8001a9c:	f00f f880 	bl	8010ba0 <siprintf>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	2364      	movs	r3, #100	; 0x64
 8001aa6:	4947      	ldr	r1, [pc, #284]	; (8001bc4 <main+0x78c>)
 8001aa8:	4847      	ldr	r0, [pc, #284]	; (8001bc8 <main+0x790>)
 8001aaa:	f007 fdb5 	bl	8009618 <HAL_UART_Transmit>
 8001aae:	e00a      	b.n	8001ac6 <main+0x68e>
		      } else {
		          HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "invalid data\r\n"), 100);
 8001ab0:	4946      	ldr	r1, [pc, #280]	; (8001bcc <main+0x794>)
 8001ab2:	4844      	ldr	r0, [pc, #272]	; (8001bc4 <main+0x78c>)
 8001ab4:	f00f f874 	bl	8010ba0 <siprintf>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	2364      	movs	r3, #100	; 0x64
 8001abe:	4941      	ldr	r1, [pc, #260]	; (8001bc4 <main+0x78c>)
 8001ac0:	4841      	ldr	r0, [pc, #260]	; (8001bc8 <main+0x790>)
 8001ac2:	f007 fda9 	bl	8009618 <HAL_UART_Transmit>
		      }
		      HAL_Delay(1000);
 8001ac6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001aca:	f001 fb7b 	bl	80031c4 <HAL_Delay>
		      receivedFlag = 0;
 8001ace:	4b40      	ldr	r3, [pc, #256]	; (8001bd0 <main+0x798>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
		  }

		  command = "servo";
 8001ad4:	4b46      	ldr	r3, [pc, #280]	; (8001bf0 <main+0x7b8>)
 8001ad6:	f8c7 3df4 	str.w	r3, [r7, #3572]	; 0xdf4
		  if(strncmp((char*)rxBuffer, command,strlen(command)) == 0)
 8001ada:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 8001ade:	f7fe fb97 	bl	8000210 <strlen>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	f8d7 1df4 	ldr.w	r1, [r7, #3572]	; 0xdf4
 8001aea:	483b      	ldr	r0, [pc, #236]	; (8001bd8 <main+0x7a0>)
 8001aec:	f00f f8f1 	bl	8010cd2 <strncmp>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f040 809b 	bne.w	8001c2e <main+0x7f6>
		     {
		         float servo_dist=0;
 8001af8:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001afc:	f5a3 6353 	sub.w	r3, r3, #3376	; 0xd30
 8001b00:	f04f 0200 	mov.w	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
		         if(sscanf((char*)rxBuffer + strlen(command)+1, "%f",&servo_dist) == 1)
 8001b06:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 8001b0a:	f7fe fb81 	bl	8000210 <strlen>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	3301      	adds	r3, #1
 8001b12:	4a31      	ldr	r2, [pc, #196]	; (8001bd8 <main+0x7a0>)
 8001b14:	4413      	add	r3, r2
 8001b16:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8001b1a:	4936      	ldr	r1, [pc, #216]	; (8001bf4 <main+0x7bc>)
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f00f f85f 	bl	8010be0 <siscanf>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d16b      	bne.n	8001c00 <main+0x7c8>
		         {
		            servo_angle(&htim2, TIM_CHANNEL_1, servo_dist);
 8001b28:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001b2c:	f5a3 6353 	sub.w	r3, r3, #3376	; 0xd30
 8001b30:	edd3 7a00 	vldr	s15, [r3]
 8001b34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b38:	ee17 2a90 	vmov	r2, s15
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	482e      	ldr	r0, [pc, #184]	; (8001bf8 <main+0x7c0>)
 8001b40:	f000 ff4a 	bl	80029d8 <servo_angle>
		            servo_dist *=0.8;
 8001b44:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001b48:	f5a3 6353 	sub.w	r3, r3, #3376	; 0xd30
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7fe fd1a 	bl	8000588 <__aeabi_f2d>
 8001b54:	a318      	add	r3, pc, #96	; (adr r3, 8001bb8 <main+0x780>)
 8001b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5a:	f7fe fd6d 	bl	8000638 <__aeabi_dmul>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	4610      	mov	r0, r2
 8001b64:	4619      	mov	r1, r3
 8001b66:	f7ff f85f 	bl	8000c28 <__aeabi_d2f>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001b70:	f5a3 6353 	sub.w	r3, r3, #3376	; 0xd30
 8001b74:	601a      	str	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%.2f servo \n\r",servo_dist), 100);
 8001b76:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001b7a:	f5a3 6353 	sub.w	r3, r3, #3376	; 0xd30
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7fe fd01 	bl	8000588 <__aeabi_f2d>
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	491c      	ldr	r1, [pc, #112]	; (8001bfc <main+0x7c4>)
 8001b8c:	480d      	ldr	r0, [pc, #52]	; (8001bc4 <main+0x78c>)
 8001b8e:	f00f f807 	bl	8010ba0 <siprintf>
 8001b92:	4603      	mov	r3, r0
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	2364      	movs	r3, #100	; 0x64
 8001b98:	490a      	ldr	r1, [pc, #40]	; (8001bc4 <main+0x78c>)
 8001b9a:	480b      	ldr	r0, [pc, #44]	; (8001bc8 <main+0x790>)
 8001b9c:	f007 fd3c 	bl	8009618 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "vaild data\r\n"), 100);
 8001ba0:	4907      	ldr	r1, [pc, #28]	; (8001bc0 <main+0x788>)
 8001ba2:	4808      	ldr	r0, [pc, #32]	; (8001bc4 <main+0x78c>)
 8001ba4:	f00e fffc 	bl	8010ba0 <siprintf>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	2364      	movs	r3, #100	; 0x64
 8001bae:	4905      	ldr	r1, [pc, #20]	; (8001bc4 <main+0x78c>)
 8001bb0:	4805      	ldr	r0, [pc, #20]	; (8001bc8 <main+0x790>)
 8001bb2:	f007 fd31 	bl	8009618 <HAL_UART_Transmit>
 8001bb6:	e02e      	b.n	8001c16 <main+0x7de>
 8001bb8:	9999999a 	.word	0x9999999a
 8001bbc:	3fe99999 	.word	0x3fe99999
 8001bc0:	08015248 	.word	0x08015248
 8001bc4:	200005a0 	.word	0x200005a0
 8001bc8:	2000069c 	.word	0x2000069c
 8001bcc:	08015258 	.word	0x08015258
 8001bd0:	2000058f 	.word	0x2000058f
 8001bd4:	08015268 	.word	0x08015268
 8001bd8:	2000050c 	.word	0x2000050c
 8001bdc:	0801526c 	.word	0x0801526c
 8001be0:	08015218 	.word	0x08015218
 8001be4:	08015270 	.word	0x08015270
 8001be8:	08015274 	.word	0x08015274
 8001bec:	08015280 	.word	0x08015280
 8001bf0:	08015290 	.word	0x08015290
 8001bf4:	08015298 	.word	0x08015298
 8001bf8:	20000604 	.word	0x20000604
 8001bfc:	08015238 	.word	0x08015238
		         }
		         else
		         {
		        	 HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "invalid data\r\n"), 100);
 8001c00:	498d      	ldr	r1, [pc, #564]	; (8001e38 <main+0xa00>)
 8001c02:	488e      	ldr	r0, [pc, #568]	; (8001e3c <main+0xa04>)
 8001c04:	f00e ffcc 	bl	8010ba0 <siprintf>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	2364      	movs	r3, #100	; 0x64
 8001c0e:	498b      	ldr	r1, [pc, #556]	; (8001e3c <main+0xa04>)
 8001c10:	488b      	ldr	r0, [pc, #556]	; (8001e40 <main+0xa08>)
 8001c12:	f007 fd01 	bl	8009618 <HAL_UART_Transmit>
		         }
		         HAL_Delay(2000); // Delay for 1 second
 8001c16:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001c1a:	f001 fad3 	bl	80031c4 <HAL_Delay>

		         servo_angle(&htim2, TIM_CHANNEL_1, 0); // return to servo origin
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2100      	movs	r1, #0
 8001c22:	4888      	ldr	r0, [pc, #544]	; (8001e44 <main+0xa0c>)
 8001c24:	f000 fed8 	bl	80029d8 <servo_angle>

		         receivedFlag = 0;
 8001c28:	4b87      	ldr	r3, [pc, #540]	; (8001e48 <main+0xa10>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	701a      	strb	r2, [r3, #0]
		     }

		  command = "sensor";
 8001c2e:	4b87      	ldr	r3, [pc, #540]	; (8001e4c <main+0xa14>)
 8001c30:	f8c7 3df4 	str.w	r3, [r7, #3572]	; 0xdf4
		  if (strncmp((char*)rxBuffer, command,strlen(command)) == 0) {
 8001c34:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 8001c38:	f7fe faea 	bl	8000210 <strlen>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	f8d7 1df4 	ldr.w	r1, [r7, #3572]	; 0xdf4
 8001c44:	4882      	ldr	r0, [pc, #520]	; (8001e50 <main+0xa18>)
 8001c46:	f00f f844 	bl	8010cd2 <strncmp>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	f040 81de 	bne.w	800200e <main+0xbd6>
		      HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "sensor test\r\n"), 100);
 8001c52:	4980      	ldr	r1, [pc, #512]	; (8001e54 <main+0xa1c>)
 8001c54:	4879      	ldr	r0, [pc, #484]	; (8001e3c <main+0xa04>)
 8001c56:	f00e ffa3 	bl	8010ba0 <siprintf>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	b29a      	uxth	r2, r3
 8001c5e:	2364      	movs	r3, #100	; 0x64
 8001c60:	4976      	ldr	r1, [pc, #472]	; (8001e3c <main+0xa04>)
 8001c62:	4877      	ldr	r0, [pc, #476]	; (8001e40 <main+0xa08>)
 8001c64:	f007 fcd8 	bl	8009618 <HAL_UART_Transmit>

		      ///////////////////////////////////////////////////////
		      ////////////////////Logging Start//////////////////////
		      ///////////////////////////////////////////////////////
		      start_time = HAL_GetTick(); // ?? ???? 
 8001c68:	f001 faa0 	bl	80031ac <HAL_GetTick>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	4a7a      	ldr	r2, [pc, #488]	; (8001e58 <main+0xa20>)
 8001c70:	6013      	str	r3, [r2, #0]

		      int distance[NUM_SENSOR][WINDOW_SIZE] = {{0}};
 8001c72:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001c76:	f6a3 53f8 	subw	r3, r3, #3576	; 0xdf8
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	23a0      	movs	r3, #160	; 0xa0
 8001c7e:	461a      	mov	r2, r3
 8001c80:	2100      	movs	r1, #0
 8001c82:	f00e f905 	bl	800fe90 <memset>
		      int filtered_distance[NUM_SENSOR] = {0};
 8001c86:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001c8a:	f6a3 6338 	subw	r3, r3, #3640	; 0xe38
 8001c8e:	4618      	mov	r0, r3
 8001c90:	2320      	movs	r3, #32
 8001c92:	461a      	mov	r2, r3
 8001c94:	2100      	movs	r1, #0
 8001c96:	f00e f8fb 	bl	800fe90 <memset>
		      int current_index[NUM_SENSOR] = {0};
 8001c9a:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001c9e:	f6a3 6318 	subw	r3, r3, #3608	; 0xe18
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	2320      	movs	r3, #32
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	2100      	movs	r1, #0
 8001caa:	f00e f8f1 	bl	800fe90 <memset>

		      do {
		          /// Read the VL53l0x data ///
		          for (int i = 0; i < NUM_SENSOR; i++) {
 8001cae:	2300      	movs	r3, #0
 8001cb0:	f8c7 3e28 	str.w	r3, [r7, #3624]	; 0xe28
 8001cb4:	e138      	b.n	8001f28 <main+0xaf0>
		              uint8_t q = i / 8;
 8001cb6:	f8d7 3e28 	ldr.w	r3, [r7, #3624]	; 0xe28
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	da00      	bge.n	8001cc0 <main+0x888>
 8001cbe:	3307      	adds	r3, #7
 8001cc0:	10db      	asrs	r3, r3, #3
 8001cc2:	f887 3de3 	strb.w	r3, [r7, #3555]	; 0xde3
		              uint8_t r = i % 8;
 8001cc6:	f8d7 3e28 	ldr.w	r3, [r7, #3624]	; 0xe28
 8001cca:	425a      	negs	r2, r3
 8001ccc:	f003 0307 	and.w	r3, r3, #7
 8001cd0:	f002 0207 	and.w	r2, r2, #7
 8001cd4:	bf58      	it	pl
 8001cd6:	4253      	negpl	r3, r2
 8001cd8:	f887 3de2 	strb.w	r3, [r7, #3554]	; 0xde2
		              for (int j = 0; j < sizeof(tca_addr); j++) {
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f8c7 3e24 	str.w	r3, [r7, #3620]	; 0xe24
 8001ce2:	e028      	b.n	8001d36 <main+0x8fe>
		                  uint8_t *channel = (j == q) ? &tca_ch[r] : &tca_ch_reset;
 8001ce4:	f897 3de3 	ldrb.w	r3, [r7, #3555]	; 0xde3
 8001ce8:	f8d7 2e24 	ldr.w	r2, [r7, #3620]	; 0xe24
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d105      	bne.n	8001cfc <main+0x8c4>
 8001cf0:	f897 3de2 	ldrb.w	r3, [r7, #3554]	; 0xde2
 8001cf4:	f507 7292 	add.w	r2, r7, #292	; 0x124
 8001cf8:	4413      	add	r3, r2
 8001cfa:	e001      	b.n	8001d00 <main+0x8c8>
 8001cfc:	f207 1323 	addw	r3, r7, #291	; 0x123
 8001d00:	f8c7 3dd4 	str.w	r3, [r7, #3540]	; 0xdd4
		                  HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, channel, 1, 1000);
 8001d04:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001d08:	f6a3 5218 	subw	r2, r3, #3352	; 0xd18
 8001d0c:	f8d7 3e24 	ldr.w	r3, [r7, #3620]	; 0xe24
 8001d10:	4413      	add	r3, r2
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	b299      	uxth	r1, r3
 8001d1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	2301      	movs	r3, #1
 8001d22:	f8d7 2dd4 	ldr.w	r2, [r7, #3540]	; 0xdd4
 8001d26:	484d      	ldr	r0, [pc, #308]	; (8001e5c <main+0xa24>)
 8001d28:	f002 f946 	bl	8003fb8 <HAL_I2C_Master_Transmit>
		              for (int j = 0; j < sizeof(tca_addr); j++) {
 8001d2c:	f8d7 3e24 	ldr.w	r3, [r7, #3620]	; 0xe24
 8001d30:	3301      	adds	r3, #1
 8001d32:	f8c7 3e24 	str.w	r3, [r7, #3620]	; 0xe24
 8001d36:	f8d7 3e24 	ldr.w	r3, [r7, #3620]	; 0xe24
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0d2      	beq.n	8001ce4 <main+0x8ac>
		              }
		              Dev = &vl53l0x_s[i];
 8001d3e:	f507 7296 	add.w	r2, r7, #300	; 0x12c
 8001d42:	f8d7 3e28 	ldr.w	r3, [r7, #3624]	; 0xe28
 8001d46:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001d4a:	fb01 f303 	mul.w	r3, r1, r3
 8001d4e:	4413      	add	r3, r2
 8001d50:	f8c7 3ddc 	str.w	r3, [r7, #3548]	; 0xddc
		              VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500us
 8001d54:	4942      	ldr	r1, [pc, #264]	; (8001e60 <main+0xa28>)
 8001d56:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 8001d5a:	f00a fcf0 	bl	800c73e <VL53L0X_PerformContinuousRangingMeasurement>

		              if (RangingData.RangeStatus == 0) {
 8001d5e:	4b40      	ldr	r3, [pc, #256]	; (8001e60 <main+0xa28>)
 8001d60:	7e1b      	ldrb	r3, [r3, #24]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d131      	bne.n	8001dca <main+0x992>
		                  distance[i][current_index[i]] = RangingData.RangeMilliMeter;
 8001d66:	4b3e      	ldr	r3, [pc, #248]	; (8001e60 <main+0xa28>)
 8001d68:	8919      	ldrh	r1, [r3, #8]
 8001d6a:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001d6e:	f6a3 6318 	subw	r3, r3, #3608	; 0xe18
 8001d72:	f8d7 2e28 	ldr.w	r2, [r7, #3624]	; 0xe28
 8001d76:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001d7a:	460c      	mov	r4, r1
 8001d7c:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001d80:	f6a3 51f8 	subw	r1, r3, #3576	; 0xdf8
 8001d84:	f8d7 2e28 	ldr.w	r2, [r7, #3624]	; 0xe28
 8001d88:	4613      	mov	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	4413      	add	r3, r2
 8001d8e:	4403      	add	r3, r0
 8001d90:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
		                  current_index[i] = (current_index[i] + 1) % WINDOW_SIZE;
 8001d94:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001d98:	f6a3 6318 	subw	r3, r3, #3608	; 0xe18
 8001d9c:	f8d7 2e28 	ldr.w	r2, [r7, #3624]	; 0xe28
 8001da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001da4:	1c59      	adds	r1, r3, #1
 8001da6:	4b2f      	ldr	r3, [pc, #188]	; (8001e64 <main+0xa2c>)
 8001da8:	fb83 2301 	smull	r2, r3, r3, r1
 8001dac:	105a      	asrs	r2, r3, #1
 8001dae:	17cb      	asrs	r3, r1, #31
 8001db0:	1ad2      	subs	r2, r2, r3
 8001db2:	4613      	mov	r3, r2
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	4413      	add	r3, r2
 8001db8:	1aca      	subs	r2, r1, r3
 8001dba:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001dbe:	f6a3 6318 	subw	r3, r3, #3608	; 0xe18
 8001dc2:	f8d7 1e28 	ldr.w	r1, [r7, #3624]	; 0xe28
 8001dc6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		              }

		              // Apply the filter every time new data comes in
		              int temp[WINDOW_SIZE];
		              for (int j = 0; j < WINDOW_SIZE; j++) {
 8001dca:	2300      	movs	r3, #0
 8001dcc:	f8c7 3e20 	str.w	r3, [r7, #3616]	; 0xe20
 8001dd0:	e01a      	b.n	8001e08 <main+0x9d0>
		                  temp[j] = distance[i][j];
 8001dd2:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001dd6:	f6a3 51f8 	subw	r1, r3, #3576	; 0xdf8
 8001dda:	f8d7 2e28 	ldr.w	r2, [r7, #3624]	; 0xe28
 8001dde:	4613      	mov	r3, r2
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4413      	add	r3, r2
 8001de4:	f8d7 2e20 	ldr.w	r2, [r7, #3616]	; 0xe20
 8001de8:	4413      	add	r3, r2
 8001dea:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001dee:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001df2:	f6a3 5344 	subw	r3, r3, #3396	; 0xd44
 8001df6:	f8d7 2e20 	ldr.w	r2, [r7, #3616]	; 0xe20
 8001dfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		              for (int j = 0; j < WINDOW_SIZE; j++) {
 8001dfe:	f8d7 3e20 	ldr.w	r3, [r7, #3616]	; 0xe20
 8001e02:	3301      	adds	r3, #1
 8001e04:	f8c7 3e20 	str.w	r3, [r7, #3616]	; 0xe20
 8001e08:	f8d7 3e20 	ldr.w	r3, [r7, #3616]	; 0xe20
 8001e0c:	2b04      	cmp	r3, #4
 8001e0e:	dde0      	ble.n	8001dd2 <main+0x99a>
		              }

		              // Insertion sort
		              for (int j = 1; j < WINDOW_SIZE; j++) {
 8001e10:	2301      	movs	r3, #1
 8001e12:	f8c7 3e1c 	str.w	r3, [r7, #3612]	; 0xe1c
 8001e16:	e05d      	b.n	8001ed4 <main+0xa9c>
		                  int key = temp[j];
 8001e18:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001e1c:	f6a3 5344 	subw	r3, r3, #3396	; 0xd44
 8001e20:	f8d7 2e1c 	ldr.w	r2, [r7, #3612]	; 0xe1c
 8001e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e28:	f8c7 3dd8 	str.w	r3, [r7, #3544]	; 0xdd8
		                  int k = j - 1;
 8001e2c:	f8d7 3e1c 	ldr.w	r3, [r7, #3612]	; 0xe1c
 8001e30:	3b01      	subs	r3, #1
 8001e32:	f8c7 3e18 	str.w	r3, [r7, #3608]	; 0xe18

		                  while (k >= 0 && temp[k] > key) {
 8001e36:	e02d      	b.n	8001e94 <main+0xa5c>
 8001e38:	08015258 	.word	0x08015258
 8001e3c:	200005a0 	.word	0x200005a0
 8001e40:	2000069c 	.word	0x2000069c
 8001e44:	20000604 	.word	0x20000604
 8001e48:	2000058f 	.word	0x2000058f
 8001e4c:	0801529c 	.word	0x0801529c
 8001e50:	2000050c 	.word	0x2000050c
 8001e54:	080152a4 	.word	0x080152a4
 8001e58:	20000594 	.word	0x20000594
 8001e5c:	200004b8 	.word	0x200004b8
 8001e60:	200005e0 	.word	0x200005e0
 8001e64:	66666667 	.word	0x66666667
		                      temp[k + 1] = temp[k];
 8001e68:	f8d7 3e18 	ldr.w	r3, [r7, #3608]	; 0xe18
 8001e6c:	1c5a      	adds	r2, r3, #1
 8001e6e:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001e72:	f6a3 5344 	subw	r3, r3, #3396	; 0xd44
 8001e76:	f8d7 1e18 	ldr.w	r1, [r7, #3608]	; 0xe18
 8001e7a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001e7e:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001e82:	f6a3 5344 	subw	r3, r3, #3396	; 0xd44
 8001e86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		                      k = k - 1;
 8001e8a:	f8d7 3e18 	ldr.w	r3, [r7, #3608]	; 0xe18
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	f8c7 3e18 	str.w	r3, [r7, #3608]	; 0xe18
		                  while (k >= 0 && temp[k] > key) {
 8001e94:	f8d7 3e18 	ldr.w	r3, [r7, #3608]	; 0xe18
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	db0b      	blt.n	8001eb4 <main+0xa7c>
 8001e9c:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001ea0:	f6a3 5344 	subw	r3, r3, #3396	; 0xd44
 8001ea4:	f8d7 2e18 	ldr.w	r2, [r7, #3608]	; 0xe18
 8001ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eac:	f8d7 2dd8 	ldr.w	r2, [r7, #3544]	; 0xdd8
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	dbd9      	blt.n	8001e68 <main+0xa30>
		                  }
		                  temp[k + 1] = key;
 8001eb4:	f8d7 3e18 	ldr.w	r3, [r7, #3608]	; 0xe18
 8001eb8:	1c5a      	adds	r2, r3, #1
 8001eba:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001ebe:	f6a3 5344 	subw	r3, r3, #3396	; 0xd44
 8001ec2:	f8d7 1dd8 	ldr.w	r1, [r7, #3544]	; 0xdd8
 8001ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		              for (int j = 1; j < WINDOW_SIZE; j++) {
 8001eca:	f8d7 3e1c 	ldr.w	r3, [r7, #3612]	; 0xe1c
 8001ece:	3301      	adds	r3, #1
 8001ed0:	f8c7 3e1c 	str.w	r3, [r7, #3612]	; 0xe1c
 8001ed4:	f8d7 3e1c 	ldr.w	r3, [r7, #3612]	; 0xe1c
 8001ed8:	2b04      	cmp	r3, #4
 8001eda:	dd9d      	ble.n	8001e18 <main+0x9e0>
		              }

		              filtered_distance[i] = temp[WINDOW_SIZE / 2];
 8001edc:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001ee0:	f6a3 5344 	subw	r3, r3, #3396	; 0xd44
 8001ee4:	6899      	ldr	r1, [r3, #8]
 8001ee6:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001eea:	f6a3 6338 	subw	r3, r3, #3640	; 0xe38
 8001eee:	f8d7 2e28 	ldr.w	r2, [r7, #3624]	; 0xe28
 8001ef2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		              // Print the filtered data to the serial port
		              HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%d ", filtered_distance[i]), 100);
 8001ef6:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8001efa:	f6a3 6338 	subw	r3, r3, #3640	; 0xe38
 8001efe:	f8d7 2e28 	ldr.w	r2, [r7, #3624]	; 0xe28
 8001f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f06:	461a      	mov	r2, r3
 8001f08:	49d0      	ldr	r1, [pc, #832]	; (800224c <main+0xe14>)
 8001f0a:	48d1      	ldr	r0, [pc, #836]	; (8002250 <main+0xe18>)
 8001f0c:	f00e fe48 	bl	8010ba0 <siprintf>
 8001f10:	4603      	mov	r3, r0
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	2364      	movs	r3, #100	; 0x64
 8001f16:	49ce      	ldr	r1, [pc, #824]	; (8002250 <main+0xe18>)
 8001f18:	48ce      	ldr	r0, [pc, #824]	; (8002254 <main+0xe1c>)
 8001f1a:	f007 fb7d 	bl	8009618 <HAL_UART_Transmit>
		          for (int i = 0; i < NUM_SENSOR; i++) {
 8001f1e:	f8d7 3e28 	ldr.w	r3, [r7, #3624]	; 0xe28
 8001f22:	3301      	adds	r3, #1
 8001f24:	f8c7 3e28 	str.w	r3, [r7, #3624]	; 0xe28
 8001f28:	f8d7 3e28 	ldr.w	r3, [r7, #3624]	; 0xe28
 8001f2c:	2b07      	cmp	r3, #7
 8001f2e:	f77f aec2 	ble.w	8001cb6 <main+0x87e>
		          }
		          /// End of Reading and Filtering Vl53l0x data ///

				  /// Read the raw data from HX711 ///
				  rawData = Read_HX711();
 8001f32:	f7ff f945 	bl	80011c0 <Read_HX711>
 8001f36:	f8c7 0df0 	str.w	r0, [r7, #3568]	; 0xdf0
				  float loadcell_slope = -1/1600.00f; // Convert the raw data to weight (replace the calibration factor with your own)
 8001f3a:	4bc7      	ldr	r3, [pc, #796]	; (8002258 <main+0xe20>)
 8001f3c:	f607 52ec 	addw	r2, r7, #3564	; 0xdec
 8001f40:	6013      	str	r3, [r2, #0]
				  float loadcell_bias = 10002;
 8001f42:	4bc6      	ldr	r3, [pc, #792]	; (800225c <main+0xe24>)
 8001f44:	f607 52e8 	addw	r2, r7, #3560	; 0xde8
 8001f48:	6013      	str	r3, [r2, #0]
				  UART_SendWeight_g(rawData,loadcell_slope,loadcell_bias); // Send the weight data over UART
 8001f4a:	f8d7 3df0 	ldr.w	r3, [r7, #3568]	; 0xdf0
 8001f4e:	ee07 3a90 	vmov	s15, r3
 8001f52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f56:	f607 53e8 	addw	r3, r7, #3560	; 0xde8
 8001f5a:	ed93 1a00 	vldr	s2, [r3]
 8001f5e:	f607 53ec 	addw	r3, r7, #3564	; 0xdec
 8001f62:	edd3 0a00 	vldr	s1, [r3]
 8001f66:	eeb0 0a67 	vmov.f32	s0, s15
 8001f6a:	f7ff f977 	bl	800125c <UART_SendWeight_g>
				  /// End of Reading HX711 data ///

				  /// Read the raw data from AMT103 ///
				  float encoderAngle = encoderCount/4096.0*360.0;
 8001f6e:	4bbc      	ldr	r3, [pc, #752]	; (8002260 <main+0xe28>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7fe faf6 	bl	8000564 <__aeabi_i2d>
 8001f78:	f04f 0200 	mov.w	r2, #0
 8001f7c:	4bb9      	ldr	r3, [pc, #740]	; (8002264 <main+0xe2c>)
 8001f7e:	f7fe fc85 	bl	800088c <__aeabi_ddiv>
 8001f82:	4602      	mov	r2, r0
 8001f84:	460b      	mov	r3, r1
 8001f86:	4610      	mov	r0, r2
 8001f88:	4619      	mov	r1, r3
 8001f8a:	f04f 0200 	mov.w	r2, #0
 8001f8e:	4bb6      	ldr	r3, [pc, #728]	; (8002268 <main+0xe30>)
 8001f90:	f7fe fb52 	bl	8000638 <__aeabi_dmul>
 8001f94:	4602      	mov	r2, r0
 8001f96:	460b      	mov	r3, r1
 8001f98:	4610      	mov	r0, r2
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f7fe fe44 	bl	8000c28 <__aeabi_d2f>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	f607 52e4 	addw	r2, r7, #3556	; 0xde4
 8001fa6:	6013      	str	r3, [r2, #0]
				  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, " %.2f ",encoderAngle), 100);
 8001fa8:	f607 53e4 	addw	r3, r7, #3556	; 0xde4
 8001fac:	6818      	ldr	r0, [r3, #0]
 8001fae:	f7fe faeb 	bl	8000588 <__aeabi_f2d>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	49ad      	ldr	r1, [pc, #692]	; (800226c <main+0xe34>)
 8001fb8:	48a5      	ldr	r0, [pc, #660]	; (8002250 <main+0xe18>)
 8001fba:	f00e fdf1 	bl	8010ba0 <siprintf>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	2364      	movs	r3, #100	; 0x64
 8001fc4:	49a2      	ldr	r1, [pc, #648]	; (8002250 <main+0xe18>)
 8001fc6:	48a3      	ldr	r0, [pc, #652]	; (8002254 <main+0xe1c>)
 8001fc8:	f007 fb26 	bl	8009618 <HAL_UART_Transmit>
				  /// End of Reading AMT103 data ///

		          // Rest of the code...

		          end_time = HAL_GetTick(); //  ???? 
 8001fcc:	f001 f8ee 	bl	80031ac <HAL_GetTick>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	4aa7      	ldr	r2, [pc, #668]	; (8002270 <main+0xe38>)
 8001fd4:	6013      	str	r3, [r2, #0]
		          time_diff = end_time - start_time; // ????  
 8001fd6:	4ba6      	ldr	r3, [pc, #664]	; (8002270 <main+0xe38>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	4ba6      	ldr	r3, [pc, #664]	; (8002274 <main+0xe3c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	4aa5      	ldr	r2, [pc, #660]	; (8002278 <main+0xe40>)
 8001fe2:	6013      	str	r3, [r2, #0]

		          HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "\n"), 100);
 8001fe4:	49a5      	ldr	r1, [pc, #660]	; (800227c <main+0xe44>)
 8001fe6:	489a      	ldr	r0, [pc, #616]	; (8002250 <main+0xe18>)
 8001fe8:	f00e fdda 	bl	8010ba0 <siprintf>
 8001fec:	4603      	mov	r3, r0
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	2364      	movs	r3, #100	; 0x64
 8001ff2:	4997      	ldr	r1, [pc, #604]	; (8002250 <main+0xe18>)
 8001ff4:	4897      	ldr	r0, [pc, #604]	; (8002254 <main+0xe1c>)
 8001ff6:	f007 fb0f 	bl	8009618 <HAL_UART_Transmit>

		      } while (time_diff < 50000);
 8001ffa:	4b9f      	ldr	r3, [pc, #636]	; (8002278 <main+0xe40>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002002:	4293      	cmp	r3, r2
 8002004:	f67f ae53 	bls.w	8001cae <main+0x876>

		      receivedFlag = 0;
 8002008:	4b9d      	ldr	r3, [pc, #628]	; (8002280 <main+0xe48>)
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]
		  }

		  command = "auto";
 800200e:	4b9d      	ldr	r3, [pc, #628]	; (8002284 <main+0xe4c>)
 8002010:	f8c7 3df4 	str.w	r3, [r7, #3572]	; 0xdf4
		  if(strncmp((char*)rxBuffer, command,strlen(command)) == 0)
 8002014:	f8d7 0df4 	ldr.w	r0, [r7, #3572]	; 0xdf4
 8002018:	f7fe f8fa 	bl	8000210 <strlen>
 800201c:	4603      	mov	r3, r0
 800201e:	461a      	mov	r2, r3
 8002020:	f8d7 1df4 	ldr.w	r1, [r7, #3572]	; 0xdf4
 8002024:	4898      	ldr	r0, [pc, #608]	; (8002288 <main+0xe50>)
 8002026:	f00e fe54 	bl	8010cd2 <strncmp>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	f040 8266 	bne.w	80024fe <main+0x10c6>
		     {
	        	 HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "autoMode\r\n"), 100);
 8002032:	4996      	ldr	r1, [pc, #600]	; (800228c <main+0xe54>)
 8002034:	4886      	ldr	r0, [pc, #536]	; (8002250 <main+0xe18>)
 8002036:	f00e fdb3 	bl	8010ba0 <siprintf>
 800203a:	4603      	mov	r3, r0
 800203c:	b29a      	uxth	r2, r3
 800203e:	2364      	movs	r3, #100	; 0x64
 8002040:	4983      	ldr	r1, [pc, #524]	; (8002250 <main+0xe18>)
 8002042:	4884      	ldr	r0, [pc, #528]	; (8002254 <main+0xe1c>)
 8002044:	f007 fae8 	bl	8009618 <HAL_UART_Transmit>
//		             stepRev(0); // fix the position
//
//		             stepLin(10); // moving horizontal
//		             stepLin(-10); //

	        	 for( int lin = 0; lin < 80;lin ++){
 8002048:	2300      	movs	r3, #0
 800204a:	f8c7 3e14 	str.w	r3, [r7, #3604]	; 0xe14
 800204e:	e24e      	b.n	80024ee <main+0x10b6>
	        		 stepLin(2); // moving horizontal
 8002050:	2002      	movs	r0, #2
 8002052:	f000 fc27 	bl	80028a4 <stepLin>
					 for(int rev = 0; rev<1; rev++){
 8002056:	2300      	movs	r3, #0
 8002058:	f8c7 3e10 	str.w	r3, [r7, #3600]	; 0xe10
 800205c:	e23d      	b.n	80024da <main+0x10a2>
						 //stepRev(9); // revolution
						 for(int r = 1;r<11;r++){
 800205e:	2301      	movs	r3, #1
 8002060:	f8c7 3e0c 	str.w	r3, [r7, #3596]	; 0xe0c
 8002064:	e22f      	b.n	80024c6 <main+0x108e>

							 servo_angle(&htim2, TIM_CHANNEL_1, r); // poking
 8002066:	f8d7 2e0c 	ldr.w	r2, [r7, #3596]	; 0xe0c
 800206a:	2100      	movs	r1, #0
 800206c:	4888      	ldr	r0, [pc, #544]	; (8002290 <main+0xe58>)
 800206e:	f000 fcb3 	bl	80029d8 <servo_angle>
							 HAL_Delay(500);
 8002072:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002076:	f001 f8a5 	bl	80031c4 <HAL_Delay>

							 ///////////////////////////////////////////////////////
							 ////////////////////Logging Start//////////////////////
							 ///////////////////////////////////////////////////////
							 start_time = HAL_GetTick(); // ?? ????? 
 800207a:	f001 f897 	bl	80031ac <HAL_GetTick>
 800207e:	4603      	mov	r3, r0
 8002080:	4a7c      	ldr	r2, [pc, #496]	; (8002274 <main+0xe3c>)
 8002082:	6013      	str	r3, [r2, #0]

							int distance[NUM_SENSOR][WINDOW_SIZE] = {{0}};
 8002084:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8002088:	f6a3 53f8 	subw	r3, r3, #3576	; 0xdf8
 800208c:	4618      	mov	r0, r3
 800208e:	23a0      	movs	r3, #160	; 0xa0
 8002090:	461a      	mov	r2, r3
 8002092:	2100      	movs	r1, #0
 8002094:	f00d fefc 	bl	800fe90 <memset>
							int filtered_distance[NUM_SENSOR] = {0};
 8002098:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 800209c:	f6a3 6338 	subw	r3, r3, #3640	; 0xe38
 80020a0:	4618      	mov	r0, r3
 80020a2:	2320      	movs	r3, #32
 80020a4:	461a      	mov	r2, r3
 80020a6:	2100      	movs	r1, #0
 80020a8:	f00d fef2 	bl	800fe90 <memset>
							int current_index[NUM_SENSOR] = {0};
 80020ac:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80020b0:	f6a3 6318 	subw	r3, r3, #3608	; 0xe18
 80020b4:	4618      	mov	r0, r3
 80020b6:	2320      	movs	r3, #32
 80020b8:	461a      	mov	r2, r3
 80020ba:	2100      	movs	r1, #0
 80020bc:	f00d fee8 	bl	800fe90 <memset>

							 do{
							        for (int i = 0; i < NUM_SENSOR; i++) {
 80020c0:	2300      	movs	r3, #0
 80020c2:	f8c7 3e08 	str.w	r3, [r7, #3592]	; 0xe08
 80020c6:	e14b      	b.n	8002360 <main+0xf28>
									  uint8_t q = i / 8;
 80020c8:	f8d7 3e08 	ldr.w	r3, [r7, #3592]	; 0xe08
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	da00      	bge.n	80020d2 <main+0xc9a>
 80020d0:	3307      	adds	r3, #7
 80020d2:	10db      	asrs	r3, r3, #3
 80020d4:	f887 3dc7 	strb.w	r3, [r7, #3527]	; 0xdc7
									  uint8_t r = i % 8;
 80020d8:	f8d7 3e08 	ldr.w	r3, [r7, #3592]	; 0xe08
 80020dc:	425a      	negs	r2, r3
 80020de:	f003 0307 	and.w	r3, r3, #7
 80020e2:	f002 0207 	and.w	r2, r2, #7
 80020e6:	bf58      	it	pl
 80020e8:	4253      	negpl	r3, r2
 80020ea:	f887 3dc6 	strb.w	r3, [r7, #3526]	; 0xdc6
									  for (int j = 0; j < sizeof(tca_addr); j++) {
 80020ee:	2300      	movs	r3, #0
 80020f0:	f8c7 3e04 	str.w	r3, [r7, #3588]	; 0xe04
 80020f4:	e028      	b.n	8002148 <main+0xd10>
										  uint8_t *channel = (j == q) ? &tca_ch[r] : &tca_ch_reset;
 80020f6:	f897 3dc7 	ldrb.w	r3, [r7, #3527]	; 0xdc7
 80020fa:	f8d7 2e04 	ldr.w	r2, [r7, #3588]	; 0xe04
 80020fe:	429a      	cmp	r2, r3
 8002100:	d105      	bne.n	800210e <main+0xcd6>
 8002102:	f897 3dc6 	ldrb.w	r3, [r7, #3526]	; 0xdc6
 8002106:	f507 7292 	add.w	r2, r7, #292	; 0x124
 800210a:	4413      	add	r3, r2
 800210c:	e001      	b.n	8002112 <main+0xcda>
 800210e:	f207 1323 	addw	r3, r7, #291	; 0x123
 8002112:	f8c7 3dbc 	str.w	r3, [r7, #3516]	; 0xdbc
										  HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, channel, 1, 1000);
 8002116:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 800211a:	f6a3 5218 	subw	r2, r3, #3352	; 0xd18
 800211e:	f8d7 3e04 	ldr.w	r3, [r7, #3588]	; 0xe04
 8002122:	4413      	add	r3, r2
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	b29b      	uxth	r3, r3
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	b299      	uxth	r1, r3
 800212c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	2301      	movs	r3, #1
 8002134:	f8d7 2dbc 	ldr.w	r2, [r7, #3516]	; 0xdbc
 8002138:	4856      	ldr	r0, [pc, #344]	; (8002294 <main+0xe5c>)
 800213a:	f001 ff3d 	bl	8003fb8 <HAL_I2C_Master_Transmit>
									  for (int j = 0; j < sizeof(tca_addr); j++) {
 800213e:	f8d7 3e04 	ldr.w	r3, [r7, #3588]	; 0xe04
 8002142:	3301      	adds	r3, #1
 8002144:	f8c7 3e04 	str.w	r3, [r7, #3588]	; 0xe04
 8002148:	f8d7 3e04 	ldr.w	r3, [r7, #3588]	; 0xe04
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0d2      	beq.n	80020f6 <main+0xcbe>
									  }
									  Dev = &vl53l0x_s[i];
 8002150:	f507 7296 	add.w	r2, r7, #300	; 0x12c
 8002154:	f8d7 3e08 	ldr.w	r3, [r7, #3592]	; 0xe08
 8002158:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800215c:	fb01 f303 	mul.w	r3, r1, r3
 8002160:	4413      	add	r3, r2
 8002162:	f8c7 3ddc 	str.w	r3, [r7, #3548]	; 0xddc
									  VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500us
 8002166:	494c      	ldr	r1, [pc, #304]	; (8002298 <main+0xe60>)
 8002168:	f8d7 0ddc 	ldr.w	r0, [r7, #3548]	; 0xddc
 800216c:	f00a fae7 	bl	800c73e <VL53L0X_PerformContinuousRangingMeasurement>

									  if (RangingData.RangeStatus == 0) {
 8002170:	4b49      	ldr	r3, [pc, #292]	; (8002298 <main+0xe60>)
 8002172:	7e1b      	ldrb	r3, [r3, #24]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d131      	bne.n	80021dc <main+0xda4>
										  distance[i][current_index[i]] = RangingData.RangeMilliMeter;
 8002178:	4b47      	ldr	r3, [pc, #284]	; (8002298 <main+0xe60>)
 800217a:	8919      	ldrh	r1, [r3, #8]
 800217c:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8002180:	f6a3 6318 	subw	r3, r3, #3608	; 0xe18
 8002184:	f8d7 2e08 	ldr.w	r2, [r7, #3592]	; 0xe08
 8002188:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800218c:	460c      	mov	r4, r1
 800218e:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8002192:	f6a3 51f8 	subw	r1, r3, #3576	; 0xdf8
 8002196:	f8d7 2e08 	ldr.w	r2, [r7, #3592]	; 0xe08
 800219a:	4613      	mov	r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4413      	add	r3, r2
 80021a0:	4403      	add	r3, r0
 80021a2:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
										  current_index[i] = (current_index[i] + 1) % WINDOW_SIZE;
 80021a6:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80021aa:	f6a3 6318 	subw	r3, r3, #3608	; 0xe18
 80021ae:	f8d7 2e08 	ldr.w	r2, [r7, #3592]	; 0xe08
 80021b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021b6:	1c59      	adds	r1, r3, #1
 80021b8:	4b38      	ldr	r3, [pc, #224]	; (800229c <main+0xe64>)
 80021ba:	fb83 2301 	smull	r2, r3, r3, r1
 80021be:	105a      	asrs	r2, r3, #1
 80021c0:	17cb      	asrs	r3, r1, #31
 80021c2:	1ad2      	subs	r2, r2, r3
 80021c4:	4613      	mov	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	1aca      	subs	r2, r1, r3
 80021cc:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80021d0:	f6a3 6318 	subw	r3, r3, #3608	; 0xe18
 80021d4:	f8d7 1e08 	ldr.w	r1, [r7, #3592]	; 0xe08
 80021d8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
									  }

									  // Apply the filter every time new data comes in
									  int temp[WINDOW_SIZE];
									  for (int j = 0; j < WINDOW_SIZE; j++) {
 80021dc:	2300      	movs	r3, #0
 80021de:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
 80021e2:	e01a      	b.n	800221a <main+0xde2>
										  temp[j] = distance[i][j];
 80021e4:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80021e8:	f6a3 51f8 	subw	r1, r3, #3576	; 0xdf8
 80021ec:	f8d7 2e08 	ldr.w	r2, [r7, #3592]	; 0xe08
 80021f0:	4613      	mov	r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	f8d7 2e00 	ldr.w	r2, [r7, #3584]	; 0xe00
 80021fa:	4413      	add	r3, r2
 80021fc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8002200:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8002204:	f6a3 5358 	subw	r3, r3, #3416	; 0xd58
 8002208:	f8d7 2e00 	ldr.w	r2, [r7, #3584]	; 0xe00
 800220c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
									  for (int j = 0; j < WINDOW_SIZE; j++) {
 8002210:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 8002214:	3301      	adds	r3, #1
 8002216:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
 800221a:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 800221e:	2b04      	cmp	r3, #4
 8002220:	dde0      	ble.n	80021e4 <main+0xdac>
									  }

									  // Insertion sort
									  for (int j = 1; j < WINDOW_SIZE; j++) {
 8002222:	2301      	movs	r3, #1
 8002224:	f8c7 3dfc 	str.w	r3, [r7, #3580]	; 0xdfc
 8002228:	e070      	b.n	800230c <main+0xed4>
										  int key = temp[j];
 800222a:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 800222e:	f6a3 5358 	subw	r3, r3, #3416	; 0xd58
 8002232:	f8d7 2dfc 	ldr.w	r2, [r7, #3580]	; 0xdfc
 8002236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800223a:	f8c7 3dc0 	str.w	r3, [r7, #3520]	; 0xdc0
										  int k = j - 1;
 800223e:	f8d7 3dfc 	ldr.w	r3, [r7, #3580]	; 0xdfc
 8002242:	3b01      	subs	r3, #1
 8002244:	f8c7 3df8 	str.w	r3, [r7, #3576]	; 0xdf8

										  while (k >= 0 && temp[k] > key) {
 8002248:	e040      	b.n	80022cc <main+0xe94>
 800224a:	bf00      	nop
 800224c:	080152b4 	.word	0x080152b4
 8002250:	200005a0 	.word	0x200005a0
 8002254:	2000069c 	.word	0x2000069c
 8002258:	ba23d70a 	.word	0xba23d70a
 800225c:	461c4800 	.word	0x461c4800
 8002260:	200005fc 	.word	0x200005fc
 8002264:	40b00000 	.word	0x40b00000
 8002268:	40768000 	.word	0x40768000
 800226c:	080152b8 	.word	0x080152b8
 8002270:	20000598 	.word	0x20000598
 8002274:	20000594 	.word	0x20000594
 8002278:	20000590 	.word	0x20000590
 800227c:	080152c0 	.word	0x080152c0
 8002280:	2000058f 	.word	0x2000058f
 8002284:	080152c4 	.word	0x080152c4
 8002288:	2000050c 	.word	0x2000050c
 800228c:	080152cc 	.word	0x080152cc
 8002290:	20000604 	.word	0x20000604
 8002294:	200004b8 	.word	0x200004b8
 8002298:	200005e0 	.word	0x200005e0
 800229c:	66666667 	.word	0x66666667
											  temp[k + 1] = temp[k];
 80022a0:	f8d7 3df8 	ldr.w	r3, [r7, #3576]	; 0xdf8
 80022a4:	1c5a      	adds	r2, r3, #1
 80022a6:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80022aa:	f6a3 5358 	subw	r3, r3, #3416	; 0xd58
 80022ae:	f8d7 1df8 	ldr.w	r1, [r7, #3576]	; 0xdf8
 80022b2:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80022b6:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80022ba:	f6a3 5358 	subw	r3, r3, #3416	; 0xd58
 80022be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
											  k = k - 1;
 80022c2:	f8d7 3df8 	ldr.w	r3, [r7, #3576]	; 0xdf8
 80022c6:	3b01      	subs	r3, #1
 80022c8:	f8c7 3df8 	str.w	r3, [r7, #3576]	; 0xdf8
										  while (k >= 0 && temp[k] > key) {
 80022cc:	f8d7 3df8 	ldr.w	r3, [r7, #3576]	; 0xdf8
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	db0b      	blt.n	80022ec <main+0xeb4>
 80022d4:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80022d8:	f6a3 5358 	subw	r3, r3, #3416	; 0xd58
 80022dc:	f8d7 2df8 	ldr.w	r2, [r7, #3576]	; 0xdf8
 80022e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022e4:	f8d7 2dc0 	ldr.w	r2, [r7, #3520]	; 0xdc0
 80022e8:	429a      	cmp	r2, r3
 80022ea:	dbd9      	blt.n	80022a0 <main+0xe68>
										  }
										  temp[k + 1] = key;
 80022ec:	f8d7 3df8 	ldr.w	r3, [r7, #3576]	; 0xdf8
 80022f0:	1c5a      	adds	r2, r3, #1
 80022f2:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 80022f6:	f6a3 5358 	subw	r3, r3, #3416	; 0xd58
 80022fa:	f8d7 1dc0 	ldr.w	r1, [r7, #3520]	; 0xdc0
 80022fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
									  for (int j = 1; j < WINDOW_SIZE; j++) {
 8002302:	f8d7 3dfc 	ldr.w	r3, [r7, #3580]	; 0xdfc
 8002306:	3301      	adds	r3, #1
 8002308:	f8c7 3dfc 	str.w	r3, [r7, #3580]	; 0xdfc
 800230c:	f8d7 3dfc 	ldr.w	r3, [r7, #3580]	; 0xdfc
 8002310:	2b04      	cmp	r3, #4
 8002312:	dd8a      	ble.n	800222a <main+0xdf2>
									  }

									  filtered_distance[i] = temp[WINDOW_SIZE / 2];
 8002314:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8002318:	f6a3 5358 	subw	r3, r3, #3416	; 0xd58
 800231c:	6899      	ldr	r1, [r3, #8]
 800231e:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8002322:	f6a3 6338 	subw	r3, r3, #3640	; 0xe38
 8002326:	f8d7 2e08 	ldr.w	r2, [r7, #3592]	; 0xe08
 800232a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

									  // Print the filtered data to the serial port
									  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%d ", filtered_distance[i]), 100);
 800232e:	f607 6338 	addw	r3, r7, #3640	; 0xe38
 8002332:	f6a3 6338 	subw	r3, r3, #3640	; 0xe38
 8002336:	f8d7 2e08 	ldr.w	r2, [r7, #3592]	; 0xe08
 800233a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800233e:	461a      	mov	r2, r3
 8002340:	4977      	ldr	r1, [pc, #476]	; (8002520 <main+0x10e8>)
 8002342:	4878      	ldr	r0, [pc, #480]	; (8002524 <main+0x10ec>)
 8002344:	f00e fc2c 	bl	8010ba0 <siprintf>
 8002348:	4603      	mov	r3, r0
 800234a:	b29a      	uxth	r2, r3
 800234c:	2364      	movs	r3, #100	; 0x64
 800234e:	4975      	ldr	r1, [pc, #468]	; (8002524 <main+0x10ec>)
 8002350:	4875      	ldr	r0, [pc, #468]	; (8002528 <main+0x10f0>)
 8002352:	f007 f961 	bl	8009618 <HAL_UART_Transmit>
							        for (int i = 0; i < NUM_SENSOR; i++) {
 8002356:	f8d7 3e08 	ldr.w	r3, [r7, #3592]	; 0xe08
 800235a:	3301      	adds	r3, #1
 800235c:	f8c7 3e08 	str.w	r3, [r7, #3592]	; 0xe08
 8002360:	f8d7 3e08 	ldr.w	r3, [r7, #3592]	; 0xe08
 8002364:	2b07      	cmp	r3, #7
 8002366:	f77f aeaf 	ble.w	80020c8 <main+0xc90>

								  }


						  /// Read the raw data from HX711 ///
						  rawData = Read_HX711();
 800236a:	f7fe ff29 	bl	80011c0 <Read_HX711>
 800236e:	f8c7 0df0 	str.w	r0, [r7, #3568]	; 0xdf0
						  float loadcell_slope = -1/1600.00f; // Convert the raw data to weight (replace the calibration factor with your own)
 8002372:	4b6e      	ldr	r3, [pc, #440]	; (800252c <main+0x10f4>)
 8002374:	f507 625d 	add.w	r2, r7, #3536	; 0xdd0
 8002378:	6013      	str	r3, [r2, #0]
						  float loadcell_bias = 10002;
 800237a:	4b6d      	ldr	r3, [pc, #436]	; (8002530 <main+0x10f8>)
 800237c:	f607 52cc 	addw	r2, r7, #3532	; 0xdcc
 8002380:	6013      	str	r3, [r2, #0]
						  UART_SendWeight_g(rawData,loadcell_slope,loadcell_bias); // Send the weight data over UART
 8002382:	f8d7 3df0 	ldr.w	r3, [r7, #3568]	; 0xdf0
 8002386:	ee07 3a90 	vmov	s15, r3
 800238a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800238e:	f607 53cc 	addw	r3, r7, #3532	; 0xdcc
 8002392:	ed93 1a00 	vldr	s2, [r3]
 8002396:	f507 635d 	add.w	r3, r7, #3536	; 0xdd0
 800239a:	edd3 0a00 	vldr	s1, [r3]
 800239e:	eeb0 0a67 	vmov.f32	s0, s15
 80023a2:	f7fe ff5b 	bl	800125c <UART_SendWeight_g>
						  /// End of Reading HX711 data ///

						  /// Read the raw data from AMT103 ///
						  float encoderAngle = encoderCount/4096.0*360.0;
 80023a6:	4b63      	ldr	r3, [pc, #396]	; (8002534 <main+0x10fc>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fe f8da 	bl	8000564 <__aeabi_i2d>
 80023b0:	f04f 0200 	mov.w	r2, #0
 80023b4:	4b60      	ldr	r3, [pc, #384]	; (8002538 <main+0x1100>)
 80023b6:	f7fe fa69 	bl	800088c <__aeabi_ddiv>
 80023ba:	4602      	mov	r2, r0
 80023bc:	460b      	mov	r3, r1
 80023be:	4610      	mov	r0, r2
 80023c0:	4619      	mov	r1, r3
 80023c2:	f04f 0200 	mov.w	r2, #0
 80023c6:	4b5d      	ldr	r3, [pc, #372]	; (800253c <main+0x1104>)
 80023c8:	f7fe f936 	bl	8000638 <__aeabi_dmul>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	4610      	mov	r0, r2
 80023d2:	4619      	mov	r1, r3
 80023d4:	f7fe fc28 	bl	8000c28 <__aeabi_d2f>
 80023d8:	4603      	mov	r3, r0
 80023da:	f607 52c8 	addw	r2, r7, #3528	; 0xdc8
 80023de:	6013      	str	r3, [r2, #0]
						  HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, " %.2f ",encoderAngle), 100);
 80023e0:	f607 53c8 	addw	r3, r7, #3528	; 0xdc8
 80023e4:	6818      	ldr	r0, [r3, #0]
 80023e6:	f7fe f8cf 	bl	8000588 <__aeabi_f2d>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	4954      	ldr	r1, [pc, #336]	; (8002540 <main+0x1108>)
 80023f0:	484c      	ldr	r0, [pc, #304]	; (8002524 <main+0x10ec>)
 80023f2:	f00e fbd5 	bl	8010ba0 <siprintf>
 80023f6:	4603      	mov	r3, r0
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	2364      	movs	r3, #100	; 0x64
 80023fc:	4949      	ldr	r1, [pc, #292]	; (8002524 <main+0x10ec>)
 80023fe:	484a      	ldr	r0, [pc, #296]	; (8002528 <main+0x10f0>)
 8002400:	f007 f90a 	bl	8009618 <HAL_UART_Transmit>
						  /// End of Reading AMT103 data ///

						 end_time = HAL_GetTick(); // ? ????? 
 8002404:	f000 fed2 	bl	80031ac <HAL_GetTick>
 8002408:	4603      	mov	r3, r0
 800240a:	4a4e      	ldr	r2, [pc, #312]	; (8002544 <main+0x110c>)
 800240c:	6013      	str	r3, [r2, #0]
						 time_diff = end_time - start_time; // ?????  
 800240e:	4b4d      	ldr	r3, [pc, #308]	; (8002544 <main+0x110c>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	4b4d      	ldr	r3, [pc, #308]	; (8002548 <main+0x1110>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	4a4c      	ldr	r2, [pc, #304]	; (800254c <main+0x1114>)
 800241a:	6013      	str	r3, [r2, #0]


						 HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%d ",2*lin), 100);
 800241c:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	; 0xe14
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	461a      	mov	r2, r3
 8002424:	493e      	ldr	r1, [pc, #248]	; (8002520 <main+0x10e8>)
 8002426:	483f      	ldr	r0, [pc, #252]	; (8002524 <main+0x10ec>)
 8002428:	f00e fbba 	bl	8010ba0 <siprintf>
 800242c:	4603      	mov	r3, r0
 800242e:	b29a      	uxth	r2, r3
 8002430:	2364      	movs	r3, #100	; 0x64
 8002432:	493c      	ldr	r1, [pc, #240]	; (8002524 <main+0x10ec>)
 8002434:	483c      	ldr	r0, [pc, #240]	; (8002528 <main+0x10f0>)
 8002436:	f007 f8ef 	bl	8009618 <HAL_UART_Transmit>
						 HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%d ",rev), 100);
 800243a:	f8d7 2e10 	ldr.w	r2, [r7, #3600]	; 0xe10
 800243e:	4938      	ldr	r1, [pc, #224]	; (8002520 <main+0x10e8>)
 8002440:	4838      	ldr	r0, [pc, #224]	; (8002524 <main+0x10ec>)
 8002442:	f00e fbad 	bl	8010ba0 <siprintf>
 8002446:	4603      	mov	r3, r0
 8002448:	b29a      	uxth	r2, r3
 800244a:	2364      	movs	r3, #100	; 0x64
 800244c:	4935      	ldr	r1, [pc, #212]	; (8002524 <main+0x10ec>)
 800244e:	4836      	ldr	r0, [pc, #216]	; (8002528 <main+0x10f0>)
 8002450:	f007 f8e2 	bl	8009618 <HAL_UART_Transmit>
						 HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "%.2f",r*0.8), 100);
 8002454:	f8d7 0e0c 	ldr.w	r0, [r7, #3596]	; 0xe0c
 8002458:	f7fe f884 	bl	8000564 <__aeabi_i2d>
 800245c:	a32e      	add	r3, pc, #184	; (adr r3, 8002518 <main+0x10e0>)
 800245e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002462:	f7fe f8e9 	bl	8000638 <__aeabi_dmul>
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	4939      	ldr	r1, [pc, #228]	; (8002550 <main+0x1118>)
 800246c:	482d      	ldr	r0, [pc, #180]	; (8002524 <main+0x10ec>)
 800246e:	f00e fb97 	bl	8010ba0 <siprintf>
 8002472:	4603      	mov	r3, r0
 8002474:	b29a      	uxth	r2, r3
 8002476:	2364      	movs	r3, #100	; 0x64
 8002478:	492a      	ldr	r1, [pc, #168]	; (8002524 <main+0x10ec>)
 800247a:	482b      	ldr	r0, [pc, #172]	; (8002528 <main+0x10f0>)
 800247c:	f007 f8cc 	bl	8009618 <HAL_UART_Transmit>
						 HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "\n"), 100);
 8002480:	4934      	ldr	r1, [pc, #208]	; (8002554 <main+0x111c>)
 8002482:	4828      	ldr	r0, [pc, #160]	; (8002524 <main+0x10ec>)
 8002484:	f00e fb8c 	bl	8010ba0 <siprintf>
 8002488:	4603      	mov	r3, r0
 800248a:	b29a      	uxth	r2, r3
 800248c:	2364      	movs	r3, #100	; 0x64
 800248e:	4925      	ldr	r1, [pc, #148]	; (8002524 <main+0x10ec>)
 8002490:	4825      	ldr	r0, [pc, #148]	; (8002528 <main+0x10f0>)
 8002492:	f007 f8c1 	bl	8009618 <HAL_UART_Transmit>

						 }while(time_diff<4000);
 8002496:	4b2d      	ldr	r3, [pc, #180]	; (800254c <main+0x1114>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800249e:	f4ff ae0f 	bcc.w	80020c0 <main+0xc88>
						 ///////////////////////////////////////////////////////
						 ////////////////////Logging End////////////////////////
						 ///////////////////////////////////////////////////////
							 HAL_Delay(500);
 80024a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024a6:	f000 fe8d 	bl	80031c4 <HAL_Delay>

						 servo_angle(&htim2, TIM_CHANNEL_1, 0); // turn to origin
 80024aa:	2200      	movs	r2, #0
 80024ac:	2100      	movs	r1, #0
 80024ae:	482a      	ldr	r0, [pc, #168]	; (8002558 <main+0x1120>)
 80024b0:	f000 fa92 	bl	80029d8 <servo_angle>
						 HAL_Delay(500);
 80024b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024b8:	f000 fe84 	bl	80031c4 <HAL_Delay>
						 for(int r = 1;r<11;r++){
 80024bc:	f8d7 3e0c 	ldr.w	r3, [r7, #3596]	; 0xe0c
 80024c0:	3301      	adds	r3, #1
 80024c2:	f8c7 3e0c 	str.w	r3, [r7, #3596]	; 0xe0c
 80024c6:	f8d7 3e0c 	ldr.w	r3, [r7, #3596]	; 0xe0c
 80024ca:	2b0a      	cmp	r3, #10
 80024cc:	f77f adcb 	ble.w	8002066 <main+0xc2e>
					 for(int rev = 0; rev<1; rev++){
 80024d0:	f8d7 3e10 	ldr.w	r3, [r7, #3600]	; 0xe10
 80024d4:	3301      	adds	r3, #1
 80024d6:	f8c7 3e10 	str.w	r3, [r7, #3600]	; 0xe10
 80024da:	f8d7 3e10 	ldr.w	r3, [r7, #3600]	; 0xe10
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f77f adbd 	ble.w	800205e <main+0xc26>
	        	 for( int lin = 0; lin < 80;lin ++){
 80024e4:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	; 0xe14
 80024e8:	3301      	adds	r3, #1
 80024ea:	f8c7 3e14 	str.w	r3, [r7, #3604]	; 0xe14
 80024ee:	f8d7 3e14 	ldr.w	r3, [r7, #3604]	; 0xe14
 80024f2:	2b4f      	cmp	r3, #79	; 0x4f
 80024f4:	f77f adac 	ble.w	8002050 <main+0xc18>
						 }
					 }
	        	 }


		         receivedFlag = 0;
 80024f8:	4b18      	ldr	r3, [pc, #96]	; (800255c <main+0x1124>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]
		     }

     	 HAL_UART_Transmit(&huart1, (uint8_t*)Message, sprintf((char*)Message, "Message end\r\n"), 100);
 80024fe:	4918      	ldr	r1, [pc, #96]	; (8002560 <main+0x1128>)
 8002500:	4808      	ldr	r0, [pc, #32]	; (8002524 <main+0x10ec>)
 8002502:	f00e fb4d 	bl	8010ba0 <siprintf>
 8002506:	4603      	mov	r3, r0
 8002508:	b29a      	uxth	r2, r3
 800250a:	2364      	movs	r3, #100	; 0x64
 800250c:	4905      	ldr	r1, [pc, #20]	; (8002524 <main+0x10ec>)
 800250e:	4806      	ldr	r0, [pc, #24]	; (8002528 <main+0x10f0>)
 8002510:	f007 f882 	bl	8009618 <HAL_UART_Transmit>
	  if(startMessage==0){
 8002514:	f7ff b8d2 	b.w	80016bc <main+0x284>
 8002518:	9999999a 	.word	0x9999999a
 800251c:	3fe99999 	.word	0x3fe99999
 8002520:	080152b4 	.word	0x080152b4
 8002524:	200005a0 	.word	0x200005a0
 8002528:	2000069c 	.word	0x2000069c
 800252c:	ba23d70a 	.word	0xba23d70a
 8002530:	461c4800 	.word	0x461c4800
 8002534:	200005fc 	.word	0x200005fc
 8002538:	40b00000 	.word	0x40b00000
 800253c:	40768000 	.word	0x40768000
 8002540:	080152b8 	.word	0x080152b8
 8002544:	20000598 	.word	0x20000598
 8002548:	20000594 	.word	0x20000594
 800254c:	20000590 	.word	0x20000590
 8002550:	080152d8 	.word	0x080152d8
 8002554:	080152c0 	.word	0x080152c0
 8002558:	20000604 	.word	0x20000604
 800255c:	2000058f 	.word	0x2000058f
 8002560:	080152e0 	.word	0x080152e0

08002564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b094      	sub	sp, #80	; 0x50
 8002568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800256a:	f107 0320 	add.w	r3, r7, #32
 800256e:	2230      	movs	r2, #48	; 0x30
 8002570:	2100      	movs	r1, #0
 8002572:	4618      	mov	r0, r3
 8002574:	f00d fc8c 	bl	800fe90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002578:	f107 030c 	add.w	r3, r7, #12
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002588:	4b2b      	ldr	r3, [pc, #172]	; (8002638 <SystemClock_Config+0xd4>)
 800258a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258c:	4a2a      	ldr	r2, [pc, #168]	; (8002638 <SystemClock_Config+0xd4>)
 800258e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002592:	6413      	str	r3, [r2, #64]	; 0x40
 8002594:	4b28      	ldr	r3, [pc, #160]	; (8002638 <SystemClock_Config+0xd4>)
 8002596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259c:	60bb      	str	r3, [r7, #8]
 800259e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025a0:	4b26      	ldr	r3, [pc, #152]	; (800263c <SystemClock_Config+0xd8>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a25      	ldr	r2, [pc, #148]	; (800263c <SystemClock_Config+0xd8>)
 80025a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	4b23      	ldr	r3, [pc, #140]	; (800263c <SystemClock_Config+0xd8>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80025b4:	607b      	str	r3, [r7, #4]
 80025b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025b8:	2301      	movs	r3, #1
 80025ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025c0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025c2:	2302      	movs	r3, #2
 80025c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80025ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80025cc:	2319      	movs	r3, #25
 80025ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 80025d0:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80025d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025d6:	2302      	movs	r3, #2
 80025d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80025da:	2302      	movs	r3, #2
 80025dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025de:	f107 0320 	add.w	r3, r7, #32
 80025e2:	4618      	mov	r0, r3
 80025e4:	f003 f836 	bl	8005654 <HAL_RCC_OscConfig>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80025ee:	f000 f8df 	bl	80027b0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80025f2:	f002 ffdf 	bl	80055b4 <HAL_PWREx_EnableOverDrive>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80025fc:	f000 f8d8 	bl	80027b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002600:	230f      	movs	r3, #15
 8002602:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002604:	2302      	movs	r3, #2
 8002606:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800260c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002610:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002612:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002616:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002618:	f107 030c 	add.w	r3, r7, #12
 800261c:	2107      	movs	r1, #7
 800261e:	4618      	mov	r0, r3
 8002620:	f003 fb72 	bl	8005d08 <HAL_RCC_ClockConfig>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800262a:	f000 f8c1 	bl	80027b0 <Error_Handler>
  }
}
 800262e:	bf00      	nop
 8002630:	3750      	adds	r7, #80	; 0x50
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40023800 	.word	0x40023800
 800263c:	40007000 	.word	0x40007000

08002640 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002644:	2200      	movs	r2, #0
 8002646:	2100      	movs	r1, #0
 8002648:	2025      	movs	r0, #37	; 0x25
 800264a:	f000 fecf 	bl	80033ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800264e:	2025      	movs	r0, #37	; 0x25
 8002650:	f000 fef8 	bl	8003444 <HAL_NVIC_EnableIRQ>
  /* I2C1_ER_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002654:	2200      	movs	r2, #0
 8002656:	2100      	movs	r1, #0
 8002658:	2020      	movs	r0, #32
 800265a:	f000 fec7 	bl	80033ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800265e:	2020      	movs	r0, #32
 8002660:	f000 fef0 	bl	8003444 <HAL_NVIC_EnableIRQ>
  /* I2C1_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002664:	2200      	movs	r2, #0
 8002666:	2100      	movs	r1, #0
 8002668:	201f      	movs	r0, #31
 800266a:	f000 febf 	bl	80033ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800266e:	201f      	movs	r0, #31
 8002670:	f000 fee8 	bl	8003444 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002674:	2200      	movs	r2, #0
 8002676:	2100      	movs	r1, #0
 8002678:	2028      	movs	r0, #40	; 0x28
 800267a:	f000 feb7 	bl	80033ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800267e:	2028      	movs	r0, #40	; 0x28
 8002680:	f000 fee0 	bl	8003444 <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002684:	2200      	movs	r2, #0
 8002686:	2100      	movs	r1, #0
 8002688:	2017      	movs	r0, #23
 800268a:	f000 feaf 	bl	80033ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800268e:	2017      	movs	r0, #23
 8002690:	f000 fed8 	bl	8003444 <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002694:	2200      	movs	r2, #0
 8002696:	2100      	movs	r1, #0
 8002698:	2037      	movs	r0, #55	; 0x37
 800269a:	f000 fea7 	bl	80033ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800269e:	2037      	movs	r0, #55	; 0x37
 80026a0:	f000 fed0 	bl	8003444 <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80026a4:	2200      	movs	r2, #0
 80026a6:	2100      	movs	r1, #0
 80026a8:	201c      	movs	r0, #28
 80026aa:	f000 fe9f 	bl	80033ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80026ae:	201c      	movs	r0, #28
 80026b0:	f000 fec8 	bl	8003444 <HAL_NVIC_EnableIRQ>
}
 80026b4:	bf00      	nop
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a15      	ldr	r2, [pc, #84]	; (800271c <HAL_UART_RxCpltCallback+0x64>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d124      	bne.n	8002714 <HAL_UART_RxCpltCallback+0x5c>
  {
    if (rxData != '\n' && rxBufferIndex < RX_BUFFER_SIZE - 1)
 80026ca:	4b15      	ldr	r3, [pc, #84]	; (8002720 <HAL_UART_RxCpltCallback+0x68>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b0a      	cmp	r3, #10
 80026d0:	d00f      	beq.n	80026f2 <HAL_UART_RxCpltCallback+0x3a>
 80026d2:	4b14      	ldr	r3, [pc, #80]	; (8002724 <HAL_UART_RxCpltCallback+0x6c>)
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	2b7e      	cmp	r3, #126	; 0x7e
 80026d8:	d80b      	bhi.n	80026f2 <HAL_UART_RxCpltCallback+0x3a>
    {
      rxBuffer[rxBufferIndex++] = rxData;
 80026da:	4b12      	ldr	r3, [pc, #72]	; (8002724 <HAL_UART_RxCpltCallback+0x6c>)
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	1c5a      	adds	r2, r3, #1
 80026e0:	b291      	uxth	r1, r2
 80026e2:	4a10      	ldr	r2, [pc, #64]	; (8002724 <HAL_UART_RxCpltCallback+0x6c>)
 80026e4:	8011      	strh	r1, [r2, #0]
 80026e6:	461a      	mov	r2, r3
 80026e8:	4b0d      	ldr	r3, [pc, #52]	; (8002720 <HAL_UART_RxCpltCallback+0x68>)
 80026ea:	7819      	ldrb	r1, [r3, #0]
 80026ec:	4b0e      	ldr	r3, [pc, #56]	; (8002728 <HAL_UART_RxCpltCallback+0x70>)
 80026ee:	5499      	strb	r1, [r3, r2]
 80026f0:	e00b      	b.n	800270a <HAL_UART_RxCpltCallback+0x52>
    }
    else
    {
      rxBuffer[rxBufferIndex] = '\0';
 80026f2:	4b0c      	ldr	r3, [pc, #48]	; (8002724 <HAL_UART_RxCpltCallback+0x6c>)
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	461a      	mov	r2, r3
 80026f8:	4b0b      	ldr	r3, [pc, #44]	; (8002728 <HAL_UART_RxCpltCallback+0x70>)
 80026fa:	2100      	movs	r1, #0
 80026fc:	5499      	strb	r1, [r3, r2]
      rxBufferIndex = 0;
 80026fe:	4b09      	ldr	r3, [pc, #36]	; (8002724 <HAL_UART_RxCpltCallback+0x6c>)
 8002700:	2200      	movs	r2, #0
 8002702:	801a      	strh	r2, [r3, #0]
      receivedFlag = 1; // ?? ?????? ? ???? ?????.
 8002704:	4b09      	ldr	r3, [pc, #36]	; (800272c <HAL_UART_RxCpltCallback+0x74>)
 8002706:	2201      	movs	r2, #1
 8002708:	701a      	strb	r2, [r3, #0]
    }
    HAL_UART_Receive_IT(&huart1, &rxData, 1);
 800270a:	2201      	movs	r2, #1
 800270c:	4904      	ldr	r1, [pc, #16]	; (8002720 <HAL_UART_RxCpltCallback+0x68>)
 800270e:	4808      	ldr	r0, [pc, #32]	; (8002730 <HAL_UART_RxCpltCallback+0x78>)
 8002710:	f007 f805 	bl	800971e <HAL_UART_Receive_IT>
  }
}
 8002714:	bf00      	nop
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40011000 	.word	0x40011000
 8002720:	2000058e 	.word	0x2000058e
 8002724:	2000058c 	.word	0x2000058c
 8002728:	2000050c 	.word	0x2000050c
 800272c:	2000058f 	.word	0x2000058f
 8002730:	2000069c 	.word	0x2000069c

08002734 <HAL_GPIO_EXTI_Callback>:


#if 1
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_8) // A?? ??? ????
 800273e:	88fb      	ldrh	r3, [r7, #6]
 8002740:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002744:	d113      	bne.n	800276e <HAL_GPIO_EXTI_Callback+0x3a>
  {
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)) // B?  ??
 8002746:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800274a:	4816      	ldr	r0, [pc, #88]	; (80027a4 <HAL_GPIO_EXTI_Callback+0x70>)
 800274c:	f001 faae 	bl	8003cac <HAL_GPIO_ReadPin>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <HAL_GPIO_EXTI_Callback+0x2e>
    {
      encoderCount++;
 8002756:	4b14      	ldr	r3, [pc, #80]	; (80027a8 <HAL_GPIO_EXTI_Callback+0x74>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3301      	adds	r3, #1
 800275c:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <HAL_GPIO_EXTI_Callback+0x74>)
 800275e:	6013      	str	r3, [r2, #0]
    else
    {
      encoderCount++;
    }
  }
}
 8002760:	e01c      	b.n	800279c <HAL_GPIO_EXTI_Callback+0x68>
      encoderCount--;
 8002762:	4b11      	ldr	r3, [pc, #68]	; (80027a8 <HAL_GPIO_EXTI_Callback+0x74>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	3b01      	subs	r3, #1
 8002768:	4a0f      	ldr	r2, [pc, #60]	; (80027a8 <HAL_GPIO_EXTI_Callback+0x74>)
 800276a:	6013      	str	r3, [r2, #0]
}
 800276c:	e016      	b.n	800279c <HAL_GPIO_EXTI_Callback+0x68>
  else if (GPIO_Pin == GPIO_PIN_15) // B?? ??? ????
 800276e:	88fb      	ldrh	r3, [r7, #6]
 8002770:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002774:	d112      	bne.n	800279c <HAL_GPIO_EXTI_Callback+0x68>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) // A?  ??
 8002776:	f44f 7180 	mov.w	r1, #256	; 0x100
 800277a:	480c      	ldr	r0, [pc, #48]	; (80027ac <HAL_GPIO_EXTI_Callback+0x78>)
 800277c:	f001 fa96 	bl	8003cac <HAL_GPIO_ReadPin>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d005      	beq.n	8002792 <HAL_GPIO_EXTI_Callback+0x5e>
      encoderCount--;
 8002786:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <HAL_GPIO_EXTI_Callback+0x74>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	3b01      	subs	r3, #1
 800278c:	4a06      	ldr	r2, [pc, #24]	; (80027a8 <HAL_GPIO_EXTI_Callback+0x74>)
 800278e:	6013      	str	r3, [r2, #0]
}
 8002790:	e004      	b.n	800279c <HAL_GPIO_EXTI_Callback+0x68>
      encoderCount++;
 8002792:	4b05      	ldr	r3, [pc, #20]	; (80027a8 <HAL_GPIO_EXTI_Callback+0x74>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	3301      	adds	r3, #1
 8002798:	4a03      	ldr	r2, [pc, #12]	; (80027a8 <HAL_GPIO_EXTI_Callback+0x74>)
 800279a:	6013      	str	r3, [r2, #0]
}
 800279c:	bf00      	nop
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	40020400 	.word	0x40020400
 80027a8:	200005fc 	.word	0x200005fc
 80027ac:	40020000 	.word	0x40020000

080027b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027b4:	b672      	cpsid	i
}
 80027b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027b8:	e7fe      	b.n	80027b8 <Error_Handler+0x8>

080027ba <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
 80027c2:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <stepRev>:
#include "tim.h"

#define PULSE 200
#define GEAR 139

void stepRev(int ANG) {
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
	// ENA D2 PG7 GPIOG GPIO_PIN_6
	// CLK D3 PB4 GPIOB GPIO_PIN_4
	// DIR D4 PG7 GPIOG GPIO_PIN_7


  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);  // ENA
 80027d8:	2200      	movs	r2, #0
 80027da:	2140      	movs	r1, #64	; 0x40
 80027dc:	482e      	ldr	r0, [pc, #184]	; (8002898 <stepRev+0xc8>)
 80027de:	f001 fa85 	bl	8003cec <HAL_GPIO_WritePin>

  if (ANG != 0) {
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d04e      	beq.n	8002886 <stepRev+0xb6>
    int direction = (ANG > 0) ? 1 : -1;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	dd01      	ble.n	80027f2 <stepRev+0x22>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e001      	b.n	80027f6 <stepRev+0x26>
 80027f2:	f04f 33ff 	mov.w	r3, #4294967295
 80027f6:	613b      	str	r3, [r7, #16]
    ANG *= direction;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	fb02 f303 	mul.w	r3, r2, r3
 8002800:	607b      	str	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	2b01      	cmp	r3, #1
 8002806:	bf0c      	ite	eq
 8002808:	2301      	moveq	r3, #1
 800280a:	2300      	movne	r3, #0
 800280c:	b2db      	uxtb	r3, r3
 800280e:	461a      	mov	r2, r3
 8002810:	2180      	movs	r1, #128	; 0x80
 8002812:	4821      	ldr	r0, [pc, #132]	; (8002898 <stepRev+0xc8>)
 8002814:	f001 fa6a 	bl	8003cec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8002818:	2200      	movs	r2, #0
 800281a:	2140      	movs	r1, #64	; 0x40
 800281c:	481e      	ldr	r0, [pc, #120]	; (8002898 <stepRev+0xc8>)
 800281e:	f001 fa65 	bl	8003cec <HAL_GPIO_WritePin>
    uint32_t steps = PULSE * GEAR * ANG / 360.0;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f646 4298 	movw	r2, #27800	; 0x6c98
 8002828:	fb02 f303 	mul.w	r3, r2, r3
 800282c:	4618      	mov	r0, r3
 800282e:	f7fd fe99 	bl	8000564 <__aeabi_i2d>
 8002832:	f04f 0200 	mov.w	r2, #0
 8002836:	4b19      	ldr	r3, [pc, #100]	; (800289c <stepRev+0xcc>)
 8002838:	f7fe f828 	bl	800088c <__aeabi_ddiv>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	4610      	mov	r0, r2
 8002842:	4619      	mov	r1, r3
 8002844:	f7fe f9d0 	bl	8000be8 <__aeabi_d2uiz>
 8002848:	4603      	mov	r3, r0
 800284a:	60fb      	str	r3, [r7, #12]
    uint32_t pulse_delay_ms_ = 1; // 6rpm
 800284c:	2301      	movs	r3, #1
 800284e:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < steps; i++) {
 8002850:	2300      	movs	r3, #0
 8002852:	617b      	str	r3, [r7, #20]
 8002854:	e012      	b.n	800287c <stepRev+0xac>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET); //CLK
 8002856:	2201      	movs	r2, #1
 8002858:	2110      	movs	r1, #16
 800285a:	4811      	ldr	r0, [pc, #68]	; (80028a0 <stepRev+0xd0>)
 800285c:	f001 fa46 	bl	8003cec <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 8002860:	68b8      	ldr	r0, [r7, #8]
 8002862:	f000 fcaf 	bl	80031c4 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); //CLK
 8002866:	2200      	movs	r2, #0
 8002868:	2110      	movs	r1, #16
 800286a:	480d      	ldr	r0, [pc, #52]	; (80028a0 <stepRev+0xd0>)
 800286c:	f001 fa3e 	bl	8003cec <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 8002870:	68b8      	ldr	r0, [r7, #8]
 8002872:	f000 fca7 	bl	80031c4 <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	3301      	adds	r3, #1
 800287a:	617b      	str	r3, [r7, #20]
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	429a      	cmp	r2, r3
 8002882:	d8e8      	bhi.n	8002856 <stepRev+0x86>
  }
  else {
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
  }

}
 8002884:	e004      	b.n	8002890 <stepRev+0xc0>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8002886:	2200      	movs	r2, #0
 8002888:	2140      	movs	r1, #64	; 0x40
 800288a:	4803      	ldr	r0, [pc, #12]	; (8002898 <stepRev+0xc8>)
 800288c:	f001 fa2e 	bl	8003cec <HAL_GPIO_WritePin>
}
 8002890:	bf00      	nop
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40021800 	.word	0x40021800
 800289c:	40768000 	.word	0x40768000
 80028a0:	40020400 	.word	0x40020400

080028a4 <stepLin>:

void stepLin(int DIST) {
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b088      	sub	sp, #32
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]

	// ENA D5 PI0 GPIOI GPIO_PIN_0
	// CLK D8 PI2 GPIOI GPIO_PIN_2
	// DIR D7 PI3 GPIOI GPIO_PIN_3

	float ANG = DIST * 360.0 / 8; // 1 rev -> 8 mm
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f7fd fe59 	bl	8000564 <__aeabi_i2d>
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	4b44      	ldr	r3, [pc, #272]	; (80029c8 <stepLin+0x124>)
 80028b8:	f7fd febe 	bl	8000638 <__aeabi_dmul>
 80028bc:	4602      	mov	r2, r0
 80028be:	460b      	mov	r3, r1
 80028c0:	4610      	mov	r0, r2
 80028c2:	4619      	mov	r1, r3
 80028c4:	f04f 0200 	mov.w	r2, #0
 80028c8:	4b40      	ldr	r3, [pc, #256]	; (80029cc <stepLin+0x128>)
 80028ca:	f7fd ffdf 	bl	800088c <__aeabi_ddiv>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4610      	mov	r0, r2
 80028d4:	4619      	mov	r1, r3
 80028d6:	f7fe f9a7 	bl	8000c28 <__aeabi_d2f>
 80028da:	4603      	mov	r3, r0
 80028dc:	61bb      	str	r3, [r7, #24]


  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 80028de:	2201      	movs	r2, #1
 80028e0:	2101      	movs	r1, #1
 80028e2:	483b      	ldr	r0, [pc, #236]	; (80029d0 <stepLin+0x12c>)
 80028e4:	f001 fa02 	bl	8003cec <HAL_GPIO_WritePin>

  if (ANG != 0) {
 80028e8:	edd7 7a06 	vldr	s15, [r7, #24]
 80028ec:	eef5 7a40 	vcmp.f32	s15, #0.0
 80028f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f4:	d05a      	beq.n	80029ac <stepLin+0x108>
    int direction = (ANG > 0) ? 1 : -1;
 80028f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80028fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002902:	dd01      	ble.n	8002908 <stepLin+0x64>
 8002904:	2301      	movs	r3, #1
 8002906:	e001      	b.n	800290c <stepLin+0x68>
 8002908:	f04f 33ff 	mov.w	r3, #4294967295
 800290c:	617b      	str	r3, [r7, #20]
    ANG *= direction;
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	ee07 3a90 	vmov	s15, r3
 8002914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002918:	ed97 7a06 	vldr	s14, [r7, #24]
 800291c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002920:	edc7 7a06 	vstr	s15, [r7, #24]
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	2b01      	cmp	r3, #1
 8002928:	bf0c      	ite	eq
 800292a:	2301      	moveq	r3, #1
 800292c:	2300      	movne	r3, #0
 800292e:	b2db      	uxtb	r3, r3
 8002930:	461a      	mov	r2, r3
 8002932:	2108      	movs	r1, #8
 8002934:	4826      	ldr	r0, [pc, #152]	; (80029d0 <stepLin+0x12c>)
 8002936:	f001 f9d9 	bl	8003cec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 800293a:	2200      	movs	r2, #0
 800293c:	2101      	movs	r1, #1
 800293e:	4824      	ldr	r0, [pc, #144]	; (80029d0 <stepLin+0x12c>)
 8002940:	f001 f9d4 	bl	8003cec <HAL_GPIO_WritePin>
    uint32_t steps = PULSE * ANG / 360.0;
 8002944:	edd7 7a06 	vldr	s15, [r7, #24]
 8002948:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80029d4 <stepLin+0x130>
 800294c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002950:	ee17 0a90 	vmov	r0, s15
 8002954:	f7fd fe18 	bl	8000588 <__aeabi_f2d>
 8002958:	f04f 0200 	mov.w	r2, #0
 800295c:	4b1a      	ldr	r3, [pc, #104]	; (80029c8 <stepLin+0x124>)
 800295e:	f7fd ff95 	bl	800088c <__aeabi_ddiv>
 8002962:	4602      	mov	r2, r0
 8002964:	460b      	mov	r3, r1
 8002966:	4610      	mov	r0, r2
 8002968:	4619      	mov	r1, r3
 800296a:	f7fe f93d 	bl	8000be8 <__aeabi_d2uiz>
 800296e:	4603      	mov	r3, r0
 8002970:	613b      	str	r3, [r7, #16]
    uint32_t pulse_delay_ms_ = 1; // 6rpm
 8002972:	2301      	movs	r3, #1
 8002974:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < steps; i++) {
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
 800297a:	e012      	b.n	80029a2 <stepLin+0xfe>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_SET); // CLK
 800297c:	2201      	movs	r2, #1
 800297e:	2104      	movs	r1, #4
 8002980:	4813      	ldr	r0, [pc, #76]	; (80029d0 <stepLin+0x12c>)
 8002982:	f001 f9b3 	bl	8003cec <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 fc1c 	bl	80031c4 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_RESET); // CLK
 800298c:	2200      	movs	r2, #0
 800298e:	2104      	movs	r1, #4
 8002990:	480f      	ldr	r0, [pc, #60]	; (80029d0 <stepLin+0x12c>)
 8002992:	f001 f9ab 	bl	8003cec <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 8002996:	68f8      	ldr	r0, [r7, #12]
 8002998:	f000 fc14 	bl	80031c4 <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	3301      	adds	r3, #1
 80029a0:	61fb      	str	r3, [r7, #28]
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d8e8      	bhi.n	800297c <stepLin+0xd8>
 80029aa:	e004      	b.n	80029b6 <stepLin+0x112>
    }
  }
  else {
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 80029ac:	2200      	movs	r2, #0
 80029ae:	2101      	movs	r1, #1
 80029b0:	4807      	ldr	r0, [pc, #28]	; (80029d0 <stepLin+0x12c>)
 80029b2:	f001 f99b 	bl	8003cec <HAL_GPIO_WritePin>
  }

  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 80029b6:	2201      	movs	r2, #1
 80029b8:	2101      	movs	r1, #1
 80029ba:	4805      	ldr	r0, [pc, #20]	; (80029d0 <stepLin+0x12c>)
 80029bc:	f001 f996 	bl	8003cec <HAL_GPIO_WritePin>

}
 80029c0:	bf00      	nop
 80029c2:	3720      	adds	r7, #32
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40768000 	.word	0x40768000
 80029cc:	40200000 	.word	0x40200000
 80029d0:	40022000 	.word	0x40022000
 80029d4:	43480000 	.word	0x43480000

080029d8 <servo_angle>:

void servo_angle(TIM_HandleTypeDef *htim, uint32_t channel, int step) {
 80029d8:	b480      	push	{r7}
 80029da:	b087      	sub	sp, #28
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	607a      	str	r2, [r7, #4]

	// 1 step is 0.8 mm
    if (step > 17)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b11      	cmp	r3, #17
 80029e8:	dd01      	ble.n	80029ee <servo_angle+0x16>
    	step = 17; //   
 80029ea:	2311      	movs	r3, #17
 80029ec:	607b      	str	r3, [r7, #4]

    int pulse_width = 21-step; //    (0 180)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f1c3 0315 	rsb	r3, r3, #21
 80029f4:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d104      	bne.n	8002a06 <servo_angle+0x2e>
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	697a      	ldr	r2, [r7, #20]
 8002a02:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002a04:	e023      	b.n	8002a4e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	2b04      	cmp	r3, #4
 8002a0a:	d104      	bne.n	8002a16 <servo_angle+0x3e>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002a14:	e01b      	b.n	8002a4e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	2b08      	cmp	r3, #8
 8002a1a:	d104      	bne.n	8002a26 <servo_angle+0x4e>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8002a24:	e013      	b.n	8002a4e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	2b0c      	cmp	r3, #12
 8002a2a:	d104      	bne.n	8002a36 <servo_angle+0x5e>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002a34:	e00b      	b.n	8002a4e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	2b10      	cmp	r3, #16
 8002a3a:	d104      	bne.n	8002a46 <servo_angle+0x6e>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	6593      	str	r3, [r2, #88]	; 0x58
}
 8002a44:	e003      	b.n	8002a4e <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8002a4e:	bf00      	nop
 8002a50:	371c      	adds	r7, #28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
	...

08002a5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a62:	4b0f      	ldr	r3, [pc, #60]	; (8002aa0 <HAL_MspInit+0x44>)
 8002a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a66:	4a0e      	ldr	r2, [pc, #56]	; (8002aa0 <HAL_MspInit+0x44>)
 8002a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a6e:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <HAL_MspInit+0x44>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a76:	607b      	str	r3, [r7, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <HAL_MspInit+0x44>)
 8002a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7e:	4a08      	ldr	r2, [pc, #32]	; (8002aa0 <HAL_MspInit+0x44>)
 8002a80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a84:	6453      	str	r3, [r2, #68]	; 0x44
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <HAL_MspInit+0x44>)
 8002a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a8e:	603b      	str	r3, [r7, #0]
 8002a90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	40023800 	.word	0x40023800

08002aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002aa8:	e7fe      	b.n	8002aa8 <NMI_Handler+0x4>

08002aaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002aae:	e7fe      	b.n	8002aae <HardFault_Handler+0x4>

08002ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ab4:	e7fe      	b.n	8002ab4 <MemManage_Handler+0x4>

08002ab6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002aba:	e7fe      	b.n	8002aba <BusFault_Handler+0x4>

08002abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ac0:	e7fe      	b.n	8002ac0 <UsageFault_Handler+0x4>

08002ac2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ac6:	bf00      	nop
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ad4:	bf00      	nop
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr

08002ade <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ae2:	bf00      	nop
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002af0:	f000 fb48 	bl	8003184 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002af4:	bf00      	nop
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002afc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b00:	f001 f920 	bl	8003d44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002b04:	bf00      	nop
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b0c:	4802      	ldr	r0, [pc, #8]	; (8002b18 <TIM2_IRQHandler+0x10>)
 8002b0e:	f004 ff95 	bl	8007a3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20000604 	.word	0x20000604

08002b1c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002b20:	4802      	ldr	r0, [pc, #8]	; (8002b2c <I2C1_EV_IRQHandler+0x10>)
 8002b22:	f001 fc33 	bl	800438c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	200004b8 	.word	0x200004b8

08002b30 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <I2C1_ER_IRQHandler+0x10>)
 8002b36:	f001 fc43 	bl	80043c0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	200004b8 	.word	0x200004b8

08002b44 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b48:	4802      	ldr	r0, [pc, #8]	; (8002b54 <USART1_IRQHandler+0x10>)
 8002b4a:	f006 fe2d 	bl	80097a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	2000069c 	.word	0x2000069c

08002b58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002b5c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002b60:	f001 f8f0 	bl	8003d44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b64:	bf00      	nop
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002b6c:	4802      	ldr	r0, [pc, #8]	; (8002b78 <TIM7_IRQHandler+0x10>)
 8002b6e:	f004 ff65 	bl	8007a3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20000650 	.word	0x20000650

08002b7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return 1;
 8002b80:	2301      	movs	r3, #1
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <_kill>:

int _kill(int pid, int sig)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b96:	f00d f943 	bl	800fe20 <__errno>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2216      	movs	r2, #22
 8002b9e:	601a      	str	r2, [r3, #0]
  return -1;
 8002ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <_exit>:

void _exit (int status)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff ffe7 	bl	8002b8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bbe:	e7fe      	b.n	8002bbe <_exit+0x12>

08002bc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
 8002bd0:	e00a      	b.n	8002be8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bd2:	f3af 8000 	nop.w
 8002bd6:	4601      	mov	r1, r0
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	1c5a      	adds	r2, r3, #1
 8002bdc:	60ba      	str	r2, [r7, #8]
 8002bde:	b2ca      	uxtb	r2, r1
 8002be0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	3301      	adds	r3, #1
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	dbf0      	blt.n	8002bd2 <_read+0x12>
  }

  return len;
 8002bf0:	687b      	ldr	r3, [r7, #4]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b086      	sub	sp, #24
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	60f8      	str	r0, [r7, #12]
 8002c02:	60b9      	str	r1, [r7, #8]
 8002c04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	e009      	b.n	8002c20 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	1c5a      	adds	r2, r3, #1
 8002c10:	60ba      	str	r2, [r7, #8]
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	617b      	str	r3, [r7, #20]
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	dbf1      	blt.n	8002c0c <_write+0x12>
  }
  return len;
 8002c28:	687b      	ldr	r3, [r7, #4]
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3718      	adds	r7, #24
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <_close>:

int _close(int file)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
 8002c52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c5a:	605a      	str	r2, [r3, #4]
  return 0;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <_isatty>:

int _isatty(int file)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c72:	2301      	movs	r3, #1
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3714      	adds	r7, #20
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
	...

08002c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ca4:	4a14      	ldr	r2, [pc, #80]	; (8002cf8 <_sbrk+0x5c>)
 8002ca6:	4b15      	ldr	r3, [pc, #84]	; (8002cfc <_sbrk+0x60>)
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cb0:	4b13      	ldr	r3, [pc, #76]	; (8002d00 <_sbrk+0x64>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d102      	bne.n	8002cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <_sbrk+0x64>)
 8002cba:	4a12      	ldr	r2, [pc, #72]	; (8002d04 <_sbrk+0x68>)
 8002cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cbe:	4b10      	ldr	r3, [pc, #64]	; (8002d00 <_sbrk+0x64>)
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d207      	bcs.n	8002cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ccc:	f00d f8a8 	bl	800fe20 <__errno>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	220c      	movs	r2, #12
 8002cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cda:	e009      	b.n	8002cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cdc:	4b08      	ldr	r3, [pc, #32]	; (8002d00 <_sbrk+0x64>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ce2:	4b07      	ldr	r3, [pc, #28]	; (8002d00 <_sbrk+0x64>)
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4413      	add	r3, r2
 8002cea:	4a05      	ldr	r2, [pc, #20]	; (8002d00 <_sbrk+0x64>)
 8002cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cee:	68fb      	ldr	r3, [r7, #12]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20050000 	.word	0x20050000
 8002cfc:	00000400 	.word	0x00000400
 8002d00:	20000600 	.word	0x20000600
 8002d04:	20000778 	.word	0x20000778

08002d08 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d0c:	4b06      	ldr	r3, [pc, #24]	; (8002d28 <SystemInit+0x20>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d12:	4a05      	ldr	r2, [pc, #20]	; (8002d28 <SystemInit+0x20>)
 8002d14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d1c:	bf00      	nop
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	e000ed00 	.word	0xe000ed00

08002d2c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b08e      	sub	sp, #56	; 0x38
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	605a      	str	r2, [r3, #4]
 8002d3c:	609a      	str	r2, [r3, #8]
 8002d3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d40:	f107 031c 	add.w	r3, r7, #28
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
 8002d4a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d4c:	463b      	mov	r3, r7
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	605a      	str	r2, [r3, #4]
 8002d54:	609a      	str	r2, [r3, #8]
 8002d56:	60da      	str	r2, [r3, #12]
 8002d58:	611a      	str	r2, [r3, #16]
 8002d5a:	615a      	str	r2, [r3, #20]
 8002d5c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d5e:	4b2d      	ldr	r3, [pc, #180]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002d60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d64:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800-1;
 8002d66:	4b2b      	ldr	r3, [pc, #172]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002d68:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8002d6c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d6e:	4b29      	ldr	r3, [pc, #164]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 8002d74:	4b27      	ldr	r3, [pc, #156]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002d76:	2231      	movs	r2, #49	; 0x31
 8002d78:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d7a:	4b26      	ldr	r3, [pc, #152]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d80:	4b24      	ldr	r3, [pc, #144]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d86:	4823      	ldr	r0, [pc, #140]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002d88:	f004 fa44 	bl	8007214 <HAL_TIM_Base_Init>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002d92:	f7ff fd0d 	bl	80027b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002da0:	4619      	mov	r1, r3
 8002da2:	481c      	ldr	r0, [pc, #112]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002da4:	f005 f9d2 	bl	800814c <HAL_TIM_ConfigClockSource>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002dae:	f7ff fcff 	bl	80027b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002db2:	4818      	ldr	r0, [pc, #96]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002db4:	f004 fb4e 	bl	8007454 <HAL_TIM_PWM_Init>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002dbe:	f7ff fcf7 	bl	80027b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002dca:	f107 031c 	add.w	r3, r7, #28
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4810      	ldr	r0, [pc, #64]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002dd2:	f006 f9eb 	bl	80091ac <HAL_TIMEx_MasterConfigSynchronization>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002ddc:	f7ff fce8 	bl	80027b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002de0:	2360      	movs	r3, #96	; 0x60
 8002de2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002de4:	2300      	movs	r3, #0
 8002de6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002de8:	2300      	movs	r3, #0
 8002dea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dec:	2300      	movs	r3, #0
 8002dee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002df0:	463b      	mov	r3, r7
 8002df2:	2200      	movs	r2, #0
 8002df4:	4619      	mov	r1, r3
 8002df6:	4807      	ldr	r0, [pc, #28]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002df8:	f004 ff40 	bl	8007c7c <HAL_TIM_PWM_ConfigChannel>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002e02:	f7ff fcd5 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002e06:	4803      	ldr	r0, [pc, #12]	; (8002e14 <MX_TIM2_Init+0xe8>)
 8002e08:	f000 f86e 	bl	8002ee8 <HAL_TIM_MspPostInit>

}
 8002e0c:	bf00      	nop
 8002e0e:	3738      	adds	r7, #56	; 0x38
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20000604 	.word	0x20000604

08002e18 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e1e:	1d3b      	adds	r3, r7, #4
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	605a      	str	r2, [r3, #4]
 8002e26:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002e28:	4b14      	ldr	r3, [pc, #80]	; (8002e7c <MX_TIM7_Init+0x64>)
 8002e2a:	4a15      	ldr	r2, [pc, #84]	; (8002e80 <MX_TIM7_Init+0x68>)
 8002e2c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10800-1;
 8002e2e:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <MX_TIM7_Init+0x64>)
 8002e30:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8002e34:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e36:	4b11      	ldr	r3, [pc, #68]	; (8002e7c <MX_TIM7_Init+0x64>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50-1;
 8002e3c:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <MX_TIM7_Init+0x64>)
 8002e3e:	2231      	movs	r2, #49	; 0x31
 8002e40:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e42:	4b0e      	ldr	r3, [pc, #56]	; (8002e7c <MX_TIM7_Init+0x64>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002e48:	480c      	ldr	r0, [pc, #48]	; (8002e7c <MX_TIM7_Init+0x64>)
 8002e4a:	f004 f9e3 	bl	8007214 <HAL_TIM_Base_Init>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002e54:	f7ff fcac 	bl	80027b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002e60:	1d3b      	adds	r3, r7, #4
 8002e62:	4619      	mov	r1, r3
 8002e64:	4805      	ldr	r0, [pc, #20]	; (8002e7c <MX_TIM7_Init+0x64>)
 8002e66:	f006 f9a1 	bl	80091ac <HAL_TIMEx_MasterConfigSynchronization>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002e70:	f7ff fc9e 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002e74:	bf00      	nop
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	20000650 	.word	0x20000650
 8002e80:	40001400 	.word	0x40001400

08002e84 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e94:	d10c      	bne.n	8002eb0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e96:	4b12      	ldr	r3, [pc, #72]	; (8002ee0 <HAL_TIM_Base_MspInit+0x5c>)
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	4a11      	ldr	r2, [pc, #68]	; (8002ee0 <HAL_TIM_Base_MspInit+0x5c>)
 8002e9c:	f043 0301 	orr.w	r3, r3, #1
 8002ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea2:	4b0f      	ldr	r3, [pc, #60]	; (8002ee0 <HAL_TIM_Base_MspInit+0x5c>)
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002eae:	e010      	b.n	8002ed2 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a0b      	ldr	r2, [pc, #44]	; (8002ee4 <HAL_TIM_Base_MspInit+0x60>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d10b      	bne.n	8002ed2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002eba:	4b09      	ldr	r3, [pc, #36]	; (8002ee0 <HAL_TIM_Base_MspInit+0x5c>)
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebe:	4a08      	ldr	r2, [pc, #32]	; (8002ee0 <HAL_TIM_Base_MspInit+0x5c>)
 8002ec0:	f043 0320 	orr.w	r3, r3, #32
 8002ec4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ec6:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <HAL_TIM_Base_MspInit+0x5c>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	f003 0320 	and.w	r3, r3, #32
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
}
 8002ed2:	bf00      	nop
 8002ed4:	3714      	adds	r7, #20
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	40001400 	.word	0x40001400

08002ee8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b088      	sub	sp, #32
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef0:	f107 030c 	add.w	r3, r7, #12
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f08:	d11c      	bne.n	8002f44 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f0a:	4b10      	ldr	r3, [pc, #64]	; (8002f4c <HAL_TIM_MspPostInit+0x64>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	4a0f      	ldr	r2, [pc, #60]	; (8002f4c <HAL_TIM_MspPostInit+0x64>)
 8002f10:	f043 0301 	orr.w	r3, r3, #1
 8002f14:	6313      	str	r3, [r2, #48]	; 0x30
 8002f16:	4b0d      	ldr	r3, [pc, #52]	; (8002f4c <HAL_TIM_MspPostInit+0x64>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	60bb      	str	r3, [r7, #8]
 8002f20:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002f22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f26:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f28:	2302      	movs	r3, #2
 8002f2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f34:	2301      	movs	r3, #1
 8002f36:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f38:	f107 030c 	add.w	r3, r7, #12
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4804      	ldr	r0, [pc, #16]	; (8002f50 <HAL_TIM_MspPostInit+0x68>)
 8002f40:	f000 fb44 	bl	80035cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002f44:	bf00      	nop
 8002f46:	3720      	adds	r7, #32
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	40020000 	.word	0x40020000

08002f54 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f58:	4b14      	ldr	r3, [pc, #80]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f5a:	4a15      	ldr	r2, [pc, #84]	; (8002fb0 <MX_USART1_UART_Init+0x5c>)
 8002f5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f5e:	4b13      	ldr	r3, [pc, #76]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f66:	4b11      	ldr	r3, [pc, #68]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f6c:	4b0f      	ldr	r3, [pc, #60]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f72:	4b0e      	ldr	r3, [pc, #56]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f78:	4b0c      	ldr	r3, [pc, #48]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f7a:	220c      	movs	r2, #12
 8002f7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f84:	4b09      	ldr	r3, [pc, #36]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f8a:	4b08      	ldr	r3, [pc, #32]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f90:	4b06      	ldr	r3, [pc, #24]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f96:	4805      	ldr	r0, [pc, #20]	; (8002fac <MX_USART1_UART_Init+0x58>)
 8002f98:	f006 fa7e 	bl	8009498 <HAL_UART_Init>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002fa2:	f7ff fc05 	bl	80027b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	2000069c 	.word	0x2000069c
 8002fb0:	40011000 	.word	0x40011000

08002fb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b0ac      	sub	sp, #176	; 0xb0
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fbc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	605a      	str	r2, [r3, #4]
 8002fc6:	609a      	str	r2, [r3, #8]
 8002fc8:	60da      	str	r2, [r3, #12]
 8002fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fcc:	f107 0318 	add.w	r3, r7, #24
 8002fd0:	2284      	movs	r2, #132	; 0x84
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f00c ff5b 	bl	800fe90 <memset>
  if(uartHandle->Instance==USART1)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a32      	ldr	r2, [pc, #200]	; (80030a8 <HAL_UART_MspInit+0xf4>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d15c      	bne.n	800309e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002fe4:	2340      	movs	r3, #64	; 0x40
 8002fe6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fec:	f107 0318 	add.w	r3, r7, #24
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f003 f92b 	bl	800624c <HAL_RCCEx_PeriphCLKConfig>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ffc:	f7ff fbd8 	bl	80027b0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003000:	4b2a      	ldr	r3, [pc, #168]	; (80030ac <HAL_UART_MspInit+0xf8>)
 8003002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003004:	4a29      	ldr	r2, [pc, #164]	; (80030ac <HAL_UART_MspInit+0xf8>)
 8003006:	f043 0310 	orr.w	r3, r3, #16
 800300a:	6453      	str	r3, [r2, #68]	; 0x44
 800300c:	4b27      	ldr	r3, [pc, #156]	; (80030ac <HAL_UART_MspInit+0xf8>)
 800300e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003010:	f003 0310 	and.w	r3, r3, #16
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003018:	4b24      	ldr	r3, [pc, #144]	; (80030ac <HAL_UART_MspInit+0xf8>)
 800301a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301c:	4a23      	ldr	r2, [pc, #140]	; (80030ac <HAL_UART_MspInit+0xf8>)
 800301e:	f043 0302 	orr.w	r3, r3, #2
 8003022:	6313      	str	r3, [r2, #48]	; 0x30
 8003024:	4b21      	ldr	r3, [pc, #132]	; (80030ac <HAL_UART_MspInit+0xf8>)
 8003026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	613b      	str	r3, [r7, #16]
 800302e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003030:	4b1e      	ldr	r3, [pc, #120]	; (80030ac <HAL_UART_MspInit+0xf8>)
 8003032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003034:	4a1d      	ldr	r2, [pc, #116]	; (80030ac <HAL_UART_MspInit+0xf8>)
 8003036:	f043 0301 	orr.w	r3, r3, #1
 800303a:	6313      	str	r3, [r2, #48]	; 0x30
 800303c:	4b1b      	ldr	r3, [pc, #108]	; (80030ac <HAL_UART_MspInit+0xf8>)
 800303e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003048:	2380      	movs	r3, #128	; 0x80
 800304a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304e:	2302      	movs	r3, #2
 8003050:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003054:	2300      	movs	r3, #0
 8003056:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800305a:	2303      	movs	r3, #3
 800305c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003060:	2307      	movs	r3, #7
 8003062:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003066:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800306a:	4619      	mov	r1, r3
 800306c:	4810      	ldr	r0, [pc, #64]	; (80030b0 <HAL_UART_MspInit+0xfc>)
 800306e:	f000 faad 	bl	80035cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003072:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003076:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307a:	2302      	movs	r3, #2
 800307c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003080:	2300      	movs	r3, #0
 8003082:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003086:	2303      	movs	r3, #3
 8003088:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800308c:	2307      	movs	r3, #7
 800308e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003092:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003096:	4619      	mov	r1, r3
 8003098:	4806      	ldr	r0, [pc, #24]	; (80030b4 <HAL_UART_MspInit+0x100>)
 800309a:	f000 fa97 	bl	80035cc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800309e:	bf00      	nop
 80030a0:	37b0      	adds	r7, #176	; 0xb0
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40011000 	.word	0x40011000
 80030ac:	40023800 	.word	0x40023800
 80030b0:	40020400 	.word	0x40020400
 80030b4:	40020000 	.word	0x40020000

080030b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80030b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030bc:	480d      	ldr	r0, [pc, #52]	; (80030f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80030be:	490e      	ldr	r1, [pc, #56]	; (80030f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80030c0:	4a0e      	ldr	r2, [pc, #56]	; (80030fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80030c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030c4:	e002      	b.n	80030cc <LoopCopyDataInit>

080030c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030ca:	3304      	adds	r3, #4

080030cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030d0:	d3f9      	bcc.n	80030c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030d2:	4a0b      	ldr	r2, [pc, #44]	; (8003100 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80030d4:	4c0b      	ldr	r4, [pc, #44]	; (8003104 <LoopFillZerobss+0x26>)
  movs r3, #0
 80030d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030d8:	e001      	b.n	80030de <LoopFillZerobss>

080030da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030dc:	3204      	adds	r2, #4

080030de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030e0:	d3fb      	bcc.n	80030da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80030e2:	f7ff fe11 	bl	8002d08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030e6:	f00c fea1 	bl	800fe2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030ea:	f7fe f9a5 	bl	8001438 <main>
  bx  lr    
 80030ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80030f0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80030f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030f8:	2000049c 	.word	0x2000049c
  ldr r2, =_sidata
 80030fc:	080159f4 	.word	0x080159f4
  ldr r2, =_sbss
 8003100:	2000049c 	.word	0x2000049c
  ldr r4, =_ebss
 8003104:	20000778 	.word	0x20000778

08003108 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003108:	e7fe      	b.n	8003108 <ADC_IRQHandler>

0800310a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800310e:	2003      	movs	r0, #3
 8003110:	f000 f94c 	bl	80033ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003114:	200f      	movs	r0, #15
 8003116:	f000 f805 	bl	8003124 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800311a:	f7ff fc9f 	bl	8002a5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	bd80      	pop	{r7, pc}

08003124 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800312c:	4b12      	ldr	r3, [pc, #72]	; (8003178 <HAL_InitTick+0x54>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	4b12      	ldr	r3, [pc, #72]	; (800317c <HAL_InitTick+0x58>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	4619      	mov	r1, r3
 8003136:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800313a:	fbb3 f3f1 	udiv	r3, r3, r1
 800313e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003142:	4618      	mov	r0, r3
 8003144:	f000 f996 	bl	8003474 <HAL_SYSTICK_Config>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e00e      	b.n	8003170 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2b0f      	cmp	r3, #15
 8003156:	d80a      	bhi.n	800316e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003158:	2200      	movs	r2, #0
 800315a:	6879      	ldr	r1, [r7, #4]
 800315c:	f04f 30ff 	mov.w	r0, #4294967295
 8003160:	f000 f944 	bl	80033ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003164:	4a06      	ldr	r2, [pc, #24]	; (8003180 <HAL_InitTick+0x5c>)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800316a:	2300      	movs	r3, #0
 800316c:	e000      	b.n	8003170 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
}
 8003170:	4618      	mov	r0, r3
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	20000000 	.word	0x20000000
 800317c:	20000008 	.word	0x20000008
 8003180:	20000004 	.word	0x20000004

08003184 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003188:	4b06      	ldr	r3, [pc, #24]	; (80031a4 <HAL_IncTick+0x20>)
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	461a      	mov	r2, r3
 800318e:	4b06      	ldr	r3, [pc, #24]	; (80031a8 <HAL_IncTick+0x24>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4413      	add	r3, r2
 8003194:	4a04      	ldr	r2, [pc, #16]	; (80031a8 <HAL_IncTick+0x24>)
 8003196:	6013      	str	r3, [r2, #0]
}
 8003198:	bf00      	nop
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	20000008 	.word	0x20000008
 80031a8:	20000724 	.word	0x20000724

080031ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  return uwTick;
 80031b0:	4b03      	ldr	r3, [pc, #12]	; (80031c0 <HAL_GetTick+0x14>)
 80031b2:	681b      	ldr	r3, [r3, #0]
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	20000724 	.word	0x20000724

080031c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031cc:	f7ff ffee 	bl	80031ac <HAL_GetTick>
 80031d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031dc:	d005      	beq.n	80031ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031de:	4b0a      	ldr	r3, [pc, #40]	; (8003208 <HAL_Delay+0x44>)
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	461a      	mov	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	4413      	add	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031ea:	bf00      	nop
 80031ec:	f7ff ffde 	bl	80031ac <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d8f7      	bhi.n	80031ec <HAL_Delay+0x28>
  {
  }
}
 80031fc:	bf00      	nop
 80031fe:	bf00      	nop
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	20000008 	.word	0x20000008

0800320c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f003 0307 	and.w	r3, r3, #7
 800321a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800321c:	4b0b      	ldr	r3, [pc, #44]	; (800324c <__NVIC_SetPriorityGrouping+0x40>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003228:	4013      	ands	r3, r2
 800322a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003234:	4b06      	ldr	r3, [pc, #24]	; (8003250 <__NVIC_SetPriorityGrouping+0x44>)
 8003236:	4313      	orrs	r3, r2
 8003238:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800323a:	4a04      	ldr	r2, [pc, #16]	; (800324c <__NVIC_SetPriorityGrouping+0x40>)
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	60d3      	str	r3, [r2, #12]
}
 8003240:	bf00      	nop
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	e000ed00 	.word	0xe000ed00
 8003250:	05fa0000 	.word	0x05fa0000

08003254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003258:	4b04      	ldr	r3, [pc, #16]	; (800326c <__NVIC_GetPriorityGrouping+0x18>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	0a1b      	lsrs	r3, r3, #8
 800325e:	f003 0307 	and.w	r3, r3, #7
}
 8003262:	4618      	mov	r0, r3
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	e000ed00 	.word	0xe000ed00

08003270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	2b00      	cmp	r3, #0
 8003280:	db0b      	blt.n	800329a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	f003 021f 	and.w	r2, r3, #31
 8003288:	4907      	ldr	r1, [pc, #28]	; (80032a8 <__NVIC_EnableIRQ+0x38>)
 800328a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	2001      	movs	r0, #1
 8003292:	fa00 f202 	lsl.w	r2, r0, r2
 8003296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	e000e100 	.word	0xe000e100

080032ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4603      	mov	r3, r0
 80032b4:	6039      	str	r1, [r7, #0]
 80032b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	db0a      	blt.n	80032d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	b2da      	uxtb	r2, r3
 80032c4:	490c      	ldr	r1, [pc, #48]	; (80032f8 <__NVIC_SetPriority+0x4c>)
 80032c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ca:	0112      	lsls	r2, r2, #4
 80032cc:	b2d2      	uxtb	r2, r2
 80032ce:	440b      	add	r3, r1
 80032d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d4:	e00a      	b.n	80032ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	b2da      	uxtb	r2, r3
 80032da:	4908      	ldr	r1, [pc, #32]	; (80032fc <__NVIC_SetPriority+0x50>)
 80032dc:	79fb      	ldrb	r3, [r7, #7]
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	3b04      	subs	r3, #4
 80032e4:	0112      	lsls	r2, r2, #4
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	440b      	add	r3, r1
 80032ea:	761a      	strb	r2, [r3, #24]
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	e000e100 	.word	0xe000e100
 80032fc:	e000ed00 	.word	0xe000ed00

08003300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003300:	b480      	push	{r7}
 8003302:	b089      	sub	sp, #36	; 0x24
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f1c3 0307 	rsb	r3, r3, #7
 800331a:	2b04      	cmp	r3, #4
 800331c:	bf28      	it	cs
 800331e:	2304      	movcs	r3, #4
 8003320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	3304      	adds	r3, #4
 8003326:	2b06      	cmp	r3, #6
 8003328:	d902      	bls.n	8003330 <NVIC_EncodePriority+0x30>
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	3b03      	subs	r3, #3
 800332e:	e000      	b.n	8003332 <NVIC_EncodePriority+0x32>
 8003330:	2300      	movs	r3, #0
 8003332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003334:	f04f 32ff 	mov.w	r2, #4294967295
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43da      	mvns	r2, r3
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	401a      	ands	r2, r3
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003348:	f04f 31ff 	mov.w	r1, #4294967295
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	fa01 f303 	lsl.w	r3, r1, r3
 8003352:	43d9      	mvns	r1, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003358:	4313      	orrs	r3, r2
         );
}
 800335a:	4618      	mov	r0, r3
 800335c:	3724      	adds	r7, #36	; 0x24
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
	...

08003368 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3b01      	subs	r3, #1
 8003374:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003378:	d301      	bcc.n	800337e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800337a:	2301      	movs	r3, #1
 800337c:	e00f      	b.n	800339e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800337e:	4a0a      	ldr	r2, [pc, #40]	; (80033a8 <SysTick_Config+0x40>)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3b01      	subs	r3, #1
 8003384:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003386:	210f      	movs	r1, #15
 8003388:	f04f 30ff 	mov.w	r0, #4294967295
 800338c:	f7ff ff8e 	bl	80032ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003390:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <SysTick_Config+0x40>)
 8003392:	2200      	movs	r2, #0
 8003394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003396:	4b04      	ldr	r3, [pc, #16]	; (80033a8 <SysTick_Config+0x40>)
 8003398:	2207      	movs	r2, #7
 800339a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	e000e010 	.word	0xe000e010

080033ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b07      	cmp	r3, #7
 80033b8:	d00f      	beq.n	80033da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b06      	cmp	r3, #6
 80033be:	d00c      	beq.n	80033da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b05      	cmp	r3, #5
 80033c4:	d009      	beq.n	80033da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d006      	beq.n	80033da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d003      	beq.n	80033da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033d2:	2191      	movs	r1, #145	; 0x91
 80033d4:	4804      	ldr	r0, [pc, #16]	; (80033e8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80033d6:	f7ff f9f0 	bl	80027ba <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7ff ff16 	bl	800320c <__NVIC_SetPriorityGrouping>
}
 80033e0:	bf00      	nop
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	080152f8 	.word	0x080152f8

080033ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b086      	sub	sp, #24
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
 80033f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033fa:	2300      	movs	r3, #0
 80033fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2b0f      	cmp	r3, #15
 8003402:	d903      	bls.n	800340c <HAL_NVIC_SetPriority+0x20>
 8003404:	21a9      	movs	r1, #169	; 0xa9
 8003406:	480e      	ldr	r0, [pc, #56]	; (8003440 <HAL_NVIC_SetPriority+0x54>)
 8003408:	f7ff f9d7 	bl	80027ba <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	2b0f      	cmp	r3, #15
 8003410:	d903      	bls.n	800341a <HAL_NVIC_SetPriority+0x2e>
 8003412:	21aa      	movs	r1, #170	; 0xaa
 8003414:	480a      	ldr	r0, [pc, #40]	; (8003440 <HAL_NVIC_SetPriority+0x54>)
 8003416:	f7ff f9d0 	bl	80027ba <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800341a:	f7ff ff1b 	bl	8003254 <__NVIC_GetPriorityGrouping>
 800341e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	68b9      	ldr	r1, [r7, #8]
 8003424:	6978      	ldr	r0, [r7, #20]
 8003426:	f7ff ff6b 	bl	8003300 <NVIC_EncodePriority>
 800342a:	4602      	mov	r2, r0
 800342c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003430:	4611      	mov	r1, r2
 8003432:	4618      	mov	r0, r3
 8003434:	f7ff ff3a 	bl	80032ac <__NVIC_SetPriority>
}
 8003438:	bf00      	nop
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	080152f8 	.word	0x080152f8

08003444 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	4603      	mov	r3, r0
 800344c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800344e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003452:	2b00      	cmp	r3, #0
 8003454:	da03      	bge.n	800345e <HAL_NVIC_EnableIRQ+0x1a>
 8003456:	21bd      	movs	r1, #189	; 0xbd
 8003458:	4805      	ldr	r0, [pc, #20]	; (8003470 <HAL_NVIC_EnableIRQ+0x2c>)
 800345a:	f7ff f9ae 	bl	80027ba <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800345e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003462:	4618      	mov	r0, r3
 8003464:	f7ff ff04 	bl	8003270 <__NVIC_EnableIRQ>
}
 8003468:	bf00      	nop
 800346a:	3708      	adds	r7, #8
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	080152f8 	.word	0x080152f8

08003474 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f7ff ff73 	bl	8003368 <SysTick_Config>
 8003482:	4603      	mov	r3, r0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3708      	adds	r7, #8
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003498:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800349a:	f7ff fe87 	bl	80031ac <HAL_GetTick>
 800349e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d008      	beq.n	80034be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2280      	movs	r2, #128	; 0x80
 80034b0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e052      	b.n	8003564 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 0216 	bic.w	r2, r2, #22
 80034cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	695a      	ldr	r2, [r3, #20]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d103      	bne.n	80034ee <HAL_DMA_Abort+0x62>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d007      	beq.n	80034fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 0208 	bic.w	r2, r2, #8
 80034fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 0201 	bic.w	r2, r2, #1
 800350c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800350e:	e013      	b.n	8003538 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003510:	f7ff fe4c 	bl	80031ac <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b05      	cmp	r3, #5
 800351c:	d90c      	bls.n	8003538 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2220      	movs	r2, #32
 8003522:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2203      	movs	r2, #3
 8003528:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e015      	b.n	8003564 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1e4      	bne.n	8003510 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354a:	223f      	movs	r2, #63	; 0x3f
 800354c:	409a      	lsls	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	4618      	mov	r0, r3
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d004      	beq.n	800358a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2280      	movs	r2, #128	; 0x80
 8003584:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e00c      	b.n	80035a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2205      	movs	r2, #5
 800358e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0201 	bic.w	r2, r2, #1
 80035a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035be:	b2db      	uxtb	r3, r3
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b088      	sub	sp, #32
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80035d6:	2300      	movs	r3, #0
 80035d8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80035da:	2300      	movs	r3, #0
 80035dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80035de:	2300      	movs	r3, #0
 80035e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80035e2:	2300      	movs	r3, #0
 80035e4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a3a      	ldr	r2, [pc, #232]	; (80036d4 <HAL_GPIO_Init+0x108>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d02b      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a39      	ldr	r2, [pc, #228]	; (80036d8 <HAL_GPIO_Init+0x10c>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d027      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a38      	ldr	r2, [pc, #224]	; (80036dc <HAL_GPIO_Init+0x110>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d023      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a37      	ldr	r2, [pc, #220]	; (80036e0 <HAL_GPIO_Init+0x114>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d01f      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a36      	ldr	r2, [pc, #216]	; (80036e4 <HAL_GPIO_Init+0x118>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d01b      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a35      	ldr	r2, [pc, #212]	; (80036e8 <HAL_GPIO_Init+0x11c>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d017      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a34      	ldr	r2, [pc, #208]	; (80036ec <HAL_GPIO_Init+0x120>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d013      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a33      	ldr	r2, [pc, #204]	; (80036f0 <HAL_GPIO_Init+0x124>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00f      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a32      	ldr	r2, [pc, #200]	; (80036f4 <HAL_GPIO_Init+0x128>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d00b      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a31      	ldr	r2, [pc, #196]	; (80036f8 <HAL_GPIO_Init+0x12c>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d007      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a30      	ldr	r2, [pc, #192]	; (80036fc <HAL_GPIO_Init+0x130>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d003      	beq.n	8003646 <HAL_GPIO_Init+0x7a>
 800363e:	21aa      	movs	r1, #170	; 0xaa
 8003640:	482f      	ldr	r0, [pc, #188]	; (8003700 <HAL_GPIO_Init+0x134>)
 8003642:	f7ff f8ba 	bl	80027ba <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	b29b      	uxth	r3, r3
 800364c:	2b00      	cmp	r3, #0
 800364e:	d103      	bne.n	8003658 <HAL_GPIO_Init+0x8c>
 8003650:	21ab      	movs	r1, #171	; 0xab
 8003652:	482b      	ldr	r0, [pc, #172]	; (8003700 <HAL_GPIO_Init+0x134>)
 8003654:	f7ff f8b1 	bl	80027ba <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d035      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d031      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	2b11      	cmp	r3, #17
 800366e:	d02d      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	2b02      	cmp	r3, #2
 8003676:	d029      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2b12      	cmp	r3, #18
 800367e:	d025      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8003688:	d020      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8003692:	d01b      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 800369c:	d016      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 80036a6:	d011      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 80036b0:	d00c      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 80036ba:	d007      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2b03      	cmp	r3, #3
 80036c2:	d003      	beq.n	80036cc <HAL_GPIO_Init+0x100>
 80036c4:	21ac      	movs	r1, #172	; 0xac
 80036c6:	480e      	ldr	r0, [pc, #56]	; (8003700 <HAL_GPIO_Init+0x134>)
 80036c8:	f7ff f877 	bl	80027ba <assert_failed>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80036cc:	2300      	movs	r3, #0
 80036ce:	61fb      	str	r3, [r7, #28]
 80036d0:	e2c7      	b.n	8003c62 <HAL_GPIO_Init+0x696>
 80036d2:	bf00      	nop
 80036d4:	40020000 	.word	0x40020000
 80036d8:	40020400 	.word	0x40020400
 80036dc:	40020800 	.word	0x40020800
 80036e0:	40020c00 	.word	0x40020c00
 80036e4:	40021000 	.word	0x40021000
 80036e8:	40021400 	.word	0x40021400
 80036ec:	40021800 	.word	0x40021800
 80036f0:	40021c00 	.word	0x40021c00
 80036f4:	40022000 	.word	0x40022000
 80036f8:	40022400 	.word	0x40022400
 80036fc:	40022800 	.word	0x40022800
 8003700:	08015334 	.word	0x08015334
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003704:	2201      	movs	r2, #1
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	4013      	ands	r3, r2
 8003716:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	429a      	cmp	r2, r3
 800371e:	f040 829d 	bne.w	8003c5c <HAL_GPIO_Init+0x690>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f003 0303 	and.w	r3, r3, #3
 800372a:	2b01      	cmp	r3, #1
 800372c:	d005      	beq.n	800373a <HAL_GPIO_Init+0x16e>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	2b02      	cmp	r3, #2
 8003738:	d144      	bne.n	80037c4 <HAL_GPIO_Init+0x1f8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00f      	beq.n	8003762 <HAL_GPIO_Init+0x196>
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d00b      	beq.n	8003762 <HAL_GPIO_Init+0x196>
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	2b02      	cmp	r3, #2
 8003750:	d007      	beq.n	8003762 <HAL_GPIO_Init+0x196>
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	2b03      	cmp	r3, #3
 8003758:	d003      	beq.n	8003762 <HAL_GPIO_Init+0x196>
 800375a:	21bd      	movs	r1, #189	; 0xbd
 800375c:	4831      	ldr	r0, [pc, #196]	; (8003824 <HAL_GPIO_Init+0x258>)
 800375e:	f7ff f82c 	bl	80027ba <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	2203      	movs	r2, #3
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	4313      	orrs	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003798:	2201      	movs	r2, #1
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	43db      	mvns	r3, r3
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	4013      	ands	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	091b      	lsrs	r3, r3, #4
 80037ae:	f003 0201 	and.w	r2, r3, #1
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f003 0303 	and.w	r3, r3, #3
 80037cc:	2b03      	cmp	r3, #3
 80037ce:	d02b      	beq.n	8003828 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00b      	beq.n	80037f0 <HAL_GPIO_Init+0x224>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d007      	beq.n	80037f0 <HAL_GPIO_Init+0x224>
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d003      	beq.n	80037f0 <HAL_GPIO_Init+0x224>
 80037e8:	21ce      	movs	r1, #206	; 0xce
 80037ea:	480e      	ldr	r0, [pc, #56]	; (8003824 <HAL_GPIO_Init+0x258>)
 80037ec:	f7fe ffe5 	bl	80027ba <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	2203      	movs	r2, #3
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	43db      	mvns	r3, r3
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	4013      	ands	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	005b      	lsls	r3, r3, #1
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	4313      	orrs	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	60da      	str	r2, [r3, #12]
 8003820:	e002      	b.n	8003828 <HAL_GPIO_Init+0x25c>
 8003822:	bf00      	nop
 8003824:	08015334 	.word	0x08015334
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0303 	and.w	r3, r3, #3
 8003830:	2b02      	cmp	r3, #2
 8003832:	f040 8134 	bne.w	8003a9e <HAL_GPIO_Init+0x4d2>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	691b      	ldr	r3, [r3, #16]
 800383a:	2b00      	cmp	r3, #0
 800383c:	f000 810b 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	2b01      	cmp	r3, #1
 8003846:	f000 8106 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	2b00      	cmp	r3, #0
 8003850:	f000 8101 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	691b      	ldr	r3, [r3, #16]
 8003858:	2b00      	cmp	r3, #0
 800385a:	f000 80fc 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 80f7 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	2b01      	cmp	r3, #1
 800386e:	f000 80f2 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	2b02      	cmp	r3, #2
 8003878:	f000 80ed 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	2b02      	cmp	r3, #2
 8003882:	f000 80e8 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	2b02      	cmp	r3, #2
 800388c:	f000 80e3 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	2b03      	cmp	r3, #3
 8003896:	f000 80de 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	2b03      	cmp	r3, #3
 80038a0:	f000 80d9 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	f000 80d4 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	2b03      	cmp	r3, #3
 80038b4:	f000 80cf 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	2b03      	cmp	r3, #3
 80038be:	f000 80ca 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	2b03      	cmp	r3, #3
 80038c8:	f000 80c5 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	2b04      	cmp	r3, #4
 80038d2:	f000 80c0 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	2b04      	cmp	r3, #4
 80038dc:	f000 80bb 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	f000 80b6 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	f000 80b1 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	f000 80ac 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	2b05      	cmp	r3, #5
 8003904:	f000 80a7 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	2b05      	cmp	r3, #5
 800390e:	f000 80a2 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	2b05      	cmp	r3, #5
 8003918:	f000 809d 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	691b      	ldr	r3, [r3, #16]
 8003920:	2b05      	cmp	r3, #5
 8003922:	f000 8098 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	2b05      	cmp	r3, #5
 800392c:	f000 8093 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	2b05      	cmp	r3, #5
 8003936:	f000 808e 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	2b06      	cmp	r3, #6
 8003940:	f000 8089 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	2b06      	cmp	r3, #6
 800394a:	f000 8084 	beq.w	8003a56 <HAL_GPIO_Init+0x48a>
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	2b07      	cmp	r3, #7
 8003954:	d07f      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	2b07      	cmp	r3, #7
 800395c:	d07b      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	2b07      	cmp	r3, #7
 8003964:	d077      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	2b07      	cmp	r3, #7
 800396c:	d073      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	2b07      	cmp	r3, #7
 8003974:	d06f      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	2b07      	cmp	r3, #7
 800397c:	d06b      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	2b07      	cmp	r3, #7
 8003984:	d067      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	2b08      	cmp	r3, #8
 800398c:	d063      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	2b08      	cmp	r3, #8
 8003994:	d05f      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	2b08      	cmp	r3, #8
 800399c:	d05b      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	2b08      	cmp	r3, #8
 80039a4:	d057      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d053      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	2b08      	cmp	r3, #8
 80039b4:	d04f      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	2b08      	cmp	r3, #8
 80039bc:	d04b      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	2b09      	cmp	r3, #9
 80039c4:	d047      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	2b09      	cmp	r3, #9
 80039cc:	d043      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	2b09      	cmp	r3, #9
 80039d4:	d03f      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	2b09      	cmp	r3, #9
 80039dc:	d03b      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	2b09      	cmp	r3, #9
 80039e4:	d037      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	2b09      	cmp	r3, #9
 80039ec:	d033      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	2b09      	cmp	r3, #9
 80039f4:	d02f      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	2b0a      	cmp	r3, #10
 80039fc:	d02b      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	2b0a      	cmp	r3, #10
 8003a04:	d027      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	2b0a      	cmp	r3, #10
 8003a0c:	d023      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	2b0a      	cmp	r3, #10
 8003a14:	d01f      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	2b0b      	cmp	r3, #11
 8003a1c:	d01b      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	2b0c      	cmp	r3, #12
 8003a24:	d017      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	2b0c      	cmp	r3, #12
 8003a2c:	d013      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	2b0c      	cmp	r3, #12
 8003a34:	d00f      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	2b0f      	cmp	r3, #15
 8003a3c:	d00b      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	2b0d      	cmp	r3, #13
 8003a44:	d007      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	2b0e      	cmp	r3, #14
 8003a4c:	d003      	beq.n	8003a56 <HAL_GPIO_Init+0x48a>
 8003a4e:	21db      	movs	r1, #219	; 0xdb
 8003a50:	4888      	ldr	r0, [pc, #544]	; (8003c74 <HAL_GPIO_Init+0x6a8>)
 8003a52:	f7fe feb2 	bl	80027ba <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	08da      	lsrs	r2, r3, #3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	3208      	adds	r2, #8
 8003a5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	220f      	movs	r2, #15
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	43db      	mvns	r3, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4013      	ands	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	691a      	ldr	r2, [r3, #16]
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	08da      	lsrs	r2, r3, #3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3208      	adds	r2, #8
 8003a98:	69b9      	ldr	r1, [r7, #24]
 8003a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	2203      	movs	r2, #3
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f003 0203 	and.w	r2, r3, #3
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f000 80be 	beq.w	8003c5c <HAL_GPIO_Init+0x690>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ae0:	4b65      	ldr	r3, [pc, #404]	; (8003c78 <HAL_GPIO_Init+0x6ac>)
 8003ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae4:	4a64      	ldr	r2, [pc, #400]	; (8003c78 <HAL_GPIO_Init+0x6ac>)
 8003ae6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003aea:	6453      	str	r3, [r2, #68]	; 0x44
 8003aec:	4b62      	ldr	r3, [pc, #392]	; (8003c78 <HAL_GPIO_Init+0x6ac>)
 8003aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003af4:	60fb      	str	r3, [r7, #12]
 8003af6:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003af8:	4a60      	ldr	r2, [pc, #384]	; (8003c7c <HAL_GPIO_Init+0x6b0>)
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	089b      	lsrs	r3, r3, #2
 8003afe:	3302      	adds	r3, #2
 8003b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	f003 0303 	and.w	r3, r3, #3
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	220f      	movs	r2, #15
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	43db      	mvns	r3, r3
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	4013      	ands	r3, r2
 8003b1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a58      	ldr	r2, [pc, #352]	; (8003c80 <HAL_GPIO_Init+0x6b4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d037      	beq.n	8003b94 <HAL_GPIO_Init+0x5c8>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a57      	ldr	r2, [pc, #348]	; (8003c84 <HAL_GPIO_Init+0x6b8>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d031      	beq.n	8003b90 <HAL_GPIO_Init+0x5c4>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	4a56      	ldr	r2, [pc, #344]	; (8003c88 <HAL_GPIO_Init+0x6bc>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d02b      	beq.n	8003b8c <HAL_GPIO_Init+0x5c0>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a55      	ldr	r2, [pc, #340]	; (8003c8c <HAL_GPIO_Init+0x6c0>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d025      	beq.n	8003b88 <HAL_GPIO_Init+0x5bc>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a54      	ldr	r2, [pc, #336]	; (8003c90 <HAL_GPIO_Init+0x6c4>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d01f      	beq.n	8003b84 <HAL_GPIO_Init+0x5b8>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a53      	ldr	r2, [pc, #332]	; (8003c94 <HAL_GPIO_Init+0x6c8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d019      	beq.n	8003b80 <HAL_GPIO_Init+0x5b4>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a52      	ldr	r2, [pc, #328]	; (8003c98 <HAL_GPIO_Init+0x6cc>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d013      	beq.n	8003b7c <HAL_GPIO_Init+0x5b0>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	4a51      	ldr	r2, [pc, #324]	; (8003c9c <HAL_GPIO_Init+0x6d0>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d00d      	beq.n	8003b78 <HAL_GPIO_Init+0x5ac>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a50      	ldr	r2, [pc, #320]	; (8003ca0 <HAL_GPIO_Init+0x6d4>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d007      	beq.n	8003b74 <HAL_GPIO_Init+0x5a8>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a4f      	ldr	r2, [pc, #316]	; (8003ca4 <HAL_GPIO_Init+0x6d8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d101      	bne.n	8003b70 <HAL_GPIO_Init+0x5a4>
 8003b6c:	2309      	movs	r3, #9
 8003b6e:	e012      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b70:	230a      	movs	r3, #10
 8003b72:	e010      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b74:	2308      	movs	r3, #8
 8003b76:	e00e      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b78:	2307      	movs	r3, #7
 8003b7a:	e00c      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b7c:	2306      	movs	r3, #6
 8003b7e:	e00a      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b80:	2305      	movs	r3, #5
 8003b82:	e008      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b84:	2304      	movs	r3, #4
 8003b86:	e006      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e004      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e002      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <HAL_GPIO_Init+0x5ca>
 8003b94:	2300      	movs	r3, #0
 8003b96:	69fa      	ldr	r2, [r7, #28]
 8003b98:	f002 0203 	and.w	r2, r2, #3
 8003b9c:	0092      	lsls	r2, r2, #2
 8003b9e:	4093      	lsls	r3, r2
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ba6:	4935      	ldr	r1, [pc, #212]	; (8003c7c <HAL_GPIO_Init+0x6b0>)
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	089b      	lsrs	r3, r3, #2
 8003bac:	3302      	adds	r3, #2
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bb4:	4b3c      	ldr	r3, [pc, #240]	; (8003ca8 <HAL_GPIO_Init+0x6dc>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	43db      	mvns	r3, r3
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d003      	beq.n	8003bd8 <HAL_GPIO_Init+0x60c>
        {
          temp |= iocurrent;
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bd8:	4a33      	ldr	r2, [pc, #204]	; (8003ca8 <HAL_GPIO_Init+0x6dc>)
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bde:	4b32      	ldr	r3, [pc, #200]	; (8003ca8 <HAL_GPIO_Init+0x6dc>)
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	43db      	mvns	r3, r3
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	4013      	ands	r3, r2
 8003bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d003      	beq.n	8003c02 <HAL_GPIO_Init+0x636>
        {
          temp |= iocurrent;
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c02:	4a29      	ldr	r2, [pc, #164]	; (8003ca8 <HAL_GPIO_Init+0x6dc>)
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c08:	4b27      	ldr	r3, [pc, #156]	; (8003ca8 <HAL_GPIO_Init+0x6dc>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	43db      	mvns	r3, r3
 8003c12:	69ba      	ldr	r2, [r7, #24]
 8003c14:	4013      	ands	r3, r2
 8003c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d003      	beq.n	8003c2c <HAL_GPIO_Init+0x660>
        {
          temp |= iocurrent;
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c2c:	4a1e      	ldr	r2, [pc, #120]	; (8003ca8 <HAL_GPIO_Init+0x6dc>)
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c32:	4b1d      	ldr	r3, [pc, #116]	; (8003ca8 <HAL_GPIO_Init+0x6dc>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	43db      	mvns	r3, r3
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_GPIO_Init+0x68a>
        {
          temp |= iocurrent;
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c56:	4a14      	ldr	r2, [pc, #80]	; (8003ca8 <HAL_GPIO_Init+0x6dc>)
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	61fb      	str	r3, [r7, #28]
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	2b0f      	cmp	r3, #15
 8003c66:	f67f ad4d 	bls.w	8003704 <HAL_GPIO_Init+0x138>
      }
    }
  }
}
 8003c6a:	bf00      	nop
 8003c6c:	bf00      	nop
 8003c6e:	3720      	adds	r7, #32
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	08015334 	.word	0x08015334
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	40013800 	.word	0x40013800
 8003c80:	40020000 	.word	0x40020000
 8003c84:	40020400 	.word	0x40020400
 8003c88:	40020800 	.word	0x40020800
 8003c8c:	40020c00 	.word	0x40020c00
 8003c90:	40021000 	.word	0x40021000
 8003c94:	40021400 	.word	0x40021400
 8003c98:	40021800 	.word	0x40021800
 8003c9c:	40021c00 	.word	0x40021c00
 8003ca0:	40022000 	.word	0x40022000
 8003ca4:	40022400 	.word	0x40022400
 8003ca8:	40013c00 	.word	0x40013c00

08003cac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003cb8:	887b      	ldrh	r3, [r7, #2]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d104      	bne.n	8003cc8 <HAL_GPIO_ReadPin+0x1c>
 8003cbe:	f240 1177 	movw	r1, #375	; 0x177
 8003cc2:	4809      	ldr	r0, [pc, #36]	; (8003ce8 <HAL_GPIO_ReadPin+0x3c>)
 8003cc4:	f7fe fd79 	bl	80027ba <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	691a      	ldr	r2, [r3, #16]
 8003ccc:	887b      	ldrh	r3, [r7, #2]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d002      	beq.n	8003cda <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	73fb      	strb	r3, [r7, #15]
 8003cd8:	e001      	b.n	8003cde <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	08015334 	.word	0x08015334

08003cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	807b      	strh	r3, [r7, #2]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003cfc:	887b      	ldrh	r3, [r7, #2]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d104      	bne.n	8003d0c <HAL_GPIO_WritePin+0x20>
 8003d02:	f240 1197 	movw	r1, #407	; 0x197
 8003d06:	480e      	ldr	r0, [pc, #56]	; (8003d40 <HAL_GPIO_WritePin+0x54>)
 8003d08:	f7fe fd57 	bl	80027ba <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003d0c:	787b      	ldrb	r3, [r7, #1]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d007      	beq.n	8003d22 <HAL_GPIO_WritePin+0x36>
 8003d12:	787b      	ldrb	r3, [r7, #1]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d004      	beq.n	8003d22 <HAL_GPIO_WritePin+0x36>
 8003d18:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8003d1c:	4808      	ldr	r0, [pc, #32]	; (8003d40 <HAL_GPIO_WritePin+0x54>)
 8003d1e:	f7fe fd4c 	bl	80027ba <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003d22:	787b      	ldrb	r3, [r7, #1]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d003      	beq.n	8003d30 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d28:	887a      	ldrh	r2, [r7, #2]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003d2e:	e003      	b.n	8003d38 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003d30:	887b      	ldrh	r3, [r7, #2]
 8003d32:	041a      	lsls	r2, r3, #16
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	619a      	str	r2, [r3, #24]
}
 8003d38:	bf00      	nop
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	08015334 	.word	0x08015334

08003d44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d4e:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d50:	695a      	ldr	r2, [r3, #20]
 8003d52:	88fb      	ldrh	r3, [r7, #6]
 8003d54:	4013      	ands	r3, r2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d006      	beq.n	8003d68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d5a:	4a05      	ldr	r2, [pc, #20]	; (8003d70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d5c:	88fb      	ldrh	r3, [r7, #6]
 8003d5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d60:	88fb      	ldrh	r3, [r7, #6]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fe fce6 	bl	8002734 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d68:	bf00      	nop
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	40013c00 	.word	0x40013c00

08003d74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e107      	b.n	8003f96 <HAL_I2C_Init+0x222>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a85      	ldr	r2, [pc, #532]	; (8003fa0 <HAL_I2C_Init+0x22c>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d013      	beq.n	8003db8 <HAL_I2C_Init+0x44>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a83      	ldr	r2, [pc, #524]	; (8003fa4 <HAL_I2C_Init+0x230>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d00e      	beq.n	8003db8 <HAL_I2C_Init+0x44>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a82      	ldr	r2, [pc, #520]	; (8003fa8 <HAL_I2C_Init+0x234>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d009      	beq.n	8003db8 <HAL_I2C_Init+0x44>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a80      	ldr	r2, [pc, #512]	; (8003fac <HAL_I2C_Init+0x238>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d004      	beq.n	8003db8 <HAL_I2C_Init+0x44>
 8003dae:	f240 2119 	movw	r1, #537	; 0x219
 8003db2:	487f      	ldr	r0, [pc, #508]	; (8003fb0 <HAL_I2C_Init+0x23c>)
 8003db4:	f7fe fd01 	bl	80027ba <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dc0:	d304      	bcc.n	8003dcc <HAL_I2C_Init+0x58>
 8003dc2:	f240 211a 	movw	r1, #538	; 0x21a
 8003dc6:	487a      	ldr	r0, [pc, #488]	; (8003fb0 <HAL_I2C_Init+0x23c>)
 8003dc8:	f7fe fcf7 	bl	80027ba <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d008      	beq.n	8003de6 <HAL_I2C_Init+0x72>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d004      	beq.n	8003de6 <HAL_I2C_Init+0x72>
 8003ddc:	f240 211b 	movw	r1, #539	; 0x21b
 8003de0:	4873      	ldr	r0, [pc, #460]	; (8003fb0 <HAL_I2C_Init+0x23c>)
 8003de2:	f7fe fcea 	bl	80027ba <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	691b      	ldr	r3, [r3, #16]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d009      	beq.n	8003e02 <HAL_I2C_Init+0x8e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003df6:	d004      	beq.n	8003e02 <HAL_I2C_Init+0x8e>
 8003df8:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8003dfc:	486c      	ldr	r0, [pc, #432]	; (8003fb0 <HAL_I2C_Init+0x23c>)
 8003dfe:	f7fe fcdc 	bl	80027ba <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	2bff      	cmp	r3, #255	; 0xff
 8003e08:	d904      	bls.n	8003e14 <HAL_I2C_Init+0xa0>
 8003e0a:	f240 211d 	movw	r1, #541	; 0x21d
 8003e0e:	4868      	ldr	r0, [pc, #416]	; (8003fb0 <HAL_I2C_Init+0x23c>)
 8003e10:	f7fe fcd3 	bl	80027ba <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d020      	beq.n	8003e5e <HAL_I2C_Init+0xea>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d01c      	beq.n	8003e5e <HAL_I2C_Init+0xea>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d018      	beq.n	8003e5e <HAL_I2C_Init+0xea>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	2b03      	cmp	r3, #3
 8003e32:	d014      	beq.n	8003e5e <HAL_I2C_Init+0xea>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d010      	beq.n	8003e5e <HAL_I2C_Init+0xea>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	2b05      	cmp	r3, #5
 8003e42:	d00c      	beq.n	8003e5e <HAL_I2C_Init+0xea>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	2b06      	cmp	r3, #6
 8003e4a:	d008      	beq.n	8003e5e <HAL_I2C_Init+0xea>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	2b07      	cmp	r3, #7
 8003e52:	d004      	beq.n	8003e5e <HAL_I2C_Init+0xea>
 8003e54:	f240 211e 	movw	r1, #542	; 0x21e
 8003e58:	4855      	ldr	r0, [pc, #340]	; (8003fb0 <HAL_I2C_Init+0x23c>)
 8003e5a:	f7fe fcae 	bl	80027ba <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69db      	ldr	r3, [r3, #28]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d009      	beq.n	8003e7a <HAL_I2C_Init+0x106>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003e6e:	d004      	beq.n	8003e7a <HAL_I2C_Init+0x106>
 8003e70:	f240 211f 	movw	r1, #543	; 0x21f
 8003e74:	484e      	ldr	r0, [pc, #312]	; (8003fb0 <HAL_I2C_Init+0x23c>)
 8003e76:	f7fe fca0 	bl	80027ba <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d009      	beq.n	8003e96 <HAL_I2C_Init+0x122>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e8a:	d004      	beq.n	8003e96 <HAL_I2C_Init+0x122>
 8003e8c:	f44f 7108 	mov.w	r1, #544	; 0x220
 8003e90:	4847      	ldr	r0, [pc, #284]	; (8003fb0 <HAL_I2C_Init+0x23c>)
 8003e92:	f7fe fc92 	bl	80027ba <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d106      	bne.n	8003eb0 <HAL_I2C_Init+0x13c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f7fd fa64 	bl	8001378 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2224      	movs	r2, #36	; 0x24
 8003eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0201 	bic.w	r2, r2, #1
 8003ec6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ed4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ee4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d107      	bne.n	8003efe <HAL_I2C_Init+0x18a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	689a      	ldr	r2, [r3, #8]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003efa:	609a      	str	r2, [r3, #8]
 8003efc:	e006      	b.n	8003f0c <HAL_I2C_Init+0x198>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689a      	ldr	r2, [r3, #8]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003f0a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d104      	bne.n	8003f1e <HAL_I2C_Init+0x1aa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f1c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	6859      	ldr	r1, [r3, #4]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	4b22      	ldr	r3, [pc, #136]	; (8003fb4 <HAL_I2C_Init+0x240>)
 8003f2a:	430b      	orrs	r3, r1
 8003f2c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f3c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	691a      	ldr	r2, [r3, #16]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	430a      	orrs	r2, r1
 8003f56:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	69d9      	ldr	r1, [r3, #28]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a1a      	ldr	r2, [r3, #32]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	430a      	orrs	r2, r1
 8003f66:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0201 	orr.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2220      	movs	r2, #32
 8003f82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	40005400 	.word	0x40005400
 8003fa4:	40005800 	.word	0x40005800
 8003fa8:	40005c00 	.word	0x40005c00
 8003fac:	40006000 	.word	0x40006000
 8003fb0:	08015370 	.word	0x08015370
 8003fb4:	02008000 	.word	0x02008000

08003fb8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b088      	sub	sp, #32
 8003fbc:	af02      	add	r7, sp, #8
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	607a      	str	r2, [r7, #4]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	817b      	strh	r3, [r7, #10]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	f040 80da 	bne.w	800418e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d101      	bne.n	8003fe8 <HAL_I2C_Master_Transmit+0x30>
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	e0d3      	b.n	8004190 <HAL_I2C_Master_Transmit+0x1d8>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ff0:	f7ff f8dc 	bl	80031ac <HAL_GetTick>
 8003ff4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	2319      	movs	r3, #25
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f000 fefb 	bl	8004dfe <I2C_WaitOnFlagUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e0be      	b.n	8004190 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2221      	movs	r2, #33	; 0x21
 8004016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2210      	movs	r2, #16
 800401e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	893a      	ldrh	r2, [r7, #8]
 8004032:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2200      	movs	r2, #0
 8004038:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800403e:	b29b      	uxth	r3, r3
 8004040:	2bff      	cmp	r3, #255	; 0xff
 8004042:	d90e      	bls.n	8004062 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	22ff      	movs	r2, #255	; 0xff
 8004048:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800404e:	b2da      	uxtb	r2, r3
 8004050:	8979      	ldrh	r1, [r7, #10]
 8004052:	4b51      	ldr	r3, [pc, #324]	; (8004198 <HAL_I2C_Master_Transmit+0x1e0>)
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f001 f8e6 	bl	800522c <I2C_TransferConfig>
 8004060:	e06c      	b.n	800413c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004066:	b29a      	uxth	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004070:	b2da      	uxtb	r2, r3
 8004072:	8979      	ldrh	r1, [r7, #10]
 8004074:	4b48      	ldr	r3, [pc, #288]	; (8004198 <HAL_I2C_Master_Transmit+0x1e0>)
 8004076:	9300      	str	r3, [sp, #0]
 8004078:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f001 f8d5 	bl	800522c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004082:	e05b      	b.n	800413c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	6a39      	ldr	r1, [r7, #32]
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 fef8 	bl	8004e7e <I2C_WaitOnTXISFlagUntilTimeout>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e07b      	b.n	8004190 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	781a      	ldrb	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a8:	1c5a      	adds	r2, r3, #1
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	3b01      	subs	r3, #1
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040c0:	3b01      	subs	r3, #1
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d034      	beq.n	800413c <HAL_I2C_Master_Transmit+0x184>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d130      	bne.n	800413c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	6a3b      	ldr	r3, [r7, #32]
 80040e0:	2200      	movs	r2, #0
 80040e2:	2180      	movs	r1, #128	; 0x80
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 fe8a 	bl	8004dfe <I2C_WaitOnFlagUntilTimeout>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e04d      	b.n	8004190 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	2bff      	cmp	r3, #255	; 0xff
 80040fc:	d90e      	bls.n	800411c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	22ff      	movs	r2, #255	; 0xff
 8004102:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004108:	b2da      	uxtb	r2, r3
 800410a:	8979      	ldrh	r1, [r7, #10]
 800410c:	2300      	movs	r3, #0
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004114:	68f8      	ldr	r0, [r7, #12]
 8004116:	f001 f889 	bl	800522c <I2C_TransferConfig>
 800411a:	e00f      	b.n	800413c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004120:	b29a      	uxth	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800412a:	b2da      	uxtb	r2, r3
 800412c:	8979      	ldrh	r1, [r7, #10]
 800412e:	2300      	movs	r3, #0
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004136:	68f8      	ldr	r0, [r7, #12]
 8004138:	f001 f878 	bl	800522c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004140:	b29b      	uxth	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d19e      	bne.n	8004084 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	6a39      	ldr	r1, [r7, #32]
 800414a:	68f8      	ldr	r0, [r7, #12]
 800414c:	f000 fed7 	bl	8004efe <I2C_WaitOnSTOPFlagUntilTimeout>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e01a      	b.n	8004190 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2220      	movs	r2, #32
 8004160:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	6859      	ldr	r1, [r3, #4]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	4b0b      	ldr	r3, [pc, #44]	; (800419c <HAL_I2C_Master_Transmit+0x1e4>)
 800416e:	400b      	ands	r3, r1
 8004170:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2220      	movs	r2, #32
 8004176:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800418a:	2300      	movs	r3, #0
 800418c:	e000      	b.n	8004190 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800418e:	2302      	movs	r3, #2
  }
}
 8004190:	4618      	mov	r0, r3
 8004192:	3718      	adds	r7, #24
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	80002000 	.word	0x80002000
 800419c:	fe00e800 	.word	0xfe00e800

080041a0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b088      	sub	sp, #32
 80041a4:	af02      	add	r7, sp, #8
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	607a      	str	r2, [r7, #4]
 80041aa:	461a      	mov	r2, r3
 80041ac:	460b      	mov	r3, r1
 80041ae:	817b      	strh	r3, [r7, #10]
 80041b0:	4613      	mov	r3, r2
 80041b2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b20      	cmp	r3, #32
 80041be:	f040 80db 	bne.w	8004378 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d101      	bne.n	80041d0 <HAL_I2C_Master_Receive+0x30>
 80041cc:	2302      	movs	r3, #2
 80041ce:	e0d4      	b.n	800437a <HAL_I2C_Master_Receive+0x1da>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80041d8:	f7fe ffe8 	bl	80031ac <HAL_GetTick>
 80041dc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	2319      	movs	r3, #25
 80041e4:	2201      	movs	r2, #1
 80041e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 fe07 	bl	8004dfe <I2C_WaitOnFlagUntilTimeout>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e0bf      	b.n	800437a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2222      	movs	r2, #34	; 0x22
 80041fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2210      	movs	r2, #16
 8004206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	893a      	ldrh	r2, [r7, #8]
 800421a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004226:	b29b      	uxth	r3, r3
 8004228:	2bff      	cmp	r3, #255	; 0xff
 800422a:	d90e      	bls.n	800424a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	22ff      	movs	r2, #255	; 0xff
 8004230:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004236:	b2da      	uxtb	r2, r3
 8004238:	8979      	ldrh	r1, [r7, #10]
 800423a:	4b52      	ldr	r3, [pc, #328]	; (8004384 <HAL_I2C_Master_Receive+0x1e4>)
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 fff2 	bl	800522c <I2C_TransferConfig>
 8004248:	e06d      	b.n	8004326 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800424e:	b29a      	uxth	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004258:	b2da      	uxtb	r2, r3
 800425a:	8979      	ldrh	r1, [r7, #10]
 800425c:	4b49      	ldr	r3, [pc, #292]	; (8004384 <HAL_I2C_Master_Receive+0x1e4>)
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f000 ffe1 	bl	800522c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800426a:	e05c      	b.n	8004326 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	6a39      	ldr	r1, [r7, #32]
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f000 fe81 	bl	8004f78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e07c      	b.n	800437a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004292:	1c5a      	adds	r2, r3, #1
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	3b01      	subs	r3, #1
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d034      	beq.n	8004326 <HAL_I2C_Master_Receive+0x186>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d130      	bne.n	8004326 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	9300      	str	r3, [sp, #0]
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	2200      	movs	r2, #0
 80042cc:	2180      	movs	r1, #128	; 0x80
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f000 fd95 	bl	8004dfe <I2C_WaitOnFlagUntilTimeout>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d001      	beq.n	80042de <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e04d      	b.n	800437a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	2bff      	cmp	r3, #255	; 0xff
 80042e6:	d90e      	bls.n	8004306 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	22ff      	movs	r2, #255	; 0xff
 80042ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f2:	b2da      	uxtb	r2, r3
 80042f4:	8979      	ldrh	r1, [r7, #10]
 80042f6:	2300      	movs	r3, #0
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f000 ff94 	bl	800522c <I2C_TransferConfig>
 8004304:	e00f      	b.n	8004326 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004314:	b2da      	uxtb	r2, r3
 8004316:	8979      	ldrh	r1, [r7, #10]
 8004318:	2300      	movs	r3, #0
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 ff83 	bl	800522c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800432a:	b29b      	uxth	r3, r3
 800432c:	2b00      	cmp	r3, #0
 800432e:	d19d      	bne.n	800426c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	6a39      	ldr	r1, [r7, #32]
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 fde2 	bl	8004efe <I2C_WaitOnSTOPFlagUntilTimeout>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e01a      	b.n	800437a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2220      	movs	r2, #32
 800434a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6859      	ldr	r1, [r3, #4]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	4b0c      	ldr	r3, [pc, #48]	; (8004388 <HAL_I2C_Master_Receive+0x1e8>)
 8004358:	400b      	ands	r3, r1
 800435a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2220      	movs	r2, #32
 8004360:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004374:	2300      	movs	r3, #0
 8004376:	e000      	b.n	800437a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004378:	2302      	movs	r3, #2
  }
}
 800437a:	4618      	mov	r0, r3
 800437c:	3718      	adds	r7, #24
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	80002400 	.word	0x80002400
 8004388:	fe00e800 	.word	0xfe00e800

0800438c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d005      	beq.n	80043b8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043b0:	68ba      	ldr	r2, [r7, #8]
 80043b2:	68f9      	ldr	r1, [r7, #12]
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	4798      	blx	r3
  }
}
 80043b8:	bf00      	nop
 80043ba:	3710      	adds	r7, #16
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	0a1b      	lsrs	r3, r3, #8
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d010      	beq.n	8004406 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	09db      	lsrs	r3, r3, #7
 80043e8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00a      	beq.n	8004406 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f4:	f043 0201 	orr.w	r2, r3, #1
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004404:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	0a9b      	lsrs	r3, r3, #10
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b00      	cmp	r3, #0
 8004410:	d010      	beq.n	8004434 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	09db      	lsrs	r3, r3, #7
 8004416:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00a      	beq.n	8004434 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004422:	f043 0208 	orr.w	r2, r3, #8
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004432:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	0a5b      	lsrs	r3, r3, #9
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	d010      	beq.n	8004462 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	09db      	lsrs	r3, r3, #7
 8004444:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00a      	beq.n	8004462 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004450:	f043 0202 	orr.w	r2, r3, #2
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004460:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004466:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f003 030b 	and.w	r3, r3, #11
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8004472:	68f9      	ldr	r1, [r7, #12]
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 fb89 	bl	8004b8c <I2C_ITError>
  }
}
 800447a:	bf00      	nop
 800447c:	3718      	adds	r7, #24
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004496:	b480      	push	{r7}
 8004498:	b083      	sub	sp, #12
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	460b      	mov	r3, r1
 80044b4:	70fb      	strb	r3, [r7, #3]
 80044b6:	4613      	mov	r3, r2
 80044b8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80044ba:	bf00      	nop
 80044bc:	370c      	adds	r7, #12
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr

080044c6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044c6:	b480      	push	{r7}
 80044c8:	b083      	sub	sp, #12
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80044ce:	bf00      	nop
 80044d0:	370c      	adds	r7, #12
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr

080044da <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80044da:	b480      	push	{r7}
 80044dc:	b083      	sub	sp, #12
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80044e2:	bf00      	nop
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr

080044ee <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80044f6:	bf00      	nop
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr

08004502 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	b086      	sub	sp, #24
 8004506:	af00      	add	r7, sp, #0
 8004508:	60f8      	str	r0, [r7, #12]
 800450a:	60b9      	str	r1, [r7, #8]
 800450c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004512:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800451e:	2b01      	cmp	r3, #1
 8004520:	d101      	bne.n	8004526 <I2C_Slave_ISR_IT+0x24>
 8004522:	2302      	movs	r3, #2
 8004524:	e0ec      	b.n	8004700 <I2C_Slave_ISR_IT+0x1fe>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	095b      	lsrs	r3, r3, #5
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	2b00      	cmp	r3, #0
 8004538:	d009      	beq.n	800454e <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	095b      	lsrs	r3, r3, #5
 800453e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004546:	6939      	ldr	r1, [r7, #16]
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f9bf 	bl	80048cc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	091b      	lsrs	r3, r3, #4
 8004552:	f003 0301 	and.w	r3, r3, #1
 8004556:	2b00      	cmp	r3, #0
 8004558:	d04d      	beq.n	80045f6 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	091b      	lsrs	r3, r3, #4
 800455e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004562:	2b00      	cmp	r3, #0
 8004564:	d047      	beq.n	80045f6 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800456a:	b29b      	uxth	r3, r3
 800456c:	2b00      	cmp	r3, #0
 800456e:	d128      	bne.n	80045c2 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b28      	cmp	r3, #40	; 0x28
 800457a:	d108      	bne.n	800458e <I2C_Slave_ISR_IT+0x8c>
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004582:	d104      	bne.n	800458e <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004584:	6939      	ldr	r1, [r7, #16]
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f000 faaa 	bl	8004ae0 <I2C_ITListenCplt>
 800458c:	e032      	b.n	80045f4 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b29      	cmp	r3, #41	; 0x29
 8004598:	d10e      	bne.n	80045b8 <I2C_Slave_ISR_IT+0xb6>
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045a0:	d00a      	beq.n	80045b8 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2210      	movs	r2, #16
 80045a8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f000 fbe5 	bl	8004d7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	f000 f92d 	bl	8004810 <I2C_ITSlaveSeqCplt>
 80045b6:	e01d      	b.n	80045f4 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2210      	movs	r2, #16
 80045be:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80045c0:	e096      	b.n	80046f0 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2210      	movs	r2, #16
 80045c8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ce:	f043 0204 	orr.w	r2, r3, #4
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d004      	beq.n	80045e6 <I2C_Slave_ISR_IT+0xe4>
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045e2:	f040 8085 	bne.w	80046f0 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ea:	4619      	mov	r1, r3
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f000 facd 	bl	8004b8c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80045f2:	e07d      	b.n	80046f0 <I2C_Slave_ISR_IT+0x1ee>
 80045f4:	e07c      	b.n	80046f0 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	089b      	lsrs	r3, r3, #2
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d030      	beq.n	8004664 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	089b      	lsrs	r3, r3, #2
 8004606:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800460a:	2b00      	cmp	r3, #0
 800460c:	d02a      	beq.n	8004664 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004612:	b29b      	uxth	r3, r3
 8004614:	2b00      	cmp	r3, #0
 8004616:	d018      	beq.n	800464a <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004622:	b2d2      	uxtb	r2, r2
 8004624:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462a:	1c5a      	adds	r2, r3, #1
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004634:	3b01      	subs	r3, #1
 8004636:	b29a      	uxth	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004640:	b29b      	uxth	r3, r3
 8004642:	3b01      	subs	r3, #1
 8004644:	b29a      	uxth	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800464e:	b29b      	uxth	r3, r3
 8004650:	2b00      	cmp	r3, #0
 8004652:	d14f      	bne.n	80046f4 <I2C_Slave_ISR_IT+0x1f2>
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800465a:	d04b      	beq.n	80046f4 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f000 f8d7 	bl	8004810 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004662:	e047      	b.n	80046f4 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	08db      	lsrs	r3, r3, #3
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	2b00      	cmp	r3, #0
 800466e:	d00a      	beq.n	8004686 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	08db      	lsrs	r3, r3, #3
 8004674:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004678:	2b00      	cmp	r3, #0
 800467a:	d004      	beq.n	8004686 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800467c:	6939      	ldr	r1, [r7, #16]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 f842 	bl	8004708 <I2C_ITAddrCplt>
 8004684:	e037      	b.n	80046f6 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	085b      	lsrs	r3, r3, #1
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	2b00      	cmp	r3, #0
 8004690:	d031      	beq.n	80046f6 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	085b      	lsrs	r3, r3, #1
 8004696:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800469a:	2b00      	cmp	r3, #0
 800469c:	d02b      	beq.n	80046f6 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d018      	beq.n	80046da <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ac:	781a      	ldrb	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	3b01      	subs	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	851a      	strh	r2, [r3, #40]	; 0x28
 80046d8:	e00d      	b.n	80046f6 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046e0:	d002      	beq.n	80046e8 <I2C_Slave_ISR_IT+0x1e6>
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d106      	bne.n	80046f6 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f000 f891 	bl	8004810 <I2C_ITSlaveSeqCplt>
 80046ee:	e002      	b.n	80046f6 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80046f0:	bf00      	nop
 80046f2:	e000      	b.n	80046f6 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80046f4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3718      	adds	r7, #24
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004718:	b2db      	uxtb	r3, r3
 800471a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800471e:	2b28      	cmp	r3, #40	; 0x28
 8004720:	d16a      	bne.n	80047f8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	0c1b      	lsrs	r3, r3, #16
 800472a:	b2db      	uxtb	r3, r3
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	699b      	ldr	r3, [r3, #24]
 8004738:	0c1b      	lsrs	r3, r3, #16
 800473a:	b29b      	uxth	r3, r3
 800473c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004740:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	b29b      	uxth	r3, r3
 800474a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800474e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	b29b      	uxth	r3, r3
 8004758:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800475c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	2b02      	cmp	r3, #2
 8004764:	d138      	bne.n	80047d8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004766:	897b      	ldrh	r3, [r7, #10]
 8004768:	09db      	lsrs	r3, r3, #7
 800476a:	b29a      	uxth	r2, r3
 800476c:	89bb      	ldrh	r3, [r7, #12]
 800476e:	4053      	eors	r3, r2
 8004770:	b29b      	uxth	r3, r3
 8004772:	f003 0306 	and.w	r3, r3, #6
 8004776:	2b00      	cmp	r3, #0
 8004778:	d11c      	bne.n	80047b4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800477a:	897b      	ldrh	r3, [r7, #10]
 800477c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800478c:	2b02      	cmp	r3, #2
 800478e:	d13b      	bne.n	8004808 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2208      	movs	r2, #8
 800479c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80047a6:	89ba      	ldrh	r2, [r7, #12]
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	4619      	mov	r1, r3
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f7ff fe7c 	bl	80044aa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80047b2:	e029      	b.n	8004808 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80047b4:	893b      	ldrh	r3, [r7, #8]
 80047b6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80047b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f000 fdb1 	bl	8005324 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80047ca:	89ba      	ldrh	r2, [r7, #12]
 80047cc:	7bfb      	ldrb	r3, [r7, #15]
 80047ce:	4619      	mov	r1, r3
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f7ff fe6a 	bl	80044aa <HAL_I2C_AddrCallback>
}
 80047d6:	e017      	b.n	8004808 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80047d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 fda1 	bl	8005324 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80047ea:	89ba      	ldrh	r2, [r7, #12]
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
 80047ee:	4619      	mov	r1, r3
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f7ff fe5a 	bl	80044aa <HAL_I2C_AddrCallback>
}
 80047f6:	e007      	b.n	8004808 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2208      	movs	r2, #8
 80047fe:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8004808:	bf00      	nop
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	0b9b      	lsrs	r3, r3, #14
 800482c:	f003 0301 	and.w	r3, r3, #1
 8004830:	2b00      	cmp	r3, #0
 8004832:	d008      	beq.n	8004846 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	e00d      	b.n	8004862 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	0bdb      	lsrs	r3, r3, #15
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b00      	cmp	r3, #0
 8004850:	d007      	beq.n	8004862 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004860:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b29      	cmp	r3, #41	; 0x29
 800486c:	d112      	bne.n	8004894 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2228      	movs	r2, #40	; 0x28
 8004872:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2221      	movs	r2, #33	; 0x21
 800487a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800487c:	2101      	movs	r1, #1
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 fd50 	bl	8005324 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f7ff fdf8 	bl	8004482 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004892:	e017      	b.n	80048c4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b2a      	cmp	r3, #42	; 0x2a
 800489e:	d111      	bne.n	80048c4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2228      	movs	r2, #40	; 0x28
 80048a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2222      	movs	r2, #34	; 0x22
 80048ac:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80048ae:	2102      	movs	r1, #2
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 fd37 	bl	8005324 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f7ff fde9 	bl	8004496 <HAL_I2C_SlaveRxCpltCallback>
}
 80048c4:	bf00      	nop
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048e8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2220      	movs	r2, #32
 80048f0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80048f2:	7bfb      	ldrb	r3, [r7, #15]
 80048f4:	2b21      	cmp	r3, #33	; 0x21
 80048f6:	d002      	beq.n	80048fe <I2C_ITSlaveCplt+0x32>
 80048f8:	7bfb      	ldrb	r3, [r7, #15]
 80048fa:	2b29      	cmp	r3, #41	; 0x29
 80048fc:	d108      	bne.n	8004910 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80048fe:	f248 0101 	movw	r1, #32769	; 0x8001
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 fd0e 	bl	8005324 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2221      	movs	r2, #33	; 0x21
 800490c:	631a      	str	r2, [r3, #48]	; 0x30
 800490e:	e00d      	b.n	800492c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004910:	7bfb      	ldrb	r3, [r7, #15]
 8004912:	2b22      	cmp	r3, #34	; 0x22
 8004914:	d002      	beq.n	800491c <I2C_ITSlaveCplt+0x50>
 8004916:	7bfb      	ldrb	r3, [r7, #15]
 8004918:	2b2a      	cmp	r3, #42	; 0x2a
 800491a:	d107      	bne.n	800492c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800491c:	f248 0102 	movw	r1, #32770	; 0x8002
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 fcff 	bl	8005324 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2222      	movs	r2, #34	; 0x22
 800492a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800493a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	6859      	ldr	r1, [r3, #4]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	4b64      	ldr	r3, [pc, #400]	; (8004ad8 <I2C_ITSlaveCplt+0x20c>)
 8004948:	400b      	ands	r3, r1
 800494a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 fa14 	bl	8004d7a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	0b9b      	lsrs	r3, r3, #14
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d013      	beq.n	8004986 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800496c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004972:	2b00      	cmp	r3, #0
 8004974:	d020      	beq.n	80049b8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	b29a      	uxth	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004984:	e018      	b.n	80049b8 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	0bdb      	lsrs	r3, r3, #15
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d012      	beq.n	80049b8 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049a0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d006      	beq.n	80049b8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	089b      	lsrs	r3, r3, #2
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d020      	beq.n	8004a06 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	f023 0304 	bic.w	r3, r3, #4
 80049ca:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d6:	b2d2      	uxtb	r2, r2
 80049d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049de:	1c5a      	adds	r2, r3, #1
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00c      	beq.n	8004a06 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f0:	3b01      	subs	r3, #1
 80049f2:	b29a      	uxth	r2, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	3b01      	subs	r3, #1
 8004a00:	b29a      	uxth	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d005      	beq.n	8004a1c <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a14:	f043 0204 	orr.w	r2, r3, #4
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d010      	beq.n	8004a54 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a36:	4619      	mov	r1, r3
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f8a7 	bl	8004b8c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b28      	cmp	r3, #40	; 0x28
 8004a48:	d141      	bne.n	8004ace <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004a4a:	6979      	ldr	r1, [r7, #20]
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 f847 	bl	8004ae0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a52:	e03c      	b.n	8004ace <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a5c:	d014      	beq.n	8004a88 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7ff fed6 	bl	8004810 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a1d      	ldr	r2, [pc, #116]	; (8004adc <I2C_ITSlaveCplt+0x210>)
 8004a68:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff fd20 	bl	80044c6 <HAL_I2C_ListenCpltCallback>
}
 8004a86:	e022      	b.n	8004ace <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b22      	cmp	r3, #34	; 0x22
 8004a92:	d10e      	bne.n	8004ab2 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2220      	movs	r2, #32
 8004a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7ff fcf3 	bl	8004496 <HAL_I2C_SlaveRxCpltCallback>
}
 8004ab0:	e00d      	b.n	8004ace <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f7ff fcda 	bl	8004482 <HAL_I2C_SlaveTxCpltCallback>
}
 8004ace:	bf00      	nop
 8004ad0:	3718      	adds	r7, #24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	fe00e800 	.word	0xfe00e800
 8004adc:	ffff0000 	.word	0xffff0000

08004ae0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a26      	ldr	r2, [pc, #152]	; (8004b88 <I2C_ITListenCplt+0xa8>)
 8004aee:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2220      	movs	r2, #32
 8004afa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	089b      	lsrs	r3, r3, #2
 8004b10:	f003 0301 	and.w	r3, r3, #1
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d022      	beq.n	8004b5e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b22:	b2d2      	uxtb	r2, r2
 8004b24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2a:	1c5a      	adds	r2, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d012      	beq.n	8004b5e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b56:	f043 0204 	orr.w	r2, r3, #4
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004b5e:	f248 0103 	movw	r1, #32771	; 0x8003
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 fbde 	bl	8005324 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2210      	movs	r2, #16
 8004b6e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7ff fca4 	bl	80044c6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004b7e:	bf00      	nop
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	ffff0000 	.word	0xffff0000

08004b8c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a5d      	ldr	r2, [pc, #372]	; (8004d20 <I2C_ITError+0x194>)
 8004baa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004bbe:	7bfb      	ldrb	r3, [r7, #15]
 8004bc0:	2b28      	cmp	r3, #40	; 0x28
 8004bc2:	d005      	beq.n	8004bd0 <I2C_ITError+0x44>
 8004bc4:	7bfb      	ldrb	r3, [r7, #15]
 8004bc6:	2b29      	cmp	r3, #41	; 0x29
 8004bc8:	d002      	beq.n	8004bd0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004bca:	7bfb      	ldrb	r3, [r7, #15]
 8004bcc:	2b2a      	cmp	r3, #42	; 0x2a
 8004bce:	d10b      	bne.n	8004be8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004bd0:	2103      	movs	r1, #3
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fba6 	bl	8005324 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2228      	movs	r2, #40	; 0x28
 8004bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a50      	ldr	r2, [pc, #320]	; (8004d24 <I2C_ITError+0x198>)
 8004be4:	635a      	str	r2, [r3, #52]	; 0x34
 8004be6:	e011      	b.n	8004c0c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004be8:	f248 0103 	movw	r1, #32771	; 0x8003
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 fb99 	bl	8005324 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b60      	cmp	r3, #96	; 0x60
 8004bfc:	d003      	beq.n	8004c06 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2220      	movs	r2, #32
 8004c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c10:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d039      	beq.n	8004c8e <I2C_ITError+0x102>
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2b11      	cmp	r3, #17
 8004c1e:	d002      	beq.n	8004c26 <I2C_ITError+0x9a>
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	2b21      	cmp	r3, #33	; 0x21
 8004c24:	d133      	bne.n	8004c8e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c34:	d107      	bne.n	8004c46 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c44:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fe fcb0 	bl	80035b0 <HAL_DMA_GetState>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d017      	beq.n	8004c86 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5a:	4a33      	ldr	r2, [pc, #204]	; (8004d28 <I2C_ITError+0x19c>)
 8004c5c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7fe fc7e 	bl	800356c <HAL_DMA_Abort_IT>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d04d      	beq.n	8004d12 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c80:	4610      	mov	r0, r2
 8004c82:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c84:	e045      	b.n	8004d12 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 f850 	bl	8004d2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c8c:	e041      	b.n	8004d12 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d039      	beq.n	8004d0a <I2C_ITError+0x17e>
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	2b12      	cmp	r3, #18
 8004c9a:	d002      	beq.n	8004ca2 <I2C_ITError+0x116>
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	2b22      	cmp	r3, #34	; 0x22
 8004ca0:	d133      	bne.n	8004d0a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004cac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cb0:	d107      	bne.n	8004cc2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004cc0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7fe fc72 	bl	80035b0 <HAL_DMA_GetState>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d017      	beq.n	8004d02 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cd6:	4a14      	ldr	r2, [pc, #80]	; (8004d28 <I2C_ITError+0x19c>)
 8004cd8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f7fe fc40 	bl	800356c <HAL_DMA_Abort_IT>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d011      	beq.n	8004d16 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004cfc:	4610      	mov	r0, r2
 8004cfe:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d00:	e009      	b.n	8004d16 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 f812 	bl	8004d2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d08:	e005      	b.n	8004d16 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f80e 	bl	8004d2c <I2C_TreatErrorCallback>
  }
}
 8004d10:	e002      	b.n	8004d18 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004d12:	bf00      	nop
 8004d14:	e000      	b.n	8004d18 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d16:	bf00      	nop
}
 8004d18:	bf00      	nop
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	ffff0000 	.word	0xffff0000
 8004d24:	08004503 	.word	0x08004503
 8004d28:	08004dc3 	.word	0x08004dc3

08004d2c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	2b60      	cmp	r3, #96	; 0x60
 8004d3e:	d10e      	bne.n	8004d5e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2220      	movs	r2, #32
 8004d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7ff fbc9 	bl	80044ee <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d5c:	e009      	b.n	8004d72 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f7ff fbb4 	bl	80044da <HAL_I2C_ErrorCallback>
}
 8004d72:	bf00      	nop
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b083      	sub	sp, #12
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d103      	bne.n	8004d98 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2200      	movs	r2, #0
 8004d96:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d007      	beq.n	8004db6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	699a      	ldr	r2, [r3, #24]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 0201 	orr.w	r2, r2, #1
 8004db4:	619a      	str	r2, [r3, #24]
  }
}
 8004db6:	bf00      	nop
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b084      	sub	sp, #16
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d003      	beq.n	8004de0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ddc:	2200      	movs	r2, #0
 8004dde:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d003      	beq.n	8004df0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dec:	2200      	movs	r2, #0
 8004dee:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8004df0:	68f8      	ldr	r0, [r7, #12]
 8004df2:	f7ff ff9b 	bl	8004d2c <I2C_TreatErrorCallback>
}
 8004df6:	bf00      	nop
 8004df8:	3710      	adds	r7, #16
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}

08004dfe <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004dfe:	b580      	push	{r7, lr}
 8004e00:	b084      	sub	sp, #16
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	60f8      	str	r0, [r7, #12]
 8004e06:	60b9      	str	r1, [r7, #8]
 8004e08:	603b      	str	r3, [r7, #0]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e0e:	e022      	b.n	8004e56 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e16:	d01e      	beq.n	8004e56 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e18:	f7fe f9c8 	bl	80031ac <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	69bb      	ldr	r3, [r7, #24]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d302      	bcc.n	8004e2e <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d113      	bne.n	8004e56 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e32:	f043 0220 	orr.w	r2, r3, #32
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e00f      	b.n	8004e76 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	699a      	ldr	r2, [r3, #24]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	4013      	ands	r3, r2
 8004e60:	68ba      	ldr	r2, [r7, #8]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	bf0c      	ite	eq
 8004e66:	2301      	moveq	r3, #1
 8004e68:	2300      	movne	r3, #0
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	79fb      	ldrb	r3, [r7, #7]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d0cd      	beq.n	8004e10 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b084      	sub	sp, #16
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	60f8      	str	r0, [r7, #12]
 8004e86:	60b9      	str	r1, [r7, #8]
 8004e88:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e8a:	e02c      	b.n	8004ee6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	68b9      	ldr	r1, [r7, #8]
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 f8eb 	bl	800506c <I2C_IsErrorOccurred>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e02a      	b.n	8004ef6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea6:	d01e      	beq.n	8004ee6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea8:	f7fe f980 	bl	80031ac <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d302      	bcc.n	8004ebe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d113      	bne.n	8004ee6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ec2:	f043 0220 	orr.w	r2, r3, #32
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2220      	movs	r2, #32
 8004ece:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e007      	b.n	8004ef6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d1cb      	bne.n	8004e8c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b084      	sub	sp, #16
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	60f8      	str	r0, [r7, #12]
 8004f06:	60b9      	str	r1, [r7, #8]
 8004f08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f0a:	e028      	b.n	8004f5e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	68b9      	ldr	r1, [r7, #8]
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 f8ab 	bl	800506c <I2C_IsErrorOccurred>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e026      	b.n	8004f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f20:	f7fe f944 	bl	80031ac <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d302      	bcc.n	8004f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d113      	bne.n	8004f5e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3a:	f043 0220 	orr.w	r2, r3, #32
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e007      	b.n	8004f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	f003 0320 	and.w	r3, r3, #32
 8004f68:	2b20      	cmp	r3, #32
 8004f6a:	d1cf      	bne.n	8004f0c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
	...

08004f78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f84:	e064      	b.n	8005050 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	68b9      	ldr	r1, [r7, #8]
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f000 f86e 	bl	800506c <I2C_IsErrorOccurred>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d001      	beq.n	8004f9a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e062      	b.n	8005060 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	2b20      	cmp	r3, #32
 8004fa6:	d138      	bne.n	800501a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	f003 0304 	and.w	r3, r3, #4
 8004fb2:	2b04      	cmp	r3, #4
 8004fb4:	d105      	bne.n	8004fc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d001      	beq.n	8004fc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	e04e      	b.n	8005060 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	f003 0310 	and.w	r3, r3, #16
 8004fcc:	2b10      	cmp	r3, #16
 8004fce:	d107      	bne.n	8004fe0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2210      	movs	r2, #16
 8004fd6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2204      	movs	r2, #4
 8004fdc:	645a      	str	r2, [r3, #68]	; 0x44
 8004fde:	e002      	b.n	8004fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2220      	movs	r2, #32
 8004fec:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	6859      	ldr	r1, [r3, #4]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	4b1b      	ldr	r3, [pc, #108]	; (8005068 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8004ffa:	400b      	ands	r3, r1
 8004ffc:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2220      	movs	r2, #32
 8005002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e022      	b.n	8005060 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800501a:	f7fe f8c7 	bl	80031ac <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	68ba      	ldr	r2, [r7, #8]
 8005026:	429a      	cmp	r2, r3
 8005028:	d302      	bcc.n	8005030 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10f      	bne.n	8005050 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005034:	f043 0220 	orr.w	r2, r3, #32
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2220      	movs	r2, #32
 8005040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e007      	b.n	8005060 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	f003 0304 	and.w	r3, r3, #4
 800505a:	2b04      	cmp	r3, #4
 800505c:	d193      	bne.n	8004f86 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800505e:	2300      	movs	r3, #0
}
 8005060:	4618      	mov	r0, r3
 8005062:	3710      	adds	r7, #16
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	fe00e800 	.word	0xfe00e800

0800506c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b08a      	sub	sp, #40	; 0x28
 8005070:	af00      	add	r7, sp, #0
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	60b9      	str	r1, [r7, #8]
 8005076:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005078:	2300      	movs	r3, #0
 800507a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005086:	2300      	movs	r3, #0
 8005088:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	f003 0310 	and.w	r3, r3, #16
 8005094:	2b00      	cmp	r3, #0
 8005096:	d068      	beq.n	800516a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2210      	movs	r2, #16
 800509e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050a0:	e049      	b.n	8005136 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a8:	d045      	beq.n	8005136 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80050aa:	f7fe f87f 	bl	80031ac <HAL_GetTick>
 80050ae:	4602      	mov	r2, r0
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	68ba      	ldr	r2, [r7, #8]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d302      	bcc.n	80050c0 <I2C_IsErrorOccurred+0x54>
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d13a      	bne.n	8005136 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80050d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050e2:	d121      	bne.n	8005128 <I2C_IsErrorOccurred+0xbc>
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050ea:	d01d      	beq.n	8005128 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80050ec:	7cfb      	ldrb	r3, [r7, #19]
 80050ee:	2b20      	cmp	r3, #32
 80050f0:	d01a      	beq.n	8005128 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685a      	ldr	r2, [r3, #4]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005100:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005102:	f7fe f853 	bl	80031ac <HAL_GetTick>
 8005106:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005108:	e00e      	b.n	8005128 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800510a:	f7fe f84f 	bl	80031ac <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	2b19      	cmp	r3, #25
 8005116:	d907      	bls.n	8005128 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8005118:	6a3b      	ldr	r3, [r7, #32]
 800511a:	f043 0320 	orr.w	r3, r3, #32
 800511e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8005126:	e006      	b.n	8005136 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	f003 0320 	and.w	r3, r3, #32
 8005132:	2b20      	cmp	r3, #32
 8005134:	d1e9      	bne.n	800510a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	699b      	ldr	r3, [r3, #24]
 800513c:	f003 0320 	and.w	r3, r3, #32
 8005140:	2b20      	cmp	r3, #32
 8005142:	d003      	beq.n	800514c <I2C_IsErrorOccurred+0xe0>
 8005144:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005148:	2b00      	cmp	r3, #0
 800514a:	d0aa      	beq.n	80050a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800514c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005150:	2b00      	cmp	r3, #0
 8005152:	d103      	bne.n	800515c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2220      	movs	r2, #32
 800515a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800515c:	6a3b      	ldr	r3, [r7, #32]
 800515e:	f043 0304 	orr.w	r3, r3, #4
 8005162:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00b      	beq.n	8005194 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800517c:	6a3b      	ldr	r3, [r7, #32]
 800517e:	f043 0301 	orr.w	r3, r3, #1
 8005182:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f44f 7280 	mov.w	r2, #256	; 0x100
 800518c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00b      	beq.n	80051b6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800519e:	6a3b      	ldr	r3, [r7, #32]
 80051a0:	f043 0308 	orr.w	r3, r3, #8
 80051a4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00b      	beq.n	80051d8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80051c0:	6a3b      	ldr	r3, [r7, #32]
 80051c2:	f043 0302 	orr.w	r3, r3, #2
 80051c6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80051d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d01c      	beq.n	800521a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f7ff fdca 	bl	8004d7a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6859      	ldr	r1, [r3, #4]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	4b0d      	ldr	r3, [pc, #52]	; (8005228 <I2C_IsErrorOccurred+0x1bc>)
 80051f2:	400b      	ands	r3, r1
 80051f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	431a      	orrs	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2220      	movs	r2, #32
 8005206:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800521a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800521e:	4618      	mov	r0, r3
 8005220:	3728      	adds	r7, #40	; 0x28
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	fe00e800 	.word	0xfe00e800

0800522c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	607b      	str	r3, [r7, #4]
 8005236:	460b      	mov	r3, r1
 8005238:	817b      	strh	r3, [r7, #10]
 800523a:	4613      	mov	r3, r2
 800523c:	727b      	strb	r3, [r7, #9]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a2f      	ldr	r2, [pc, #188]	; (8005300 <I2C_TransferConfig+0xd4>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d013      	beq.n	8005270 <I2C_TransferConfig+0x44>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a2d      	ldr	r2, [pc, #180]	; (8005304 <I2C_TransferConfig+0xd8>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d00e      	beq.n	8005270 <I2C_TransferConfig+0x44>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a2c      	ldr	r2, [pc, #176]	; (8005308 <I2C_TransferConfig+0xdc>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d009      	beq.n	8005270 <I2C_TransferConfig+0x44>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a2a      	ldr	r2, [pc, #168]	; (800530c <I2C_TransferConfig+0xe0>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d004      	beq.n	8005270 <I2C_TransferConfig+0x44>
 8005266:	f641 3147 	movw	r1, #6983	; 0x1b47
 800526a:	4829      	ldr	r0, [pc, #164]	; (8005310 <I2C_TransferConfig+0xe4>)
 800526c:	f7fd faa5 	bl	80027ba <assert_failed>
  assert_param(IS_TRANSFER_MODE(Mode));
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005276:	d00b      	beq.n	8005290 <I2C_TransferConfig+0x64>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800527e:	d007      	beq.n	8005290 <I2C_TransferConfig+0x64>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d004      	beq.n	8005290 <I2C_TransferConfig+0x64>
 8005286:	f641 3148 	movw	r1, #6984	; 0x1b48
 800528a:	4821      	ldr	r0, [pc, #132]	; (8005310 <I2C_TransferConfig+0xe4>)
 800528c:	f7fd fa95 	bl	80027ba <assert_failed>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8005290:	6a3b      	ldr	r3, [r7, #32]
 8005292:	4a20      	ldr	r2, [pc, #128]	; (8005314 <I2C_TransferConfig+0xe8>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d00f      	beq.n	80052b8 <I2C_TransferConfig+0x8c>
 8005298:	6a3b      	ldr	r3, [r7, #32]
 800529a:	4a1f      	ldr	r2, [pc, #124]	; (8005318 <I2C_TransferConfig+0xec>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d00b      	beq.n	80052b8 <I2C_TransferConfig+0x8c>
 80052a0:	6a3b      	ldr	r3, [r7, #32]
 80052a2:	4a1e      	ldr	r2, [pc, #120]	; (800531c <I2C_TransferConfig+0xf0>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d007      	beq.n	80052b8 <I2C_TransferConfig+0x8c>
 80052a8:	6a3b      	ldr	r3, [r7, #32]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d004      	beq.n	80052b8 <I2C_TransferConfig+0x8c>
 80052ae:	f641 3149 	movw	r1, #6985	; 0x1b49
 80052b2:	4817      	ldr	r0, [pc, #92]	; (8005310 <I2C_TransferConfig+0xe4>)
 80052b4:	f7fd fa81 	bl	80027ba <assert_failed>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80052b8:	897b      	ldrh	r3, [r7, #10]
 80052ba:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80052be:	7a7b      	ldrb	r3, [r7, #9]
 80052c0:	041b      	lsls	r3, r3, #16
 80052c2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80052c6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80052cc:	6a3b      	ldr	r3, [r7, #32]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052d4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	6a3b      	ldr	r3, [r7, #32]
 80052de:	0d5b      	lsrs	r3, r3, #21
 80052e0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80052e4:	4b0e      	ldr	r3, [pc, #56]	; (8005320 <I2C_TransferConfig+0xf4>)
 80052e6:	430b      	orrs	r3, r1
 80052e8:	43db      	mvns	r3, r3
 80052ea:	ea02 0103 	and.w	r1, r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80052f8:	bf00      	nop
 80052fa:	3718      	adds	r7, #24
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	40005400 	.word	0x40005400
 8005304:	40005800 	.word	0x40005800
 8005308:	40005c00 	.word	0x40005c00
 800530c:	40006000 	.word	0x40006000
 8005310:	08015370 	.word	0x08015370
 8005314:	80004000 	.word	0x80004000
 8005318:	80002400 	.word	0x80002400
 800531c:	80002000 	.word	0x80002000
 8005320:	03ff63ff 	.word	0x03ff63ff

08005324 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	460b      	mov	r3, r1
 800532e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005330:	2300      	movs	r3, #0
 8005332:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005334:	887b      	ldrh	r3, [r7, #2]
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00f      	beq.n	800535e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8005344:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800534c:	b2db      	uxtb	r3, r3
 800534e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005352:	2b28      	cmp	r3, #40	; 0x28
 8005354:	d003      	beq.n	800535e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800535c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800535e:	887b      	ldrh	r3, [r7, #2]
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d00f      	beq.n	8005388 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800536e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005376:	b2db      	uxtb	r3, r3
 8005378:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800537c:	2b28      	cmp	r3, #40	; 0x28
 800537e:	d003      	beq.n	8005388 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8005386:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005388:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800538c:	2b00      	cmp	r3, #0
 800538e:	da03      	bge.n	8005398 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8005396:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005398:	887b      	ldrh	r3, [r7, #2]
 800539a:	2b10      	cmp	r3, #16
 800539c:	d103      	bne.n	80053a6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80053a4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80053a6:	887b      	ldrh	r3, [r7, #2]
 80053a8:	2b20      	cmp	r3, #32
 80053aa:	d103      	bne.n	80053b4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f043 0320 	orr.w	r3, r3, #32
 80053b2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80053b4:	887b      	ldrh	r3, [r7, #2]
 80053b6:	2b40      	cmp	r3, #64	; 0x40
 80053b8:	d103      	bne.n	80053c2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053c0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6819      	ldr	r1, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	43da      	mvns	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	400a      	ands	r2, r1
 80053d2:	601a      	str	r2, [r3, #0]
}
 80053d4:	bf00      	nop
 80053d6:	3714      	adds	r7, #20
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a32      	ldr	r2, [pc, #200]	; (80054b8 <HAL_I2CEx_ConfigAnalogFilter+0xd8>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d012      	beq.n	800541a <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a30      	ldr	r2, [pc, #192]	; (80054bc <HAL_I2CEx_ConfigAnalogFilter+0xdc>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d00d      	beq.n	800541a <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a2f      	ldr	r2, [pc, #188]	; (80054c0 <HAL_I2CEx_ConfigAnalogFilter+0xe0>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d008      	beq.n	800541a <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a2d      	ldr	r2, [pc, #180]	; (80054c4 <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d003      	beq.n	800541a <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8005412:	215e      	movs	r1, #94	; 0x5e
 8005414:	482c      	ldr	r0, [pc, #176]	; (80054c8 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 8005416:	f7fd f9d0 	bl	80027ba <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d007      	beq.n	8005430 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005426:	d003      	beq.n	8005430 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8005428:	215f      	movs	r1, #95	; 0x5f
 800542a:	4827      	ldr	r0, [pc, #156]	; (80054c8 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 800542c:	f7fd f9c5 	bl	80027ba <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005436:	b2db      	uxtb	r3, r3
 8005438:	2b20      	cmp	r3, #32
 800543a:	d138      	bne.n	80054ae <HAL_I2CEx_ConfigAnalogFilter+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005442:	2b01      	cmp	r3, #1
 8005444:	d101      	bne.n	800544a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
 8005446:	2302      	movs	r3, #2
 8005448:	e032      	b.n	80054b0 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2201      	movs	r2, #1
 800544e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2224      	movs	r2, #36	; 0x24
 8005456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 0201 	bic.w	r2, r2, #1
 8005468:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005478:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	6819      	ldr	r1, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	683a      	ldr	r2, [r7, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f042 0201 	orr.w	r2, r2, #1
 8005498:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2220      	movs	r2, #32
 800549e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	e000      	b.n	80054b0 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80054ae:	2302      	movs	r3, #2
  }
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3708      	adds	r7, #8
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40005400 	.word	0x40005400
 80054bc:	40005800 	.word	0x40005800
 80054c0:	40005c00 	.word	0x40005c00
 80054c4:	40006000 	.word	0x40006000
 80054c8:	080153a8 	.word	0x080153a8

080054cc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a31      	ldr	r2, [pc, #196]	; (80055a0 <HAL_I2CEx_ConfigDigitalFilter+0xd4>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d012      	beq.n	8005506 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a2f      	ldr	r2, [pc, #188]	; (80055a4 <HAL_I2CEx_ConfigDigitalFilter+0xd8>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d00d      	beq.n	8005506 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a2e      	ldr	r2, [pc, #184]	; (80055a8 <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d008      	beq.n	8005506 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a2c      	ldr	r2, [pc, #176]	; (80055ac <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d003      	beq.n	8005506 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 80054fe:	218c      	movs	r1, #140	; 0x8c
 8005500:	482b      	ldr	r0, [pc, #172]	; (80055b0 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8005502:	f7fd f95a 	bl	80027ba <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	2b0f      	cmp	r3, #15
 800550a:	d903      	bls.n	8005514 <HAL_I2CEx_ConfigDigitalFilter+0x48>
 800550c:	218d      	movs	r1, #141	; 0x8d
 800550e:	4828      	ldr	r0, [pc, #160]	; (80055b0 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8005510:	f7fd f953 	bl	80027ba <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800551a:	b2db      	uxtb	r3, r3
 800551c:	2b20      	cmp	r3, #32
 800551e:	d139      	bne.n	8005594 <HAL_I2CEx_ConfigDigitalFilter+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005526:	2b01      	cmp	r3, #1
 8005528:	d101      	bne.n	800552e <HAL_I2CEx_ConfigDigitalFilter+0x62>
 800552a:	2302      	movs	r3, #2
 800552c:	e033      	b.n	8005596 <HAL_I2CEx_ConfigDigitalFilter+0xca>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2224      	movs	r2, #36	; 0x24
 800553a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0201 	bic.w	r2, r2, #1
 800554c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800555c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	021b      	lsls	r3, r3, #8
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	4313      	orrs	r3, r2
 8005566:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f042 0201 	orr.w	r2, r2, #1
 800557e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2220      	movs	r2, #32
 8005584:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005590:	2300      	movs	r3, #0
 8005592:	e000      	b.n	8005596 <HAL_I2CEx_ConfigDigitalFilter+0xca>
  }
  else
  {
    return HAL_BUSY;
 8005594:	2302      	movs	r3, #2
  }
}
 8005596:	4618      	mov	r0, r3
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	40005400 	.word	0x40005400
 80055a4:	40005800 	.word	0x40005800
 80055a8:	40005c00 	.word	0x40005c00
 80055ac:	40006000 	.word	0x40006000
 80055b0:	080153a8 	.word	0x080153a8

080055b4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80055ba:	2300      	movs	r3, #0
 80055bc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80055be:	4b23      	ldr	r3, [pc, #140]	; (800564c <HAL_PWREx_EnableOverDrive+0x98>)
 80055c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c2:	4a22      	ldr	r2, [pc, #136]	; (800564c <HAL_PWREx_EnableOverDrive+0x98>)
 80055c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055c8:	6413      	str	r3, [r2, #64]	; 0x40
 80055ca:	4b20      	ldr	r3, [pc, #128]	; (800564c <HAL_PWREx_EnableOverDrive+0x98>)
 80055cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055d2:	603b      	str	r3, [r7, #0]
 80055d4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80055d6:	4b1e      	ldr	r3, [pc, #120]	; (8005650 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a1d      	ldr	r2, [pc, #116]	; (8005650 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055e0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055e2:	f7fd fde3 	bl	80031ac <HAL_GetTick>
 80055e6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80055e8:	e009      	b.n	80055fe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80055ea:	f7fd fddf 	bl	80031ac <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055f8:	d901      	bls.n	80055fe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e022      	b.n	8005644 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80055fe:	4b14      	ldr	r3, [pc, #80]	; (8005650 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005606:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800560a:	d1ee      	bne.n	80055ea <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800560c:	4b10      	ldr	r3, [pc, #64]	; (8005650 <HAL_PWREx_EnableOverDrive+0x9c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a0f      	ldr	r2, [pc, #60]	; (8005650 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005612:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005616:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005618:	f7fd fdc8 	bl	80031ac <HAL_GetTick>
 800561c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800561e:	e009      	b.n	8005634 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005620:	f7fd fdc4 	bl	80031ac <HAL_GetTick>
 8005624:	4602      	mov	r2, r0
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800562e:	d901      	bls.n	8005634 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e007      	b.n	8005644 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005634:	4b06      	ldr	r3, [pc, #24]	; (8005650 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800563c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005640:	d1ee      	bne.n	8005620 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3708      	adds	r7, #8
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	40023800 	.word	0x40023800
 8005650:	40007000 	.word	0x40007000

08005654 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800565c:	2300      	movs	r3, #0
 800565e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e345      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2b0f      	cmp	r3, #15
 8005670:	d904      	bls.n	800567c <HAL_RCC_OscConfig+0x28>
 8005672:	f240 1163 	movw	r1, #355	; 0x163
 8005676:	4892      	ldr	r0, [pc, #584]	; (80058c0 <HAL_RCC_OscConfig+0x26c>)
 8005678:	f7fd f89f 	bl	80027ba <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0301 	and.w	r3, r3, #1
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 809a 	beq.w	80057be <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00e      	beq.n	80056b0 <HAL_RCC_OscConfig+0x5c>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800569a:	d009      	beq.n	80056b0 <HAL_RCC_OscConfig+0x5c>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056a4:	d004      	beq.n	80056b0 <HAL_RCC_OscConfig+0x5c>
 80056a6:	f240 1169 	movw	r1, #361	; 0x169
 80056aa:	4885      	ldr	r0, [pc, #532]	; (80058c0 <HAL_RCC_OscConfig+0x26c>)
 80056ac:	f7fd f885 	bl	80027ba <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80056b0:	4b84      	ldr	r3, [pc, #528]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	f003 030c 	and.w	r3, r3, #12
 80056b8:	2b04      	cmp	r3, #4
 80056ba:	d00c      	beq.n	80056d6 <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056bc:	4b81      	ldr	r3, [pc, #516]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f003 030c 	and.w	r3, r3, #12
 80056c4:	2b08      	cmp	r3, #8
 80056c6:	d112      	bne.n	80056ee <HAL_RCC_OscConfig+0x9a>
 80056c8:	4b7e      	ldr	r3, [pc, #504]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056d4:	d10b      	bne.n	80056ee <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d6:	4b7b      	ldr	r3, [pc, #492]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d06c      	beq.n	80057bc <HAL_RCC_OscConfig+0x168>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d168      	bne.n	80057bc <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e303      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f6:	d106      	bne.n	8005706 <HAL_RCC_OscConfig+0xb2>
 80056f8:	4b72      	ldr	r3, [pc, #456]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a71      	ldr	r2, [pc, #452]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 80056fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005702:	6013      	str	r3, [r2, #0]
 8005704:	e02e      	b.n	8005764 <HAL_RCC_OscConfig+0x110>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10c      	bne.n	8005728 <HAL_RCC_OscConfig+0xd4>
 800570e:	4b6d      	ldr	r3, [pc, #436]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a6c      	ldr	r2, [pc, #432]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005714:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005718:	6013      	str	r3, [r2, #0]
 800571a:	4b6a      	ldr	r3, [pc, #424]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a69      	ldr	r2, [pc, #420]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005720:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005724:	6013      	str	r3, [r2, #0]
 8005726:	e01d      	b.n	8005764 <HAL_RCC_OscConfig+0x110>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005730:	d10c      	bne.n	800574c <HAL_RCC_OscConfig+0xf8>
 8005732:	4b64      	ldr	r3, [pc, #400]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a63      	ldr	r2, [pc, #396]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005738:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	4b61      	ldr	r3, [pc, #388]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a60      	ldr	r2, [pc, #384]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	e00b      	b.n	8005764 <HAL_RCC_OscConfig+0x110>
 800574c:	4b5d      	ldr	r3, [pc, #372]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a5c      	ldr	r2, [pc, #368]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	4b5a      	ldr	r3, [pc, #360]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a59      	ldr	r2, [pc, #356]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 800575e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d013      	beq.n	8005794 <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800576c:	f7fd fd1e 	bl	80031ac <HAL_GetTick>
 8005770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005772:	e008      	b.n	8005786 <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005774:	f7fd fd1a 	bl	80031ac <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b64      	cmp	r3, #100	; 0x64
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e2b7      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005786:	4b4f      	ldr	r3, [pc, #316]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d0f0      	beq.n	8005774 <HAL_RCC_OscConfig+0x120>
 8005792:	e014      	b.n	80057be <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005794:	f7fd fd0a 	bl	80031ac <HAL_GetTick>
 8005798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800579a:	e008      	b.n	80057ae <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800579c:	f7fd fd06 	bl	80031ac <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	2b64      	cmp	r3, #100	; 0x64
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e2a3      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ae:	4b45      	ldr	r3, [pc, #276]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1f0      	bne.n	800579c <HAL_RCC_OscConfig+0x148>
 80057ba:	e000      	b.n	80057be <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 8084 	beq.w	80058d4 <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d008      	beq.n	80057e6 <HAL_RCC_OscConfig+0x192>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d004      	beq.n	80057e6 <HAL_RCC_OscConfig+0x192>
 80057dc:	f240 119b 	movw	r1, #411	; 0x19b
 80057e0:	4837      	ldr	r0, [pc, #220]	; (80058c0 <HAL_RCC_OscConfig+0x26c>)
 80057e2:	f7fc ffea 	bl	80027ba <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	2b1f      	cmp	r3, #31
 80057ec:	d904      	bls.n	80057f8 <HAL_RCC_OscConfig+0x1a4>
 80057ee:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 80057f2:	4833      	ldr	r0, [pc, #204]	; (80058c0 <HAL_RCC_OscConfig+0x26c>)
 80057f4:	f7fc ffe1 	bl	80027ba <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057f8:	4b32      	ldr	r3, [pc, #200]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f003 030c 	and.w	r3, r3, #12
 8005800:	2b00      	cmp	r3, #0
 8005802:	d00b      	beq.n	800581c <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005804:	4b2f      	ldr	r3, [pc, #188]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f003 030c 	and.w	r3, r3, #12
 800580c:	2b08      	cmp	r3, #8
 800580e:	d11c      	bne.n	800584a <HAL_RCC_OscConfig+0x1f6>
 8005810:	4b2c      	ldr	r3, [pc, #176]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d116      	bne.n	800584a <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800581c:	4b29      	ldr	r3, [pc, #164]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 0302 	and.w	r3, r3, #2
 8005824:	2b00      	cmp	r3, #0
 8005826:	d005      	beq.n	8005834 <HAL_RCC_OscConfig+0x1e0>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	2b01      	cmp	r3, #1
 800582e:	d001      	beq.n	8005834 <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e260      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005834:	4b23      	ldr	r3, [pc, #140]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	691b      	ldr	r3, [r3, #16]
 8005840:	00db      	lsls	r3, r3, #3
 8005842:	4920      	ldr	r1, [pc, #128]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005844:	4313      	orrs	r3, r2
 8005846:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005848:	e044      	b.n	80058d4 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d023      	beq.n	800589a <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005852:	4b1c      	ldr	r3, [pc, #112]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a1b      	ldr	r2, [pc, #108]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005858:	f043 0301 	orr.w	r3, r3, #1
 800585c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585e:	f7fd fca5 	bl	80031ac <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005866:	f7fd fca1 	bl	80031ac <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e23e      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005878:	4b12      	ldr	r3, [pc, #72]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0302 	and.w	r3, r3, #2
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005884:	4b0f      	ldr	r3, [pc, #60]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	00db      	lsls	r3, r3, #3
 8005892:	490c      	ldr	r1, [pc, #48]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 8005894:	4313      	orrs	r3, r2
 8005896:	600b      	str	r3, [r1, #0]
 8005898:	e01c      	b.n	80058d4 <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800589a:	4b0a      	ldr	r3, [pc, #40]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a09      	ldr	r2, [pc, #36]	; (80058c4 <HAL_RCC_OscConfig+0x270>)
 80058a0:	f023 0301 	bic.w	r3, r3, #1
 80058a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a6:	f7fd fc81 	bl	80031ac <HAL_GetTick>
 80058aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058ac:	e00c      	b.n	80058c8 <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058ae:	f7fd fc7d 	bl	80031ac <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d905      	bls.n	80058c8 <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e21a      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
 80058c0:	080153e4 	.word	0x080153e4
 80058c4:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058c8:	4b7e      	ldr	r3, [pc, #504]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1ec      	bne.n	80058ae <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0308 	and.w	r3, r3, #8
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d043      	beq.n	8005968 <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d008      	beq.n	80058fa <HAL_RCC_OscConfig+0x2a6>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	695b      	ldr	r3, [r3, #20]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d004      	beq.n	80058fa <HAL_RCC_OscConfig+0x2a6>
 80058f0:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 80058f4:	4874      	ldr	r0, [pc, #464]	; (8005ac8 <HAL_RCC_OscConfig+0x474>)
 80058f6:	f7fc ff60 	bl	80027ba <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d019      	beq.n	8005936 <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005902:	4b70      	ldr	r3, [pc, #448]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005904:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005906:	4a6f      	ldr	r2, [pc, #444]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005908:	f043 0301 	orr.w	r3, r3, #1
 800590c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800590e:	f7fd fc4d 	bl	80031ac <HAL_GetTick>
 8005912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005914:	e008      	b.n	8005928 <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005916:	f7fd fc49 	bl	80031ac <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	2b02      	cmp	r3, #2
 8005922:	d901      	bls.n	8005928 <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e1e6      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005928:	4b66      	ldr	r3, [pc, #408]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 800592a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800592c:	f003 0302 	and.w	r3, r3, #2
 8005930:	2b00      	cmp	r3, #0
 8005932:	d0f0      	beq.n	8005916 <HAL_RCC_OscConfig+0x2c2>
 8005934:	e018      	b.n	8005968 <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005936:	4b63      	ldr	r3, [pc, #396]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800593a:	4a62      	ldr	r2, [pc, #392]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 800593c:	f023 0301 	bic.w	r3, r3, #1
 8005940:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005942:	f7fd fc33 	bl	80031ac <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800594a:	f7fd fc2f 	bl	80031ac <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e1cc      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800595c:	4b59      	ldr	r3, [pc, #356]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 800595e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1f0      	bne.n	800594a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0304 	and.w	r3, r3, #4
 8005970:	2b00      	cmp	r3, #0
 8005972:	f000 80bc 	beq.w	8005aee <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00c      	beq.n	8005998 <HAL_RCC_OscConfig+0x344>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d008      	beq.n	8005998 <HAL_RCC_OscConfig+0x344>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	2b05      	cmp	r3, #5
 800598c:	d004      	beq.n	8005998 <HAL_RCC_OscConfig+0x344>
 800598e:	f240 2106 	movw	r1, #518	; 0x206
 8005992:	484d      	ldr	r0, [pc, #308]	; (8005ac8 <HAL_RCC_OscConfig+0x474>)
 8005994:	f7fc ff11 	bl	80027ba <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005998:	4b4a      	ldr	r3, [pc, #296]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 800599a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10d      	bne.n	80059c0 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80059a4:	4b47      	ldr	r3, [pc, #284]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 80059a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a8:	4a46      	ldr	r2, [pc, #280]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 80059aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059ae:	6413      	str	r3, [r2, #64]	; 0x40
 80059b0:	4b44      	ldr	r3, [pc, #272]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 80059b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059b8:	60bb      	str	r3, [r7, #8]
 80059ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059bc:	2301      	movs	r3, #1
 80059be:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059c0:	4b42      	ldr	r3, [pc, #264]	; (8005acc <HAL_RCC_OscConfig+0x478>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d118      	bne.n	80059fe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80059cc:	4b3f      	ldr	r3, [pc, #252]	; (8005acc <HAL_RCC_OscConfig+0x478>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a3e      	ldr	r2, [pc, #248]	; (8005acc <HAL_RCC_OscConfig+0x478>)
 80059d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059d8:	f7fd fbe8 	bl	80031ac <HAL_GetTick>
 80059dc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059de:	e008      	b.n	80059f2 <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059e0:	f7fd fbe4 	bl	80031ac <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	2b64      	cmp	r3, #100	; 0x64
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e181      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059f2:	4b36      	ldr	r3, [pc, #216]	; (8005acc <HAL_RCC_OscConfig+0x478>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d0f0      	beq.n	80059e0 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d106      	bne.n	8005a14 <HAL_RCC_OscConfig+0x3c0>
 8005a06:	4b2f      	ldr	r3, [pc, #188]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a0a:	4a2e      	ldr	r2, [pc, #184]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a0c:	f043 0301 	orr.w	r3, r3, #1
 8005a10:	6713      	str	r3, [r2, #112]	; 0x70
 8005a12:	e02d      	b.n	8005a70 <HAL_RCC_OscConfig+0x41c>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d10c      	bne.n	8005a36 <HAL_RCC_OscConfig+0x3e2>
 8005a1c:	4b29      	ldr	r3, [pc, #164]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a20:	4a28      	ldr	r2, [pc, #160]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a22:	f023 0301 	bic.w	r3, r3, #1
 8005a26:	6713      	str	r3, [r2, #112]	; 0x70
 8005a28:	4b26      	ldr	r3, [pc, #152]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a2c:	4a25      	ldr	r2, [pc, #148]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a2e:	f023 0304 	bic.w	r3, r3, #4
 8005a32:	6713      	str	r3, [r2, #112]	; 0x70
 8005a34:	e01c      	b.n	8005a70 <HAL_RCC_OscConfig+0x41c>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	2b05      	cmp	r3, #5
 8005a3c:	d10c      	bne.n	8005a58 <HAL_RCC_OscConfig+0x404>
 8005a3e:	4b21      	ldr	r3, [pc, #132]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a42:	4a20      	ldr	r2, [pc, #128]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a44:	f043 0304 	orr.w	r3, r3, #4
 8005a48:	6713      	str	r3, [r2, #112]	; 0x70
 8005a4a:	4b1e      	ldr	r3, [pc, #120]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a4e:	4a1d      	ldr	r2, [pc, #116]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a50:	f043 0301 	orr.w	r3, r3, #1
 8005a54:	6713      	str	r3, [r2, #112]	; 0x70
 8005a56:	e00b      	b.n	8005a70 <HAL_RCC_OscConfig+0x41c>
 8005a58:	4b1a      	ldr	r3, [pc, #104]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a5c:	4a19      	ldr	r2, [pc, #100]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a5e:	f023 0301 	bic.w	r3, r3, #1
 8005a62:	6713      	str	r3, [r2, #112]	; 0x70
 8005a64:	4b17      	ldr	r3, [pc, #92]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a68:	4a16      	ldr	r2, [pc, #88]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a6a:	f023 0304 	bic.w	r3, r3, #4
 8005a6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d015      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a78:	f7fd fb98 	bl	80031ac <HAL_GetTick>
 8005a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a7e:	e00a      	b.n	8005a96 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a80:	f7fd fb94 	bl	80031ac <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e12f      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a96:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <HAL_RCC_OscConfig+0x470>)
 8005a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d0ee      	beq.n	8005a80 <HAL_RCC_OscConfig+0x42c>
 8005aa2:	e01b      	b.n	8005adc <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aa4:	f7fd fb82 	bl	80031ac <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005aaa:	e011      	b.n	8005ad0 <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aac:	f7fd fb7e 	bl	80031ac <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d908      	bls.n	8005ad0 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e119      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
 8005ac2:	bf00      	nop
 8005ac4:	40023800 	.word	0x40023800
 8005ac8:	080153e4 	.word	0x080153e4
 8005acc:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ad0:	4b8b      	ldr	r3, [pc, #556]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad4:	f003 0302 	and.w	r3, r3, #2
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d1e7      	bne.n	8005aac <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005adc:	7dfb      	ldrb	r3, [r7, #23]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d105      	bne.n	8005aee <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ae2:	4b87      	ldr	r3, [pc, #540]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	4a86      	ldr	r2, [pc, #536]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005ae8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005aec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	699b      	ldr	r3, [r3, #24]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00c      	beq.n	8005b10 <HAL_RCC_OscConfig+0x4bc>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d008      	beq.n	8005b10 <HAL_RCC_OscConfig+0x4bc>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	699b      	ldr	r3, [r3, #24]
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d004      	beq.n	8005b10 <HAL_RCC_OscConfig+0x4bc>
 8005b06:	f240 214a 	movw	r1, #586	; 0x24a
 8005b0a:	487e      	ldr	r0, [pc, #504]	; (8005d04 <HAL_RCC_OscConfig+0x6b0>)
 8005b0c:	f7fc fe55 	bl	80027ba <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 80ed 	beq.w	8005cf4 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b1a:	4b79      	ldr	r3, [pc, #484]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f003 030c 	and.w	r3, r3, #12
 8005b22:	2b08      	cmp	r3, #8
 8005b24:	f000 80b4 	beq.w	8005c90 <HAL_RCC_OscConfig+0x63c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	f040 8095 	bne.w	8005c5c <HAL_RCC_OscConfig+0x608>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	69db      	ldr	r3, [r3, #28]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d009      	beq.n	8005b4e <HAL_RCC_OscConfig+0x4fa>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	69db      	ldr	r3, [r3, #28]
 8005b3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b42:	d004      	beq.n	8005b4e <HAL_RCC_OscConfig+0x4fa>
 8005b44:	f240 2153 	movw	r1, #595	; 0x253
 8005b48:	486e      	ldr	r0, [pc, #440]	; (8005d04 <HAL_RCC_OscConfig+0x6b0>)
 8005b4a:	f7fc fe36 	bl	80027ba <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d903      	bls.n	8005b5e <HAL_RCC_OscConfig+0x50a>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	2b3f      	cmp	r3, #63	; 0x3f
 8005b5c:	d904      	bls.n	8005b68 <HAL_RCC_OscConfig+0x514>
 8005b5e:	f44f 7115 	mov.w	r1, #596	; 0x254
 8005b62:	4868      	ldr	r0, [pc, #416]	; (8005d04 <HAL_RCC_OscConfig+0x6b0>)
 8005b64:	f7fc fe29 	bl	80027ba <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6c:	2b31      	cmp	r3, #49	; 0x31
 8005b6e:	d904      	bls.n	8005b7a <HAL_RCC_OscConfig+0x526>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b74:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8005b78:	d904      	bls.n	8005b84 <HAL_RCC_OscConfig+0x530>
 8005b7a:	f240 2155 	movw	r1, #597	; 0x255
 8005b7e:	4861      	ldr	r0, [pc, #388]	; (8005d04 <HAL_RCC_OscConfig+0x6b0>)
 8005b80:	f7fc fe1b 	bl	80027ba <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d010      	beq.n	8005bae <HAL_RCC_OscConfig+0x55a>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b90:	2b04      	cmp	r3, #4
 8005b92:	d00c      	beq.n	8005bae <HAL_RCC_OscConfig+0x55a>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b98:	2b06      	cmp	r3, #6
 8005b9a:	d008      	beq.n	8005bae <HAL_RCC_OscConfig+0x55a>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ba0:	2b08      	cmp	r3, #8
 8005ba2:	d004      	beq.n	8005bae <HAL_RCC_OscConfig+0x55a>
 8005ba4:	f240 2156 	movw	r1, #598	; 0x256
 8005ba8:	4856      	ldr	r0, [pc, #344]	; (8005d04 <HAL_RCC_OscConfig+0x6b0>)
 8005baa:	f7fc fe06 	bl	80027ba <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d903      	bls.n	8005bbe <HAL_RCC_OscConfig+0x56a>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bba:	2b0f      	cmp	r3, #15
 8005bbc:	d904      	bls.n	8005bc8 <HAL_RCC_OscConfig+0x574>
 8005bbe:	f240 2157 	movw	r1, #599	; 0x257
 8005bc2:	4850      	ldr	r0, [pc, #320]	; (8005d04 <HAL_RCC_OscConfig+0x6b0>)
 8005bc4:	f7fc fdf9 	bl	80027ba <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bc8:	4b4d      	ldr	r3, [pc, #308]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a4c      	ldr	r2, [pc, #304]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005bce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd4:	f7fd faea 	bl	80031ac <HAL_GetTick>
 8005bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bdc:	f7fd fae6 	bl	80031ac <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e083      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bee:	4b44      	ldr	r3, [pc, #272]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1f0      	bne.n	8005bdc <HAL_RCC_OscConfig+0x588>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	69da      	ldr	r2, [r3, #28]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	431a      	orrs	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c08:	019b      	lsls	r3, r3, #6
 8005c0a:	431a      	orrs	r2, r3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c10:	085b      	lsrs	r3, r3, #1
 8005c12:	3b01      	subs	r3, #1
 8005c14:	041b      	lsls	r3, r3, #16
 8005c16:	431a      	orrs	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c1c:	061b      	lsls	r3, r3, #24
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	4a37      	ldr	r2, [pc, #220]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005c22:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005c26:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c28:	4b35      	ldr	r3, [pc, #212]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a34      	ldr	r2, [pc, #208]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005c2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c34:	f7fd faba 	bl	80031ac <HAL_GetTick>
 8005c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c3a:	e008      	b.n	8005c4e <HAL_RCC_OscConfig+0x5fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c3c:	f7fd fab6 	bl	80031ac <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d901      	bls.n	8005c4e <HAL_RCC_OscConfig+0x5fa>
          {
            return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e053      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c4e:	4b2c      	ldr	r3, [pc, #176]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d0f0      	beq.n	8005c3c <HAL_RCC_OscConfig+0x5e8>
 8005c5a:	e04b      	b.n	8005cf4 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c5c:	4b28      	ldr	r3, [pc, #160]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a27      	ldr	r2, [pc, #156]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005c62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c68:	f7fd faa0 	bl	80031ac <HAL_GetTick>
 8005c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c70:	f7fd fa9c 	bl	80031ac <HAL_GetTick>
 8005c74:	4602      	mov	r2, r0
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e039      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c82:	4b1f      	ldr	r3, [pc, #124]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d1f0      	bne.n	8005c70 <HAL_RCC_OscConfig+0x61c>
 8005c8e:	e031      	b.n	8005cf4 <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005c90:	4b1b      	ldr	r3, [pc, #108]	; (8005d00 <HAL_RCC_OscConfig+0x6ac>)
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d028      	beq.n	8005cf0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d121      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d11a      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cba:	68fa      	ldr	r2, [r7, #12]
 8005cbc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005cc6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d111      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd6:	085b      	lsrs	r3, r3, #1
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d107      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cea:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d001      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x6a0>
#endif
      {
        return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e000      	b.n	8005cf6 <HAL_RCC_OscConfig+0x6a2>
      }
    }
  }
  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3718      	adds	r7, #24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	40023800 	.word	0x40023800
 8005d04:	080153e4 	.word	0x080153e4

08005d08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005d12:	2300      	movs	r3, #0
 8005d14:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d101      	bne.n	8005d20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e18c      	b.n	800603a <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d003      	beq.n	8005d30 <HAL_RCC_ClockConfig+0x28>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b0f      	cmp	r3, #15
 8005d2e:	d904      	bls.n	8005d3a <HAL_RCC_ClockConfig+0x32>
 8005d30:	f240 21dd 	movw	r1, #733	; 0x2dd
 8005d34:	4887      	ldr	r0, [pc, #540]	; (8005f54 <HAL_RCC_ClockConfig+0x24c>)
 8005d36:	f7fc fd40 	bl	80027ba <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d031      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d02e      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d02b      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	2b03      	cmp	r3, #3
 8005d50:	d028      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	2b04      	cmp	r3, #4
 8005d56:	d025      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	2b05      	cmp	r3, #5
 8005d5c:	d022      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b06      	cmp	r3, #6
 8005d62:	d01f      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	2b07      	cmp	r3, #7
 8005d68:	d01c      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b08      	cmp	r3, #8
 8005d6e:	d019      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	2b09      	cmp	r3, #9
 8005d74:	d016      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	2b0a      	cmp	r3, #10
 8005d7a:	d013      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	2b0b      	cmp	r3, #11
 8005d80:	d010      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	2b0c      	cmp	r3, #12
 8005d86:	d00d      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	2b0d      	cmp	r3, #13
 8005d8c:	d00a      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	2b0e      	cmp	r3, #14
 8005d92:	d007      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	2b0f      	cmp	r3, #15
 8005d98:	d004      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x9c>
 8005d9a:	f240 21de 	movw	r1, #734	; 0x2de
 8005d9e:	486d      	ldr	r0, [pc, #436]	; (8005f54 <HAL_RCC_ClockConfig+0x24c>)
 8005da0:	f7fc fd0b 	bl	80027ba <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005da4:	4b6c      	ldr	r3, [pc, #432]	; (8005f58 <HAL_RCC_ClockConfig+0x250>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 030f 	and.w	r3, r3, #15
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d910      	bls.n	8005dd4 <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005db2:	4b69      	ldr	r3, [pc, #420]	; (8005f58 <HAL_RCC_ClockConfig+0x250>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f023 020f 	bic.w	r2, r3, #15
 8005dba:	4967      	ldr	r1, [pc, #412]	; (8005f58 <HAL_RCC_ClockConfig+0x250>)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dc2:	4b65      	ldr	r3, [pc, #404]	; (8005f58 <HAL_RCC_ClockConfig+0x250>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 030f 	and.w	r3, r3, #15
 8005dca:	683a      	ldr	r2, [r7, #0]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d001      	beq.n	8005dd4 <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e132      	b.n	800603a <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0302 	and.w	r3, r3, #2
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d049      	beq.n	8005e74 <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0304 	and.w	r3, r3, #4
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d005      	beq.n	8005df8 <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dec:	4b5b      	ldr	r3, [pc, #364]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	4a5a      	ldr	r2, [pc, #360]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005df2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005df6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f003 0308 	and.w	r3, r3, #8
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d005      	beq.n	8005e10 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e04:	4b55      	ldr	r3, [pc, #340]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	4a54      	ldr	r2, [pc, #336]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005e0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d024      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15a>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	2b80      	cmp	r3, #128	; 0x80
 8005e1e:	d020      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15a>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	2b90      	cmp	r3, #144	; 0x90
 8005e26:	d01c      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15a>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2ba0      	cmp	r3, #160	; 0xa0
 8005e2e:	d018      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15a>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	2bb0      	cmp	r3, #176	; 0xb0
 8005e36:	d014      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15a>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	2bc0      	cmp	r3, #192	; 0xc0
 8005e3e:	d010      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15a>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	2bd0      	cmp	r3, #208	; 0xd0
 8005e46:	d00c      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15a>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	2be0      	cmp	r3, #224	; 0xe0
 8005e4e:	d008      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15a>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	2bf0      	cmp	r3, #240	; 0xf0
 8005e56:	d004      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15a>
 8005e58:	f240 3102 	movw	r1, #770	; 0x302
 8005e5c:	483d      	ldr	r0, [pc, #244]	; (8005f54 <HAL_RCC_ClockConfig+0x24c>)
 8005e5e:	f7fc fcac 	bl	80027ba <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e62:	4b3e      	ldr	r3, [pc, #248]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	493b      	ldr	r1, [pc, #236]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d051      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00c      	beq.n	8005ea2 <HAL_RCC_ClockConfig+0x19a>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d008      	beq.n	8005ea2 <HAL_RCC_ClockConfig+0x19a>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d004      	beq.n	8005ea2 <HAL_RCC_ClockConfig+0x19a>
 8005e98:	f240 3109 	movw	r1, #777	; 0x309
 8005e9c:	482d      	ldr	r0, [pc, #180]	; (8005f54 <HAL_RCC_ClockConfig+0x24c>)
 8005e9e:	f7fc fc8c 	bl	80027ba <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d107      	bne.n	8005eba <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eaa:	4b2c      	ldr	r3, [pc, #176]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d115      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e0bf      	b.n	800603a <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d107      	bne.n	8005ed2 <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ec2:	4b26      	ldr	r3, [pc, #152]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d109      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e0b3      	b.n	800603a <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ed2:	4b22      	ldr	r3, [pc, #136]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e0ab      	b.n	800603a <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ee2:	4b1e      	ldr	r3, [pc, #120]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f023 0203 	bic.w	r2, r3, #3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	491b      	ldr	r1, [pc, #108]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ef4:	f7fd f95a 	bl	80031ac <HAL_GetTick>
 8005ef8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005efa:	e00a      	b.n	8005f12 <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005efc:	f7fd f956 	bl	80031ac <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e093      	b.n	800603a <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f12:	4b12      	ldr	r3, [pc, #72]	; (8005f5c <HAL_RCC_ClockConfig+0x254>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 020c 	and.w	r2, r3, #12
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	009b      	lsls	r3, r3, #2
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d1eb      	bne.n	8005efc <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f24:	4b0c      	ldr	r3, [pc, #48]	; (8005f58 <HAL_RCC_ClockConfig+0x250>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 030f 	and.w	r3, r3, #15
 8005f2c:	683a      	ldr	r2, [r7, #0]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d216      	bcs.n	8005f60 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f32:	4b09      	ldr	r3, [pc, #36]	; (8005f58 <HAL_RCC_ClockConfig+0x250>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f023 020f 	bic.w	r2, r3, #15
 8005f3a:	4907      	ldr	r1, [pc, #28]	; (8005f58 <HAL_RCC_ClockConfig+0x250>)
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f42:	4b05      	ldr	r3, [pc, #20]	; (8005f58 <HAL_RCC_ClockConfig+0x250>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	683a      	ldr	r2, [r7, #0]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d007      	beq.n	8005f60 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e072      	b.n	800603a <HAL_RCC_ClockConfig+0x332>
 8005f54:	080153e4 	.word	0x080153e4
 8005f58:	40023c00 	.word	0x40023c00
 8005f5c:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d025      	beq.n	8005fb8 <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d018      	beq.n	8005fa6 <HAL_RCC_ClockConfig+0x29e>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f7c:	d013      	beq.n	8005fa6 <HAL_RCC_ClockConfig+0x29e>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005f86:	d00e      	beq.n	8005fa6 <HAL_RCC_ClockConfig+0x29e>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005f90:	d009      	beq.n	8005fa6 <HAL_RCC_ClockConfig+0x29e>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8005f9a:	d004      	beq.n	8005fa6 <HAL_RCC_ClockConfig+0x29e>
 8005f9c:	f240 3146 	movw	r1, #838	; 0x346
 8005fa0:	4828      	ldr	r0, [pc, #160]	; (8006044 <HAL_RCC_ClockConfig+0x33c>)
 8005fa2:	f7fc fc0a 	bl	80027ba <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fa6:	4b28      	ldr	r3, [pc, #160]	; (8006048 <HAL_RCC_ClockConfig+0x340>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	4925      	ldr	r1, [pc, #148]	; (8006048 <HAL_RCC_ClockConfig+0x340>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0308 	and.w	r3, r3, #8
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d026      	beq.n	8006012 <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d018      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x2f6>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	691b      	ldr	r3, [r3, #16]
 8005fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fd4:	d013      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x2f6>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005fde:	d00e      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x2f6>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005fe8:	d009      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x2f6>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8005ff2:	d004      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x2f6>
 8005ff4:	f240 314d 	movw	r1, #845	; 0x34d
 8005ff8:	4812      	ldr	r0, [pc, #72]	; (8006044 <HAL_RCC_ClockConfig+0x33c>)
 8005ffa:	f7fc fbde 	bl	80027ba <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ffe:	4b12      	ldr	r3, [pc, #72]	; (8006048 <HAL_RCC_ClockConfig+0x340>)
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	691b      	ldr	r3, [r3, #16]
 800600a:	00db      	lsls	r3, r3, #3
 800600c:	490e      	ldr	r1, [pc, #56]	; (8006048 <HAL_RCC_ClockConfig+0x340>)
 800600e:	4313      	orrs	r3, r2
 8006010:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006012:	f000 f821 	bl	8006058 <HAL_RCC_GetSysClockFreq>
 8006016:	4602      	mov	r2, r0
 8006018:	4b0b      	ldr	r3, [pc, #44]	; (8006048 <HAL_RCC_ClockConfig+0x340>)
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	091b      	lsrs	r3, r3, #4
 800601e:	f003 030f 	and.w	r3, r3, #15
 8006022:	490a      	ldr	r1, [pc, #40]	; (800604c <HAL_RCC_ClockConfig+0x344>)
 8006024:	5ccb      	ldrb	r3, [r1, r3]
 8006026:	fa22 f303 	lsr.w	r3, r2, r3
 800602a:	4a09      	ldr	r2, [pc, #36]	; (8006050 <HAL_RCC_ClockConfig+0x348>)
 800602c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800602e:	4b09      	ldr	r3, [pc, #36]	; (8006054 <HAL_RCC_ClockConfig+0x34c>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4618      	mov	r0, r3
 8006034:	f7fd f876 	bl	8003124 <HAL_InitTick>

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3710      	adds	r7, #16
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	080153e4 	.word	0x080153e4
 8006048:	40023800 	.word	0x40023800
 800604c:	08015514 	.word	0x08015514
 8006050:	20000000 	.word	0x20000000
 8006054:	20000004 	.word	0x20000004

08006058 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006058:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800605c:	b090      	sub	sp, #64	; 0x40
 800605e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006060:	2300      	movs	r3, #0
 8006062:	637b      	str	r3, [r7, #52]	; 0x34
 8006064:	2300      	movs	r3, #0
 8006066:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006068:	2300      	movs	r3, #0
 800606a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 800606c:	2300      	movs	r3, #0
 800606e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006070:	4b59      	ldr	r3, [pc, #356]	; (80061d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	f003 030c 	and.w	r3, r3, #12
 8006078:	2b08      	cmp	r3, #8
 800607a:	d00d      	beq.n	8006098 <HAL_RCC_GetSysClockFreq+0x40>
 800607c:	2b08      	cmp	r3, #8
 800607e:	f200 80a1 	bhi.w	80061c4 <HAL_RCC_GetSysClockFreq+0x16c>
 8006082:	2b00      	cmp	r3, #0
 8006084:	d002      	beq.n	800608c <HAL_RCC_GetSysClockFreq+0x34>
 8006086:	2b04      	cmp	r3, #4
 8006088:	d003      	beq.n	8006092 <HAL_RCC_GetSysClockFreq+0x3a>
 800608a:	e09b      	b.n	80061c4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800608c:	4b53      	ldr	r3, [pc, #332]	; (80061dc <HAL_RCC_GetSysClockFreq+0x184>)
 800608e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006090:	e09b      	b.n	80061ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006092:	4b53      	ldr	r3, [pc, #332]	; (80061e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8006094:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006096:	e098      	b.n	80061ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006098:	4b4f      	ldr	r3, [pc, #316]	; (80061d8 <HAL_RCC_GetSysClockFreq+0x180>)
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060a0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80060a2:	4b4d      	ldr	r3, [pc, #308]	; (80061d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d028      	beq.n	8006100 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ae:	4b4a      	ldr	r3, [pc, #296]	; (80061d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	099b      	lsrs	r3, r3, #6
 80060b4:	2200      	movs	r2, #0
 80060b6:	623b      	str	r3, [r7, #32]
 80060b8:	627a      	str	r2, [r7, #36]	; 0x24
 80060ba:	6a3b      	ldr	r3, [r7, #32]
 80060bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80060c0:	2100      	movs	r1, #0
 80060c2:	4b47      	ldr	r3, [pc, #284]	; (80061e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80060c4:	fb03 f201 	mul.w	r2, r3, r1
 80060c8:	2300      	movs	r3, #0
 80060ca:	fb00 f303 	mul.w	r3, r0, r3
 80060ce:	4413      	add	r3, r2
 80060d0:	4a43      	ldr	r2, [pc, #268]	; (80061e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80060d2:	fba0 1202 	umull	r1, r2, r0, r2
 80060d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80060d8:	460a      	mov	r2, r1
 80060da:	62ba      	str	r2, [r7, #40]	; 0x28
 80060dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060de:	4413      	add	r3, r2
 80060e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060e4:	2200      	movs	r2, #0
 80060e6:	61bb      	str	r3, [r7, #24]
 80060e8:	61fa      	str	r2, [r7, #28]
 80060ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80060f2:	f7fa fde9 	bl	8000cc8 <__aeabi_uldivmod>
 80060f6:	4602      	mov	r2, r0
 80060f8:	460b      	mov	r3, r1
 80060fa:	4613      	mov	r3, r2
 80060fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80060fe:	e053      	b.n	80061a8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006100:	4b35      	ldr	r3, [pc, #212]	; (80061d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	099b      	lsrs	r3, r3, #6
 8006106:	2200      	movs	r2, #0
 8006108:	613b      	str	r3, [r7, #16]
 800610a:	617a      	str	r2, [r7, #20]
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006112:	f04f 0b00 	mov.w	fp, #0
 8006116:	4652      	mov	r2, sl
 8006118:	465b      	mov	r3, fp
 800611a:	f04f 0000 	mov.w	r0, #0
 800611e:	f04f 0100 	mov.w	r1, #0
 8006122:	0159      	lsls	r1, r3, #5
 8006124:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006128:	0150      	lsls	r0, r2, #5
 800612a:	4602      	mov	r2, r0
 800612c:	460b      	mov	r3, r1
 800612e:	ebb2 080a 	subs.w	r8, r2, sl
 8006132:	eb63 090b 	sbc.w	r9, r3, fp
 8006136:	f04f 0200 	mov.w	r2, #0
 800613a:	f04f 0300 	mov.w	r3, #0
 800613e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006142:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006146:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800614a:	ebb2 0408 	subs.w	r4, r2, r8
 800614e:	eb63 0509 	sbc.w	r5, r3, r9
 8006152:	f04f 0200 	mov.w	r2, #0
 8006156:	f04f 0300 	mov.w	r3, #0
 800615a:	00eb      	lsls	r3, r5, #3
 800615c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006160:	00e2      	lsls	r2, r4, #3
 8006162:	4614      	mov	r4, r2
 8006164:	461d      	mov	r5, r3
 8006166:	eb14 030a 	adds.w	r3, r4, sl
 800616a:	603b      	str	r3, [r7, #0]
 800616c:	eb45 030b 	adc.w	r3, r5, fp
 8006170:	607b      	str	r3, [r7, #4]
 8006172:	f04f 0200 	mov.w	r2, #0
 8006176:	f04f 0300 	mov.w	r3, #0
 800617a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800617e:	4629      	mov	r1, r5
 8006180:	028b      	lsls	r3, r1, #10
 8006182:	4621      	mov	r1, r4
 8006184:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006188:	4621      	mov	r1, r4
 800618a:	028a      	lsls	r2, r1, #10
 800618c:	4610      	mov	r0, r2
 800618e:	4619      	mov	r1, r3
 8006190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006192:	2200      	movs	r2, #0
 8006194:	60bb      	str	r3, [r7, #8]
 8006196:	60fa      	str	r2, [r7, #12]
 8006198:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800619c:	f7fa fd94 	bl	8000cc8 <__aeabi_uldivmod>
 80061a0:	4602      	mov	r2, r0
 80061a2:	460b      	mov	r3, r1
 80061a4:	4613      	mov	r3, r2
 80061a6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80061a8:	4b0b      	ldr	r3, [pc, #44]	; (80061d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	0c1b      	lsrs	r3, r3, #16
 80061ae:	f003 0303 	and.w	r3, r3, #3
 80061b2:	3301      	adds	r3, #1
 80061b4:	005b      	lsls	r3, r3, #1
 80061b6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80061b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80061ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80061c0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80061c2:	e002      	b.n	80061ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061c4:	4b05      	ldr	r3, [pc, #20]	; (80061dc <HAL_RCC_GetSysClockFreq+0x184>)
 80061c6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80061c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3740      	adds	r7, #64	; 0x40
 80061d0:	46bd      	mov	sp, r7
 80061d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061d6:	bf00      	nop
 80061d8:	40023800 	.word	0x40023800
 80061dc:	00f42400 	.word	0x00f42400
 80061e0:	017d7840 	.word	0x017d7840

080061e4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061e4:	b480      	push	{r7}
 80061e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061e8:	4b03      	ldr	r3, [pc, #12]	; (80061f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80061ea:	681b      	ldr	r3, [r3, #0]
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
 80061f6:	bf00      	nop
 80061f8:	20000000 	.word	0x20000000

080061fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006200:	f7ff fff0 	bl	80061e4 <HAL_RCC_GetHCLKFreq>
 8006204:	4602      	mov	r2, r0
 8006206:	4b05      	ldr	r3, [pc, #20]	; (800621c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	0a9b      	lsrs	r3, r3, #10
 800620c:	f003 0307 	and.w	r3, r3, #7
 8006210:	4903      	ldr	r1, [pc, #12]	; (8006220 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006212:	5ccb      	ldrb	r3, [r1, r3]
 8006214:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006218:	4618      	mov	r0, r3
 800621a:	bd80      	pop	{r7, pc}
 800621c:	40023800 	.word	0x40023800
 8006220:	08015524 	.word	0x08015524

08006224 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006228:	f7ff ffdc 	bl	80061e4 <HAL_RCC_GetHCLKFreq>
 800622c:	4602      	mov	r2, r0
 800622e:	4b05      	ldr	r3, [pc, #20]	; (8006244 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	0b5b      	lsrs	r3, r3, #13
 8006234:	f003 0307 	and.w	r3, r3, #7
 8006238:	4903      	ldr	r1, [pc, #12]	; (8006248 <HAL_RCC_GetPCLK2Freq+0x24>)
 800623a:	5ccb      	ldrb	r3, [r1, r3]
 800623c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006240:	4618      	mov	r0, r3
 8006242:	bd80      	pop	{r7, pc}
 8006244:	40023800 	.word	0x40023800
 8006248:	08015524 	.word	0x08015524

0800624c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b088      	sub	sp, #32
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006254:	2300      	movs	r3, #0
 8006256:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006258:	2300      	movs	r3, #0
 800625a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800625c:	2300      	movs	r3, #0
 800625e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006260:	2300      	movs	r3, #0
 8006262:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006264:	2300      	movs	r3, #0
 8006266:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b00      	cmp	r3, #0
 8006272:	f040 8089 	bne.w	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0308 	and.w	r3, r3, #8
 800627e:	2b00      	cmp	r3, #0
 8006280:	f040 8082 	bne.w	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0310 	and.w	r3, r3, #16
 800628c:	2b00      	cmp	r3, #0
 800628e:	d17b      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006298:	2b00      	cmp	r3, #0
 800629a:	d175      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d16f      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d169      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d163      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d15d      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d157      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d151      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d14b      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d145      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006304:	2b00      	cmp	r3, #0
 8006306:	d13f      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006310:	2b00      	cmp	r3, #0
 8006312:	d139      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d133      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d12d      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d127      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006340:	2b00      	cmp	r3, #0
 8006342:	d121      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800634c:	2b00      	cmp	r3, #0
 800634e:	d11b      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006358:	2b00      	cmp	r3, #0
 800635a:	d115      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d10f      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006370:	2b00      	cmp	r3, #0
 8006372:	d109      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0320 	and.w	r3, r3, #32
 800637c:	2b00      	cmp	r3, #0
 800637e:	d103      	bne.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006380:	2172      	movs	r1, #114	; 0x72
 8006382:	4895      	ldr	r0, [pc, #596]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006384:	f7fc fa19 	bl	80027ba <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	2b00      	cmp	r3, #0
 8006392:	d01f      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006398:	2b00      	cmp	r3, #0
 800639a:	d008      	beq.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x162>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80063a4:	d003      	beq.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x162>
 80063a6:	2178      	movs	r1, #120	; 0x78
 80063a8:	488b      	ldr	r0, [pc, #556]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 80063aa:	f7fc fa06 	bl	80027ba <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80063ae:	4b8b      	ldr	r3, [pc, #556]	; (80065dc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	4a8a      	ldr	r2, [pc, #552]	; (80065dc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80063b4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80063b8:	6093      	str	r3, [r2, #8]
 80063ba:	4b88      	ldr	r3, [pc, #544]	; (80065dc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80063bc:	689a      	ldr	r2, [r3, #8]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063c2:	4986      	ldr	r1, [pc, #536]	; (80065dc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
    {
      plli2sused = 1;
 80063d0:	2301      	movs	r3, #1
 80063d2:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d029      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00d      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063f0:	d008      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80063fa:	d003      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80063fc:	2188      	movs	r1, #136	; 0x88
 80063fe:	4876      	ldr	r0, [pc, #472]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006400:	f7fc f9db 	bl	80027ba <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006404:	4b75      	ldr	r3, [pc, #468]	; (80065dc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006406:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800640a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006412:	4972      	ldr	r1, [pc, #456]	; (80065dc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006414:	4313      	orrs	r3, r2
 8006416:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800641e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006422:	d101      	bne.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      plli2sused = 1;
 8006424:	2301      	movs	r3, #1
 8006426:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800642c:	2b00      	cmp	r3, #0
 800642e:	d101      	bne.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    {
      pllsaiused = 1;
 8006430:	2301      	movs	r3, #1
 8006432:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800643c:	2b00      	cmp	r3, #0
 800643e:	d029      	beq.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006444:	2b00      	cmp	r3, #0
 8006446:	d00d      	beq.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006450:	d008      	beq.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006456:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800645a:	d003      	beq.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800645c:	219c      	movs	r1, #156	; 0x9c
 800645e:	485e      	ldr	r0, [pc, #376]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006460:	f7fc f9ab 	bl	80027ba <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006464:	4b5d      	ldr	r3, [pc, #372]	; (80065dc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006466:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800646a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006472:	495a      	ldr	r1, [pc, #360]	; (80065dc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006474:	4313      	orrs	r3, r2
 8006476:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006482:	d101      	bne.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      plli2sused = 1;
 8006484:	2301      	movs	r3, #1
 8006486:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648c:	2b00      	cmp	r3, #0
 800648e:	d101      	bne.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      pllsaiused = 1;
 8006490:	2301      	movs	r3, #1
 8006492:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d001      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
      plli2sused = 1;
 80064a0:	2301      	movs	r3, #1
 80064a2:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0320 	and.w	r3, r3, #32
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f000 8186 	beq.w	80067be <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064ba:	f000 80e4 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064c6:	f000 80de 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ce:	4a44      	ldr	r2, [pc, #272]	; (80065e0 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	f000 80d8 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064da:	4a42      	ldr	r2, [pc, #264]	; (80065e4 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	f000 80d2 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e6:	4a40      	ldr	r2, [pc, #256]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	f000 80cc 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f2:	4a3e      	ldr	r2, [pc, #248]	; (80065ec <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	f000 80c6 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064fe:	4a3c      	ldr	r2, [pc, #240]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 8006500:	4293      	cmp	r3, r2
 8006502:	f000 80c0 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650a:	4a3a      	ldr	r2, [pc, #232]	; (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 800650c:	4293      	cmp	r3, r2
 800650e:	f000 80ba 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006516:	4a38      	ldr	r2, [pc, #224]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8006518:	4293      	cmp	r3, r2
 800651a:	f000 80b4 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006522:	4a36      	ldr	r2, [pc, #216]	; (80065fc <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 8006524:	4293      	cmp	r3, r2
 8006526:	f000 80ae 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800652e:	4a34      	ldr	r2, [pc, #208]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8006530:	4293      	cmp	r3, r2
 8006532:	f000 80a8 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653a:	4a32      	ldr	r2, [pc, #200]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x3b8>)
 800653c:	4293      	cmp	r3, r2
 800653e:	f000 80a2 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006546:	4a30      	ldr	r2, [pc, #192]	; (8006608 <HAL_RCCEx_PeriphCLKConfig+0x3bc>)
 8006548:	4293      	cmp	r3, r2
 800654a:	f000 809c 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006552:	4a2e      	ldr	r2, [pc, #184]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x3c0>)
 8006554:	4293      	cmp	r3, r2
 8006556:	f000 8096 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655e:	4a2c      	ldr	r2, [pc, #176]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8006560:	4293      	cmp	r3, r2
 8006562:	f000 8090 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656a:	4a2a      	ldr	r2, [pc, #168]	; (8006614 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 800656c:	4293      	cmp	r3, r2
 800656e:	f000 808a 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006576:	4a28      	ldr	r2, [pc, #160]	; (8006618 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8006578:	4293      	cmp	r3, r2
 800657a:	f000 8084 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006582:	4a26      	ldr	r2, [pc, #152]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d07e      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800658c:	4a24      	ldr	r2, [pc, #144]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d079      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006596:	4a23      	ldr	r2, [pc, #140]	; (8006624 <HAL_RCCEx_PeriphCLKConfig+0x3d8>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d074      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a0:	4a21      	ldr	r2, [pc, #132]	; (8006628 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d06f      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065aa:	4a20      	ldr	r2, [pc, #128]	; (800662c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d06a      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065b4:	4a1e      	ldr	r2, [pc, #120]	; (8006630 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d065      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065be:	4a1d      	ldr	r2, [pc, #116]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d060      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c8:	4a1b      	ldr	r2, [pc, #108]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d05b      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d2:	4a1a      	ldr	r2, [pc, #104]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	e033      	b.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80065d8:	0801541c 	.word	0x0801541c
 80065dc:	40023800 	.word	0x40023800
 80065e0:	00020300 	.word	0x00020300
 80065e4:	00030300 	.word	0x00030300
 80065e8:	00040300 	.word	0x00040300
 80065ec:	00050300 	.word	0x00050300
 80065f0:	00060300 	.word	0x00060300
 80065f4:	00070300 	.word	0x00070300
 80065f8:	00080300 	.word	0x00080300
 80065fc:	00090300 	.word	0x00090300
 8006600:	000a0300 	.word	0x000a0300
 8006604:	000b0300 	.word	0x000b0300
 8006608:	000c0300 	.word	0x000c0300
 800660c:	000d0300 	.word	0x000d0300
 8006610:	000e0300 	.word	0x000e0300
 8006614:	000f0300 	.word	0x000f0300
 8006618:	00100300 	.word	0x00100300
 800661c:	00110300 	.word	0x00110300
 8006620:	00120300 	.word	0x00120300
 8006624:	00130300 	.word	0x00130300
 8006628:	00140300 	.word	0x00140300
 800662c:	00150300 	.word	0x00150300
 8006630:	00160300 	.word	0x00160300
 8006634:	00170300 	.word	0x00170300
 8006638:	00180300 	.word	0x00180300
 800663c:	00190300 	.word	0x00190300
 8006640:	d021      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006646:	4a4c      	ldr	r2, [pc, #304]	; (8006778 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d01c      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006650:	4a4a      	ldr	r2, [pc, #296]	; (800677c <HAL_RCCEx_PeriphCLKConfig+0x530>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d017      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800665a:	4a49      	ldr	r2, [pc, #292]	; (8006780 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d012      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006664:	4a47      	ldr	r2, [pc, #284]	; (8006784 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d00d      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800666e:	4a46      	ldr	r2, [pc, #280]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d008      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006678:	4a44      	ldr	r2, [pc, #272]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d003      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800667e:	21b7      	movs	r1, #183	; 0xb7
 8006680:	4843      	ldr	r0, [pc, #268]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 8006682:	f7fc f89a 	bl	80027ba <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006686:	4b43      	ldr	r3, [pc, #268]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800668a:	4a42      	ldr	r2, [pc, #264]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800668c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006690:	6413      	str	r3, [r2, #64]	; 0x40
 8006692:	4b40      	ldr	r3, [pc, #256]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800669a:	60bb      	str	r3, [r7, #8]
 800669c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800669e:	4b3e      	ldr	r3, [pc, #248]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a3d      	ldr	r2, [pc, #244]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 80066a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066aa:	f7fc fd7f 	bl	80031ac <HAL_GetTick>
 80066ae:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80066b0:	e009      	b.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066b2:	f7fc fd7b 	bl	80031ac <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	2b64      	cmp	r3, #100	; 0x64
 80066be:	d902      	bls.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
      {
        return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	f000 bd9f 	b.w	8007204 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80066c6:	4b34      	ldr	r3, [pc, #208]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d0ef      	beq.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x466>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80066d2:	4b30      	ldr	r3, [pc, #192]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80066d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066da:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d036      	beq.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066ea:	693a      	ldr	r2, [r7, #16]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d02f      	beq.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80066f0:	4b28      	ldr	r3, [pc, #160]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80066f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066f8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80066fa:	4b26      	ldr	r3, [pc, #152]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80066fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066fe:	4a25      	ldr	r2, [pc, #148]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006704:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006706:	4b23      	ldr	r3, [pc, #140]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800670a:	4a22      	ldr	r2, [pc, #136]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800670c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006710:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006712:	4a20      	ldr	r2, [pc, #128]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006718:	4b1e      	ldr	r3, [pc, #120]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800671a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800671c:	f003 0301 	and.w	r3, r3, #1
 8006720:	2b01      	cmp	r3, #1
 8006722:	d115      	bne.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006724:	f7fc fd42 	bl	80031ac <HAL_GetTick>
 8006728:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800672a:	e00b      	b.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800672c:	f7fc fd3e 	bl	80031ac <HAL_GetTick>
 8006730:	4602      	mov	r2, r0
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	f241 3288 	movw	r2, #5000	; 0x1388
 800673a:	4293      	cmp	r3, r2
 800673c:	d902      	bls.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	f000 bd60 	b.w	8007204 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006744:	4b13      	ldr	r3, [pc, #76]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006748:	f003 0302 	and.w	r3, r3, #2
 800674c:	2b00      	cmp	r3, #0
 800674e:	d0ed      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006754:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006758:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800675c:	d120      	bne.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x554>
 800675e:	4b0d      	ldr	r3, [pc, #52]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800676a:	4b0c      	ldr	r3, [pc, #48]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x550>)
 800676c:	400b      	ands	r3, r1
 800676e:	4909      	ldr	r1, [pc, #36]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006770:	4313      	orrs	r3, r2
 8006772:	608b      	str	r3, [r1, #8]
 8006774:	e01a      	b.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x560>
 8006776:	bf00      	nop
 8006778:	001a0300 	.word	0x001a0300
 800677c:	001b0300 	.word	0x001b0300
 8006780:	001c0300 	.word	0x001c0300
 8006784:	001d0300 	.word	0x001d0300
 8006788:	001e0300 	.word	0x001e0300
 800678c:	001f0300 	.word	0x001f0300
 8006790:	0801541c 	.word	0x0801541c
 8006794:	40023800 	.word	0x40023800
 8006798:	40007000 	.word	0x40007000
 800679c:	0ffffcff 	.word	0x0ffffcff
 80067a0:	4b9a      	ldr	r3, [pc, #616]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	4a99      	ldr	r2, [pc, #612]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80067a6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80067aa:	6093      	str	r3, [r2, #8]
 80067ac:	4b97      	ldr	r3, [pc, #604]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80067ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067b8:	4994      	ldr	r1, [pc, #592]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0310 	and.w	r3, r3, #16
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d01d      	beq.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d008      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80067da:	d003      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80067dc:	21f1      	movs	r1, #241	; 0xf1
 80067de:	488c      	ldr	r0, [pc, #560]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80067e0:	f7fb ffeb 	bl	80027ba <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80067e4:	4b89      	ldr	r3, [pc, #548]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80067e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067ea:	4a88      	ldr	r2, [pc, #544]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80067ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067f0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80067f4:	4b85      	ldr	r3, [pc, #532]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80067f6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067fe:	4983      	ldr	r1, [pc, #524]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8006800:	4313      	orrs	r3, r2
 8006802:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d01c      	beq.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00d      	beq.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800681e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006822:	d008      	beq.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006828:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800682c:	d003      	beq.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 800682e:	21fb      	movs	r1, #251	; 0xfb
 8006830:	4877      	ldr	r0, [pc, #476]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8006832:	f7fb ffc2 	bl	80027ba <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006836:	4b75      	ldr	r3, [pc, #468]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8006838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800683c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006844:	4971      	ldr	r1, [pc, #452]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8006846:	4313      	orrs	r3, r2
 8006848:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006854:	2b00      	cmp	r3, #0
 8006856:	d01d      	beq.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800685c:	2b00      	cmp	r3, #0
 800685e:	d00e      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x632>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006864:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006868:	d009      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x632>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800686e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006872:	d004      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x632>
 8006874:	f240 1105 	movw	r1, #261	; 0x105
 8006878:	4865      	ldr	r0, [pc, #404]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800687a:	f7fb ff9e 	bl	80027ba <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800687e:	4b63      	ldr	r3, [pc, #396]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8006880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006884:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800688c:	495f      	ldr	r1, [pc, #380]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800688e:	4313      	orrs	r3, r2
 8006890:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800689c:	2b00      	cmp	r3, #0
 800689e:	d01d      	beq.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x690>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d00e      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068b0:	d009      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068ba:	d004      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 80068bc:	f240 110f 	movw	r1, #271	; 0x10f
 80068c0:	4853      	ldr	r0, [pc, #332]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80068c2:	f7fb ff7a 	bl	80027ba <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80068c6:	4b51      	ldr	r3, [pc, #324]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80068c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068d4:	494d      	ldr	r1, [pc, #308]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80068d6:	4313      	orrs	r3, r2
 80068d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d01d      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00e      	beq.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068f8:	d009      	beq.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006902:	d004      	beq.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8006904:	f240 1119 	movw	r1, #281	; 0x119
 8006908:	4841      	ldr	r0, [pc, #260]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800690a:	f7fb ff56 	bl	80027ba <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800690e:	4b3f      	ldr	r3, [pc, #252]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8006910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006914:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800691c:	493b      	ldr	r1, [pc, #236]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800691e:	4313      	orrs	r3, r2
 8006920:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800692c:	2b00      	cmp	r3, #0
 800692e:	d01f      	beq.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x724>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006934:	2b00      	cmp	r3, #0
 8006936:	d010      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800693c:	2b01      	cmp	r3, #1
 800693e:	d00c      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006944:	2b03      	cmp	r3, #3
 8006946:	d008      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800694c:	2b02      	cmp	r3, #2
 800694e:	d004      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8006950:	f240 1123 	movw	r1, #291	; 0x123
 8006954:	482e      	ldr	r0, [pc, #184]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8006956:	f7fb ff30 	bl	80027ba <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800695a:	4b2c      	ldr	r3, [pc, #176]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800695c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006960:	f023 0203 	bic.w	r2, r3, #3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006968:	4928      	ldr	r1, [pc, #160]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800696a:	4313      	orrs	r3, r2
 800696c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006978:	2b00      	cmp	r3, #0
 800697a:	d01f      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x770>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006980:	2b00      	cmp	r3, #0
 8006982:	d010      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006988:	2b04      	cmp	r3, #4
 800698a:	d00c      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006990:	2b0c      	cmp	r3, #12
 8006992:	d008      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006998:	2b08      	cmp	r3, #8
 800699a:	d004      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 800699c:	f240 112d 	movw	r1, #301	; 0x12d
 80069a0:	481b      	ldr	r0, [pc, #108]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80069a2:	f7fb ff0a 	bl	80027ba <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80069a6:	4b19      	ldr	r3, [pc, #100]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80069a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ac:	f023 020c 	bic.w	r2, r3, #12
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069b4:	4915      	ldr	r1, [pc, #84]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d025      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d010      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069d4:	2b10      	cmp	r3, #16
 80069d6:	d00c      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069dc:	2b30      	cmp	r3, #48	; 0x30
 80069de:	d008      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e4:	2b20      	cmp	r3, #32
 80069e6:	d004      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 80069e8:	f240 1137 	movw	r1, #311	; 0x137
 80069ec:	4808      	ldr	r0, [pc, #32]	; (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80069ee:	f7fb fee4 	bl	80027ba <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80069f2:	4b06      	ldr	r3, [pc, #24]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80069f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069f8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a00:	4902      	ldr	r1, [pc, #8]	; (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006a08:	e004      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 8006a0a:	bf00      	nop
 8006a0c:	40023800 	.word	0x40023800
 8006a10:	0801541c 	.word	0x0801541c
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d01f      	beq.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x814>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d010      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a2c:	2b40      	cmp	r3, #64	; 0x40
 8006a2e:	d00c      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a34:	2bc0      	cmp	r3, #192	; 0xc0
 8006a36:	d008      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a3c:	2b80      	cmp	r3, #128	; 0x80
 8006a3e:	d004      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8006a40:	f240 1141 	movw	r1, #321	; 0x141
 8006a44:	48a0      	ldr	r0, [pc, #640]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8006a46:	f7fb feb8 	bl	80027ba <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a4a:	4ba0      	ldr	r3, [pc, #640]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a50:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a58:	499c      	ldr	r1, [pc, #624]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d022      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x866>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d013      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x850>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a7c:	d00e      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x850>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a86:	d009      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x850>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a90:	d004      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x850>
 8006a92:	f240 114b 	movw	r1, #331	; 0x14b
 8006a96:	488c      	ldr	r0, [pc, #560]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8006a98:	f7fb fe8f 	bl	80027ba <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006a9c:	4b8b      	ldr	r3, [pc, #556]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aa2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aaa:	4988      	ldr	r1, [pc, #544]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006aac:	4313      	orrs	r3, r2
 8006aae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d022      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d013      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006aca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ace:	d00e      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ad4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ad8:	d009      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ade:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ae2:	d004      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8006ae4:	f240 1155 	movw	r1, #341	; 0x155
 8006ae8:	4877      	ldr	r0, [pc, #476]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8006aea:	f7fb fe66 	bl	80027ba <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006aee:	4b77      	ldr	r3, [pc, #476]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006afc:	4973      	ldr	r1, [pc, #460]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006afe:	4313      	orrs	r3, r2
 8006b00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d022      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x90a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d013      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b20:	d00e      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b26:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006b2a:	d009      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b34:	d004      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8006b36:	f240 115f 	movw	r1, #351	; 0x15f
 8006b3a:	4863      	ldr	r0, [pc, #396]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8006b3c:	f7fb fe3d 	bl	80027ba <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006b40:	4b62      	ldr	r3, [pc, #392]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b46:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b4e:	495f      	ldr	r1, [pc, #380]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006b50:	4313      	orrs	r3, r2
 8006b52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d022      	beq.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d013      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x946>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b72:	d00e      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x946>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b78:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006b7c:	d009      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x946>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b86:	d004      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x946>
 8006b88:	f240 1169 	movw	r1, #361	; 0x169
 8006b8c:	484e      	ldr	r0, [pc, #312]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8006b8e:	f7fb fe14 	bl	80027ba <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006b92:	4b4e      	ldr	r3, [pc, #312]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b98:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ba0:	494a      	ldr	r1, [pc, #296]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d018      	beq.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x99a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bb8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006bbc:	d008      	beq.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d004      	beq.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8006bc6:	f240 1173 	movw	r1, #371	; 0x173
 8006bca:	483f      	ldr	r0, [pc, #252]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8006bcc:	f7fb fdf5 	bl	80027ba <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006bd0:	4b3e      	ldr	r3, [pc, #248]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bd6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bde:	493b      	ldr	r1, [pc, #236]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006be0:	4313      	orrs	r3, r2
 8006be2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d01f      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006bfa:	d008      	beq.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d004      	beq.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8006c04:	f240 117d 	movw	r1, #381	; 0x17d
 8006c08:	482f      	ldr	r0, [pc, #188]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8006c0a:	f7fb fdd6 	bl	80027ba <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006c0e:	4b2f      	ldr	r3, [pc, #188]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c14:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c1c:	492b      	ldr	r1, [pc, #172]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006c2c:	d101      	bne.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    {
      pllsaiused = 1;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0308 	and.w	r3, r3, #8
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d001      	beq.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x9f6>
  {
    pllsaiused = 1;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d022      	beq.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0xa48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d013      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c5a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c5e:	d00e      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006c68:	d009      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c6e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006c72:	d004      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8006c74:	f240 1195 	movw	r1, #405	; 0x195
 8006c78:	4813      	ldr	r0, [pc, #76]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8006c7a:	f7fb fd9e 	bl	80027ba <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c7e:	4b13      	ldr	r3, [pc, #76]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c84:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c8c:	490f      	ldr	r1, [pc, #60]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d020      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xa96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ca6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006caa:	d009      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d004      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8006cb6:	f240 119f 	movw	r1, #415	; 0x19f
 8006cba:	4803      	ldr	r0, [pc, #12]	; (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8006cbc:	f7fb fd7d 	bl	80027ba <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006cc0:	4b02      	ldr	r3, [pc, #8]	; (8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8006cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cc6:	e003      	b.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
 8006cc8:	0801541c 	.word	0x0801541c
 8006ccc:	40023800 	.word	0x40023800
 8006cd0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cda:	4910      	ldr	r1, [pc, #64]	; (8006d1c <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006ce2:	69fb      	ldr	r3, [r7, #28]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d006      	beq.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	f000 8155 	beq.w	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0xd54>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006cf6:	4b09      	ldr	r3, [pc, #36]	; (8006d1c <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a08      	ldr	r2, [pc, #32]	; (8006d1c <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8006cfc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006d00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d02:	f7fc fa53 	bl	80031ac <HAL_GetTick>
 8006d06:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d08:	e00a      	b.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0xad4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006d0a:	f7fc fa4f 	bl	80031ac <HAL_GetTick>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	1ad3      	subs	r3, r2, r3
 8006d14:	2b64      	cmp	r3, #100	; 0x64
 8006d16:	d903      	bls.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	e273      	b.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8006d1c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d20:	4b9a      	ldr	r3, [pc, #616]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d1ee      	bne.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0xabe>
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	2b31      	cmp	r3, #49	; 0x31
 8006d32:	d904      	bls.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8006d3c:	d904      	bls.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0xafc>
 8006d3e:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8006d42:	4893      	ldr	r0, [pc, #588]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8006d44:	f7fb fd39 	bl	80027ba <assert_failed>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f003 0301 	and.w	r3, r3, #1
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d02e      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0xb66>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d12a      	bne.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0xb66>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d903      	bls.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0xb20>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	2b07      	cmp	r3, #7
 8006d6a:	d904      	bls.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8006d6c:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8006d70:	4887      	ldr	r0, [pc, #540]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8006d72:	f7fb fd22 	bl	80027ba <assert_failed>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006d76:	4b85      	ldr	r3, [pc, #532]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006d78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d7c:	0c1b      	lsrs	r3, r3, #16
 8006d7e:	f003 0303 	and.w	r3, r3, #3
 8006d82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006d84:	4b81      	ldr	r3, [pc, #516]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006d86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d8a:	0e1b      	lsrs	r3, r3, #24
 8006d8c:	f003 030f 	and.w	r3, r3, #15
 8006d90:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	019a      	lsls	r2, r3, #6
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	041b      	lsls	r3, r3, #16
 8006d9c:	431a      	orrs	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	061b      	lsls	r3, r3, #24
 8006da2:	431a      	orrs	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	071b      	lsls	r3, r3, #28
 8006daa:	4978      	ldr	r1, [pc, #480]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006dac:	4313      	orrs	r3, r2
 8006dae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d004      	beq.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006dc6:	d00a      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0xb92>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d048      	beq.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ddc:	d143      	bne.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d903      	bls.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0xba2>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	68db      	ldr	r3, [r3, #12]
 8006dea:	2b0f      	cmp	r3, #15
 8006dec:	d904      	bls.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006dee:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8006df2:	4867      	ldr	r0, [pc, #412]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8006df4:	f7fb fce1 	bl	80027ba <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d003      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e04:	2b20      	cmp	r3, #32
 8006e06:	d904      	bls.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0xbc6>
 8006e08:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 8006e0c:	4860      	ldr	r0, [pc, #384]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8006e0e:	f7fb fcd4 	bl	80027ba <assert_failed>

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006e12:	4b5e      	ldr	r3, [pc, #376]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006e14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e18:	0c1b      	lsrs	r3, r3, #16
 8006e1a:	f003 0303 	and.w	r3, r3, #3
 8006e1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006e20:	4b5a      	ldr	r3, [pc, #360]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006e22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e26:	0f1b      	lsrs	r3, r3, #28
 8006e28:	f003 0307 	and.w	r3, r3, #7
 8006e2c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	019a      	lsls	r2, r3, #6
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	041b      	lsls	r3, r3, #16
 8006e38:	431a      	orrs	r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	68db      	ldr	r3, [r3, #12]
 8006e3e:	061b      	lsls	r3, r3, #24
 8006e40:	431a      	orrs	r2, r3
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	071b      	lsls	r3, r3, #28
 8006e46:	4951      	ldr	r1, [pc, #324]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006e4e:	4b4f      	ldr	r3, [pc, #316]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e54:	f023 021f 	bic.w	r2, r3, #31
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	494b      	ldr	r1, [pc, #300]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006e60:	4313      	orrs	r3, r2
 8006e62:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d032      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d010      	beq.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	691b      	ldr	r3, [r3, #16]
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d00c      	beq.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d008      	beq.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	2b03      	cmp	r3, #3
 8006e90:	d004      	beq.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8006e92:	f240 2105 	movw	r1, #517	; 0x205
 8006e96:	483e      	ldr	r0, [pc, #248]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8006e98:	f7fb fc8f 	bl	80027ba <assert_failed>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006e9c:	4b3b      	ldr	r3, [pc, #236]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ea2:	0e1b      	lsrs	r3, r3, #24
 8006ea4:	f003 030f 	and.w	r3, r3, #15
 8006ea8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006eaa:	4b38      	ldr	r3, [pc, #224]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006eac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eb0:	0f1b      	lsrs	r3, r3, #28
 8006eb2:	f003 0307 	and.w	r3, r3, #7
 8006eb6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	019a      	lsls	r2, r3, #6
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	041b      	lsls	r3, r3, #16
 8006ec4:	431a      	orrs	r2, r3
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	061b      	lsls	r3, r3, #24
 8006eca:	431a      	orrs	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	071b      	lsls	r3, r3, #28
 8006ed0:	492e      	ldr	r1, [pc, #184]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d040      	beq.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d010      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d00c      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	2b02      	cmp	r3, #2
 8006efa:	d008      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	2b03      	cmp	r3, #3
 8006f02:	d004      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8006f04:	f44f 7105 	mov.w	r1, #532	; 0x214
 8006f08:	4821      	ldr	r0, [pc, #132]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8006f0a:	f7fb fc56 	bl	80027ba <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d903      	bls.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0xcd2>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	2b07      	cmp	r3, #7
 8006f1c:	d904      	bls.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8006f1e:	f240 2115 	movw	r1, #533	; 0x215
 8006f22:	481b      	ldr	r0, [pc, #108]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8006f24:	f7fb fc49 	bl	80027ba <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d903      	bls.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	2b0f      	cmp	r3, #15
 8006f36:	d904      	bls.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
 8006f38:	f240 2116 	movw	r1, #534	; 0x216
 8006f3c:	4814      	ldr	r0, [pc, #80]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8006f3e:	f7fb fc3c 	bl	80027ba <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	019a      	lsls	r2, r3, #6
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	041b      	lsls	r3, r3, #16
 8006f4e:	431a      	orrs	r2, r3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	061b      	lsls	r3, r3, #24
 8006f56:	431a      	orrs	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	071b      	lsls	r3, r3, #28
 8006f5e:	490b      	ldr	r1, [pc, #44]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006f60:	4313      	orrs	r3, r2
 8006f62:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006f66:	4b09      	ldr	r3, [pc, #36]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a08      	ldr	r2, [pc, #32]	; (8006f8c <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8006f6c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006f70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f72:	f7fc f91b 	bl	80031ac <HAL_GetTick>
 8006f76:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f78:	e00c      	b.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006f7a:	f7fc f917 	bl	80031ac <HAL_GetTick>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	1ad3      	subs	r3, r2, r3
 8006f84:	2b64      	cmp	r3, #100	; 0x64
 8006f86:	d905      	bls.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xd48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f88:	2303      	movs	r3, #3
 8006f8a:	e13b      	b.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8006f8c:	40023800 	.word	0x40023800
 8006f90:	0801541c 	.word	0x0801541c
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f94:	4b9d      	ldr	r3, [pc, #628]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d0ec      	beq.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0xd2e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	f040 812d 	bne.w	8007202 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006fa8:	4b98      	ldr	r3, [pc, #608]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a97      	ldr	r2, [pc, #604]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8006fae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006fb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fb4:	f7fc f8fa 	bl	80031ac <HAL_GetTick>
 8006fb8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006fba:	e008      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0xd82>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006fbc:	f7fc f8f6 	bl	80031ac <HAL_GetTick>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	1ad3      	subs	r3, r2, r3
 8006fc6:	2b64      	cmp	r3, #100	; 0x64
 8006fc8:	d901      	bls.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0xd82>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	e11a      	b.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006fce:	4b8f      	ldr	r3, [pc, #572]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006fd6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fda:	d0ef      	beq.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0xd70>
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	2b31      	cmp	r3, #49	; 0x31
 8006fe2:	d904      	bls.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8006fec:	d904      	bls.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8006fee:	f44f 7111 	mov.w	r1, #580	; 0x244
 8006ff2:	4887      	ldr	r0, [pc, #540]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8006ff4:	f7fb fbe1 	bl	80027ba <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007000:	2b00      	cmp	r3, #0
 8007002:	d003      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0xdc0>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007008:	2b00      	cmp	r3, #0
 800700a:	d009      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007014:	2b00      	cmp	r3, #0
 8007016:	d048      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0xe5e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800701c:	2b00      	cmp	r3, #0
 800701e:	d144      	bne.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0xe5e>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d903      	bls.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	699b      	ldr	r3, [r3, #24]
 800702c:	2b0f      	cmp	r3, #15
 800702e:	d904      	bls.n	800703a <HAL_RCCEx_PeriphCLKConfig+0xdee>
 8007030:	f240 214b 	movw	r1, #587	; 0x24b
 8007034:	4876      	ldr	r0, [pc, #472]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007036:	f7fb fbc0 	bl	80027ba <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800703e:	2b00      	cmp	r3, #0
 8007040:	d003      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007046:	2b20      	cmp	r3, #32
 8007048:	d904      	bls.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 800704a:	f240 214d 	movw	r1, #589	; 0x24d
 800704e:	4870      	ldr	r0, [pc, #448]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007050:	f7fb fbb3 	bl	80027ba <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007054:	4b6d      	ldr	r3, [pc, #436]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800705a:	0c1b      	lsrs	r3, r3, #16
 800705c:	f003 0303 	and.w	r3, r3, #3
 8007060:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007062:	4b6a      	ldr	r3, [pc, #424]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007068:	0f1b      	lsrs	r3, r3, #28
 800706a:	f003 0307 	and.w	r3, r3, #7
 800706e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	695b      	ldr	r3, [r3, #20]
 8007074:	019a      	lsls	r2, r3, #6
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	041b      	lsls	r3, r3, #16
 800707a:	431a      	orrs	r2, r3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	699b      	ldr	r3, [r3, #24]
 8007080:	061b      	lsls	r3, r3, #24
 8007082:	431a      	orrs	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	071b      	lsls	r3, r3, #28
 8007088:	4960      	ldr	r1, [pc, #384]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800708a:	4313      	orrs	r3, r2
 800708c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007090:	4b5e      	ldr	r3, [pc, #376]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007092:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007096:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800709e:	3b01      	subs	r3, #1
 80070a0:	021b      	lsls	r3, r3, #8
 80070a2:	495a      	ldr	r1, [pc, #360]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d037      	beq.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0xeda>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070be:	d132      	bne.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0xeda>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6a1b      	ldr	r3, [r3, #32]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d010      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a1b      	ldr	r3, [r3, #32]
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d00c      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a1b      	ldr	r3, [r3, #32]
 80070d4:	2b02      	cmp	r3, #2
 80070d6:	d008      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a1b      	ldr	r3, [r3, #32]
 80070dc:	2b03      	cmp	r3, #3
 80070de:	d004      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80070e0:	f44f 7118 	mov.w	r1, #608	; 0x260
 80070e4:	484a      	ldr	r0, [pc, #296]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 80070e6:	f7fb fb68 	bl	80027ba <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80070ea:	4b48      	ldr	r3, [pc, #288]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80070ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070f0:	0e1b      	lsrs	r3, r3, #24
 80070f2:	f003 030f 	and.w	r3, r3, #15
 80070f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80070f8:	4b44      	ldr	r3, [pc, #272]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80070fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070fe:	0f1b      	lsrs	r3, r3, #28
 8007100:	f003 0307 	and.w	r3, r3, #7
 8007104:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	695b      	ldr	r3, [r3, #20]
 800710a:	019a      	lsls	r2, r3, #6
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a1b      	ldr	r3, [r3, #32]
 8007110:	041b      	lsls	r3, r3, #16
 8007112:	431a      	orrs	r2, r3
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	061b      	lsls	r3, r3, #24
 8007118:	431a      	orrs	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	071b      	lsls	r3, r3, #28
 800711e:	493b      	ldr	r1, [pc, #236]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007120:	4313      	orrs	r3, r2
 8007122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 0308 	and.w	r3, r3, #8
 800712e:	2b00      	cmp	r3, #0
 8007130:	d04d      	beq.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0xf82>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	69db      	ldr	r3, [r3, #28]
 8007136:	2b01      	cmp	r3, #1
 8007138:	d903      	bls.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0xef6>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	69db      	ldr	r3, [r3, #28]
 800713e:	2b07      	cmp	r3, #7
 8007140:	d904      	bls.n	800714c <HAL_RCCEx_PeriphCLKConfig+0xf00>
 8007142:	f240 216f 	movw	r1, #623	; 0x26f
 8007146:	4832      	ldr	r0, [pc, #200]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007148:	f7fb fb37 	bl	80027ba <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007150:	2b00      	cmp	r3, #0
 8007152:	d013      	beq.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800715c:	d00e      	beq.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xf30>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007162:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007166:	d009      	beq.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800716c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007170:	d004      	beq.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8007172:	f44f 711c 	mov.w	r1, #624	; 0x270
 8007176:	4826      	ldr	r0, [pc, #152]	; (8007210 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007178:	f7fb fb1f 	bl	80027ba <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800717c:	4b23      	ldr	r3, [pc, #140]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800717e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007182:	0e1b      	lsrs	r3, r3, #24
 8007184:	f003 030f 	and.w	r3, r3, #15
 8007188:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800718a:	4b20      	ldr	r3, [pc, #128]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 800718c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007190:	0c1b      	lsrs	r3, r3, #16
 8007192:	f003 0303 	and.w	r3, r3, #3
 8007196:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	695b      	ldr	r3, [r3, #20]
 800719c:	019a      	lsls	r2, r3, #6
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	041b      	lsls	r3, r3, #16
 80071a2:	431a      	orrs	r2, r3
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	061b      	lsls	r3, r3, #24
 80071a8:	431a      	orrs	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	071b      	lsls	r3, r3, #28
 80071b0:	4916      	ldr	r1, [pc, #88]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80071b2:	4313      	orrs	r3, r2
 80071b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80071b8:	4b14      	ldr	r3, [pc, #80]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80071ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071be:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071c6:	4911      	ldr	r1, [pc, #68]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80071c8:	4313      	orrs	r3, r2
 80071ca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80071ce:	4b0f      	ldr	r3, [pc, #60]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a0e      	ldr	r2, [pc, #56]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80071d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071da:	f7fb ffe7 	bl	80031ac <HAL_GetTick>
 80071de:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80071e0:	e008      	b.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80071e2:	f7fb ffe3 	bl	80031ac <HAL_GetTick>
 80071e6:	4602      	mov	r2, r0
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	1ad3      	subs	r3, r2, r3
 80071ec:	2b64      	cmp	r3, #100	; 0x64
 80071ee:	d901      	bls.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071f0:	2303      	movs	r3, #3
 80071f2:	e007      	b.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80071f4:	4b05      	ldr	r3, [pc, #20]	; (800720c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007200:	d1ef      	bne.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0xf96>
      }
    }
  }
  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3720      	adds	r7, #32
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	40023800 	.word	0x40023800
 8007210:	0801541c 	.word	0x0801541c

08007214 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d101      	bne.n	8007226 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	e0f5      	b.n	8007412 <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a7c      	ldr	r2, [pc, #496]	; (800741c <HAL_TIM_Base_Init+0x208>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d045      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007238:	d040      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a78      	ldr	r2, [pc, #480]	; (8007420 <HAL_TIM_Base_Init+0x20c>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d03b      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a76      	ldr	r2, [pc, #472]	; (8007424 <HAL_TIM_Base_Init+0x210>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d036      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a75      	ldr	r2, [pc, #468]	; (8007428 <HAL_TIM_Base_Init+0x214>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d031      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a73      	ldr	r2, [pc, #460]	; (800742c <HAL_TIM_Base_Init+0x218>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d02c      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a72      	ldr	r2, [pc, #456]	; (8007430 <HAL_TIM_Base_Init+0x21c>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d027      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a70      	ldr	r2, [pc, #448]	; (8007434 <HAL_TIM_Base_Init+0x220>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d022      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a6f      	ldr	r2, [pc, #444]	; (8007438 <HAL_TIM_Base_Init+0x224>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d01d      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a6d      	ldr	r2, [pc, #436]	; (800743c <HAL_TIM_Base_Init+0x228>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d018      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a6c      	ldr	r2, [pc, #432]	; (8007440 <HAL_TIM_Base_Init+0x22c>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d013      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a6a      	ldr	r2, [pc, #424]	; (8007444 <HAL_TIM_Base_Init+0x230>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d00e      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a69      	ldr	r2, [pc, #420]	; (8007448 <HAL_TIM_Base_Init+0x234>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d009      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a67      	ldr	r2, [pc, #412]	; (800744c <HAL_TIM_Base_Init+0x238>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d004      	beq.n	80072bc <HAL_TIM_Base_Init+0xa8>
 80072b2:	f44f 718b 	mov.w	r1, #278	; 0x116
 80072b6:	4866      	ldr	r0, [pc, #408]	; (8007450 <HAL_TIM_Base_Init+0x23c>)
 80072b8:	f7fb fa7f 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d014      	beq.n	80072ee <HAL_TIM_Base_Init+0xda>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	2b10      	cmp	r3, #16
 80072ca:	d010      	beq.n	80072ee <HAL_TIM_Base_Init+0xda>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	2b20      	cmp	r3, #32
 80072d2:	d00c      	beq.n	80072ee <HAL_TIM_Base_Init+0xda>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	2b40      	cmp	r3, #64	; 0x40
 80072da:	d008      	beq.n	80072ee <HAL_TIM_Base_Init+0xda>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	2b60      	cmp	r3, #96	; 0x60
 80072e2:	d004      	beq.n	80072ee <HAL_TIM_Base_Init+0xda>
 80072e4:	f240 1117 	movw	r1, #279	; 0x117
 80072e8:	4859      	ldr	r0, [pc, #356]	; (8007450 <HAL_TIM_Base_Init+0x23c>)
 80072ea:	f7fb fa66 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d00e      	beq.n	8007314 <HAL_TIM_Base_Init+0x100>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072fe:	d009      	beq.n	8007314 <HAL_TIM_Base_Init+0x100>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	691b      	ldr	r3, [r3, #16]
 8007304:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007308:	d004      	beq.n	8007314 <HAL_TIM_Base_Init+0x100>
 800730a:	f44f 718c 	mov.w	r1, #280	; 0x118
 800730e:	4850      	ldr	r0, [pc, #320]	; (8007450 <HAL_TIM_Base_Init+0x23c>)
 8007310:	f7fb fa53 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800731c:	d004      	beq.n	8007328 <HAL_TIM_Base_Init+0x114>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a41      	ldr	r2, [pc, #260]	; (8007428 <HAL_TIM_Base_Init+0x214>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d107      	bne.n	8007338 <HAL_TIM_Base_Init+0x124>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	2b00      	cmp	r3, #0
 800732e:	bf14      	ite	ne
 8007330:	2301      	movne	r3, #1
 8007332:	2300      	moveq	r3, #0
 8007334:	b2db      	uxtb	r3, r3
 8007336:	e00e      	b.n	8007356 <HAL_TIM_Base_Init+0x142>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d006      	beq.n	800734e <HAL_TIM_Base_Init+0x13a>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007348:	d201      	bcs.n	800734e <HAL_TIM_Base_Init+0x13a>
 800734a:	2301      	movs	r3, #1
 800734c:	e000      	b.n	8007350 <HAL_TIM_Base_Init+0x13c>
 800734e:	2300      	movs	r3, #0
 8007350:	f003 0301 	and.w	r3, r3, #1
 8007354:	b2db      	uxtb	r3, r3
 8007356:	2b00      	cmp	r3, #0
 8007358:	d104      	bne.n	8007364 <HAL_TIM_Base_Init+0x150>
 800735a:	f240 1119 	movw	r1, #281	; 0x119
 800735e:	483c      	ldr	r0, [pc, #240]	; (8007450 <HAL_TIM_Base_Init+0x23c>)
 8007360:	f7fb fa2b 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	699b      	ldr	r3, [r3, #24]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d008      	beq.n	800737e <HAL_TIM_Base_Init+0x16a>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	699b      	ldr	r3, [r3, #24]
 8007370:	2b80      	cmp	r3, #128	; 0x80
 8007372:	d004      	beq.n	800737e <HAL_TIM_Base_Init+0x16a>
 8007374:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8007378:	4835      	ldr	r0, [pc, #212]	; (8007450 <HAL_TIM_Base_Init+0x23c>)
 800737a:	f7fb fa1e 	bl	80027ba <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007384:	b2db      	uxtb	r3, r3
 8007386:	2b00      	cmp	r3, #0
 8007388:	d106      	bne.n	8007398 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f7fb fd76 	bl	8002e84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2202      	movs	r2, #2
 800739c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	3304      	adds	r3, #4
 80073a8:	4619      	mov	r1, r3
 80073aa:	4610      	mov	r0, r2
 80073ac:	f001 fa52 	bl	8008854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2201      	movs	r2, #1
 80073dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2201      	movs	r2, #1
 80073f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3708      	adds	r7, #8
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}
 800741a:	bf00      	nop
 800741c:	40010000 	.word	0x40010000
 8007420:	40000400 	.word	0x40000400
 8007424:	40000800 	.word	0x40000800
 8007428:	40000c00 	.word	0x40000c00
 800742c:	40001000 	.word	0x40001000
 8007430:	40001400 	.word	0x40001400
 8007434:	40010400 	.word	0x40010400
 8007438:	40014000 	.word	0x40014000
 800743c:	40014400 	.word	0x40014400
 8007440:	40014800 	.word	0x40014800
 8007444:	40001800 	.word	0x40001800
 8007448:	40001c00 	.word	0x40001c00
 800744c:	40002000 	.word	0x40002000
 8007450:	08015458 	.word	0x08015458

08007454 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d101      	bne.n	8007466 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	e0f5      	b.n	8007652 <HAL_TIM_PWM_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a7c      	ldr	r2, [pc, #496]	; (800765c <HAL_TIM_PWM_Init+0x208>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d045      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007478:	d040      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a78      	ldr	r2, [pc, #480]	; (8007660 <HAL_TIM_PWM_Init+0x20c>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d03b      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a76      	ldr	r2, [pc, #472]	; (8007664 <HAL_TIM_PWM_Init+0x210>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d036      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a75      	ldr	r2, [pc, #468]	; (8007668 <HAL_TIM_PWM_Init+0x214>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d031      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a73      	ldr	r2, [pc, #460]	; (800766c <HAL_TIM_PWM_Init+0x218>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d02c      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a72      	ldr	r2, [pc, #456]	; (8007670 <HAL_TIM_PWM_Init+0x21c>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d027      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a70      	ldr	r2, [pc, #448]	; (8007674 <HAL_TIM_PWM_Init+0x220>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d022      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a6f      	ldr	r2, [pc, #444]	; (8007678 <HAL_TIM_PWM_Init+0x224>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d01d      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a6d      	ldr	r2, [pc, #436]	; (800767c <HAL_TIM_PWM_Init+0x228>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d018      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a6c      	ldr	r2, [pc, #432]	; (8007680 <HAL_TIM_PWM_Init+0x22c>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d013      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a6a      	ldr	r2, [pc, #424]	; (8007684 <HAL_TIM_PWM_Init+0x230>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d00e      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a69      	ldr	r2, [pc, #420]	; (8007688 <HAL_TIM_PWM_Init+0x234>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d009      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a67      	ldr	r2, [pc, #412]	; (800768c <HAL_TIM_PWM_Init+0x238>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d004      	beq.n	80074fc <HAL_TIM_PWM_Init+0xa8>
 80074f2:	f240 5133 	movw	r1, #1331	; 0x533
 80074f6:	4866      	ldr	r0, [pc, #408]	; (8007690 <HAL_TIM_PWM_Init+0x23c>)
 80074f8:	f7fb f95f 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d014      	beq.n	800752e <HAL_TIM_PWM_Init+0xda>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	2b10      	cmp	r3, #16
 800750a:	d010      	beq.n	800752e <HAL_TIM_PWM_Init+0xda>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	2b20      	cmp	r3, #32
 8007512:	d00c      	beq.n	800752e <HAL_TIM_PWM_Init+0xda>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	2b40      	cmp	r3, #64	; 0x40
 800751a:	d008      	beq.n	800752e <HAL_TIM_PWM_Init+0xda>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	2b60      	cmp	r3, #96	; 0x60
 8007522:	d004      	beq.n	800752e <HAL_TIM_PWM_Init+0xda>
 8007524:	f240 5134 	movw	r1, #1332	; 0x534
 8007528:	4859      	ldr	r0, [pc, #356]	; (8007690 <HAL_TIM_PWM_Init+0x23c>)
 800752a:	f7fb f946 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d00e      	beq.n	8007554 <HAL_TIM_PWM_Init+0x100>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800753e:	d009      	beq.n	8007554 <HAL_TIM_PWM_Init+0x100>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007548:	d004      	beq.n	8007554 <HAL_TIM_PWM_Init+0x100>
 800754a:	f240 5135 	movw	r1, #1333	; 0x535
 800754e:	4850      	ldr	r0, [pc, #320]	; (8007690 <HAL_TIM_PWM_Init+0x23c>)
 8007550:	f7fb f933 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800755c:	d004      	beq.n	8007568 <HAL_TIM_PWM_Init+0x114>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a41      	ldr	r2, [pc, #260]	; (8007668 <HAL_TIM_PWM_Init+0x214>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d107      	bne.n	8007578 <HAL_TIM_PWM_Init+0x124>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	2b00      	cmp	r3, #0
 800756e:	bf14      	ite	ne
 8007570:	2301      	movne	r3, #1
 8007572:	2300      	moveq	r3, #0
 8007574:	b2db      	uxtb	r3, r3
 8007576:	e00e      	b.n	8007596 <HAL_TIM_PWM_Init+0x142>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d006      	beq.n	800758e <HAL_TIM_PWM_Init+0x13a>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007588:	d201      	bcs.n	800758e <HAL_TIM_PWM_Init+0x13a>
 800758a:	2301      	movs	r3, #1
 800758c:	e000      	b.n	8007590 <HAL_TIM_PWM_Init+0x13c>
 800758e:	2300      	movs	r3, #0
 8007590:	f003 0301 	and.w	r3, r3, #1
 8007594:	b2db      	uxtb	r3, r3
 8007596:	2b00      	cmp	r3, #0
 8007598:	d104      	bne.n	80075a4 <HAL_TIM_PWM_Init+0x150>
 800759a:	f240 5136 	movw	r1, #1334	; 0x536
 800759e:	483c      	ldr	r0, [pc, #240]	; (8007690 <HAL_TIM_PWM_Init+0x23c>)
 80075a0:	f7fb f90b 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	699b      	ldr	r3, [r3, #24]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d008      	beq.n	80075be <HAL_TIM_PWM_Init+0x16a>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	699b      	ldr	r3, [r3, #24]
 80075b0:	2b80      	cmp	r3, #128	; 0x80
 80075b2:	d004      	beq.n	80075be <HAL_TIM_PWM_Init+0x16a>
 80075b4:	f240 5137 	movw	r1, #1335	; 0x537
 80075b8:	4835      	ldr	r0, [pc, #212]	; (8007690 <HAL_TIM_PWM_Init+0x23c>)
 80075ba:	f7fb f8fe 	bl	80027ba <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d106      	bne.n	80075d8 <HAL_TIM_PWM_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 f85e 	bl	8007694 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2202      	movs	r2, #2
 80075dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	3304      	adds	r3, #4
 80075e8:	4619      	mov	r1, r3
 80075ea:	4610      	mov	r0, r2
 80075ec:	f001 f932 	bl	8008854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2201      	movs	r2, #1
 800762c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2201      	movs	r2, #1
 800763c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007650:	2300      	movs	r3, #0
}
 8007652:	4618      	mov	r0, r3
 8007654:	3708      	adds	r7, #8
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
 800765a:	bf00      	nop
 800765c:	40010000 	.word	0x40010000
 8007660:	40000400 	.word	0x40000400
 8007664:	40000800 	.word	0x40000800
 8007668:	40000c00 	.word	0x40000c00
 800766c:	40001000 	.word	0x40001000
 8007670:	40001400 	.word	0x40001400
 8007674:	40010400 	.word	0x40010400
 8007678:	40014000 	.word	0x40014000
 800767c:	40014400 	.word	0x40014400
 8007680:	40014800 	.word	0x40014800
 8007684:	40001800 	.word	0x40001800
 8007688:	40001c00 	.word	0x40001c00
 800768c:	40002000 	.word	0x40002000
 8007690:	08015458 	.word	0x08015458

08007694 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a89      	ldr	r2, [pc, #548]	; (80078dc <HAL_TIM_PWM_Start+0x234>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d117      	bne.n	80076ec <HAL_TIM_PWM_Start+0x44>
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	f000 80ae 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	2b04      	cmp	r3, #4
 80076c8:	f000 80aa 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	2b08      	cmp	r3, #8
 80076d0:	f000 80a6 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	2b0c      	cmp	r3, #12
 80076d8:	f000 80a2 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	2b10      	cmp	r3, #16
 80076e0:	f000 809e 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	2b14      	cmp	r3, #20
 80076e8:	f000 809a 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076f4:	d10f      	bne.n	8007716 <HAL_TIM_PWM_Start+0x6e>
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f000 8091 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b04      	cmp	r3, #4
 8007702:	f000 808d 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	2b08      	cmp	r3, #8
 800770a:	f000 8089 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	2b0c      	cmp	r3, #12
 8007712:	f000 8085 	beq.w	8007820 <HAL_TIM_PWM_Start+0x178>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a71      	ldr	r2, [pc, #452]	; (80078e0 <HAL_TIM_PWM_Start+0x238>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d10b      	bne.n	8007738 <HAL_TIM_PWM_Start+0x90>
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d07c      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	2b04      	cmp	r3, #4
 800772a:	d079      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	2b08      	cmp	r3, #8
 8007730:	d076      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	2b0c      	cmp	r3, #12
 8007736:	d073      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a69      	ldr	r2, [pc, #420]	; (80078e4 <HAL_TIM_PWM_Start+0x23c>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d10b      	bne.n	800775a <HAL_TIM_PWM_Start+0xb2>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d06b      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	2b04      	cmp	r3, #4
 800774c:	d068      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	2b08      	cmp	r3, #8
 8007752:	d065      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	2b0c      	cmp	r3, #12
 8007758:	d062      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a62      	ldr	r2, [pc, #392]	; (80078e8 <HAL_TIM_PWM_Start+0x240>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d10b      	bne.n	800777c <HAL_TIM_PWM_Start+0xd4>
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d05a      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	2b04      	cmp	r3, #4
 800776e:	d057      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	2b08      	cmp	r3, #8
 8007774:	d054      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	2b0c      	cmp	r3, #12
 800777a:	d051      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a5a      	ldr	r2, [pc, #360]	; (80078ec <HAL_TIM_PWM_Start+0x244>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d111      	bne.n	80077aa <HAL_TIM_PWM_Start+0x102>
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d049      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	2b04      	cmp	r3, #4
 8007790:	d046      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	2b08      	cmp	r3, #8
 8007796:	d043      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	2b0c      	cmp	r3, #12
 800779c:	d040      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	2b10      	cmp	r3, #16
 80077a2:	d03d      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	2b14      	cmp	r3, #20
 80077a8:	d03a      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a50      	ldr	r2, [pc, #320]	; (80078f0 <HAL_TIM_PWM_Start+0x248>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d105      	bne.n	80077c0 <HAL_TIM_PWM_Start+0x118>
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d032      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	2b04      	cmp	r3, #4
 80077be:	d02f      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a4b      	ldr	r2, [pc, #300]	; (80078f4 <HAL_TIM_PWM_Start+0x24c>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d102      	bne.n	80077d0 <HAL_TIM_PWM_Start+0x128>
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d027      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a48      	ldr	r2, [pc, #288]	; (80078f8 <HAL_TIM_PWM_Start+0x250>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d102      	bne.n	80077e0 <HAL_TIM_PWM_Start+0x138>
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d01f      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a45      	ldr	r2, [pc, #276]	; (80078fc <HAL_TIM_PWM_Start+0x254>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d105      	bne.n	80077f6 <HAL_TIM_PWM_Start+0x14e>
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d017      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	2b04      	cmp	r3, #4
 80077f4:	d014      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a41      	ldr	r2, [pc, #260]	; (8007900 <HAL_TIM_PWM_Start+0x258>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d102      	bne.n	8007806 <HAL_TIM_PWM_Start+0x15e>
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d00c      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a3e      	ldr	r2, [pc, #248]	; (8007904 <HAL_TIM_PWM_Start+0x25c>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d102      	bne.n	8007816 <HAL_TIM_PWM_Start+0x16e>
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d004      	beq.n	8007820 <HAL_TIM_PWM_Start+0x178>
 8007816:	f240 51bc 	movw	r1, #1468	; 0x5bc
 800781a:	483b      	ldr	r0, [pc, #236]	; (8007908 <HAL_TIM_PWM_Start+0x260>)
 800781c:	f7fa ffcd 	bl	80027ba <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d109      	bne.n	800783a <HAL_TIM_PWM_Start+0x192>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800782c:	b2db      	uxtb	r3, r3
 800782e:	2b01      	cmp	r3, #1
 8007830:	bf14      	ite	ne
 8007832:	2301      	movne	r3, #1
 8007834:	2300      	moveq	r3, #0
 8007836:	b2db      	uxtb	r3, r3
 8007838:	e03c      	b.n	80078b4 <HAL_TIM_PWM_Start+0x20c>
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	2b04      	cmp	r3, #4
 800783e:	d109      	bne.n	8007854 <HAL_TIM_PWM_Start+0x1ac>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007846:	b2db      	uxtb	r3, r3
 8007848:	2b01      	cmp	r3, #1
 800784a:	bf14      	ite	ne
 800784c:	2301      	movne	r3, #1
 800784e:	2300      	moveq	r3, #0
 8007850:	b2db      	uxtb	r3, r3
 8007852:	e02f      	b.n	80078b4 <HAL_TIM_PWM_Start+0x20c>
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	2b08      	cmp	r3, #8
 8007858:	d109      	bne.n	800786e <HAL_TIM_PWM_Start+0x1c6>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007860:	b2db      	uxtb	r3, r3
 8007862:	2b01      	cmp	r3, #1
 8007864:	bf14      	ite	ne
 8007866:	2301      	movne	r3, #1
 8007868:	2300      	moveq	r3, #0
 800786a:	b2db      	uxtb	r3, r3
 800786c:	e022      	b.n	80078b4 <HAL_TIM_PWM_Start+0x20c>
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	2b0c      	cmp	r3, #12
 8007872:	d109      	bne.n	8007888 <HAL_TIM_PWM_Start+0x1e0>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800787a:	b2db      	uxtb	r3, r3
 800787c:	2b01      	cmp	r3, #1
 800787e:	bf14      	ite	ne
 8007880:	2301      	movne	r3, #1
 8007882:	2300      	moveq	r3, #0
 8007884:	b2db      	uxtb	r3, r3
 8007886:	e015      	b.n	80078b4 <HAL_TIM_PWM_Start+0x20c>
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2b10      	cmp	r3, #16
 800788c:	d109      	bne.n	80078a2 <HAL_TIM_PWM_Start+0x1fa>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007894:	b2db      	uxtb	r3, r3
 8007896:	2b01      	cmp	r3, #1
 8007898:	bf14      	ite	ne
 800789a:	2301      	movne	r3, #1
 800789c:	2300      	moveq	r3, #0
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	e008      	b.n	80078b4 <HAL_TIM_PWM_Start+0x20c>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	bf14      	ite	ne
 80078ae:	2301      	movne	r3, #1
 80078b0:	2300      	moveq	r3, #0
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d001      	beq.n	80078bc <HAL_TIM_PWM_Start+0x214>
  {
    return HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	e0aa      	b.n	8007a12 <HAL_TIM_PWM_Start+0x36a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d104      	bne.n	80078cc <HAL_TIM_PWM_Start+0x224>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2202      	movs	r2, #2
 80078c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80078ca:	e03b      	b.n	8007944 <HAL_TIM_PWM_Start+0x29c>
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	2b04      	cmp	r3, #4
 80078d0:	d11c      	bne.n	800790c <HAL_TIM_PWM_Start+0x264>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2202      	movs	r2, #2
 80078d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80078da:	e033      	b.n	8007944 <HAL_TIM_PWM_Start+0x29c>
 80078dc:	40010000 	.word	0x40010000
 80078e0:	40000400 	.word	0x40000400
 80078e4:	40000800 	.word	0x40000800
 80078e8:	40000c00 	.word	0x40000c00
 80078ec:	40010400 	.word	0x40010400
 80078f0:	40014000 	.word	0x40014000
 80078f4:	40014400 	.word	0x40014400
 80078f8:	40014800 	.word	0x40014800
 80078fc:	40001800 	.word	0x40001800
 8007900:	40001c00 	.word	0x40001c00
 8007904:	40002000 	.word	0x40002000
 8007908:	08015458 	.word	0x08015458
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	2b08      	cmp	r3, #8
 8007910:	d104      	bne.n	800791c <HAL_TIM_PWM_Start+0x274>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2202      	movs	r2, #2
 8007916:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800791a:	e013      	b.n	8007944 <HAL_TIM_PWM_Start+0x29c>
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	2b0c      	cmp	r3, #12
 8007920:	d104      	bne.n	800792c <HAL_TIM_PWM_Start+0x284>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2202      	movs	r2, #2
 8007926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800792a:	e00b      	b.n	8007944 <HAL_TIM_PWM_Start+0x29c>
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	2b10      	cmp	r3, #16
 8007930:	d104      	bne.n	800793c <HAL_TIM_PWM_Start+0x294>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2202      	movs	r2, #2
 8007936:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800793a:	e003      	b.n	8007944 <HAL_TIM_PWM_Start+0x29c>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2202      	movs	r2, #2
 8007940:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2201      	movs	r2, #1
 800794a:	6839      	ldr	r1, [r7, #0]
 800794c:	4618      	mov	r0, r3
 800794e:	f001 fba3 	bl	8009098 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a31      	ldr	r2, [pc, #196]	; (8007a1c <HAL_TIM_PWM_Start+0x374>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d004      	beq.n	8007966 <HAL_TIM_PWM_Start+0x2be>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a2f      	ldr	r2, [pc, #188]	; (8007a20 <HAL_TIM_PWM_Start+0x378>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d101      	bne.n	800796a <HAL_TIM_PWM_Start+0x2c2>
 8007966:	2301      	movs	r3, #1
 8007968:	e000      	b.n	800796c <HAL_TIM_PWM_Start+0x2c4>
 800796a:	2300      	movs	r3, #0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d007      	beq.n	8007980 <HAL_TIM_PWM_Start+0x2d8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800797e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a25      	ldr	r2, [pc, #148]	; (8007a1c <HAL_TIM_PWM_Start+0x374>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d022      	beq.n	80079d0 <HAL_TIM_PWM_Start+0x328>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007992:	d01d      	beq.n	80079d0 <HAL_TIM_PWM_Start+0x328>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a22      	ldr	r2, [pc, #136]	; (8007a24 <HAL_TIM_PWM_Start+0x37c>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d018      	beq.n	80079d0 <HAL_TIM_PWM_Start+0x328>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a21      	ldr	r2, [pc, #132]	; (8007a28 <HAL_TIM_PWM_Start+0x380>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d013      	beq.n	80079d0 <HAL_TIM_PWM_Start+0x328>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a1f      	ldr	r2, [pc, #124]	; (8007a2c <HAL_TIM_PWM_Start+0x384>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d00e      	beq.n	80079d0 <HAL_TIM_PWM_Start+0x328>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a1a      	ldr	r2, [pc, #104]	; (8007a20 <HAL_TIM_PWM_Start+0x378>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d009      	beq.n	80079d0 <HAL_TIM_PWM_Start+0x328>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a1b      	ldr	r2, [pc, #108]	; (8007a30 <HAL_TIM_PWM_Start+0x388>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d004      	beq.n	80079d0 <HAL_TIM_PWM_Start+0x328>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a1a      	ldr	r2, [pc, #104]	; (8007a34 <HAL_TIM_PWM_Start+0x38c>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d115      	bne.n	80079fc <HAL_TIM_PWM_Start+0x354>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	689a      	ldr	r2, [r3, #8]
 80079d6:	4b18      	ldr	r3, [pc, #96]	; (8007a38 <HAL_TIM_PWM_Start+0x390>)
 80079d8:	4013      	ands	r3, r2
 80079da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2b06      	cmp	r3, #6
 80079e0:	d015      	beq.n	8007a0e <HAL_TIM_PWM_Start+0x366>
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079e8:	d011      	beq.n	8007a0e <HAL_TIM_PWM_Start+0x366>
    {
      __HAL_TIM_ENABLE(htim);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	681a      	ldr	r2, [r3, #0]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f042 0201 	orr.w	r2, r2, #1
 80079f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079fa:	e008      	b.n	8007a0e <HAL_TIM_PWM_Start+0x366>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f042 0201 	orr.w	r2, r2, #1
 8007a0a:	601a      	str	r2, [r3, #0]
 8007a0c:	e000      	b.n	8007a10 <HAL_TIM_PWM_Start+0x368>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3710      	adds	r7, #16
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	40010000 	.word	0x40010000
 8007a20:	40010400 	.word	0x40010400
 8007a24:	40000400 	.word	0x40000400
 8007a28:	40000800 	.word	0x40000800
 8007a2c:	40000c00 	.word	0x40000c00
 8007a30:	40014000 	.word	0x40014000
 8007a34:	40001800 	.word	0x40001800
 8007a38:	00010007 	.word	0x00010007

08007a3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	f003 0302 	and.w	r3, r3, #2
 8007a4e:	2b02      	cmp	r3, #2
 8007a50:	d122      	bne.n	8007a98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	f003 0302 	and.w	r3, r3, #2
 8007a5c:	2b02      	cmp	r3, #2
 8007a5e:	d11b      	bne.n	8007a98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f06f 0202 	mvn.w	r2, #2
 8007a68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	699b      	ldr	r3, [r3, #24]
 8007a76:	f003 0303 	and.w	r3, r3, #3
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d003      	beq.n	8007a86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 feca 	bl	8008818 <HAL_TIM_IC_CaptureCallback>
 8007a84:	e005      	b.n	8007a92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 febc 	bl	8008804 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f000 fecd 	bl	800882c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	691b      	ldr	r3, [r3, #16]
 8007a9e:	f003 0304 	and.w	r3, r3, #4
 8007aa2:	2b04      	cmp	r3, #4
 8007aa4:	d122      	bne.n	8007aec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	f003 0304 	and.w	r3, r3, #4
 8007ab0:	2b04      	cmp	r3, #4
 8007ab2:	d11b      	bne.n	8007aec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f06f 0204 	mvn.w	r2, #4
 8007abc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2202      	movs	r2, #2
 8007ac2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	699b      	ldr	r3, [r3, #24]
 8007aca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d003      	beq.n	8007ada <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 fea0 	bl	8008818 <HAL_TIM_IC_CaptureCallback>
 8007ad8:	e005      	b.n	8007ae6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f000 fe92 	bl	8008804 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 fea3 	bl	800882c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	691b      	ldr	r3, [r3, #16]
 8007af2:	f003 0308 	and.w	r3, r3, #8
 8007af6:	2b08      	cmp	r3, #8
 8007af8:	d122      	bne.n	8007b40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	f003 0308 	and.w	r3, r3, #8
 8007b04:	2b08      	cmp	r3, #8
 8007b06:	d11b      	bne.n	8007b40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f06f 0208 	mvn.w	r2, #8
 8007b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2204      	movs	r2, #4
 8007b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	69db      	ldr	r3, [r3, #28]
 8007b1e:	f003 0303 	and.w	r3, r3, #3
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d003      	beq.n	8007b2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 fe76 	bl	8008818 <HAL_TIM_IC_CaptureCallback>
 8007b2c:	e005      	b.n	8007b3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 fe68 	bl	8008804 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 fe79 	bl	800882c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	691b      	ldr	r3, [r3, #16]
 8007b46:	f003 0310 	and.w	r3, r3, #16
 8007b4a:	2b10      	cmp	r3, #16
 8007b4c:	d122      	bne.n	8007b94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	68db      	ldr	r3, [r3, #12]
 8007b54:	f003 0310 	and.w	r3, r3, #16
 8007b58:	2b10      	cmp	r3, #16
 8007b5a:	d11b      	bne.n	8007b94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f06f 0210 	mvn.w	r2, #16
 8007b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2208      	movs	r2, #8
 8007b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	69db      	ldr	r3, [r3, #28]
 8007b72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d003      	beq.n	8007b82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 fe4c 	bl	8008818 <HAL_TIM_IC_CaptureCallback>
 8007b80:	e005      	b.n	8007b8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 fe3e 	bl	8008804 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 fe4f 	bl	800882c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	691b      	ldr	r3, [r3, #16]
 8007b9a:	f003 0301 	and.w	r3, r3, #1
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d10e      	bne.n	8007bc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	f003 0301 	and.w	r3, r3, #1
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d107      	bne.n	8007bc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f06f 0201 	mvn.w	r2, #1
 8007bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 fe18 	bl	80087f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bca:	2b80      	cmp	r3, #128	; 0x80
 8007bcc:	d10e      	bne.n	8007bec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bd8:	2b80      	cmp	r3, #128	; 0x80
 8007bda:	d107      	bne.n	8007bec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007be4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f001 fc42 	bl	8009470 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	691b      	ldr	r3, [r3, #16]
 8007bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bfa:	d10e      	bne.n	8007c1a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	68db      	ldr	r3, [r3, #12]
 8007c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c06:	2b80      	cmp	r3, #128	; 0x80
 8007c08:	d107      	bne.n	8007c1a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f001 fc35 	bl	8009484 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	691b      	ldr	r3, [r3, #16]
 8007c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c24:	2b40      	cmp	r3, #64	; 0x40
 8007c26:	d10e      	bne.n	8007c46 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c32:	2b40      	cmp	r3, #64	; 0x40
 8007c34:	d107      	bne.n	8007c46 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007c3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 fdfd 	bl	8008840 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	691b      	ldr	r3, [r3, #16]
 8007c4c:	f003 0320 	and.w	r3, r3, #32
 8007c50:	2b20      	cmp	r3, #32
 8007c52:	d10e      	bne.n	8007c72 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	f003 0320 	and.w	r3, r3, #32
 8007c5e:	2b20      	cmp	r3, #32
 8007c60:	d107      	bne.n	8007c72 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f06f 0220 	mvn.w	r2, #32
 8007c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f001 fbf5 	bl	800945c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c72:	bf00      	nop
 8007c74:	3708      	adds	r7, #8
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}
	...

08007c7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b086      	sub	sp, #24
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d016      	beq.n	8007cc0 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b04      	cmp	r3, #4
 8007c96:	d013      	beq.n	8007cc0 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2b08      	cmp	r3, #8
 8007c9c:	d010      	beq.n	8007cc0 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2b0c      	cmp	r3, #12
 8007ca2:	d00d      	beq.n	8007cc0 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2b10      	cmp	r3, #16
 8007ca8:	d00a      	beq.n	8007cc0 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2b14      	cmp	r3, #20
 8007cae:	d007      	beq.n	8007cc0 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2b3c      	cmp	r3, #60	; 0x3c
 8007cb4:	d004      	beq.n	8007cc0 <HAL_TIM_PWM_ConfigChannel+0x44>
 8007cb6:	f241 01af 	movw	r1, #4271	; 0x10af
 8007cba:	4895      	ldr	r0, [pc, #596]	; (8007f10 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8007cbc:	f7fa fd7d 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2b60      	cmp	r3, #96	; 0x60
 8007cc6:	d01c      	beq.n	8007d02 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	2b70      	cmp	r3, #112	; 0x70
 8007cce:	d018      	beq.n	8007d02 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a8f      	ldr	r2, [pc, #572]	; (8007f14 <HAL_TIM_PWM_ConfigChannel+0x298>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d013      	beq.n	8007d02 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a8e      	ldr	r2, [pc, #568]	; (8007f18 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d00e      	beq.n	8007d02 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a8c      	ldr	r2, [pc, #560]	; (8007f1c <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d009      	beq.n	8007d02 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a8b      	ldr	r2, [pc, #556]	; (8007f20 <HAL_TIM_PWM_ConfigChannel+0x2a4>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d004      	beq.n	8007d02 <HAL_TIM_PWM_ConfigChannel+0x86>
 8007cf8:	f241 01b0 	movw	r1, #4272	; 0x10b0
 8007cfc:	4884      	ldr	r0, [pc, #528]	; (8007f10 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8007cfe:	f7fa fd5c 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d008      	beq.n	8007d1c <HAL_TIM_PWM_ConfigChannel+0xa0>
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	2b02      	cmp	r3, #2
 8007d10:	d004      	beq.n	8007d1c <HAL_TIM_PWM_ConfigChannel+0xa0>
 8007d12:	f241 01b1 	movw	r1, #4273	; 0x10b1
 8007d16:	487e      	ldr	r0, [pc, #504]	; (8007f10 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8007d18:	f7fa fd4f 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	691b      	ldr	r3, [r3, #16]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d008      	beq.n	8007d36 <HAL_TIM_PWM_ConfigChannel+0xba>
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	691b      	ldr	r3, [r3, #16]
 8007d28:	2b04      	cmp	r3, #4
 8007d2a:	d004      	beq.n	8007d36 <HAL_TIM_PWM_ConfigChannel+0xba>
 8007d2c:	f241 01b2 	movw	r1, #4274	; 0x10b2
 8007d30:	4877      	ldr	r0, [pc, #476]	; (8007f10 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8007d32:	f7fa fd42 	bl	80027ba <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d101      	bne.n	8007d44 <HAL_TIM_PWM_ConfigChannel+0xc8>
 8007d40:	2302      	movs	r3, #2
 8007d42:	e1f3      	b.n	800812c <HAL_TIM_PWM_ConfigChannel+0x4b0>
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2201      	movs	r2, #1
 8007d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2b14      	cmp	r3, #20
 8007d50:	f200 81e4 	bhi.w	800811c <HAL_TIM_PWM_ConfigChannel+0x4a0>
 8007d54:	a201      	add	r2, pc, #4	; (adr r2, 8007d5c <HAL_TIM_PWM_ConfigChannel+0xe0>)
 8007d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d5a:	bf00      	nop
 8007d5c:	08007db1 	.word	0x08007db1
 8007d60:	0800811d 	.word	0x0800811d
 8007d64:	0800811d 	.word	0x0800811d
 8007d68:	0800811d 	.word	0x0800811d
 8007d6c:	08007e73 	.word	0x08007e73
 8007d70:	0800811d 	.word	0x0800811d
 8007d74:	0800811d 	.word	0x0800811d
 8007d78:	0800811d 	.word	0x0800811d
 8007d7c:	08007f51 	.word	0x08007f51
 8007d80:	0800811d 	.word	0x0800811d
 8007d84:	0800811d 	.word	0x0800811d
 8007d88:	0800811d 	.word	0x0800811d
 8007d8c:	08007fd7 	.word	0x08007fd7
 8007d90:	0800811d 	.word	0x0800811d
 8007d94:	0800811d 	.word	0x0800811d
 8007d98:	0800811d 	.word	0x0800811d
 8007d9c:	0800805f 	.word	0x0800805f
 8007da0:	0800811d 	.word	0x0800811d
 8007da4:	0800811d 	.word	0x0800811d
 8007da8:	0800811d 	.word	0x0800811d
 8007dac:	080080bd 	.word	0x080080bd
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a5b      	ldr	r2, [pc, #364]	; (8007f24 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d03b      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dc2:	d036      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a57      	ldr	r2, [pc, #348]	; (8007f28 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d031      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a56      	ldr	r2, [pc, #344]	; (8007f2c <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d02c      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a54      	ldr	r2, [pc, #336]	; (8007f30 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d027      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a53      	ldr	r2, [pc, #332]	; (8007f34 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d022      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a51      	ldr	r2, [pc, #324]	; (8007f38 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d01d      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a50      	ldr	r2, [pc, #320]	; (8007f3c <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d018      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a4e      	ldr	r2, [pc, #312]	; (8007f40 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d013      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a4d      	ldr	r2, [pc, #308]	; (8007f44 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d00e      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a4b      	ldr	r2, [pc, #300]	; (8007f48 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d009      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a4a      	ldr	r2, [pc, #296]	; (8007f4c <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d004      	beq.n	8007e32 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8007e28:	f241 01bc 	movw	r1, #4284	; 0x10bc
 8007e2c:	4838      	ldr	r0, [pc, #224]	; (8007f10 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8007e2e:	f7fa fcc4 	bl	80027ba <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68b9      	ldr	r1, [r7, #8]
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f000 fdab 	bl	8008994 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	699a      	ldr	r2, [r3, #24]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f042 0208 	orr.w	r2, r2, #8
 8007e4c:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	699a      	ldr	r2, [r3, #24]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f022 0204 	bic.w	r2, r2, #4
 8007e5c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	6999      	ldr	r1, [r3, #24]
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	691a      	ldr	r2, [r3, #16]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	430a      	orrs	r2, r1
 8007e6e:	619a      	str	r2, [r3, #24]
      break;
 8007e70:	e157      	b.n	8008122 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a2b      	ldr	r2, [pc, #172]	; (8007f24 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d027      	beq.n	8007ecc <HAL_TIM_PWM_ConfigChannel+0x250>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e84:	d022      	beq.n	8007ecc <HAL_TIM_PWM_ConfigChannel+0x250>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a27      	ldr	r2, [pc, #156]	; (8007f28 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d01d      	beq.n	8007ecc <HAL_TIM_PWM_ConfigChannel+0x250>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a25      	ldr	r2, [pc, #148]	; (8007f2c <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d018      	beq.n	8007ecc <HAL_TIM_PWM_ConfigChannel+0x250>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a24      	ldr	r2, [pc, #144]	; (8007f30 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d013      	beq.n	8007ecc <HAL_TIM_PWM_ConfigChannel+0x250>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a22      	ldr	r2, [pc, #136]	; (8007f34 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d00e      	beq.n	8007ecc <HAL_TIM_PWM_ConfigChannel+0x250>
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a21      	ldr	r2, [pc, #132]	; (8007f38 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d009      	beq.n	8007ecc <HAL_TIM_PWM_ConfigChannel+0x250>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a21      	ldr	r2, [pc, #132]	; (8007f44 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d004      	beq.n	8007ecc <HAL_TIM_PWM_ConfigChannel+0x250>
 8007ec2:	f241 01cd 	movw	r1, #4301	; 0x10cd
 8007ec6:	4812      	ldr	r0, [pc, #72]	; (8007f10 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8007ec8:	f7fa fc77 	bl	80027ba <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	68b9      	ldr	r1, [r7, #8]
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f000 fdfa 	bl	8008acc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	699a      	ldr	r2, [r3, #24]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ee6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	699a      	ldr	r2, [r3, #24]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ef6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	6999      	ldr	r1, [r3, #24]
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	021a      	lsls	r2, r3, #8
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	430a      	orrs	r2, r1
 8007f0a:	619a      	str	r2, [r3, #24]
      break;
 8007f0c:	e109      	b.n	8008122 <HAL_TIM_PWM_ConfigChannel+0x4a6>
 8007f0e:	bf00      	nop
 8007f10:	08015458 	.word	0x08015458
 8007f14:	00010040 	.word	0x00010040
 8007f18:	00010050 	.word	0x00010050
 8007f1c:	00010060 	.word	0x00010060
 8007f20:	00010070 	.word	0x00010070
 8007f24:	40010000 	.word	0x40010000
 8007f28:	40000400 	.word	0x40000400
 8007f2c:	40000800 	.word	0x40000800
 8007f30:	40000c00 	.word	0x40000c00
 8007f34:	40010400 	.word	0x40010400
 8007f38:	40014000 	.word	0x40014000
 8007f3c:	40014400 	.word	0x40014400
 8007f40:	40014800 	.word	0x40014800
 8007f44:	40001800 	.word	0x40001800
 8007f48:	40001c00 	.word	0x40001c00
 8007f4c:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a77      	ldr	r2, [pc, #476]	; (8008134 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d01d      	beq.n	8007f96 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f62:	d018      	beq.n	8007f96 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a73      	ldr	r2, [pc, #460]	; (8008138 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d013      	beq.n	8007f96 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a72      	ldr	r2, [pc, #456]	; (800813c <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d00e      	beq.n	8007f96 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a70      	ldr	r2, [pc, #448]	; (8008140 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d009      	beq.n	8007f96 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a6f      	ldr	r2, [pc, #444]	; (8008144 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d004      	beq.n	8007f96 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8007f8c:	f241 01de 	movw	r1, #4318	; 0x10de
 8007f90:	486d      	ldr	r0, [pc, #436]	; (8008148 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8007f92:	f7fa fc12 	bl	80027ba <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	68b9      	ldr	r1, [r7, #8]
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f000 fe35 	bl	8008c0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	69da      	ldr	r2, [r3, #28]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f042 0208 	orr.w	r2, r2, #8
 8007fb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	69da      	ldr	r2, [r3, #28]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f022 0204 	bic.w	r2, r2, #4
 8007fc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	69d9      	ldr	r1, [r3, #28]
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	691a      	ldr	r2, [r3, #16]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	430a      	orrs	r2, r1
 8007fd2:	61da      	str	r2, [r3, #28]
      break;
 8007fd4:	e0a5      	b.n	8008122 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a56      	ldr	r2, [pc, #344]	; (8008134 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d01d      	beq.n	800801c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fe8:	d018      	beq.n	800801c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a52      	ldr	r2, [pc, #328]	; (8008138 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d013      	beq.n	800801c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a50      	ldr	r2, [pc, #320]	; (800813c <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d00e      	beq.n	800801c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a4f      	ldr	r2, [pc, #316]	; (8008140 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d009      	beq.n	800801c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a4d      	ldr	r2, [pc, #308]	; (8008144 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d004      	beq.n	800801c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8008012:	f241 01ef 	movw	r1, #4335	; 0x10ef
 8008016:	484c      	ldr	r0, [pc, #304]	; (8008148 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8008018:	f7fa fbcf 	bl	80027ba <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68b9      	ldr	r1, [r7, #8]
 8008022:	4618      	mov	r0, r3
 8008024:	f000 fe92 	bl	8008d4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	69da      	ldr	r2, [r3, #28]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008036:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	69da      	ldr	r2, [r3, #28]
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008046:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	69d9      	ldr	r1, [r3, #28]
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	021a      	lsls	r2, r3, #8
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	430a      	orrs	r2, r1
 800805a:	61da      	str	r2, [r3, #28]
      break;
 800805c:	e061      	b.n	8008122 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a34      	ldr	r2, [pc, #208]	; (8008134 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d009      	beq.n	800807c <HAL_TIM_PWM_ConfigChannel+0x400>
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a35      	ldr	r2, [pc, #212]	; (8008144 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d004      	beq.n	800807c <HAL_TIM_PWM_ConfigChannel+0x400>
 8008072:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8008076:	4834      	ldr	r0, [pc, #208]	; (8008148 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8008078:	f7fa fb9f 	bl	80027ba <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	68b9      	ldr	r1, [r7, #8]
 8008082:	4618      	mov	r0, r3
 8008084:	f000 fec8 	bl	8008e18 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f042 0208 	orr.w	r2, r2, #8
 8008096:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f022 0204 	bic.w	r2, r2, #4
 80080a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	691a      	ldr	r2, [r3, #16]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	430a      	orrs	r2, r1
 80080b8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80080ba:	e032      	b.n	8008122 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a1c      	ldr	r2, [pc, #112]	; (8008134 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d009      	beq.n	80080da <HAL_TIM_PWM_ConfigChannel+0x45e>
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a1e      	ldr	r2, [pc, #120]	; (8008144 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d004      	beq.n	80080da <HAL_TIM_PWM_ConfigChannel+0x45e>
 80080d0:	f241 1111 	movw	r1, #4369	; 0x1111
 80080d4:	481c      	ldr	r0, [pc, #112]	; (8008148 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 80080d6:	f7fa fb70 	bl	80027ba <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	68b9      	ldr	r1, [r7, #8]
 80080e0:	4618      	mov	r0, r3
 80080e2:	f000 feeb 	bl	8008ebc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080f4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008104:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	021a      	lsls	r2, r3, #8
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	430a      	orrs	r2, r1
 8008118:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800811a:	e002      	b.n	8008122 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    default:
      status = HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	75fb      	strb	r3, [r7, #23]
      break;
 8008120:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800812a:	7dfb      	ldrb	r3, [r7, #23]
}
 800812c:	4618      	mov	r0, r3
 800812e:	3718      	adds	r7, #24
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}
 8008134:	40010000 	.word	0x40010000
 8008138:	40000400 	.word	0x40000400
 800813c:	40000800 	.word	0x40000800
 8008140:	40000c00 	.word	0x40000c00
 8008144:	40010400 	.word	0x40010400
 8008148:	08015458 	.word	0x08015458

0800814c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b084      	sub	sp, #16
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008156:	2300      	movs	r3, #0
 8008158:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008160:	2b01      	cmp	r3, #1
 8008162:	d101      	bne.n	8008168 <HAL_TIM_ConfigClockSource+0x1c>
 8008164:	2302      	movs	r3, #2
 8008166:	e332      	b.n	80087ce <HAL_TIM_ConfigClockSource+0x682>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2202      	movs	r2, #2
 8008174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008180:	d029      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	2b70      	cmp	r3, #112	; 0x70
 8008188:	d025      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008192:	d020      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	2b40      	cmp	r3, #64	; 0x40
 800819a:	d01c      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2b50      	cmp	r3, #80	; 0x50
 80081a2:	d018      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2b60      	cmp	r3, #96	; 0x60
 80081aa:	d014      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d010      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2b10      	cmp	r3, #16
 80081ba:	d00c      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	2b20      	cmp	r3, #32
 80081c2:	d008      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2b30      	cmp	r3, #48	; 0x30
 80081ca:	d004      	beq.n	80081d6 <HAL_TIM_ConfigClockSource+0x8a>
 80081cc:	f241 514c 	movw	r1, #5452	; 0x154c
 80081d0:	4893      	ldr	r0, [pc, #588]	; (8008420 <HAL_TIM_ConfigClockSource+0x2d4>)
 80081d2:	f7fa faf2 	bl	80027ba <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80081de:	68ba      	ldr	r2, [r7, #8]
 80081e0:	4b90      	ldr	r3, [pc, #576]	; (8008424 <HAL_TIM_ConfigClockSource+0x2d8>)
 80081e2:	4013      	ands	r3, r2
 80081e4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081ec:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	68ba      	ldr	r2, [r7, #8]
 80081f4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081fe:	f000 812d 	beq.w	800845c <HAL_TIM_ConfigClockSource+0x310>
 8008202:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008206:	f200 82d5 	bhi.w	80087b4 <HAL_TIM_ConfigClockSource+0x668>
 800820a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800820e:	d02e      	beq.n	800826e <HAL_TIM_ConfigClockSource+0x122>
 8008210:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008214:	f200 82ce 	bhi.w	80087b4 <HAL_TIM_ConfigClockSource+0x668>
 8008218:	2b70      	cmp	r3, #112	; 0x70
 800821a:	f000 8082 	beq.w	8008322 <HAL_TIM_ConfigClockSource+0x1d6>
 800821e:	2b70      	cmp	r3, #112	; 0x70
 8008220:	f200 82c8 	bhi.w	80087b4 <HAL_TIM_ConfigClockSource+0x668>
 8008224:	2b60      	cmp	r3, #96	; 0x60
 8008226:	f000 81e0 	beq.w	80085ea <HAL_TIM_ConfigClockSource+0x49e>
 800822a:	2b60      	cmp	r3, #96	; 0x60
 800822c:	f200 82c2 	bhi.w	80087b4 <HAL_TIM_ConfigClockSource+0x668>
 8008230:	2b50      	cmp	r3, #80	; 0x50
 8008232:	f000 8184 	beq.w	800853e <HAL_TIM_ConfigClockSource+0x3f2>
 8008236:	2b50      	cmp	r3, #80	; 0x50
 8008238:	f200 82bc 	bhi.w	80087b4 <HAL_TIM_ConfigClockSource+0x668>
 800823c:	2b40      	cmp	r3, #64	; 0x40
 800823e:	f000 8237 	beq.w	80086b0 <HAL_TIM_ConfigClockSource+0x564>
 8008242:	2b40      	cmp	r3, #64	; 0x40
 8008244:	f200 82b6 	bhi.w	80087b4 <HAL_TIM_ConfigClockSource+0x668>
 8008248:	2b30      	cmp	r3, #48	; 0x30
 800824a:	f000 8287 	beq.w	800875c <HAL_TIM_ConfigClockSource+0x610>
 800824e:	2b30      	cmp	r3, #48	; 0x30
 8008250:	f200 82b0 	bhi.w	80087b4 <HAL_TIM_ConfigClockSource+0x668>
 8008254:	2b20      	cmp	r3, #32
 8008256:	f000 8281 	beq.w	800875c <HAL_TIM_ConfigClockSource+0x610>
 800825a:	2b20      	cmp	r3, #32
 800825c:	f200 82aa 	bhi.w	80087b4 <HAL_TIM_ConfigClockSource+0x668>
 8008260:	2b00      	cmp	r3, #0
 8008262:	f000 827b 	beq.w	800875c <HAL_TIM_ConfigClockSource+0x610>
 8008266:	2b10      	cmp	r3, #16
 8008268:	f000 8278 	beq.w	800875c <HAL_TIM_ConfigClockSource+0x610>
 800826c:	e2a2      	b.n	80087b4 <HAL_TIM_ConfigClockSource+0x668>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a6d      	ldr	r2, [pc, #436]	; (8008428 <HAL_TIM_ConfigClockSource+0x2dc>)
 8008274:	4293      	cmp	r3, r2
 8008276:	f000 82a0 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008282:	f000 829a 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a68      	ldr	r2, [pc, #416]	; (800842c <HAL_TIM_ConfigClockSource+0x2e0>)
 800828c:	4293      	cmp	r3, r2
 800828e:	f000 8294 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a66      	ldr	r2, [pc, #408]	; (8008430 <HAL_TIM_ConfigClockSource+0x2e4>)
 8008298:	4293      	cmp	r3, r2
 800829a:	f000 828e 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a64      	ldr	r2, [pc, #400]	; (8008434 <HAL_TIM_ConfigClockSource+0x2e8>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	f000 8288 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a62      	ldr	r2, [pc, #392]	; (8008438 <HAL_TIM_ConfigClockSource+0x2ec>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	f000 8282 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a60      	ldr	r2, [pc, #384]	; (800843c <HAL_TIM_ConfigClockSource+0x2f0>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	f000 827c 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a5e      	ldr	r2, [pc, #376]	; (8008440 <HAL_TIM_ConfigClockSource+0x2f4>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	f000 8276 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a5c      	ldr	r2, [pc, #368]	; (8008444 <HAL_TIM_ConfigClockSource+0x2f8>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	f000 8270 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a5a      	ldr	r2, [pc, #360]	; (8008448 <HAL_TIM_ConfigClockSource+0x2fc>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	f000 826a 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a58      	ldr	r2, [pc, #352]	; (800844c <HAL_TIM_ConfigClockSource+0x300>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	f000 8264 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a56      	ldr	r2, [pc, #344]	; (8008450 <HAL_TIM_ConfigClockSource+0x304>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	f000 825e 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a54      	ldr	r2, [pc, #336]	; (8008454 <HAL_TIM_ConfigClockSource+0x308>)
 8008304:	4293      	cmp	r3, r2
 8008306:	f000 8258 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a52      	ldr	r2, [pc, #328]	; (8008458 <HAL_TIM_ConfigClockSource+0x30c>)
 8008310:	4293      	cmp	r3, r2
 8008312:	f000 8252 	beq.w	80087ba <HAL_TIM_ConfigClockSource+0x66e>
 8008316:	f241 5158 	movw	r1, #5464	; 0x1558
 800831a:	4841      	ldr	r0, [pc, #260]	; (8008420 <HAL_TIM_ConfigClockSource+0x2d4>)
 800831c:	f7fa fa4d 	bl	80027ba <assert_failed>
      break;
 8008320:	e24b      	b.n	80087ba <HAL_TIM_ConfigClockSource+0x66e>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a40      	ldr	r2, [pc, #256]	; (8008428 <HAL_TIM_ConfigClockSource+0x2dc>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d027      	beq.n	800837c <HAL_TIM_ConfigClockSource+0x230>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008334:	d022      	beq.n	800837c <HAL_TIM_ConfigClockSource+0x230>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a3c      	ldr	r2, [pc, #240]	; (800842c <HAL_TIM_ConfigClockSource+0x2e0>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d01d      	beq.n	800837c <HAL_TIM_ConfigClockSource+0x230>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a3a      	ldr	r2, [pc, #232]	; (8008430 <HAL_TIM_ConfigClockSource+0x2e4>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d018      	beq.n	800837c <HAL_TIM_ConfigClockSource+0x230>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a39      	ldr	r2, [pc, #228]	; (8008434 <HAL_TIM_ConfigClockSource+0x2e8>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d013      	beq.n	800837c <HAL_TIM_ConfigClockSource+0x230>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a39      	ldr	r2, [pc, #228]	; (8008440 <HAL_TIM_ConfigClockSource+0x2f4>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d00e      	beq.n	800837c <HAL_TIM_ConfigClockSource+0x230>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4a38      	ldr	r2, [pc, #224]	; (8008444 <HAL_TIM_ConfigClockSource+0x2f8>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d009      	beq.n	800837c <HAL_TIM_ConfigClockSource+0x230>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a38      	ldr	r2, [pc, #224]	; (8008450 <HAL_TIM_ConfigClockSource+0x304>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d004      	beq.n	800837c <HAL_TIM_ConfigClockSource+0x230>
 8008372:	f241 515f 	movw	r1, #5471	; 0x155f
 8008376:	482a      	ldr	r0, [pc, #168]	; (8008420 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008378:	f7fa fa1f 	bl	80027ba <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d013      	beq.n	80083ac <HAL_TIM_ConfigClockSource+0x260>
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800838c:	d00e      	beq.n	80083ac <HAL_TIM_ConfigClockSource+0x260>
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008396:	d009      	beq.n	80083ac <HAL_TIM_ConfigClockSource+0x260>
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80083a0:	d004      	beq.n	80083ac <HAL_TIM_ConfigClockSource+0x260>
 80083a2:	f241 5162 	movw	r1, #5474	; 0x1562
 80083a6:	481e      	ldr	r0, [pc, #120]	; (8008420 <HAL_TIM_ConfigClockSource+0x2d4>)
 80083a8:	f7fa fa07 	bl	80027ba <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083b4:	d014      	beq.n	80083e0 <HAL_TIM_ConfigClockSource+0x294>
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d010      	beq.n	80083e0 <HAL_TIM_ConfigClockSource+0x294>
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d00c      	beq.n	80083e0 <HAL_TIM_ConfigClockSource+0x294>
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	2b02      	cmp	r3, #2
 80083cc:	d008      	beq.n	80083e0 <HAL_TIM_ConfigClockSource+0x294>
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	2b0a      	cmp	r3, #10
 80083d4:	d004      	beq.n	80083e0 <HAL_TIM_ConfigClockSource+0x294>
 80083d6:	f241 5163 	movw	r1, #5475	; 0x1563
 80083da:	4811      	ldr	r0, [pc, #68]	; (8008420 <HAL_TIM_ConfigClockSource+0x2d4>)
 80083dc:	f7fa f9ed 	bl	80027ba <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	2b0f      	cmp	r3, #15
 80083e6:	d904      	bls.n	80083f2 <HAL_TIM_ConfigClockSource+0x2a6>
 80083e8:	f241 5164 	movw	r1, #5476	; 0x1564
 80083ec:	480c      	ldr	r0, [pc, #48]	; (8008420 <HAL_TIM_ConfigClockSource+0x2d4>)
 80083ee:	f7fa f9e4 	bl	80027ba <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6818      	ldr	r0, [r3, #0]
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	6899      	ldr	r1, [r3, #8]
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	685a      	ldr	r2, [r3, #4]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	68db      	ldr	r3, [r3, #12]
 8008402:	f000 fe29 	bl	8009058 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008414:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	68ba      	ldr	r2, [r7, #8]
 800841c:	609a      	str	r2, [r3, #8]
      break;
 800841e:	e1cd      	b.n	80087bc <HAL_TIM_ConfigClockSource+0x670>
 8008420:	08015458 	.word	0x08015458
 8008424:	fffeff88 	.word	0xfffeff88
 8008428:	40010000 	.word	0x40010000
 800842c:	40000400 	.word	0x40000400
 8008430:	40000800 	.word	0x40000800
 8008434:	40000c00 	.word	0x40000c00
 8008438:	40001000 	.word	0x40001000
 800843c:	40001400 	.word	0x40001400
 8008440:	40010400 	.word	0x40010400
 8008444:	40014000 	.word	0x40014000
 8008448:	40014400 	.word	0x40014400
 800844c:	40014800 	.word	0x40014800
 8008450:	40001800 	.word	0x40001800
 8008454:	40001c00 	.word	0x40001c00
 8008458:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a8d      	ldr	r2, [pc, #564]	; (8008698 <HAL_TIM_ConfigClockSource+0x54c>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d01d      	beq.n	80084a2 <HAL_TIM_ConfigClockSource+0x356>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800846e:	d018      	beq.n	80084a2 <HAL_TIM_ConfigClockSource+0x356>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a89      	ldr	r2, [pc, #548]	; (800869c <HAL_TIM_ConfigClockSource+0x550>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d013      	beq.n	80084a2 <HAL_TIM_ConfigClockSource+0x356>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a88      	ldr	r2, [pc, #544]	; (80086a0 <HAL_TIM_ConfigClockSource+0x554>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d00e      	beq.n	80084a2 <HAL_TIM_ConfigClockSource+0x356>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a86      	ldr	r2, [pc, #536]	; (80086a4 <HAL_TIM_ConfigClockSource+0x558>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d009      	beq.n	80084a2 <HAL_TIM_ConfigClockSource+0x356>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a85      	ldr	r2, [pc, #532]	; (80086a8 <HAL_TIM_ConfigClockSource+0x55c>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d004      	beq.n	80084a2 <HAL_TIM_ConfigClockSource+0x356>
 8008498:	f241 5177 	movw	r1, #5495	; 0x1577
 800849c:	4883      	ldr	r0, [pc, #524]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 800849e:	f7fa f98c 	bl	80027ba <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d013      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0x386>
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084b2:	d00e      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0x386>
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084bc:	d009      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0x386>
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	689b      	ldr	r3, [r3, #8]
 80084c2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80084c6:	d004      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0x386>
 80084c8:	f241 517a 	movw	r1, #5498	; 0x157a
 80084cc:	4877      	ldr	r0, [pc, #476]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 80084ce:	f7fa f974 	bl	80027ba <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084da:	d014      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0x3ba>
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d010      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0x3ba>
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d00c      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0x3ba>
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	2b02      	cmp	r3, #2
 80084f2:	d008      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0x3ba>
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	2b0a      	cmp	r3, #10
 80084fa:	d004      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0x3ba>
 80084fc:	f241 517b 	movw	r1, #5499	; 0x157b
 8008500:	486a      	ldr	r0, [pc, #424]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 8008502:	f7fa f95a 	bl	80027ba <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	68db      	ldr	r3, [r3, #12]
 800850a:	2b0f      	cmp	r3, #15
 800850c:	d904      	bls.n	8008518 <HAL_TIM_ConfigClockSource+0x3cc>
 800850e:	f241 517c 	movw	r1, #5500	; 0x157c
 8008512:	4866      	ldr	r0, [pc, #408]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 8008514:	f7fa f951 	bl	80027ba <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6818      	ldr	r0, [r3, #0]
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	6899      	ldr	r1, [r3, #8]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	685a      	ldr	r2, [r3, #4]
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	68db      	ldr	r3, [r3, #12]
 8008528:	f000 fd96 	bl	8009058 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	689a      	ldr	r2, [r3, #8]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800853a:	609a      	str	r2, [r3, #8]
      break;
 800853c:	e13e      	b.n	80087bc <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a55      	ldr	r2, [pc, #340]	; (8008698 <HAL_TIM_ConfigClockSource+0x54c>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d01d      	beq.n	8008584 <HAL_TIM_ConfigClockSource+0x438>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008550:	d018      	beq.n	8008584 <HAL_TIM_ConfigClockSource+0x438>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a51      	ldr	r2, [pc, #324]	; (800869c <HAL_TIM_ConfigClockSource+0x550>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d013      	beq.n	8008584 <HAL_TIM_ConfigClockSource+0x438>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a4f      	ldr	r2, [pc, #316]	; (80086a0 <HAL_TIM_ConfigClockSource+0x554>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d00e      	beq.n	8008584 <HAL_TIM_ConfigClockSource+0x438>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a4e      	ldr	r2, [pc, #312]	; (80086a4 <HAL_TIM_ConfigClockSource+0x558>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d009      	beq.n	8008584 <HAL_TIM_ConfigClockSource+0x438>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a4c      	ldr	r2, [pc, #304]	; (80086a8 <HAL_TIM_ConfigClockSource+0x55c>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d004      	beq.n	8008584 <HAL_TIM_ConfigClockSource+0x438>
 800857a:	f241 518b 	movw	r1, #5515	; 0x158b
 800857e:	484b      	ldr	r0, [pc, #300]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 8008580:	f7fa f91b 	bl	80027ba <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800858c:	d014      	beq.n	80085b8 <HAL_TIM_ConfigClockSource+0x46c>
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d010      	beq.n	80085b8 <HAL_TIM_ConfigClockSource+0x46c>
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00c      	beq.n	80085b8 <HAL_TIM_ConfigClockSource+0x46c>
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	2b02      	cmp	r3, #2
 80085a4:	d008      	beq.n	80085b8 <HAL_TIM_ConfigClockSource+0x46c>
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	2b0a      	cmp	r3, #10
 80085ac:	d004      	beq.n	80085b8 <HAL_TIM_ConfigClockSource+0x46c>
 80085ae:	f241 518e 	movw	r1, #5518	; 0x158e
 80085b2:	483e      	ldr	r0, [pc, #248]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 80085b4:	f7fa f901 	bl	80027ba <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	68db      	ldr	r3, [r3, #12]
 80085bc:	2b0f      	cmp	r3, #15
 80085be:	d904      	bls.n	80085ca <HAL_TIM_ConfigClockSource+0x47e>
 80085c0:	f241 518f 	movw	r1, #5519	; 0x158f
 80085c4:	4839      	ldr	r0, [pc, #228]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 80085c6:	f7fa f8f8 	bl	80027ba <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6818      	ldr	r0, [r3, #0]
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	6859      	ldr	r1, [r3, #4]
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	461a      	mov	r2, r3
 80085d8:	f000 fcc4 	bl	8008f64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2150      	movs	r1, #80	; 0x50
 80085e2:	4618      	mov	r0, r3
 80085e4:	f000 fd1d 	bl	8009022 <TIM_ITRx_SetConfig>
      break;
 80085e8:	e0e8      	b.n	80087bc <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a2a      	ldr	r2, [pc, #168]	; (8008698 <HAL_TIM_ConfigClockSource+0x54c>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d01d      	beq.n	8008630 <HAL_TIM_ConfigClockSource+0x4e4>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085fc:	d018      	beq.n	8008630 <HAL_TIM_ConfigClockSource+0x4e4>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a26      	ldr	r2, [pc, #152]	; (800869c <HAL_TIM_ConfigClockSource+0x550>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d013      	beq.n	8008630 <HAL_TIM_ConfigClockSource+0x4e4>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a24      	ldr	r2, [pc, #144]	; (80086a0 <HAL_TIM_ConfigClockSource+0x554>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d00e      	beq.n	8008630 <HAL_TIM_ConfigClockSource+0x4e4>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a23      	ldr	r2, [pc, #140]	; (80086a4 <HAL_TIM_ConfigClockSource+0x558>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d009      	beq.n	8008630 <HAL_TIM_ConfigClockSource+0x4e4>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a21      	ldr	r2, [pc, #132]	; (80086a8 <HAL_TIM_ConfigClockSource+0x55c>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d004      	beq.n	8008630 <HAL_TIM_ConfigClockSource+0x4e4>
 8008626:	f241 519b 	movw	r1, #5531	; 0x159b
 800862a:	4820      	ldr	r0, [pc, #128]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 800862c:	f7fa f8c5 	bl	80027ba <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008638:	d014      	beq.n	8008664 <HAL_TIM_ConfigClockSource+0x518>
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d010      	beq.n	8008664 <HAL_TIM_ConfigClockSource+0x518>
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d00c      	beq.n	8008664 <HAL_TIM_ConfigClockSource+0x518>
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	2b02      	cmp	r3, #2
 8008650:	d008      	beq.n	8008664 <HAL_TIM_ConfigClockSource+0x518>
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	2b0a      	cmp	r3, #10
 8008658:	d004      	beq.n	8008664 <HAL_TIM_ConfigClockSource+0x518>
 800865a:	f241 519e 	movw	r1, #5534	; 0x159e
 800865e:	4813      	ldr	r0, [pc, #76]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 8008660:	f7fa f8ab 	bl	80027ba <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	2b0f      	cmp	r3, #15
 800866a:	d904      	bls.n	8008676 <HAL_TIM_ConfigClockSource+0x52a>
 800866c:	f241 519f 	movw	r1, #5535	; 0x159f
 8008670:	480e      	ldr	r0, [pc, #56]	; (80086ac <HAL_TIM_ConfigClockSource+0x560>)
 8008672:	f7fa f8a2 	bl	80027ba <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6818      	ldr	r0, [r3, #0]
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	6859      	ldr	r1, [r3, #4]
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	68db      	ldr	r3, [r3, #12]
 8008682:	461a      	mov	r2, r3
 8008684:	f000 fc9d 	bl	8008fc2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	2160      	movs	r1, #96	; 0x60
 800868e:	4618      	mov	r0, r3
 8008690:	f000 fcc7 	bl	8009022 <TIM_ITRx_SetConfig>
      break;
 8008694:	e092      	b.n	80087bc <HAL_TIM_ConfigClockSource+0x670>
 8008696:	bf00      	nop
 8008698:	40010000 	.word	0x40010000
 800869c:	40000400 	.word	0x40000400
 80086a0:	40000800 	.word	0x40000800
 80086a4:	40000c00 	.word	0x40000c00
 80086a8:	40010400 	.word	0x40010400
 80086ac:	08015458 	.word	0x08015458
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a48      	ldr	r2, [pc, #288]	; (80087d8 <HAL_TIM_ConfigClockSource+0x68c>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d01d      	beq.n	80086f6 <HAL_TIM_ConfigClockSource+0x5aa>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086c2:	d018      	beq.n	80086f6 <HAL_TIM_ConfigClockSource+0x5aa>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a44      	ldr	r2, [pc, #272]	; (80087dc <HAL_TIM_ConfigClockSource+0x690>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d013      	beq.n	80086f6 <HAL_TIM_ConfigClockSource+0x5aa>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a43      	ldr	r2, [pc, #268]	; (80087e0 <HAL_TIM_ConfigClockSource+0x694>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d00e      	beq.n	80086f6 <HAL_TIM_ConfigClockSource+0x5aa>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a41      	ldr	r2, [pc, #260]	; (80087e4 <HAL_TIM_ConfigClockSource+0x698>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d009      	beq.n	80086f6 <HAL_TIM_ConfigClockSource+0x5aa>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a40      	ldr	r2, [pc, #256]	; (80087e8 <HAL_TIM_ConfigClockSource+0x69c>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d004      	beq.n	80086f6 <HAL_TIM_ConfigClockSource+0x5aa>
 80086ec:	f241 51ab 	movw	r1, #5547	; 0x15ab
 80086f0:	483e      	ldr	r0, [pc, #248]	; (80087ec <HAL_TIM_ConfigClockSource+0x6a0>)
 80086f2:	f7fa f862 	bl	80027ba <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086fe:	d014      	beq.n	800872a <HAL_TIM_ConfigClockSource+0x5de>
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d010      	beq.n	800872a <HAL_TIM_ConfigClockSource+0x5de>
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d00c      	beq.n	800872a <HAL_TIM_ConfigClockSource+0x5de>
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	2b02      	cmp	r3, #2
 8008716:	d008      	beq.n	800872a <HAL_TIM_ConfigClockSource+0x5de>
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	2b0a      	cmp	r3, #10
 800871e:	d004      	beq.n	800872a <HAL_TIM_ConfigClockSource+0x5de>
 8008720:	f241 51ae 	movw	r1, #5550	; 0x15ae
 8008724:	4831      	ldr	r0, [pc, #196]	; (80087ec <HAL_TIM_ConfigClockSource+0x6a0>)
 8008726:	f7fa f848 	bl	80027ba <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	68db      	ldr	r3, [r3, #12]
 800872e:	2b0f      	cmp	r3, #15
 8008730:	d904      	bls.n	800873c <HAL_TIM_ConfigClockSource+0x5f0>
 8008732:	f241 51af 	movw	r1, #5551	; 0x15af
 8008736:	482d      	ldr	r0, [pc, #180]	; (80087ec <HAL_TIM_ConfigClockSource+0x6a0>)
 8008738:	f7fa f83f 	bl	80027ba <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6818      	ldr	r0, [r3, #0]
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	6859      	ldr	r1, [r3, #4]
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	461a      	mov	r2, r3
 800874a:	f000 fc0b 	bl	8008f64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	2140      	movs	r1, #64	; 0x40
 8008754:	4618      	mov	r0, r3
 8008756:	f000 fc64 	bl	8009022 <TIM_ITRx_SetConfig>
      break;
 800875a:	e02f      	b.n	80087bc <HAL_TIM_ConfigClockSource+0x670>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a1d      	ldr	r2, [pc, #116]	; (80087d8 <HAL_TIM_ConfigClockSource+0x68c>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d01d      	beq.n	80087a2 <HAL_TIM_ConfigClockSource+0x656>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800876e:	d018      	beq.n	80087a2 <HAL_TIM_ConfigClockSource+0x656>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a19      	ldr	r2, [pc, #100]	; (80087dc <HAL_TIM_ConfigClockSource+0x690>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d013      	beq.n	80087a2 <HAL_TIM_ConfigClockSource+0x656>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a18      	ldr	r2, [pc, #96]	; (80087e0 <HAL_TIM_ConfigClockSource+0x694>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d00e      	beq.n	80087a2 <HAL_TIM_ConfigClockSource+0x656>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a16      	ldr	r2, [pc, #88]	; (80087e4 <HAL_TIM_ConfigClockSource+0x698>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d009      	beq.n	80087a2 <HAL_TIM_ConfigClockSource+0x656>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a15      	ldr	r2, [pc, #84]	; (80087e8 <HAL_TIM_ConfigClockSource+0x69c>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d004      	beq.n	80087a2 <HAL_TIM_ConfigClockSource+0x656>
 8008798:	f241 51be 	movw	r1, #5566	; 0x15be
 800879c:	4813      	ldr	r0, [pc, #76]	; (80087ec <HAL_TIM_ConfigClockSource+0x6a0>)
 800879e:	f7fa f80c 	bl	80027ba <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681a      	ldr	r2, [r3, #0]
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4619      	mov	r1, r3
 80087ac:	4610      	mov	r0, r2
 80087ae:	f000 fc38 	bl	8009022 <TIM_ITRx_SetConfig>
      break;
 80087b2:	e003      	b.n	80087bc <HAL_TIM_ConfigClockSource+0x670>
    }

    default:
      status = HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	73fb      	strb	r3, [r7, #15]
      break;
 80087b8:	e000      	b.n	80087bc <HAL_TIM_ConfigClockSource+0x670>
      break;
 80087ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80087cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop
 80087d8:	40010000 	.word	0x40010000
 80087dc:	40000400 	.word	0x40000400
 80087e0:	40000800 	.word	0x40000800
 80087e4:	40000c00 	.word	0x40000c00
 80087e8:	40010400 	.word	0x40010400
 80087ec:	08015458 	.word	0x08015458

080087f0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b083      	sub	sp, #12
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80087f8:	bf00      	nop
 80087fa:	370c      	adds	r7, #12
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr

08008804 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008804:	b480      	push	{r7}
 8008806:	b083      	sub	sp, #12
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800880c:	bf00      	nop
 800880e:	370c      	adds	r7, #12
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr

08008818 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008818:	b480      	push	{r7}
 800881a:	b083      	sub	sp, #12
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008820:	bf00      	nop
 8008822:	370c      	adds	r7, #12
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr

0800882c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008834:	bf00      	nop
 8008836:	370c      	adds	r7, #12
 8008838:	46bd      	mov	sp, r7
 800883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883e:	4770      	bx	lr

08008840 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008840:	b480      	push	{r7}
 8008842:	b083      	sub	sp, #12
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008848:	bf00      	nop
 800884a:	370c      	adds	r7, #12
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008854:	b480      	push	{r7}
 8008856:	b085      	sub	sp, #20
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a40      	ldr	r2, [pc, #256]	; (8008968 <TIM_Base_SetConfig+0x114>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d013      	beq.n	8008894 <TIM_Base_SetConfig+0x40>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008872:	d00f      	beq.n	8008894 <TIM_Base_SetConfig+0x40>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4a3d      	ldr	r2, [pc, #244]	; (800896c <TIM_Base_SetConfig+0x118>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d00b      	beq.n	8008894 <TIM_Base_SetConfig+0x40>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a3c      	ldr	r2, [pc, #240]	; (8008970 <TIM_Base_SetConfig+0x11c>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d007      	beq.n	8008894 <TIM_Base_SetConfig+0x40>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4a3b      	ldr	r2, [pc, #236]	; (8008974 <TIM_Base_SetConfig+0x120>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d003      	beq.n	8008894 <TIM_Base_SetConfig+0x40>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	4a3a      	ldr	r2, [pc, #232]	; (8008978 <TIM_Base_SetConfig+0x124>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d108      	bne.n	80088a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800889a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	68fa      	ldr	r2, [r7, #12]
 80088a2:	4313      	orrs	r3, r2
 80088a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	4a2f      	ldr	r2, [pc, #188]	; (8008968 <TIM_Base_SetConfig+0x114>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d02b      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088b4:	d027      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	4a2c      	ldr	r2, [pc, #176]	; (800896c <TIM_Base_SetConfig+0x118>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d023      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	4a2b      	ldr	r2, [pc, #172]	; (8008970 <TIM_Base_SetConfig+0x11c>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d01f      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	4a2a      	ldr	r2, [pc, #168]	; (8008974 <TIM_Base_SetConfig+0x120>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d01b      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	4a29      	ldr	r2, [pc, #164]	; (8008978 <TIM_Base_SetConfig+0x124>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d017      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	4a28      	ldr	r2, [pc, #160]	; (800897c <TIM_Base_SetConfig+0x128>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d013      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	4a27      	ldr	r2, [pc, #156]	; (8008980 <TIM_Base_SetConfig+0x12c>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d00f      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	4a26      	ldr	r2, [pc, #152]	; (8008984 <TIM_Base_SetConfig+0x130>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d00b      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	4a25      	ldr	r2, [pc, #148]	; (8008988 <TIM_Base_SetConfig+0x134>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d007      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4a24      	ldr	r2, [pc, #144]	; (800898c <TIM_Base_SetConfig+0x138>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d003      	beq.n	8008906 <TIM_Base_SetConfig+0xb2>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a23      	ldr	r2, [pc, #140]	; (8008990 <TIM_Base_SetConfig+0x13c>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d108      	bne.n	8008918 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800890c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	68fa      	ldr	r2, [r7, #12]
 8008914:	4313      	orrs	r3, r2
 8008916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	695b      	ldr	r3, [r3, #20]
 8008922:	4313      	orrs	r3, r2
 8008924:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	68fa      	ldr	r2, [r7, #12]
 800892a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	689a      	ldr	r2, [r3, #8]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	4a0a      	ldr	r2, [pc, #40]	; (8008968 <TIM_Base_SetConfig+0x114>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d003      	beq.n	800894c <TIM_Base_SetConfig+0xf8>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	4a0c      	ldr	r2, [pc, #48]	; (8008978 <TIM_Base_SetConfig+0x124>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d103      	bne.n	8008954 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	691a      	ldr	r2, [r3, #16]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2201      	movs	r2, #1
 8008958:	615a      	str	r2, [r3, #20]
}
 800895a:	bf00      	nop
 800895c:	3714      	adds	r7, #20
 800895e:	46bd      	mov	sp, r7
 8008960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008964:	4770      	bx	lr
 8008966:	bf00      	nop
 8008968:	40010000 	.word	0x40010000
 800896c:	40000400 	.word	0x40000400
 8008970:	40000800 	.word	0x40000800
 8008974:	40000c00 	.word	0x40000c00
 8008978:	40010400 	.word	0x40010400
 800897c:	40014000 	.word	0x40014000
 8008980:	40014400 	.word	0x40014400
 8008984:	40014800 	.word	0x40014800
 8008988:	40001800 	.word	0x40001800
 800898c:	40001c00 	.word	0x40001c00
 8008990:	40002000 	.word	0x40002000

08008994 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b086      	sub	sp, #24
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6a1b      	ldr	r3, [r3, #32]
 80089a2:	f023 0201 	bic.w	r2, r3, #1
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6a1b      	ldr	r3, [r3, #32]
 80089ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	699b      	ldr	r3, [r3, #24]
 80089ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	4b3f      	ldr	r3, [pc, #252]	; (8008abc <TIM_OC1_SetConfig+0x128>)
 80089c0:	4013      	ands	r3, r2
 80089c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f023 0303 	bic.w	r3, r3, #3
 80089ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	4313      	orrs	r3, r2
 80089d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	f023 0302 	bic.w	r3, r3, #2
 80089dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	697a      	ldr	r2, [r7, #20]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	4a35      	ldr	r2, [pc, #212]	; (8008ac0 <TIM_OC1_SetConfig+0x12c>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d003      	beq.n	80089f8 <TIM_OC1_SetConfig+0x64>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	4a34      	ldr	r2, [pc, #208]	; (8008ac4 <TIM_OC1_SetConfig+0x130>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d119      	bne.n	8008a2c <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d008      	beq.n	8008a12 <TIM_OC1_SetConfig+0x7e>
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	2b08      	cmp	r3, #8
 8008a06:	d004      	beq.n	8008a12 <TIM_OC1_SetConfig+0x7e>
 8008a08:	f641 3167 	movw	r1, #7015	; 0x1b67
 8008a0c:	482e      	ldr	r0, [pc, #184]	; (8008ac8 <TIM_OC1_SetConfig+0x134>)
 8008a0e:	f7f9 fed4 	bl	80027ba <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	f023 0308 	bic.w	r3, r3, #8
 8008a18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	68db      	ldr	r3, [r3, #12]
 8008a1e:	697a      	ldr	r2, [r7, #20]
 8008a20:	4313      	orrs	r3, r2
 8008a22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	f023 0304 	bic.w	r3, r3, #4
 8008a2a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	4a24      	ldr	r2, [pc, #144]	; (8008ac0 <TIM_OC1_SetConfig+0x12c>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d003      	beq.n	8008a3c <TIM_OC1_SetConfig+0xa8>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	4a23      	ldr	r2, [pc, #140]	; (8008ac4 <TIM_OC1_SetConfig+0x130>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d12d      	bne.n	8008a98 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	699b      	ldr	r3, [r3, #24]
 8008a40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a44:	d008      	beq.n	8008a58 <TIM_OC1_SetConfig+0xc4>
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	699b      	ldr	r3, [r3, #24]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d004      	beq.n	8008a58 <TIM_OC1_SetConfig+0xc4>
 8008a4e:	f641 3174 	movw	r1, #7028	; 0x1b74
 8008a52:	481d      	ldr	r0, [pc, #116]	; (8008ac8 <TIM_OC1_SetConfig+0x134>)
 8008a54:	f7f9 feb1 	bl	80027ba <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	695b      	ldr	r3, [r3, #20]
 8008a5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a60:	d008      	beq.n	8008a74 <TIM_OC1_SetConfig+0xe0>
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	695b      	ldr	r3, [r3, #20]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d004      	beq.n	8008a74 <TIM_OC1_SetConfig+0xe0>
 8008a6a:	f641 3175 	movw	r1, #7029	; 0x1b75
 8008a6e:	4816      	ldr	r0, [pc, #88]	; (8008ac8 <TIM_OC1_SetConfig+0x134>)
 8008a70:	f7f9 fea3 	bl	80027ba <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	695b      	ldr	r3, [r3, #20]
 8008a88:	693a      	ldr	r2, [r7, #16]
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	699b      	ldr	r3, [r3, #24]
 8008a92:	693a      	ldr	r2, [r7, #16]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	693a      	ldr	r2, [r7, #16]
 8008a9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	685a      	ldr	r2, [r3, #4]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	621a      	str	r2, [r3, #32]
}
 8008ab2:	bf00      	nop
 8008ab4:	3718      	adds	r7, #24
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}
 8008aba:	bf00      	nop
 8008abc:	fffeff8f 	.word	0xfffeff8f
 8008ac0:	40010000 	.word	0x40010000
 8008ac4:	40010400 	.word	0x40010400
 8008ac8:	08015458 	.word	0x08015458

08008acc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b086      	sub	sp, #24
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
 8008ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6a1b      	ldr	r3, [r3, #32]
 8008ada:	f023 0210 	bic.w	r2, r3, #16
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6a1b      	ldr	r3, [r3, #32]
 8008ae6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	699b      	ldr	r3, [r3, #24]
 8008af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	4b41      	ldr	r3, [pc, #260]	; (8008bfc <TIM_OC2_SetConfig+0x130>)
 8008af8:	4013      	ands	r3, r2
 8008afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	021b      	lsls	r3, r3, #8
 8008b0a:	68fa      	ldr	r2, [r7, #12]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	f023 0320 	bic.w	r3, r3, #32
 8008b16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	689b      	ldr	r3, [r3, #8]
 8008b1c:	011b      	lsls	r3, r3, #4
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	4313      	orrs	r3, r2
 8008b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	4a36      	ldr	r2, [pc, #216]	; (8008c00 <TIM_OC2_SetConfig+0x134>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d003      	beq.n	8008b34 <TIM_OC2_SetConfig+0x68>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a35      	ldr	r2, [pc, #212]	; (8008c04 <TIM_OC2_SetConfig+0x138>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d11a      	bne.n	8008b6a <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d008      	beq.n	8008b4e <TIM_OC2_SetConfig+0x82>
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	2b08      	cmp	r3, #8
 8008b42:	d004      	beq.n	8008b4e <TIM_OC2_SetConfig+0x82>
 8008b44:	f641 31b2 	movw	r1, #7090	; 0x1bb2
 8008b48:	482f      	ldr	r0, [pc, #188]	; (8008c08 <TIM_OC2_SetConfig+0x13c>)
 8008b4a:	f7f9 fe36 	bl	80027ba <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008b54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	011b      	lsls	r3, r3, #4
 8008b5c:	697a      	ldr	r2, [r7, #20]
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b68:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	4a24      	ldr	r2, [pc, #144]	; (8008c00 <TIM_OC2_SetConfig+0x134>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d003      	beq.n	8008b7a <TIM_OC2_SetConfig+0xae>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	4a23      	ldr	r2, [pc, #140]	; (8008c04 <TIM_OC2_SetConfig+0x138>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d12f      	bne.n	8008bda <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	699b      	ldr	r3, [r3, #24]
 8008b7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b82:	d008      	beq.n	8008b96 <TIM_OC2_SetConfig+0xca>
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	699b      	ldr	r3, [r3, #24]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d004      	beq.n	8008b96 <TIM_OC2_SetConfig+0xca>
 8008b8c:	f44f 51de 	mov.w	r1, #7104	; 0x1bc0
 8008b90:	481d      	ldr	r0, [pc, #116]	; (8008c08 <TIM_OC2_SetConfig+0x13c>)
 8008b92:	f7f9 fe12 	bl	80027ba <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	695b      	ldr	r3, [r3, #20]
 8008b9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b9e:	d008      	beq.n	8008bb2 <TIM_OC2_SetConfig+0xe6>
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	695b      	ldr	r3, [r3, #20]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d004      	beq.n	8008bb2 <TIM_OC2_SetConfig+0xe6>
 8008ba8:	f641 31c1 	movw	r1, #7105	; 0x1bc1
 8008bac:	4816      	ldr	r0, [pc, #88]	; (8008c08 <TIM_OC2_SetConfig+0x13c>)
 8008bae:	f7f9 fe04 	bl	80027ba <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	695b      	ldr	r3, [r3, #20]
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	693a      	ldr	r2, [r7, #16]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	699b      	ldr	r3, [r3, #24]
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	693a      	ldr	r2, [r7, #16]
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	693a      	ldr	r2, [r7, #16]
 8008bde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	68fa      	ldr	r2, [r7, #12]
 8008be4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	685a      	ldr	r2, [r3, #4]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	697a      	ldr	r2, [r7, #20]
 8008bf2:	621a      	str	r2, [r3, #32]
}
 8008bf4:	bf00      	nop
 8008bf6:	3718      	adds	r7, #24
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}
 8008bfc:	feff8fff 	.word	0xfeff8fff
 8008c00:	40010000 	.word	0x40010000
 8008c04:	40010400 	.word	0x40010400
 8008c08:	08015458 	.word	0x08015458

08008c0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b086      	sub	sp, #24
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6a1b      	ldr	r3, [r3, #32]
 8008c1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6a1b      	ldr	r3, [r3, #32]
 8008c26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	69db      	ldr	r3, [r3, #28]
 8008c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	4b41      	ldr	r3, [pc, #260]	; (8008d3c <TIM_OC3_SetConfig+0x130>)
 8008c38:	4013      	ands	r3, r2
 8008c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f023 0303 	bic.w	r3, r3, #3
 8008c42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	68fa      	ldr	r2, [r7, #12]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	021b      	lsls	r3, r3, #8
 8008c5c:	697a      	ldr	r2, [r7, #20]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a36      	ldr	r2, [pc, #216]	; (8008d40 <TIM_OC3_SetConfig+0x134>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d003      	beq.n	8008c72 <TIM_OC3_SetConfig+0x66>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a35      	ldr	r2, [pc, #212]	; (8008d44 <TIM_OC3_SetConfig+0x138>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d11a      	bne.n	8008ca8 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d008      	beq.n	8008c8c <TIM_OC3_SetConfig+0x80>
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	2b08      	cmp	r3, #8
 8008c80:	d004      	beq.n	8008c8c <TIM_OC3_SetConfig+0x80>
 8008c82:	f641 31fd 	movw	r1, #7165	; 0x1bfd
 8008c86:	4830      	ldr	r0, [pc, #192]	; (8008d48 <TIM_OC3_SetConfig+0x13c>)
 8008c88:	f7f9 fd97 	bl	80027ba <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	68db      	ldr	r3, [r3, #12]
 8008c98:	021b      	lsls	r3, r3, #8
 8008c9a:	697a      	ldr	r2, [r7, #20]
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ca6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	4a25      	ldr	r2, [pc, #148]	; (8008d40 <TIM_OC3_SetConfig+0x134>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d003      	beq.n	8008cb8 <TIM_OC3_SetConfig+0xac>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	4a24      	ldr	r2, [pc, #144]	; (8008d44 <TIM_OC3_SetConfig+0x138>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d12f      	bne.n	8008d18 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	699b      	ldr	r3, [r3, #24]
 8008cbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cc0:	d008      	beq.n	8008cd4 <TIM_OC3_SetConfig+0xc8>
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	699b      	ldr	r3, [r3, #24]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d004      	beq.n	8008cd4 <TIM_OC3_SetConfig+0xc8>
 8008cca:	f641 410a 	movw	r1, #7178	; 0x1c0a
 8008cce:	481e      	ldr	r0, [pc, #120]	; (8008d48 <TIM_OC3_SetConfig+0x13c>)
 8008cd0:	f7f9 fd73 	bl	80027ba <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	695b      	ldr	r3, [r3, #20]
 8008cd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cdc:	d008      	beq.n	8008cf0 <TIM_OC3_SetConfig+0xe4>
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	695b      	ldr	r3, [r3, #20]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d004      	beq.n	8008cf0 <TIM_OC3_SetConfig+0xe4>
 8008ce6:	f641 410b 	movw	r1, #7179	; 0x1c0b
 8008cea:	4817      	ldr	r0, [pc, #92]	; (8008d48 <TIM_OC3_SetConfig+0x13c>)
 8008cec:	f7f9 fd65 	bl	80027ba <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cf6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	695b      	ldr	r3, [r3, #20]
 8008d04:	011b      	lsls	r3, r3, #4
 8008d06:	693a      	ldr	r2, [r7, #16]
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	699b      	ldr	r3, [r3, #24]
 8008d10:	011b      	lsls	r3, r3, #4
 8008d12:	693a      	ldr	r2, [r7, #16]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	693a      	ldr	r2, [r7, #16]
 8008d1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	68fa      	ldr	r2, [r7, #12]
 8008d22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	685a      	ldr	r2, [r3, #4]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	697a      	ldr	r2, [r7, #20]
 8008d30:	621a      	str	r2, [r3, #32]
}
 8008d32:	bf00      	nop
 8008d34:	3718      	adds	r7, #24
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	fffeff8f 	.word	0xfffeff8f
 8008d40:	40010000 	.word	0x40010000
 8008d44:	40010400 	.word	0x40010400
 8008d48:	08015458 	.word	0x08015458

08008d4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b086      	sub	sp, #24
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6a1b      	ldr	r3, [r3, #32]
 8008d5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6a1b      	ldr	r3, [r3, #32]
 8008d66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	69db      	ldr	r3, [r3, #28]
 8008d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d74:	68fa      	ldr	r2, [r7, #12]
 8008d76:	4b24      	ldr	r3, [pc, #144]	; (8008e08 <TIM_OC4_SetConfig+0xbc>)
 8008d78:	4013      	ands	r3, r2
 8008d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	021b      	lsls	r3, r3, #8
 8008d8a:	68fa      	ldr	r2, [r7, #12]
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	031b      	lsls	r3, r3, #12
 8008d9e:	693a      	ldr	r2, [r7, #16]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	4a19      	ldr	r2, [pc, #100]	; (8008e0c <TIM_OC4_SetConfig+0xc0>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d003      	beq.n	8008db4 <TIM_OC4_SetConfig+0x68>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4a18      	ldr	r2, [pc, #96]	; (8008e10 <TIM_OC4_SetConfig+0xc4>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d117      	bne.n	8008de4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	695b      	ldr	r3, [r3, #20]
 8008db8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008dbc:	d008      	beq.n	8008dd0 <TIM_OC4_SetConfig+0x84>
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	695b      	ldr	r3, [r3, #20]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d004      	beq.n	8008dd0 <TIM_OC4_SetConfig+0x84>
 8008dc6:	f641 4149 	movw	r1, #7241	; 0x1c49
 8008dca:	4812      	ldr	r0, [pc, #72]	; (8008e14 <TIM_OC4_SetConfig+0xc8>)
 8008dcc:	f7f9 fcf5 	bl	80027ba <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008dd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	695b      	ldr	r3, [r3, #20]
 8008ddc:	019b      	lsls	r3, r3, #6
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	697a      	ldr	r2, [r7, #20]
 8008de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	685a      	ldr	r2, [r3, #4]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	693a      	ldr	r2, [r7, #16]
 8008dfc:	621a      	str	r2, [r3, #32]
}
 8008dfe:	bf00      	nop
 8008e00:	3718      	adds	r7, #24
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	feff8fff 	.word	0xfeff8fff
 8008e0c:	40010000 	.word	0x40010000
 8008e10:	40010400 	.word	0x40010400
 8008e14:	08015458 	.word	0x08015458

08008e18 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b087      	sub	sp, #28
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6a1b      	ldr	r3, [r3, #32]
 8008e26:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6a1b      	ldr	r3, [r3, #32]
 8008e32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	4b1b      	ldr	r3, [pc, #108]	; (8008eb0 <TIM_OC5_SetConfig+0x98>)
 8008e44:	4013      	ands	r3, r2
 8008e46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	68fa      	ldr	r2, [r7, #12]
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008e58:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	041b      	lsls	r3, r3, #16
 8008e60:	693a      	ldr	r2, [r7, #16]
 8008e62:	4313      	orrs	r3, r2
 8008e64:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a12      	ldr	r2, [pc, #72]	; (8008eb4 <TIM_OC5_SetConfig+0x9c>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d003      	beq.n	8008e76 <TIM_OC5_SetConfig+0x5e>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a11      	ldr	r2, [pc, #68]	; (8008eb8 <TIM_OC5_SetConfig+0xa0>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d109      	bne.n	8008e8a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	695b      	ldr	r3, [r3, #20]
 8008e82:	021b      	lsls	r3, r3, #8
 8008e84:	697a      	ldr	r2, [r7, #20]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	697a      	ldr	r2, [r7, #20]
 8008e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	685a      	ldr	r2, [r3, #4]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	693a      	ldr	r2, [r7, #16]
 8008ea2:	621a      	str	r2, [r3, #32]
}
 8008ea4:	bf00      	nop
 8008ea6:	371c      	adds	r7, #28
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr
 8008eb0:	fffeff8f 	.word	0xfffeff8f
 8008eb4:	40010000 	.word	0x40010000
 8008eb8:	40010400 	.word	0x40010400

08008ebc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b087      	sub	sp, #28
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6a1b      	ldr	r3, [r3, #32]
 8008eca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a1b      	ldr	r3, [r3, #32]
 8008ed6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008ee4:	68fa      	ldr	r2, [r7, #12]
 8008ee6:	4b1c      	ldr	r3, [pc, #112]	; (8008f58 <TIM_OC6_SetConfig+0x9c>)
 8008ee8:	4013      	ands	r3, r2
 8008eea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	021b      	lsls	r3, r3, #8
 8008ef2:	68fa      	ldr	r2, [r7, #12]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008efe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	051b      	lsls	r3, r3, #20
 8008f06:	693a      	ldr	r2, [r7, #16]
 8008f08:	4313      	orrs	r3, r2
 8008f0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	4a13      	ldr	r2, [pc, #76]	; (8008f5c <TIM_OC6_SetConfig+0xa0>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d003      	beq.n	8008f1c <TIM_OC6_SetConfig+0x60>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	4a12      	ldr	r2, [pc, #72]	; (8008f60 <TIM_OC6_SetConfig+0xa4>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d109      	bne.n	8008f30 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008f22:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	695b      	ldr	r3, [r3, #20]
 8008f28:	029b      	lsls	r3, r3, #10
 8008f2a:	697a      	ldr	r2, [r7, #20]
 8008f2c:	4313      	orrs	r3, r2
 8008f2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	697a      	ldr	r2, [r7, #20]
 8008f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	68fa      	ldr	r2, [r7, #12]
 8008f3a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	685a      	ldr	r2, [r3, #4]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	693a      	ldr	r2, [r7, #16]
 8008f48:	621a      	str	r2, [r3, #32]
}
 8008f4a:	bf00      	nop
 8008f4c:	371c      	adds	r7, #28
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f54:	4770      	bx	lr
 8008f56:	bf00      	nop
 8008f58:	feff8fff 	.word	0xfeff8fff
 8008f5c:	40010000 	.word	0x40010000
 8008f60:	40010400 	.word	0x40010400

08008f64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b087      	sub	sp, #28
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60f8      	str	r0, [r7, #12]
 8008f6c:	60b9      	str	r1, [r7, #8]
 8008f6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6a1b      	ldr	r3, [r3, #32]
 8008f74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6a1b      	ldr	r3, [r3, #32]
 8008f7a:	f023 0201 	bic.w	r2, r3, #1
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	699b      	ldr	r3, [r3, #24]
 8008f86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	011b      	lsls	r3, r3, #4
 8008f94:	693a      	ldr	r2, [r7, #16]
 8008f96:	4313      	orrs	r3, r2
 8008f98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	f023 030a 	bic.w	r3, r3, #10
 8008fa0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008fa2:	697a      	ldr	r2, [r7, #20]
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	693a      	ldr	r2, [r7, #16]
 8008fae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	697a      	ldr	r2, [r7, #20]
 8008fb4:	621a      	str	r2, [r3, #32]
}
 8008fb6:	bf00      	nop
 8008fb8:	371c      	adds	r7, #28
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr

08008fc2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fc2:	b480      	push	{r7}
 8008fc4:	b087      	sub	sp, #28
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	60f8      	str	r0, [r7, #12]
 8008fca:	60b9      	str	r1, [r7, #8]
 8008fcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6a1b      	ldr	r3, [r3, #32]
 8008fd2:	f023 0210 	bic.w	r2, r3, #16
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	699b      	ldr	r3, [r3, #24]
 8008fde:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	6a1b      	ldr	r3, [r3, #32]
 8008fe4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008fec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	031b      	lsls	r3, r3, #12
 8008ff2:	697a      	ldr	r2, [r7, #20]
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008ffe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	011b      	lsls	r3, r3, #4
 8009004:	693a      	ldr	r2, [r7, #16]
 8009006:	4313      	orrs	r3, r2
 8009008:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	697a      	ldr	r2, [r7, #20]
 800900e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	693a      	ldr	r2, [r7, #16]
 8009014:	621a      	str	r2, [r3, #32]
}
 8009016:	bf00      	nop
 8009018:	371c      	adds	r7, #28
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr

08009022 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009022:	b480      	push	{r7}
 8009024:	b085      	sub	sp, #20
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
 800902a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009038:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800903a:	683a      	ldr	r2, [r7, #0]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	4313      	orrs	r3, r2
 8009040:	f043 0307 	orr.w	r3, r3, #7
 8009044:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	609a      	str	r2, [r3, #8]
}
 800904c:	bf00      	nop
 800904e:	3714      	adds	r7, #20
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009058:	b480      	push	{r7}
 800905a:	b087      	sub	sp, #28
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	607a      	str	r2, [r7, #4]
 8009064:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009072:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	021a      	lsls	r2, r3, #8
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	431a      	orrs	r2, r3
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	4313      	orrs	r3, r2
 8009080:	697a      	ldr	r2, [r7, #20]
 8009082:	4313      	orrs	r3, r2
 8009084:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	697a      	ldr	r2, [r7, #20]
 800908a:	609a      	str	r2, [r3, #8]
}
 800908c:	bf00      	nop
 800908e:	371c      	adds	r7, #28
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr

08009098 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b086      	sub	sp, #24
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	4a35      	ldr	r2, [pc, #212]	; (800917c <TIM_CCxChannelCmd+0xe4>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d030      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090b2:	d02c      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	4a32      	ldr	r2, [pc, #200]	; (8009180 <TIM_CCxChannelCmd+0xe8>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d028      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	4a31      	ldr	r2, [pc, #196]	; (8009184 <TIM_CCxChannelCmd+0xec>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d024      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	4a30      	ldr	r2, [pc, #192]	; (8009188 <TIM_CCxChannelCmd+0xf0>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d020      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	4a2f      	ldr	r2, [pc, #188]	; (800918c <TIM_CCxChannelCmd+0xf4>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d01c      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	4a2e      	ldr	r2, [pc, #184]	; (8009190 <TIM_CCxChannelCmd+0xf8>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d018      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	4a2d      	ldr	r2, [pc, #180]	; (8009194 <TIM_CCxChannelCmd+0xfc>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d014      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	4a2c      	ldr	r2, [pc, #176]	; (8009198 <TIM_CCxChannelCmd+0x100>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d010      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	4a2b      	ldr	r2, [pc, #172]	; (800919c <TIM_CCxChannelCmd+0x104>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d00c      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	4a2a      	ldr	r2, [pc, #168]	; (80091a0 <TIM_CCxChannelCmd+0x108>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d008      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	4a29      	ldr	r2, [pc, #164]	; (80091a4 <TIM_CCxChannelCmd+0x10c>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d004      	beq.n	800910e <TIM_CCxChannelCmd+0x76>
 8009104:	f641 61a1 	movw	r1, #7841	; 0x1ea1
 8009108:	4827      	ldr	r0, [pc, #156]	; (80091a8 <TIM_CCxChannelCmd+0x110>)
 800910a:	f7f9 fb56 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d016      	beq.n	8009142 <TIM_CCxChannelCmd+0xaa>
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	2b04      	cmp	r3, #4
 8009118:	d013      	beq.n	8009142 <TIM_CCxChannelCmd+0xaa>
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	2b08      	cmp	r3, #8
 800911e:	d010      	beq.n	8009142 <TIM_CCxChannelCmd+0xaa>
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	2b0c      	cmp	r3, #12
 8009124:	d00d      	beq.n	8009142 <TIM_CCxChannelCmd+0xaa>
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	2b10      	cmp	r3, #16
 800912a:	d00a      	beq.n	8009142 <TIM_CCxChannelCmd+0xaa>
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	2b14      	cmp	r3, #20
 8009130:	d007      	beq.n	8009142 <TIM_CCxChannelCmd+0xaa>
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	2b3c      	cmp	r3, #60	; 0x3c
 8009136:	d004      	beq.n	8009142 <TIM_CCxChannelCmd+0xaa>
 8009138:	f641 61a2 	movw	r1, #7842	; 0x1ea2
 800913c:	481a      	ldr	r0, [pc, #104]	; (80091a8 <TIM_CCxChannelCmd+0x110>)
 800913e:	f7f9 fb3c 	bl	80027ba <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	f003 031f 	and.w	r3, r3, #31
 8009148:	2201      	movs	r2, #1
 800914a:	fa02 f303 	lsl.w	r3, r2, r3
 800914e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6a1a      	ldr	r2, [r3, #32]
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	43db      	mvns	r3, r3
 8009158:	401a      	ands	r2, r3
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6a1a      	ldr	r2, [r3, #32]
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	f003 031f 	and.w	r3, r3, #31
 8009168:	6879      	ldr	r1, [r7, #4]
 800916a:	fa01 f303 	lsl.w	r3, r1, r3
 800916e:	431a      	orrs	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	621a      	str	r2, [r3, #32]
}
 8009174:	bf00      	nop
 8009176:	3718      	adds	r7, #24
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}
 800917c:	40010000 	.word	0x40010000
 8009180:	40000400 	.word	0x40000400
 8009184:	40000800 	.word	0x40000800
 8009188:	40000c00 	.word	0x40000c00
 800918c:	40010400 	.word	0x40010400
 8009190:	40014000 	.word	0x40014000
 8009194:	40014400 	.word	0x40014400
 8009198:	40014800 	.word	0x40014800
 800919c:	40001800 	.word	0x40001800
 80091a0:	40001c00 	.word	0x40001c00
 80091a4:	40002000 	.word	0x40002000
 80091a8:	08015458 	.word	0x08015458

080091ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a32      	ldr	r2, [pc, #200]	; (8009284 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d027      	beq.n	8009210 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091c8:	d022      	beq.n	8009210 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a2e      	ldr	r2, [pc, #184]	; (8009288 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d01d      	beq.n	8009210 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a2c      	ldr	r2, [pc, #176]	; (800928c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d018      	beq.n	8009210 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a2b      	ldr	r2, [pc, #172]	; (8009290 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d013      	beq.n	8009210 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a29      	ldr	r2, [pc, #164]	; (8009294 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d00e      	beq.n	8009210 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4a28      	ldr	r2, [pc, #160]	; (8009298 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d009      	beq.n	8009210 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a26      	ldr	r2, [pc, #152]	; (800929c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d004      	beq.n	8009210 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009206:	f240 71b6 	movw	r1, #1974	; 0x7b6
 800920a:	4825      	ldr	r0, [pc, #148]	; (80092a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800920c:	f7f9 fad5 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d020      	beq.n	800925a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	2b10      	cmp	r3, #16
 800921e:	d01c      	beq.n	800925a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2b20      	cmp	r3, #32
 8009226:	d018      	beq.n	800925a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	2b30      	cmp	r3, #48	; 0x30
 800922e:	d014      	beq.n	800925a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	2b40      	cmp	r3, #64	; 0x40
 8009236:	d010      	beq.n	800925a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2b50      	cmp	r3, #80	; 0x50
 800923e:	d00c      	beq.n	800925a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	2b60      	cmp	r3, #96	; 0x60
 8009246:	d008      	beq.n	800925a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2b70      	cmp	r3, #112	; 0x70
 800924e:	d004      	beq.n	800925a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009250:	f240 71b7 	movw	r1, #1975	; 0x7b7
 8009254:	4812      	ldr	r0, [pc, #72]	; (80092a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009256:	f7f9 fab0 	bl	80027ba <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	689b      	ldr	r3, [r3, #8]
 800925e:	2b80      	cmp	r3, #128	; 0x80
 8009260:	d008      	beq.n	8009274 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d004      	beq.n	8009274 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800926a:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 800926e:	480c      	ldr	r0, [pc, #48]	; (80092a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009270:	f7f9 faa3 	bl	80027ba <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800927a:	2b01      	cmp	r3, #1
 800927c:	d112      	bne.n	80092a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 800927e:	2302      	movs	r3, #2
 8009280:	e0d7      	b.n	8009432 <HAL_TIMEx_MasterConfigSynchronization+0x286>
 8009282:	bf00      	nop
 8009284:	40010000 	.word	0x40010000
 8009288:	40000400 	.word	0x40000400
 800928c:	40000800 	.word	0x40000800
 8009290:	40000c00 	.word	0x40000c00
 8009294:	40001000 	.word	0x40001000
 8009298:	40001400 	.word	0x40001400
 800929c:	40010400 	.word	0x40010400
 80092a0:	08015490 	.word	0x08015490
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2202      	movs	r2, #2
 80092b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a5c      	ldr	r2, [pc, #368]	; (800943c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d004      	beq.n	80092d8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a5b      	ldr	r2, [pc, #364]	; (8009440 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d161      	bne.n	800939c <HAL_TIMEx_MasterConfigSynchronization+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d054      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80092e8:	d04f      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80092f2:	d04a      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80092fc:	d045      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009306:	d040      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8009310:	d03b      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800931a:	d036      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009324:	d031      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 800932e:	d02c      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009338:	d027      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	685b      	ldr	r3, [r3, #4]
 800933e:	f5b3 0f10 	cmp.w	r3, #9437184	; 0x900000
 8009342:	d022      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800934c:	d01d      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	f5b3 0f30 	cmp.w	r3, #11534336	; 0xb00000
 8009356:	d018      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009360:	d013      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	f5b3 0f50 	cmp.w	r3, #13631488	; 0xd00000
 800936a:	d00e      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	f5b3 0f60 	cmp.w	r3, #14680064	; 0xe00000
 8009374:	d009      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	f5b3 0f70 	cmp.w	r3, #15728640	; 0xf00000
 800937e:	d004      	beq.n	800938a <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009380:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8009384:	482f      	ldr	r0, [pc, #188]	; (8009444 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 8009386:	f7f9 fa18 	bl	80027ba <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009390:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	68fa      	ldr	r2, [r7, #12]
 8009398:	4313      	orrs	r3, r2
 800939a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	68fa      	ldr	r2, [r7, #12]
 80093aa:	4313      	orrs	r3, r2
 80093ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	68fa      	ldr	r2, [r7, #12]
 80093b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a20      	ldr	r2, [pc, #128]	; (800943c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d022      	beq.n	8009406 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093c8:	d01d      	beq.n	8009406 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4a1e      	ldr	r2, [pc, #120]	; (8009448 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d018      	beq.n	8009406 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a1c      	ldr	r2, [pc, #112]	; (800944c <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d013      	beq.n	8009406 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a1b      	ldr	r2, [pc, #108]	; (8009450 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d00e      	beq.n	8009406 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a14      	ldr	r2, [pc, #80]	; (8009440 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d009      	beq.n	8009406 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a17      	ldr	r2, [pc, #92]	; (8009454 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d004      	beq.n	8009406 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a15      	ldr	r2, [pc, #84]	; (8009458 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d10c      	bne.n	8009420 <HAL_TIMEx_MasterConfigSynchronization+0x274>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800940c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	68ba      	ldr	r2, [r7, #8]
 8009414:	4313      	orrs	r3, r2
 8009416:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	68ba      	ldr	r2, [r7, #8]
 800941e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2201      	movs	r2, #1
 8009424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
 800943a:	bf00      	nop
 800943c:	40010000 	.word	0x40010000
 8009440:	40010400 	.word	0x40010400
 8009444:	08015490 	.word	0x08015490
 8009448:	40000400 	.word	0x40000400
 800944c:	40000800 	.word	0x40000800
 8009450:	40000c00 	.word	0x40000c00
 8009454:	40014000 	.word	0x40014000
 8009458:	40001800 	.word	0x40001800

0800945c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800945c:	b480      	push	{r7}
 800945e:	b083      	sub	sp, #12
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009464:	bf00      	nop
 8009466:	370c      	adds	r7, #12
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr

08009470 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009478:	bf00      	nop
 800947a:	370c      	adds	r7, #12
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr

08009484 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800948c:	bf00      	nop
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr

08009498 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b082      	sub	sp, #8
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d101      	bne.n	80094aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80094a6:	2301      	movs	r3, #1
 80094a8:	e09f      	b.n	80095ea <HAL_UART_Init+0x152>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	699b      	ldr	r3, [r3, #24]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d02d      	beq.n	800950e <HAL_UART_Init+0x76>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a4f      	ldr	r2, [pc, #316]	; (80095f4 <HAL_UART_Init+0x15c>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d055      	beq.n	8009568 <HAL_UART_Init+0xd0>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a4d      	ldr	r2, [pc, #308]	; (80095f8 <HAL_UART_Init+0x160>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d050      	beq.n	8009568 <HAL_UART_Init+0xd0>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4a4c      	ldr	r2, [pc, #304]	; (80095fc <HAL_UART_Init+0x164>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d04b      	beq.n	8009568 <HAL_UART_Init+0xd0>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a4a      	ldr	r2, [pc, #296]	; (8009600 <HAL_UART_Init+0x168>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d046      	beq.n	8009568 <HAL_UART_Init+0xd0>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a49      	ldr	r2, [pc, #292]	; (8009604 <HAL_UART_Init+0x16c>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d041      	beq.n	8009568 <HAL_UART_Init+0xd0>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4a47      	ldr	r2, [pc, #284]	; (8009608 <HAL_UART_Init+0x170>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d03c      	beq.n	8009568 <HAL_UART_Init+0xd0>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a46      	ldr	r2, [pc, #280]	; (800960c <HAL_UART_Init+0x174>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d037      	beq.n	8009568 <HAL_UART_Init+0xd0>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	4a44      	ldr	r2, [pc, #272]	; (8009610 <HAL_UART_Init+0x178>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d032      	beq.n	8009568 <HAL_UART_Init+0xd0>
 8009502:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8009506:	4843      	ldr	r0, [pc, #268]	; (8009614 <HAL_UART_Init+0x17c>)
 8009508:	f7f9 f957 	bl	80027ba <assert_failed>
 800950c:	e02c      	b.n	8009568 <HAL_UART_Init+0xd0>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a38      	ldr	r2, [pc, #224]	; (80095f4 <HAL_UART_Init+0x15c>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d027      	beq.n	8009568 <HAL_UART_Init+0xd0>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a36      	ldr	r2, [pc, #216]	; (80095f8 <HAL_UART_Init+0x160>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d022      	beq.n	8009568 <HAL_UART_Init+0xd0>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a35      	ldr	r2, [pc, #212]	; (80095fc <HAL_UART_Init+0x164>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d01d      	beq.n	8009568 <HAL_UART_Init+0xd0>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a33      	ldr	r2, [pc, #204]	; (8009600 <HAL_UART_Init+0x168>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d018      	beq.n	8009568 <HAL_UART_Init+0xd0>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a32      	ldr	r2, [pc, #200]	; (8009604 <HAL_UART_Init+0x16c>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d013      	beq.n	8009568 <HAL_UART_Init+0xd0>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a30      	ldr	r2, [pc, #192]	; (8009608 <HAL_UART_Init+0x170>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d00e      	beq.n	8009568 <HAL_UART_Init+0xd0>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4a2f      	ldr	r2, [pc, #188]	; (800960c <HAL_UART_Init+0x174>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d009      	beq.n	8009568 <HAL_UART_Init+0xd0>
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a2d      	ldr	r2, [pc, #180]	; (8009610 <HAL_UART_Init+0x178>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d004      	beq.n	8009568 <HAL_UART_Init+0xd0>
 800955e:	f240 1131 	movw	r1, #305	; 0x131
 8009562:	482c      	ldr	r0, [pc, #176]	; (8009614 <HAL_UART_Init+0x17c>)
 8009564:	f7f9 f929 	bl	80027ba <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800956c:	2b00      	cmp	r3, #0
 800956e:	d106      	bne.n	800957e <HAL_UART_Init+0xe6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f7f9 fd1b 	bl	8002fb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2224      	movs	r2, #36	; 0x24
 8009582:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	681a      	ldr	r2, [r3, #0]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f022 0201 	bic.w	r2, r2, #1
 8009592:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f000 fbf9 	bl	8009d8c <UART_SetConfig>
 800959a:	4603      	mov	r3, r0
 800959c:	2b01      	cmp	r3, #1
 800959e:	d101      	bne.n	80095a4 <HAL_UART_Init+0x10c>
  {
    return HAL_ERROR;
 80095a0:	2301      	movs	r3, #1
 80095a2:	e022      	b.n	80095ea <HAL_UART_Init+0x152>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d002      	beq.n	80095b2 <HAL_UART_Init+0x11a>
  {
    UART_AdvFeatureConfig(huart);
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f000 fee3 	bl	800a378 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	685a      	ldr	r2, [r3, #4]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80095c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	689a      	ldr	r2, [r3, #8]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80095d0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f042 0201 	orr.w	r2, r2, #1
 80095e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f001 f820 	bl	800a628 <UART_CheckIdleState>
 80095e8:	4603      	mov	r3, r0
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3708      	adds	r7, #8
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}
 80095f2:	bf00      	nop
 80095f4:	40011000 	.word	0x40011000
 80095f8:	40004400 	.word	0x40004400
 80095fc:	40004800 	.word	0x40004800
 8009600:	40004c00 	.word	0x40004c00
 8009604:	40005000 	.word	0x40005000
 8009608:	40011400 	.word	0x40011400
 800960c:	40007800 	.word	0x40007800
 8009610:	40007c00 	.word	0x40007c00
 8009614:	080154cc 	.word	0x080154cc

08009618 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b08a      	sub	sp, #40	; 0x28
 800961c:	af02      	add	r7, sp, #8
 800961e:	60f8      	str	r0, [r7, #12]
 8009620:	60b9      	str	r1, [r7, #8]
 8009622:	603b      	str	r3, [r7, #0]
 8009624:	4613      	mov	r3, r2
 8009626:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800962c:	2b20      	cmp	r3, #32
 800962e:	d171      	bne.n	8009714 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d002      	beq.n	800963c <HAL_UART_Transmit+0x24>
 8009636:	88fb      	ldrh	r3, [r7, #6]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	e06a      	b.n	8009716 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2200      	movs	r2, #0
 8009644:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2221      	movs	r2, #33	; 0x21
 800964c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800964e:	f7f9 fdad 	bl	80031ac <HAL_GetTick>
 8009652:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	88fa      	ldrh	r2, [r7, #6]
 8009658:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	88fa      	ldrh	r2, [r7, #6]
 8009660:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800966c:	d108      	bne.n	8009680 <HAL_UART_Transmit+0x68>
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	691b      	ldr	r3, [r3, #16]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d104      	bne.n	8009680 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009676:	2300      	movs	r3, #0
 8009678:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	61bb      	str	r3, [r7, #24]
 800967e:	e003      	b.n	8009688 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009684:	2300      	movs	r3, #0
 8009686:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009688:	e02c      	b.n	80096e4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	2200      	movs	r2, #0
 8009692:	2180      	movs	r1, #128	; 0x80
 8009694:	68f8      	ldr	r0, [r7, #12]
 8009696:	f000 fffe 	bl	800a696 <UART_WaitOnFlagUntilTimeout>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d001      	beq.n	80096a4 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80096a0:	2303      	movs	r3, #3
 80096a2:	e038      	b.n	8009716 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80096a4:	69fb      	ldr	r3, [r7, #28]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d10b      	bne.n	80096c2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80096aa:	69bb      	ldr	r3, [r7, #24]
 80096ac:	881b      	ldrh	r3, [r3, #0]
 80096ae:	461a      	mov	r2, r3
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80096b8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	3302      	adds	r3, #2
 80096be:	61bb      	str	r3, [r7, #24]
 80096c0:	e007      	b.n	80096d2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	781a      	ldrb	r2, [r3, #0]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80096cc:	69fb      	ldr	r3, [r7, #28]
 80096ce:	3301      	adds	r3, #1
 80096d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80096d8:	b29b      	uxth	r3, r3
 80096da:	3b01      	subs	r3, #1
 80096dc:	b29a      	uxth	r2, r3
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d1cc      	bne.n	800968a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	2200      	movs	r2, #0
 80096f8:	2140      	movs	r1, #64	; 0x40
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	f000 ffcb 	bl	800a696 <UART_WaitOnFlagUntilTimeout>
 8009700:	4603      	mov	r3, r0
 8009702:	2b00      	cmp	r3, #0
 8009704:	d001      	beq.n	800970a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8009706:	2303      	movs	r3, #3
 8009708:	e005      	b.n	8009716 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2220      	movs	r2, #32
 800970e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8009710:	2300      	movs	r3, #0
 8009712:	e000      	b.n	8009716 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8009714:	2302      	movs	r3, #2
  }
}
 8009716:	4618      	mov	r0, r3
 8009718:	3720      	adds	r7, #32
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}

0800971e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b08a      	sub	sp, #40	; 0x28
 8009722:	af00      	add	r7, sp, #0
 8009724:	60f8      	str	r0, [r7, #12]
 8009726:	60b9      	str	r1, [r7, #8]
 8009728:	4613      	mov	r3, r2
 800972a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009732:	2b20      	cmp	r3, #32
 8009734:	d132      	bne.n	800979c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d002      	beq.n	8009742 <HAL_UART_Receive_IT+0x24>
 800973c:	88fb      	ldrh	r3, [r7, #6]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d101      	bne.n	8009746 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	e02b      	b.n	800979e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2200      	movs	r2, #0
 800974a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009756:	2b00      	cmp	r3, #0
 8009758:	d018      	beq.n	800978c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	e853 3f00 	ldrex	r3, [r3]
 8009766:	613b      	str	r3, [r7, #16]
   return(result);
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800976e:	627b      	str	r3, [r7, #36]	; 0x24
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	461a      	mov	r2, r3
 8009776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009778:	623b      	str	r3, [r7, #32]
 800977a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800977c:	69f9      	ldr	r1, [r7, #28]
 800977e:	6a3a      	ldr	r2, [r7, #32]
 8009780:	e841 2300 	strex	r3, r2, [r1]
 8009784:	61bb      	str	r3, [r7, #24]
   return(result);
 8009786:	69bb      	ldr	r3, [r7, #24]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d1e6      	bne.n	800975a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800978c:	88fb      	ldrh	r3, [r7, #6]
 800978e:	461a      	mov	r2, r3
 8009790:	68b9      	ldr	r1, [r7, #8]
 8009792:	68f8      	ldr	r0, [r7, #12]
 8009794:	f001 f846 	bl	800a824 <UART_Start_Receive_IT>
 8009798:	4603      	mov	r3, r0
 800979a:	e000      	b.n	800979e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800979c:	2302      	movs	r3, #2
  }
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3728      	adds	r7, #40	; 0x28
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}
	...

080097a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b0ba      	sub	sp, #232	; 0xe8
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	69db      	ldr	r3, [r3, #28]
 80097b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80097ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80097d2:	f640 030f 	movw	r3, #2063	; 0x80f
 80097d6:	4013      	ands	r3, r2
 80097d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80097dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d115      	bne.n	8009810 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80097e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097e8:	f003 0320 	and.w	r3, r3, #32
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d00f      	beq.n	8009810 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80097f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097f4:	f003 0320 	and.w	r3, r3, #32
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d009      	beq.n	8009810 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009800:	2b00      	cmp	r3, #0
 8009802:	f000 8297 	beq.w	8009d34 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	4798      	blx	r3
      }
      return;
 800980e:	e291      	b.n	8009d34 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009810:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009814:	2b00      	cmp	r3, #0
 8009816:	f000 8117 	beq.w	8009a48 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800981a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800981e:	f003 0301 	and.w	r3, r3, #1
 8009822:	2b00      	cmp	r3, #0
 8009824:	d106      	bne.n	8009834 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009826:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800982a:	4b85      	ldr	r3, [pc, #532]	; (8009a40 <HAL_UART_IRQHandler+0x298>)
 800982c:	4013      	ands	r3, r2
 800982e:	2b00      	cmp	r3, #0
 8009830:	f000 810a 	beq.w	8009a48 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009838:	f003 0301 	and.w	r3, r3, #1
 800983c:	2b00      	cmp	r3, #0
 800983e:	d011      	beq.n	8009864 <HAL_UART_IRQHandler+0xbc>
 8009840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009848:	2b00      	cmp	r3, #0
 800984a:	d00b      	beq.n	8009864 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	2201      	movs	r2, #1
 8009852:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800985a:	f043 0201 	orr.w	r2, r3, #1
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009868:	f003 0302 	and.w	r3, r3, #2
 800986c:	2b00      	cmp	r3, #0
 800986e:	d011      	beq.n	8009894 <HAL_UART_IRQHandler+0xec>
 8009870:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009874:	f003 0301 	and.w	r3, r3, #1
 8009878:	2b00      	cmp	r3, #0
 800987a:	d00b      	beq.n	8009894 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	2202      	movs	r2, #2
 8009882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800988a:	f043 0204 	orr.w	r2, r3, #4
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009898:	f003 0304 	and.w	r3, r3, #4
 800989c:	2b00      	cmp	r3, #0
 800989e:	d011      	beq.n	80098c4 <HAL_UART_IRQHandler+0x11c>
 80098a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098a4:	f003 0301 	and.w	r3, r3, #1
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d00b      	beq.n	80098c4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	2204      	movs	r2, #4
 80098b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098ba:	f043 0202 	orr.w	r2, r3, #2
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80098c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098c8:	f003 0308 	and.w	r3, r3, #8
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d017      	beq.n	8009900 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80098d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098d4:	f003 0320 	and.w	r3, r3, #32
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d105      	bne.n	80098e8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80098dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00b      	beq.n	8009900 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2208      	movs	r2, #8
 80098ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098f6:	f043 0208 	orr.w	r2, r3, #8
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009904:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009908:	2b00      	cmp	r3, #0
 800990a:	d012      	beq.n	8009932 <HAL_UART_IRQHandler+0x18a>
 800990c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009910:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009914:	2b00      	cmp	r3, #0
 8009916:	d00c      	beq.n	8009932 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009920:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009928:	f043 0220 	orr.w	r2, r3, #32
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009938:	2b00      	cmp	r3, #0
 800993a:	f000 81fd 	beq.w	8009d38 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800993e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009942:	f003 0320 	and.w	r3, r3, #32
 8009946:	2b00      	cmp	r3, #0
 8009948:	d00d      	beq.n	8009966 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800994a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800994e:	f003 0320 	and.w	r3, r3, #32
 8009952:	2b00      	cmp	r3, #0
 8009954:	d007      	beq.n	8009966 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800995a:	2b00      	cmp	r3, #0
 800995c:	d003      	beq.n	8009966 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800996c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	689b      	ldr	r3, [r3, #8]
 8009976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800997a:	2b40      	cmp	r3, #64	; 0x40
 800997c:	d005      	beq.n	800998a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800997e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009982:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009986:	2b00      	cmp	r3, #0
 8009988:	d04f      	beq.n	8009a2a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f001 f810 	bl	800a9b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800999a:	2b40      	cmp	r3, #64	; 0x40
 800999c:	d141      	bne.n	8009a22 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	3308      	adds	r3, #8
 80099a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80099ac:	e853 3f00 	ldrex	r3, [r3]
 80099b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80099b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80099b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	3308      	adds	r3, #8
 80099c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80099ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80099ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80099d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80099da:	e841 2300 	strex	r3, r2, [r1]
 80099de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80099e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d1d9      	bne.n	800999e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d013      	beq.n	8009a1a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099f6:	4a13      	ldr	r2, [pc, #76]	; (8009a44 <HAL_UART_IRQHandler+0x29c>)
 80099f8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7f9 fdb4 	bl	800356c <HAL_DMA_Abort_IT>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d017      	beq.n	8009a3a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009a0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009a14:	4610      	mov	r0, r2
 8009a16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a18:	e00f      	b.n	8009a3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 f9a0 	bl	8009d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a20:	e00b      	b.n	8009a3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f000 f99c 	bl	8009d60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a28:	e007      	b.n	8009a3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 f998 	bl	8009d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8009a38:	e17e      	b.n	8009d38 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a3a:	bf00      	nop
    return;
 8009a3c:	e17c      	b.n	8009d38 <HAL_UART_IRQHandler+0x590>
 8009a3e:	bf00      	nop
 8009a40:	04000120 	.word	0x04000120
 8009a44:	0800aa79 	.word	0x0800aa79

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a4c:	2b01      	cmp	r3, #1
 8009a4e:	f040 814c 	bne.w	8009cea <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a56:	f003 0310 	and.w	r3, r3, #16
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	f000 8145 	beq.w	8009cea <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a64:	f003 0310 	and.w	r3, r3, #16
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	f000 813e 	beq.w	8009cea <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2210      	movs	r2, #16
 8009a74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a80:	2b40      	cmp	r3, #64	; 0x40
 8009a82:	f040 80b6 	bne.w	8009bf2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009a92:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	f000 8150 	beq.w	8009d3c <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009aa2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009aa6:	429a      	cmp	r2, r3
 8009aa8:	f080 8148 	bcs.w	8009d3c <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ab2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009aba:	69db      	ldr	r3, [r3, #28]
 8009abc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ac0:	f000 8086 	beq.w	8009bd0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009acc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009ad0:	e853 3f00 	ldrex	r3, [r3]
 8009ad4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009ad8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009adc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ae0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	461a      	mov	r2, r3
 8009aea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009aee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009af2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009af6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009afa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009afe:	e841 2300 	strex	r3, r2, [r1]
 8009b02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009b06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d1da      	bne.n	8009ac4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	3308      	adds	r3, #8
 8009b14:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b18:	e853 3f00 	ldrex	r3, [r3]
 8009b1c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009b1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009b20:	f023 0301 	bic.w	r3, r3, #1
 8009b24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	3308      	adds	r3, #8
 8009b2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009b32:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009b36:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b38:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009b3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009b3e:	e841 2300 	strex	r3, r2, [r1]
 8009b42:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009b44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d1e1      	bne.n	8009b0e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	3308      	adds	r3, #8
 8009b50:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009b54:	e853 3f00 	ldrex	r3, [r3]
 8009b58:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009b5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	3308      	adds	r3, #8
 8009b6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009b6e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009b70:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009b74:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009b76:	e841 2300 	strex	r3, r2, [r1]
 8009b7a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009b7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d1e3      	bne.n	8009b4a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2220      	movs	r2, #32
 8009b86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b98:	e853 3f00 	ldrex	r3, [r3]
 8009b9c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009b9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009ba0:	f023 0310 	bic.w	r3, r3, #16
 8009ba4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	461a      	mov	r2, r3
 8009bae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009bb2:	65bb      	str	r3, [r7, #88]	; 0x58
 8009bb4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009bb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009bba:	e841 2300 	strex	r3, r2, [r1]
 8009bbe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009bc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d1e4      	bne.n	8009b90 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7f9 fc5e 	bl	800348c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2202      	movs	r2, #2
 8009bd4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	1ad3      	subs	r3, r2, r3
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	4619      	mov	r1, r3
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 f8c2 	bl	8009d74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009bf0:	e0a4      	b.n	8009d3c <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009bfe:	b29b      	uxth	r3, r3
 8009c00:	1ad3      	subs	r3, r2, r3
 8009c02:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	f000 8096 	beq.w	8009d40 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8009c14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	f000 8091 	beq.w	8009d40 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c26:	e853 3f00 	ldrex	r3, [r3]
 8009c2a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009c2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c2e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009c32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009c40:	647b      	str	r3, [r7, #68]	; 0x44
 8009c42:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c44:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009c46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c48:	e841 2300 	strex	r3, r2, [r1]
 8009c4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009c4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d1e4      	bne.n	8009c1e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	3308      	adds	r3, #8
 8009c5a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5e:	e853 3f00 	ldrex	r3, [r3]
 8009c62:	623b      	str	r3, [r7, #32]
   return(result);
 8009c64:	6a3b      	ldr	r3, [r7, #32]
 8009c66:	f023 0301 	bic.w	r3, r3, #1
 8009c6a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	3308      	adds	r3, #8
 8009c74:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009c78:	633a      	str	r2, [r7, #48]	; 0x30
 8009c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009c7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c80:	e841 2300 	strex	r3, r2, [r1]
 8009c84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d1e3      	bne.n	8009c54 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2220      	movs	r2, #32
 8009c90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	e853 3f00 	ldrex	r3, [r3]
 8009cac:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f023 0310 	bic.w	r3, r3, #16
 8009cb4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009cc2:	61fb      	str	r3, [r7, #28]
 8009cc4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc6:	69b9      	ldr	r1, [r7, #24]
 8009cc8:	69fa      	ldr	r2, [r7, #28]
 8009cca:	e841 2300 	strex	r3, r2, [r1]
 8009cce:	617b      	str	r3, [r7, #20]
   return(result);
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d1e4      	bne.n	8009ca0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2202      	movs	r2, #2
 8009cda:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009cdc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009ce0:	4619      	mov	r1, r3
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 f846 	bl	8009d74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009ce8:	e02a      	b.n	8009d40 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d00e      	beq.n	8009d14 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009cf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d008      	beq.n	8009d14 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d01c      	beq.n	8009d44 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	4798      	blx	r3
    }
    return;
 8009d12:	e017      	b.n	8009d44 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d012      	beq.n	8009d46 <HAL_UART_IRQHandler+0x59e>
 8009d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d00c      	beq.n	8009d46 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	f000 feb9 	bl	800aaa4 <UART_EndTransmit_IT>
    return;
 8009d32:	e008      	b.n	8009d46 <HAL_UART_IRQHandler+0x59e>
      return;
 8009d34:	bf00      	nop
 8009d36:	e006      	b.n	8009d46 <HAL_UART_IRQHandler+0x59e>
    return;
 8009d38:	bf00      	nop
 8009d3a:	e004      	b.n	8009d46 <HAL_UART_IRQHandler+0x59e>
      return;
 8009d3c:	bf00      	nop
 8009d3e:	e002      	b.n	8009d46 <HAL_UART_IRQHandler+0x59e>
      return;
 8009d40:	bf00      	nop
 8009d42:	e000      	b.n	8009d46 <HAL_UART_IRQHandler+0x59e>
    return;
 8009d44:	bf00      	nop
  }

}
 8009d46:	37e8      	adds	r7, #232	; 0xe8
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}

08009d4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b083      	sub	sp, #12
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009d54:	bf00      	nop
 8009d56:	370c      	adds	r7, #12
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b083      	sub	sp, #12
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009d68:	bf00      	nop
 8009d6a:	370c      	adds	r7, #12
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b083      	sub	sp, #12
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
 8009d7c:	460b      	mov	r3, r1
 8009d7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009d80:	bf00      	nop
 8009d82:	370c      	adds	r7, #12
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr

08009d8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b088      	sub	sp, #32
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009d94:	2300      	movs	r3, #0
 8009d96:	77bb      	strb	r3, [r7, #30]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	685b      	ldr	r3, [r3, #4]
 8009d9c:	4aa0      	ldr	r2, [pc, #640]	; (800a020 <UART_SetConfig+0x294>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d904      	bls.n	8009dac <UART_SetConfig+0x20>
 8009da2:	f640 315d 	movw	r1, #2909	; 0xb5d
 8009da6:	489f      	ldr	r0, [pc, #636]	; (800a024 <UART_SetConfig+0x298>)
 8009da8:	f7f8 fd07 	bl	80027ba <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009db4:	d00d      	beq.n	8009dd2 <UART_SetConfig+0x46>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	689b      	ldr	r3, [r3, #8]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d009      	beq.n	8009dd2 <UART_SetConfig+0x46>
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	689b      	ldr	r3, [r3, #8]
 8009dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009dc6:	d004      	beq.n	8009dd2 <UART_SetConfig+0x46>
 8009dc8:	f640 315e 	movw	r1, #2910	; 0xb5e
 8009dcc:	4895      	ldr	r0, [pc, #596]	; (800a024 <UART_SetConfig+0x298>)
 8009dce:	f7f8 fcf4 	bl	80027ba <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009dda:	d012      	beq.n	8009e02 <UART_SetConfig+0x76>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	68db      	ldr	r3, [r3, #12]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00e      	beq.n	8009e02 <UART_SetConfig+0x76>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	68db      	ldr	r3, [r3, #12]
 8009de8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009dec:	d009      	beq.n	8009e02 <UART_SetConfig+0x76>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	68db      	ldr	r3, [r3, #12]
 8009df2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009df6:	d004      	beq.n	8009e02 <UART_SetConfig+0x76>
 8009df8:	f640 315f 	movw	r1, #2911	; 0xb5f
 8009dfc:	4889      	ldr	r0, [pc, #548]	; (800a024 <UART_SetConfig+0x298>)
 8009dfe:	f7f8 fcdc 	bl	80027ba <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6a1b      	ldr	r3, [r3, #32]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d009      	beq.n	8009e1e <UART_SetConfig+0x92>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6a1b      	ldr	r3, [r3, #32]
 8009e0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e12:	d004      	beq.n	8009e1e <UART_SetConfig+0x92>
 8009e14:	f44f 6136 	mov.w	r1, #2912	; 0xb60
 8009e18:	4882      	ldr	r0, [pc, #520]	; (800a024 <UART_SetConfig+0x298>)
 8009e1a:	f7f8 fcce 	bl	80027ba <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	691b      	ldr	r3, [r3, #16]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d00e      	beq.n	8009e44 <UART_SetConfig+0xb8>
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	691b      	ldr	r3, [r3, #16]
 8009e2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e2e:	d009      	beq.n	8009e44 <UART_SetConfig+0xb8>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	691b      	ldr	r3, [r3, #16]
 8009e34:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009e38:	d004      	beq.n	8009e44 <UART_SetConfig+0xb8>
 8009e3a:	f640 3162 	movw	r1, #2914	; 0xb62
 8009e3e:	4879      	ldr	r0, [pc, #484]	; (800a024 <UART_SetConfig+0x298>)
 8009e40:	f7f8 fcbb 	bl	80027ba <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	695b      	ldr	r3, [r3, #20]
 8009e48:	f023 030c 	bic.w	r3, r3, #12
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d103      	bne.n	8009e58 <UART_SetConfig+0xcc>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	695b      	ldr	r3, [r3, #20]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d104      	bne.n	8009e62 <UART_SetConfig+0xd6>
 8009e58:	f640 3163 	movw	r1, #2915	; 0xb63
 8009e5c:	4871      	ldr	r0, [pc, #452]	; (800a024 <UART_SetConfig+0x298>)
 8009e5e:	f7f8 fcac 	bl	80027ba <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	699b      	ldr	r3, [r3, #24]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d013      	beq.n	8009e92 <UART_SetConfig+0x106>
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	699b      	ldr	r3, [r3, #24]
 8009e6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e72:	d00e      	beq.n	8009e92 <UART_SetConfig+0x106>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	699b      	ldr	r3, [r3, #24]
 8009e78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e7c:	d009      	beq.n	8009e92 <UART_SetConfig+0x106>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	699b      	ldr	r3, [r3, #24]
 8009e82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009e86:	d004      	beq.n	8009e92 <UART_SetConfig+0x106>
 8009e88:	f640 3164 	movw	r1, #2916	; 0xb64
 8009e8c:	4865      	ldr	r0, [pc, #404]	; (800a024 <UART_SetConfig+0x298>)
 8009e8e:	f7f8 fc94 	bl	80027ba <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	69db      	ldr	r3, [r3, #28]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d009      	beq.n	8009eae <UART_SetConfig+0x122>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	69db      	ldr	r3, [r3, #28]
 8009e9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ea2:	d004      	beq.n	8009eae <UART_SetConfig+0x122>
 8009ea4:	f640 3165 	movw	r1, #2917	; 0xb65
 8009ea8:	485e      	ldr	r0, [pc, #376]	; (800a024 <UART_SetConfig+0x298>)
 8009eaa:	f7f8 fc86 	bl	80027ba <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	689a      	ldr	r2, [r3, #8]
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	691b      	ldr	r3, [r3, #16]
 8009eb6:	431a      	orrs	r2, r3
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	695b      	ldr	r3, [r3, #20]
 8009ebc:	431a      	orrs	r2, r3
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	69db      	ldr	r3, [r3, #28]
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	681a      	ldr	r2, [r3, #0]
 8009ecc:	4b56      	ldr	r3, [pc, #344]	; (800a028 <UART_SetConfig+0x29c>)
 8009ece:	4013      	ands	r3, r2
 8009ed0:	687a      	ldr	r2, [r7, #4]
 8009ed2:	6812      	ldr	r2, [r2, #0]
 8009ed4:	6979      	ldr	r1, [r7, #20]
 8009ed6:	430b      	orrs	r3, r1
 8009ed8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	68da      	ldr	r2, [r3, #12]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	430a      	orrs	r2, r1
 8009eee:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	699b      	ldr	r3, [r3, #24]
 8009ef4:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6a1b      	ldr	r3, [r3, #32]
 8009efa:	697a      	ldr	r2, [r7, #20]
 8009efc:	4313      	orrs	r3, r2
 8009efe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	689b      	ldr	r3, [r3, #8]
 8009f06:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	697a      	ldr	r2, [r7, #20]
 8009f10:	430a      	orrs	r2, r1
 8009f12:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a44      	ldr	r2, [pc, #272]	; (800a02c <UART_SetConfig+0x2a0>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d121      	bne.n	8009f62 <UART_SetConfig+0x1d6>
 8009f1e:	4b44      	ldr	r3, [pc, #272]	; (800a030 <UART_SetConfig+0x2a4>)
 8009f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f24:	f003 0303 	and.w	r3, r3, #3
 8009f28:	2b03      	cmp	r3, #3
 8009f2a:	d817      	bhi.n	8009f5c <UART_SetConfig+0x1d0>
 8009f2c:	a201      	add	r2, pc, #4	; (adr r2, 8009f34 <UART_SetConfig+0x1a8>)
 8009f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f32:	bf00      	nop
 8009f34:	08009f45 	.word	0x08009f45
 8009f38:	08009f51 	.word	0x08009f51
 8009f3c:	08009f4b 	.word	0x08009f4b
 8009f40:	08009f57 	.word	0x08009f57
 8009f44:	2301      	movs	r3, #1
 8009f46:	77fb      	strb	r3, [r7, #31]
 8009f48:	e14c      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009f4a:	2302      	movs	r3, #2
 8009f4c:	77fb      	strb	r3, [r7, #31]
 8009f4e:	e149      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009f50:	2304      	movs	r3, #4
 8009f52:	77fb      	strb	r3, [r7, #31]
 8009f54:	e146      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009f56:	2308      	movs	r3, #8
 8009f58:	77fb      	strb	r3, [r7, #31]
 8009f5a:	e143      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009f5c:	2310      	movs	r3, #16
 8009f5e:	77fb      	strb	r3, [r7, #31]
 8009f60:	e140      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	4a33      	ldr	r2, [pc, #204]	; (800a034 <UART_SetConfig+0x2a8>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d132      	bne.n	8009fd2 <UART_SetConfig+0x246>
 8009f6c:	4b30      	ldr	r3, [pc, #192]	; (800a030 <UART_SetConfig+0x2a4>)
 8009f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f72:	f003 030c 	and.w	r3, r3, #12
 8009f76:	2b0c      	cmp	r3, #12
 8009f78:	d828      	bhi.n	8009fcc <UART_SetConfig+0x240>
 8009f7a:	a201      	add	r2, pc, #4	; (adr r2, 8009f80 <UART_SetConfig+0x1f4>)
 8009f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f80:	08009fb5 	.word	0x08009fb5
 8009f84:	08009fcd 	.word	0x08009fcd
 8009f88:	08009fcd 	.word	0x08009fcd
 8009f8c:	08009fcd 	.word	0x08009fcd
 8009f90:	08009fc1 	.word	0x08009fc1
 8009f94:	08009fcd 	.word	0x08009fcd
 8009f98:	08009fcd 	.word	0x08009fcd
 8009f9c:	08009fcd 	.word	0x08009fcd
 8009fa0:	08009fbb 	.word	0x08009fbb
 8009fa4:	08009fcd 	.word	0x08009fcd
 8009fa8:	08009fcd 	.word	0x08009fcd
 8009fac:	08009fcd 	.word	0x08009fcd
 8009fb0:	08009fc7 	.word	0x08009fc7
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	77fb      	strb	r3, [r7, #31]
 8009fb8:	e114      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009fba:	2302      	movs	r3, #2
 8009fbc:	77fb      	strb	r3, [r7, #31]
 8009fbe:	e111      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009fc0:	2304      	movs	r3, #4
 8009fc2:	77fb      	strb	r3, [r7, #31]
 8009fc4:	e10e      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009fc6:	2308      	movs	r3, #8
 8009fc8:	77fb      	strb	r3, [r7, #31]
 8009fca:	e10b      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009fcc:	2310      	movs	r3, #16
 8009fce:	77fb      	strb	r3, [r7, #31]
 8009fd0:	e108      	b.n	800a1e4 <UART_SetConfig+0x458>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a18      	ldr	r2, [pc, #96]	; (800a038 <UART_SetConfig+0x2ac>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d12f      	bne.n	800a03c <UART_SetConfig+0x2b0>
 8009fdc:	4b14      	ldr	r3, [pc, #80]	; (800a030 <UART_SetConfig+0x2a4>)
 8009fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fe2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009fe6:	2b30      	cmp	r3, #48	; 0x30
 8009fe8:	d013      	beq.n	800a012 <UART_SetConfig+0x286>
 8009fea:	2b30      	cmp	r3, #48	; 0x30
 8009fec:	d814      	bhi.n	800a018 <UART_SetConfig+0x28c>
 8009fee:	2b20      	cmp	r3, #32
 8009ff0:	d009      	beq.n	800a006 <UART_SetConfig+0x27a>
 8009ff2:	2b20      	cmp	r3, #32
 8009ff4:	d810      	bhi.n	800a018 <UART_SetConfig+0x28c>
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d002      	beq.n	800a000 <UART_SetConfig+0x274>
 8009ffa:	2b10      	cmp	r3, #16
 8009ffc:	d006      	beq.n	800a00c <UART_SetConfig+0x280>
 8009ffe:	e00b      	b.n	800a018 <UART_SetConfig+0x28c>
 800a000:	2300      	movs	r3, #0
 800a002:	77fb      	strb	r3, [r7, #31]
 800a004:	e0ee      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a006:	2302      	movs	r3, #2
 800a008:	77fb      	strb	r3, [r7, #31]
 800a00a:	e0eb      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a00c:	2304      	movs	r3, #4
 800a00e:	77fb      	strb	r3, [r7, #31]
 800a010:	e0e8      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a012:	2308      	movs	r3, #8
 800a014:	77fb      	strb	r3, [r7, #31]
 800a016:	e0e5      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a018:	2310      	movs	r3, #16
 800a01a:	77fb      	strb	r3, [r7, #31]
 800a01c:	e0e2      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a01e:	bf00      	nop
 800a020:	019bfcc0 	.word	0x019bfcc0
 800a024:	080154cc 	.word	0x080154cc
 800a028:	efff69f3 	.word	0xefff69f3
 800a02c:	40011000 	.word	0x40011000
 800a030:	40023800 	.word	0x40023800
 800a034:	40004400 	.word	0x40004400
 800a038:	40004800 	.word	0x40004800
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4aa5      	ldr	r2, [pc, #660]	; (800a2d8 <UART_SetConfig+0x54c>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d120      	bne.n	800a088 <UART_SetConfig+0x2fc>
 800a046:	4ba5      	ldr	r3, [pc, #660]	; (800a2dc <UART_SetConfig+0x550>)
 800a048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a04c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a050:	2bc0      	cmp	r3, #192	; 0xc0
 800a052:	d013      	beq.n	800a07c <UART_SetConfig+0x2f0>
 800a054:	2bc0      	cmp	r3, #192	; 0xc0
 800a056:	d814      	bhi.n	800a082 <UART_SetConfig+0x2f6>
 800a058:	2b80      	cmp	r3, #128	; 0x80
 800a05a:	d009      	beq.n	800a070 <UART_SetConfig+0x2e4>
 800a05c:	2b80      	cmp	r3, #128	; 0x80
 800a05e:	d810      	bhi.n	800a082 <UART_SetConfig+0x2f6>
 800a060:	2b00      	cmp	r3, #0
 800a062:	d002      	beq.n	800a06a <UART_SetConfig+0x2de>
 800a064:	2b40      	cmp	r3, #64	; 0x40
 800a066:	d006      	beq.n	800a076 <UART_SetConfig+0x2ea>
 800a068:	e00b      	b.n	800a082 <UART_SetConfig+0x2f6>
 800a06a:	2300      	movs	r3, #0
 800a06c:	77fb      	strb	r3, [r7, #31]
 800a06e:	e0b9      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a070:	2302      	movs	r3, #2
 800a072:	77fb      	strb	r3, [r7, #31]
 800a074:	e0b6      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a076:	2304      	movs	r3, #4
 800a078:	77fb      	strb	r3, [r7, #31]
 800a07a:	e0b3      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a07c:	2308      	movs	r3, #8
 800a07e:	77fb      	strb	r3, [r7, #31]
 800a080:	e0b0      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a082:	2310      	movs	r3, #16
 800a084:	77fb      	strb	r3, [r7, #31]
 800a086:	e0ad      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a94      	ldr	r2, [pc, #592]	; (800a2e0 <UART_SetConfig+0x554>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d125      	bne.n	800a0de <UART_SetConfig+0x352>
 800a092:	4b92      	ldr	r3, [pc, #584]	; (800a2dc <UART_SetConfig+0x550>)
 800a094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a098:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a09c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a0a0:	d017      	beq.n	800a0d2 <UART_SetConfig+0x346>
 800a0a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a0a6:	d817      	bhi.n	800a0d8 <UART_SetConfig+0x34c>
 800a0a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0ac:	d00b      	beq.n	800a0c6 <UART_SetConfig+0x33a>
 800a0ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0b2:	d811      	bhi.n	800a0d8 <UART_SetConfig+0x34c>
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d003      	beq.n	800a0c0 <UART_SetConfig+0x334>
 800a0b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0bc:	d006      	beq.n	800a0cc <UART_SetConfig+0x340>
 800a0be:	e00b      	b.n	800a0d8 <UART_SetConfig+0x34c>
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	77fb      	strb	r3, [r7, #31]
 800a0c4:	e08e      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a0c6:	2302      	movs	r3, #2
 800a0c8:	77fb      	strb	r3, [r7, #31]
 800a0ca:	e08b      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a0cc:	2304      	movs	r3, #4
 800a0ce:	77fb      	strb	r3, [r7, #31]
 800a0d0:	e088      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a0d2:	2308      	movs	r3, #8
 800a0d4:	77fb      	strb	r3, [r7, #31]
 800a0d6:	e085      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a0d8:	2310      	movs	r3, #16
 800a0da:	77fb      	strb	r3, [r7, #31]
 800a0dc:	e082      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	4a80      	ldr	r2, [pc, #512]	; (800a2e4 <UART_SetConfig+0x558>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d125      	bne.n	800a134 <UART_SetConfig+0x3a8>
 800a0e8:	4b7c      	ldr	r3, [pc, #496]	; (800a2dc <UART_SetConfig+0x550>)
 800a0ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a0f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a0f6:	d017      	beq.n	800a128 <UART_SetConfig+0x39c>
 800a0f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a0fc:	d817      	bhi.n	800a12e <UART_SetConfig+0x3a2>
 800a0fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a102:	d00b      	beq.n	800a11c <UART_SetConfig+0x390>
 800a104:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a108:	d811      	bhi.n	800a12e <UART_SetConfig+0x3a2>
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d003      	beq.n	800a116 <UART_SetConfig+0x38a>
 800a10e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a112:	d006      	beq.n	800a122 <UART_SetConfig+0x396>
 800a114:	e00b      	b.n	800a12e <UART_SetConfig+0x3a2>
 800a116:	2301      	movs	r3, #1
 800a118:	77fb      	strb	r3, [r7, #31]
 800a11a:	e063      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a11c:	2302      	movs	r3, #2
 800a11e:	77fb      	strb	r3, [r7, #31]
 800a120:	e060      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a122:	2304      	movs	r3, #4
 800a124:	77fb      	strb	r3, [r7, #31]
 800a126:	e05d      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a128:	2308      	movs	r3, #8
 800a12a:	77fb      	strb	r3, [r7, #31]
 800a12c:	e05a      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a12e:	2310      	movs	r3, #16
 800a130:	77fb      	strb	r3, [r7, #31]
 800a132:	e057      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4a6b      	ldr	r2, [pc, #428]	; (800a2e8 <UART_SetConfig+0x55c>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d125      	bne.n	800a18a <UART_SetConfig+0x3fe>
 800a13e:	4b67      	ldr	r3, [pc, #412]	; (800a2dc <UART_SetConfig+0x550>)
 800a140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a144:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a148:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a14c:	d017      	beq.n	800a17e <UART_SetConfig+0x3f2>
 800a14e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a152:	d817      	bhi.n	800a184 <UART_SetConfig+0x3f8>
 800a154:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a158:	d00b      	beq.n	800a172 <UART_SetConfig+0x3e6>
 800a15a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a15e:	d811      	bhi.n	800a184 <UART_SetConfig+0x3f8>
 800a160:	2b00      	cmp	r3, #0
 800a162:	d003      	beq.n	800a16c <UART_SetConfig+0x3e0>
 800a164:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a168:	d006      	beq.n	800a178 <UART_SetConfig+0x3ec>
 800a16a:	e00b      	b.n	800a184 <UART_SetConfig+0x3f8>
 800a16c:	2300      	movs	r3, #0
 800a16e:	77fb      	strb	r3, [r7, #31]
 800a170:	e038      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a172:	2302      	movs	r3, #2
 800a174:	77fb      	strb	r3, [r7, #31]
 800a176:	e035      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a178:	2304      	movs	r3, #4
 800a17a:	77fb      	strb	r3, [r7, #31]
 800a17c:	e032      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a17e:	2308      	movs	r3, #8
 800a180:	77fb      	strb	r3, [r7, #31]
 800a182:	e02f      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a184:	2310      	movs	r3, #16
 800a186:	77fb      	strb	r3, [r7, #31]
 800a188:	e02c      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	4a57      	ldr	r2, [pc, #348]	; (800a2ec <UART_SetConfig+0x560>)
 800a190:	4293      	cmp	r3, r2
 800a192:	d125      	bne.n	800a1e0 <UART_SetConfig+0x454>
 800a194:	4b51      	ldr	r3, [pc, #324]	; (800a2dc <UART_SetConfig+0x550>)
 800a196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a19a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a19e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a1a2:	d017      	beq.n	800a1d4 <UART_SetConfig+0x448>
 800a1a4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a1a8:	d817      	bhi.n	800a1da <UART_SetConfig+0x44e>
 800a1aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1ae:	d00b      	beq.n	800a1c8 <UART_SetConfig+0x43c>
 800a1b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1b4:	d811      	bhi.n	800a1da <UART_SetConfig+0x44e>
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d003      	beq.n	800a1c2 <UART_SetConfig+0x436>
 800a1ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a1be:	d006      	beq.n	800a1ce <UART_SetConfig+0x442>
 800a1c0:	e00b      	b.n	800a1da <UART_SetConfig+0x44e>
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	77fb      	strb	r3, [r7, #31]
 800a1c6:	e00d      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a1c8:	2302      	movs	r3, #2
 800a1ca:	77fb      	strb	r3, [r7, #31]
 800a1cc:	e00a      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a1ce:	2304      	movs	r3, #4
 800a1d0:	77fb      	strb	r3, [r7, #31]
 800a1d2:	e007      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a1d4:	2308      	movs	r3, #8
 800a1d6:	77fb      	strb	r3, [r7, #31]
 800a1d8:	e004      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a1da:	2310      	movs	r3, #16
 800a1dc:	77fb      	strb	r3, [r7, #31]
 800a1de:	e001      	b.n	800a1e4 <UART_SetConfig+0x458>
 800a1e0:	2310      	movs	r3, #16
 800a1e2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	69db      	ldr	r3, [r3, #28]
 800a1e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1ec:	d15c      	bne.n	800a2a8 <UART_SetConfig+0x51c>
  {
    switch (clocksource)
 800a1ee:	7ffb      	ldrb	r3, [r7, #31]
 800a1f0:	2b08      	cmp	r3, #8
 800a1f2:	d828      	bhi.n	800a246 <UART_SetConfig+0x4ba>
 800a1f4:	a201      	add	r2, pc, #4	; (adr r2, 800a1fc <UART_SetConfig+0x470>)
 800a1f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1fa:	bf00      	nop
 800a1fc:	0800a221 	.word	0x0800a221
 800a200:	0800a229 	.word	0x0800a229
 800a204:	0800a231 	.word	0x0800a231
 800a208:	0800a247 	.word	0x0800a247
 800a20c:	0800a237 	.word	0x0800a237
 800a210:	0800a247 	.word	0x0800a247
 800a214:	0800a247 	.word	0x0800a247
 800a218:	0800a247 	.word	0x0800a247
 800a21c:	0800a23f 	.word	0x0800a23f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a220:	f7fb ffec 	bl	80061fc <HAL_RCC_GetPCLK1Freq>
 800a224:	61b8      	str	r0, [r7, #24]
        break;
 800a226:	e013      	b.n	800a250 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a228:	f7fb fffc 	bl	8006224 <HAL_RCC_GetPCLK2Freq>
 800a22c:	61b8      	str	r0, [r7, #24]
        break;
 800a22e:	e00f      	b.n	800a250 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a230:	4b2f      	ldr	r3, [pc, #188]	; (800a2f0 <UART_SetConfig+0x564>)
 800a232:	61bb      	str	r3, [r7, #24]
        break;
 800a234:	e00c      	b.n	800a250 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a236:	f7fb ff0f 	bl	8006058 <HAL_RCC_GetSysClockFreq>
 800a23a:	61b8      	str	r0, [r7, #24]
        break;
 800a23c:	e008      	b.n	800a250 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a23e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a242:	61bb      	str	r3, [r7, #24]
        break;
 800a244:	e004      	b.n	800a250 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 800a246:	2300      	movs	r3, #0
 800a248:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	77bb      	strb	r3, [r7, #30]
        break;
 800a24e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a250:	69bb      	ldr	r3, [r7, #24]
 800a252:	2b00      	cmp	r3, #0
 800a254:	f000 8082 	beq.w	800a35c <UART_SetConfig+0x5d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a258:	69bb      	ldr	r3, [r7, #24]
 800a25a:	005a      	lsls	r2, r3, #1
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	685b      	ldr	r3, [r3, #4]
 800a260:	085b      	lsrs	r3, r3, #1
 800a262:	441a      	add	r2, r3
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	fbb2 f3f3 	udiv	r3, r2, r3
 800a26c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	2b0f      	cmp	r3, #15
 800a272:	d916      	bls.n	800a2a2 <UART_SetConfig+0x516>
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a27a:	d212      	bcs.n	800a2a2 <UART_SetConfig+0x516>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	b29b      	uxth	r3, r3
 800a280:	f023 030f 	bic.w	r3, r3, #15
 800a284:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	085b      	lsrs	r3, r3, #1
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	f003 0307 	and.w	r3, r3, #7
 800a290:	b29a      	uxth	r2, r3
 800a292:	89fb      	ldrh	r3, [r7, #14]
 800a294:	4313      	orrs	r3, r2
 800a296:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	89fa      	ldrh	r2, [r7, #14]
 800a29e:	60da      	str	r2, [r3, #12]
 800a2a0:	e05c      	b.n	800a35c <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	77bb      	strb	r3, [r7, #30]
 800a2a6:	e059      	b.n	800a35c <UART_SetConfig+0x5d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a2a8:	7ffb      	ldrb	r3, [r7, #31]
 800a2aa:	2b08      	cmp	r3, #8
 800a2ac:	d835      	bhi.n	800a31a <UART_SetConfig+0x58e>
 800a2ae:	a201      	add	r2, pc, #4	; (adr r2, 800a2b4 <UART_SetConfig+0x528>)
 800a2b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2b4:	0800a2f5 	.word	0x0800a2f5
 800a2b8:	0800a2fd 	.word	0x0800a2fd
 800a2bc:	0800a305 	.word	0x0800a305
 800a2c0:	0800a31b 	.word	0x0800a31b
 800a2c4:	0800a30b 	.word	0x0800a30b
 800a2c8:	0800a31b 	.word	0x0800a31b
 800a2cc:	0800a31b 	.word	0x0800a31b
 800a2d0:	0800a31b 	.word	0x0800a31b
 800a2d4:	0800a313 	.word	0x0800a313
 800a2d8:	40004c00 	.word	0x40004c00
 800a2dc:	40023800 	.word	0x40023800
 800a2e0:	40005000 	.word	0x40005000
 800a2e4:	40011400 	.word	0x40011400
 800a2e8:	40007800 	.word	0x40007800
 800a2ec:	40007c00 	.word	0x40007c00
 800a2f0:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a2f4:	f7fb ff82 	bl	80061fc <HAL_RCC_GetPCLK1Freq>
 800a2f8:	61b8      	str	r0, [r7, #24]
        break;
 800a2fa:	e013      	b.n	800a324 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a2fc:	f7fb ff92 	bl	8006224 <HAL_RCC_GetPCLK2Freq>
 800a300:	61b8      	str	r0, [r7, #24]
        break;
 800a302:	e00f      	b.n	800a324 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a304:	4b1b      	ldr	r3, [pc, #108]	; (800a374 <UART_SetConfig+0x5e8>)
 800a306:	61bb      	str	r3, [r7, #24]
        break;
 800a308:	e00c      	b.n	800a324 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a30a:	f7fb fea5 	bl	8006058 <HAL_RCC_GetSysClockFreq>
 800a30e:	61b8      	str	r0, [r7, #24]
        break;
 800a310:	e008      	b.n	800a324 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a312:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a316:	61bb      	str	r3, [r7, #24]
        break;
 800a318:	e004      	b.n	800a324 <UART_SetConfig+0x598>
      default:
        pclk = 0U;
 800a31a:	2300      	movs	r3, #0
 800a31c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a31e:	2301      	movs	r3, #1
 800a320:	77bb      	strb	r3, [r7, #30]
        break;
 800a322:	bf00      	nop
    }

    if (pclk != 0U)
 800a324:	69bb      	ldr	r3, [r7, #24]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d018      	beq.n	800a35c <UART_SetConfig+0x5d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	085a      	lsrs	r2, r3, #1
 800a330:	69bb      	ldr	r3, [r7, #24]
 800a332:	441a      	add	r2, r3
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	fbb2 f3f3 	udiv	r3, r2, r3
 800a33c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	2b0f      	cmp	r3, #15
 800a342:	d909      	bls.n	800a358 <UART_SetConfig+0x5cc>
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a34a:	d205      	bcs.n	800a358 <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	b29a      	uxth	r2, r3
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	60da      	str	r2, [r3, #12]
 800a356:	e001      	b.n	800a35c <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 800a358:	2301      	movs	r3, #1
 800a35a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2200      	movs	r2, #0
 800a360:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a368:	7fbb      	ldrb	r3, [r7, #30]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3720      	adds	r7, #32
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}
 800a372:	bf00      	nop
 800a374:	00f42400 	.word	0x00f42400

0800a378 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b082      	sub	sp, #8
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a384:	2bff      	cmp	r3, #255	; 0xff
 800a386:	d904      	bls.n	800a392 <UART_AdvFeatureConfig+0x1a>
 800a388:	f640 31e6 	movw	r1, #3046	; 0xbe6
 800a38c:	488e      	ldr	r0, [pc, #568]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a38e:	f7f8 fa14 	bl	80027ba <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a396:	f003 0301 	and.w	r3, r3, #1
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d018      	beq.n	800a3d0 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d009      	beq.n	800a3ba <UART_AdvFeatureConfig+0x42>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a3ae:	d004      	beq.n	800a3ba <UART_AdvFeatureConfig+0x42>
 800a3b0:	f640 31eb 	movw	r1, #3051	; 0xbeb
 800a3b4:	4884      	ldr	r0, [pc, #528]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a3b6:	f7f8 fa00 	bl	80027ba <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	430a      	orrs	r2, r1
 800a3ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3d4:	f003 0302 	and.w	r3, r3, #2
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d018      	beq.n	800a40e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d009      	beq.n	800a3f8 <UART_AdvFeatureConfig+0x80>
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3ec:	d004      	beq.n	800a3f8 <UART_AdvFeatureConfig+0x80>
 800a3ee:	f640 31f2 	movw	r1, #3058	; 0xbf2
 800a3f2:	4875      	ldr	r0, [pc, #468]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a3f4:	f7f8 f9e1 	bl	80027ba <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	430a      	orrs	r2, r1
 800a40c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a412:	f003 0304 	and.w	r3, r3, #4
 800a416:	2b00      	cmp	r3, #0
 800a418:	d018      	beq.n	800a44c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d009      	beq.n	800a436 <UART_AdvFeatureConfig+0xbe>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a426:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a42a:	d004      	beq.n	800a436 <UART_AdvFeatureConfig+0xbe>
 800a42c:	f640 31f9 	movw	r1, #3065	; 0xbf9
 800a430:	4865      	ldr	r0, [pc, #404]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a432:	f7f8 f9c2 	bl	80027ba <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	430a      	orrs	r2, r1
 800a44a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a450:	f003 0308 	and.w	r3, r3, #8
 800a454:	2b00      	cmp	r3, #0
 800a456:	d018      	beq.n	800a48a <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d009      	beq.n	800a474 <UART_AdvFeatureConfig+0xfc>
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a464:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a468:	d004      	beq.n	800a474 <UART_AdvFeatureConfig+0xfc>
 800a46a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800a46e:	4856      	ldr	r0, [pc, #344]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a470:	f7f8 f9a3 	bl	80027ba <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	685b      	ldr	r3, [r3, #4]
 800a47a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	430a      	orrs	r2, r1
 800a488:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a48e:	f003 0310 	and.w	r3, r3, #16
 800a492:	2b00      	cmp	r3, #0
 800a494:	d018      	beq.n	800a4c8 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d009      	beq.n	800a4b2 <UART_AdvFeatureConfig+0x13a>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4a6:	d004      	beq.n	800a4b2 <UART_AdvFeatureConfig+0x13a>
 800a4a8:	f640 4107 	movw	r1, #3079	; 0xc07
 800a4ac:	4846      	ldr	r0, [pc, #280]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a4ae:	f7f8 f984 	bl	80027ba <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	689b      	ldr	r3, [r3, #8]
 800a4b8:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	430a      	orrs	r2, r1
 800a4c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4cc:	f003 0320 	and.w	r3, r3, #32
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d018      	beq.n	800a506 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d009      	beq.n	800a4f0 <UART_AdvFeatureConfig+0x178>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a4e4:	d004      	beq.n	800a4f0 <UART_AdvFeatureConfig+0x178>
 800a4e6:	f640 410e 	movw	r1, #3086	; 0xc0e
 800a4ea:	4837      	ldr	r0, [pc, #220]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a4ec:	f7f8 f965 	bl	80027ba <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	689b      	ldr	r3, [r3, #8]
 800a4f6:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	430a      	orrs	r2, r1
 800a504:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a50a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d064      	beq.n	800a5dc <UART_AdvFeatureConfig+0x264>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a2d      	ldr	r2, [pc, #180]	; (800a5cc <UART_AdvFeatureConfig+0x254>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d013      	beq.n	800a544 <UART_AdvFeatureConfig+0x1cc>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	4a2b      	ldr	r2, [pc, #172]	; (800a5d0 <UART_AdvFeatureConfig+0x258>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d00e      	beq.n	800a544 <UART_AdvFeatureConfig+0x1cc>
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a2a      	ldr	r2, [pc, #168]	; (800a5d4 <UART_AdvFeatureConfig+0x25c>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d009      	beq.n	800a544 <UART_AdvFeatureConfig+0x1cc>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4a28      	ldr	r2, [pc, #160]	; (800a5d8 <UART_AdvFeatureConfig+0x260>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d004      	beq.n	800a544 <UART_AdvFeatureConfig+0x1cc>
 800a53a:	f640 4115 	movw	r1, #3093	; 0xc15
 800a53e:	4822      	ldr	r0, [pc, #136]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a540:	f7f8 f93b 	bl	80027ba <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d009      	beq.n	800a560 <UART_AdvFeatureConfig+0x1e8>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a550:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a554:	d004      	beq.n	800a560 <UART_AdvFeatureConfig+0x1e8>
 800a556:	f640 4116 	movw	r1, #3094	; 0xc16
 800a55a:	481b      	ldr	r0, [pc, #108]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a55c:	f7f8 f92d 	bl	80027ba <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	430a      	orrs	r2, r1
 800a574:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a57a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a57e:	d12d      	bne.n	800a5dc <UART_AdvFeatureConfig+0x264>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a584:	2b00      	cmp	r3, #0
 800a586:	d013      	beq.n	800a5b0 <UART_AdvFeatureConfig+0x238>
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a58c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a590:	d00e      	beq.n	800a5b0 <UART_AdvFeatureConfig+0x238>
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a596:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a59a:	d009      	beq.n	800a5b0 <UART_AdvFeatureConfig+0x238>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5a0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a5a4:	d004      	beq.n	800a5b0 <UART_AdvFeatureConfig+0x238>
 800a5a6:	f640 411b 	movw	r1, #3099	; 0xc1b
 800a5aa:	4807      	ldr	r0, [pc, #28]	; (800a5c8 <UART_AdvFeatureConfig+0x250>)
 800a5ac:	f7f8 f905 	bl	80027ba <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	430a      	orrs	r2, r1
 800a5c4:	605a      	str	r2, [r3, #4]
 800a5c6:	e009      	b.n	800a5dc <UART_AdvFeatureConfig+0x264>
 800a5c8:	080154cc 	.word	0x080154cc
 800a5cc:	40011000 	.word	0x40011000
 800a5d0:	40004400 	.word	0x40004400
 800a5d4:	40004800 	.word	0x40004800
 800a5d8:	40011400 	.word	0x40011400
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d018      	beq.n	800a61a <UART_AdvFeatureConfig+0x2a2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d009      	beq.n	800a604 <UART_AdvFeatureConfig+0x28c>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5f4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a5f8:	d004      	beq.n	800a604 <UART_AdvFeatureConfig+0x28c>
 800a5fa:	f640 4123 	movw	r1, #3107	; 0xc23
 800a5fe:	4809      	ldr	r0, [pc, #36]	; (800a624 <UART_AdvFeatureConfig+0x2ac>)
 800a600:	f7f8 f8db 	bl	80027ba <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	685b      	ldr	r3, [r3, #4]
 800a60a:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	430a      	orrs	r2, r1
 800a618:	605a      	str	r2, [r3, #4]
  }
}
 800a61a:	bf00      	nop
 800a61c:	3708      	adds	r7, #8
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop
 800a624:	080154cc 	.word	0x080154cc

0800a628 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b086      	sub	sp, #24
 800a62c:	af02      	add	r7, sp, #8
 800a62e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2200      	movs	r2, #0
 800a634:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a638:	f7f8 fdb8 	bl	80031ac <HAL_GetTick>
 800a63c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f003 0308 	and.w	r3, r3, #8
 800a648:	2b08      	cmp	r3, #8
 800a64a:	d10e      	bne.n	800a66a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a64c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a650:	9300      	str	r3, [sp, #0]
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	2200      	movs	r2, #0
 800a656:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 f81b 	bl	800a696 <UART_WaitOnFlagUntilTimeout>
 800a660:	4603      	mov	r3, r0
 800a662:	2b00      	cmp	r3, #0
 800a664:	d001      	beq.n	800a66a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a666:	2303      	movs	r3, #3
 800a668:	e011      	b.n	800a68e <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2220      	movs	r2, #32
 800a66e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2220      	movs	r2, #32
 800a674:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2200      	movs	r2, #0
 800a67c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2200      	movs	r2, #0
 800a688:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800a68c:	2300      	movs	r3, #0
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3710      	adds	r7, #16
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}

0800a696 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a696:	b580      	push	{r7, lr}
 800a698:	b09c      	sub	sp, #112	; 0x70
 800a69a:	af00      	add	r7, sp, #0
 800a69c:	60f8      	str	r0, [r7, #12]
 800a69e:	60b9      	str	r1, [r7, #8]
 800a6a0:	603b      	str	r3, [r7, #0]
 800a6a2:	4613      	mov	r3, r2
 800a6a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6a6:	e0a7      	b.n	800a7f8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a6aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6ae:	f000 80a3 	beq.w	800a7f8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6b2:	f7f8 fd7b 	bl	80031ac <HAL_GetTick>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	1ad3      	subs	r3, r2, r3
 800a6bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a6be:	429a      	cmp	r2, r3
 800a6c0:	d302      	bcc.n	800a6c8 <UART_WaitOnFlagUntilTimeout+0x32>
 800a6c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d13f      	bne.n	800a748 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a6d0:	e853 3f00 	ldrex	r3, [r3]
 800a6d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a6d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a6dc:	667b      	str	r3, [r7, #100]	; 0x64
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a6e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a6e8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a6ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a6ee:	e841 2300 	strex	r3, r2, [r1]
 800a6f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a6f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d1e6      	bne.n	800a6c8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	3308      	adds	r3, #8
 800a700:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a702:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a704:	e853 3f00 	ldrex	r3, [r3]
 800a708:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a70a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a70c:	f023 0301 	bic.w	r3, r3, #1
 800a710:	663b      	str	r3, [r7, #96]	; 0x60
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	3308      	adds	r3, #8
 800a718:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a71a:	64ba      	str	r2, [r7, #72]	; 0x48
 800a71c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a71e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a720:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a722:	e841 2300 	strex	r3, r2, [r1]
 800a726:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a728:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d1e5      	bne.n	800a6fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	2220      	movs	r2, #32
 800a732:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2220      	movs	r2, #32
 800a738:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2200      	movs	r2, #0
 800a740:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800a744:	2303      	movs	r3, #3
 800a746:	e068      	b.n	800a81a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f003 0304 	and.w	r3, r3, #4
 800a752:	2b00      	cmp	r3, #0
 800a754:	d050      	beq.n	800a7f8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	69db      	ldr	r3, [r3, #28]
 800a75c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a760:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a764:	d148      	bne.n	800a7f8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a76e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a778:	e853 3f00 	ldrex	r3, [r3]
 800a77c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a780:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a784:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	461a      	mov	r2, r3
 800a78c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a78e:	637b      	str	r3, [r7, #52]	; 0x34
 800a790:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a792:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a794:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a796:	e841 2300 	strex	r3, r2, [r1]
 800a79a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a79c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d1e6      	bne.n	800a770 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	3308      	adds	r3, #8
 800a7a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	e853 3f00 	ldrex	r3, [r3]
 800a7b0:	613b      	str	r3, [r7, #16]
   return(result);
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	f023 0301 	bic.w	r3, r3, #1
 800a7b8:	66bb      	str	r3, [r7, #104]	; 0x68
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	3308      	adds	r3, #8
 800a7c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a7c2:	623a      	str	r2, [r7, #32]
 800a7c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7c6:	69f9      	ldr	r1, [r7, #28]
 800a7c8:	6a3a      	ldr	r2, [r7, #32]
 800a7ca:	e841 2300 	strex	r3, r2, [r1]
 800a7ce:	61bb      	str	r3, [r7, #24]
   return(result);
 800a7d0:	69bb      	ldr	r3, [r7, #24]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d1e5      	bne.n	800a7a2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2220      	movs	r2, #32
 800a7da:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2220      	movs	r2, #32
 800a7e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2220      	movs	r2, #32
 800a7e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800a7f4:	2303      	movs	r3, #3
 800a7f6:	e010      	b.n	800a81a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	69da      	ldr	r2, [r3, #28]
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	4013      	ands	r3, r2
 800a802:	68ba      	ldr	r2, [r7, #8]
 800a804:	429a      	cmp	r2, r3
 800a806:	bf0c      	ite	eq
 800a808:	2301      	moveq	r3, #1
 800a80a:	2300      	movne	r3, #0
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	461a      	mov	r2, r3
 800a810:	79fb      	ldrb	r3, [r7, #7]
 800a812:	429a      	cmp	r2, r3
 800a814:	f43f af48 	beq.w	800a6a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a818:	2300      	movs	r3, #0
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3770      	adds	r7, #112	; 0x70
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}
	...

0800a824 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a824:	b480      	push	{r7}
 800a826:	b097      	sub	sp, #92	; 0x5c
 800a828:	af00      	add	r7, sp, #0
 800a82a:	60f8      	str	r0, [r7, #12]
 800a82c:	60b9      	str	r1, [r7, #8]
 800a82e:	4613      	mov	r3, r2
 800a830:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	68ba      	ldr	r2, [r7, #8]
 800a836:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	88fa      	ldrh	r2, [r7, #6]
 800a83c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	88fa      	ldrh	r2, [r7, #6]
 800a844:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2200      	movs	r2, #0
 800a84c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a856:	d10e      	bne.n	800a876 <UART_Start_Receive_IT+0x52>
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	691b      	ldr	r3, [r3, #16]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d105      	bne.n	800a86c <UART_Start_Receive_IT+0x48>
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a866:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a86a:	e02d      	b.n	800a8c8 <UART_Start_Receive_IT+0xa4>
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	22ff      	movs	r2, #255	; 0xff
 800a870:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a874:	e028      	b.n	800a8c8 <UART_Start_Receive_IT+0xa4>
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	689b      	ldr	r3, [r3, #8]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d10d      	bne.n	800a89a <UART_Start_Receive_IT+0x76>
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	691b      	ldr	r3, [r3, #16]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d104      	bne.n	800a890 <UART_Start_Receive_IT+0x6c>
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	22ff      	movs	r2, #255	; 0xff
 800a88a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a88e:	e01b      	b.n	800a8c8 <UART_Start_Receive_IT+0xa4>
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	227f      	movs	r2, #127	; 0x7f
 800a894:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a898:	e016      	b.n	800a8c8 <UART_Start_Receive_IT+0xa4>
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a8a2:	d10d      	bne.n	800a8c0 <UART_Start_Receive_IT+0x9c>
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	691b      	ldr	r3, [r3, #16]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d104      	bne.n	800a8b6 <UART_Start_Receive_IT+0x92>
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	227f      	movs	r2, #127	; 0x7f
 800a8b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a8b4:	e008      	b.n	800a8c8 <UART_Start_Receive_IT+0xa4>
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	223f      	movs	r2, #63	; 0x3f
 800a8ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a8be:	e003      	b.n	800a8c8 <UART_Start_Receive_IT+0xa4>
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2222      	movs	r2, #34	; 0x22
 800a8d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	3308      	adds	r3, #8
 800a8de:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8e2:	e853 3f00 	ldrex	r3, [r3]
 800a8e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a8e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8ea:	f043 0301 	orr.w	r3, r3, #1
 800a8ee:	657b      	str	r3, [r7, #84]	; 0x54
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	3308      	adds	r3, #8
 800a8f6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a8f8:	64ba      	str	r2, [r7, #72]	; 0x48
 800a8fa:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a8fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a900:	e841 2300 	strex	r3, r2, [r1]
 800a904:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a906:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d1e5      	bne.n	800a8d8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	689b      	ldr	r3, [r3, #8]
 800a910:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a914:	d107      	bne.n	800a926 <UART_Start_Receive_IT+0x102>
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	691b      	ldr	r3, [r3, #16]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d103      	bne.n	800a926 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	4a21      	ldr	r2, [pc, #132]	; (800a9a8 <UART_Start_Receive_IT+0x184>)
 800a922:	669a      	str	r2, [r3, #104]	; 0x68
 800a924:	e002      	b.n	800a92c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	4a20      	ldr	r2, [pc, #128]	; (800a9ac <UART_Start_Receive_IT+0x188>)
 800a92a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	691b      	ldr	r3, [r3, #16]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d019      	beq.n	800a968 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a93a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a93c:	e853 3f00 	ldrex	r3, [r3]
 800a940:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a944:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800a948:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	461a      	mov	r2, r3
 800a950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a952:	637b      	str	r3, [r7, #52]	; 0x34
 800a954:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a956:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a958:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a95a:	e841 2300 	strex	r3, r2, [r1]
 800a95e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a962:	2b00      	cmp	r3, #0
 800a964:	d1e6      	bne.n	800a934 <UART_Start_Receive_IT+0x110>
 800a966:	e018      	b.n	800a99a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	e853 3f00 	ldrex	r3, [r3]
 800a974:	613b      	str	r3, [r7, #16]
   return(result);
 800a976:	693b      	ldr	r3, [r7, #16]
 800a978:	f043 0320 	orr.w	r3, r3, #32
 800a97c:	653b      	str	r3, [r7, #80]	; 0x50
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	461a      	mov	r2, r3
 800a984:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a986:	623b      	str	r3, [r7, #32]
 800a988:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a98a:	69f9      	ldr	r1, [r7, #28]
 800a98c:	6a3a      	ldr	r2, [r7, #32]
 800a98e:	e841 2300 	strex	r3, r2, [r1]
 800a992:	61bb      	str	r3, [r7, #24]
   return(result);
 800a994:	69bb      	ldr	r3, [r7, #24]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d1e6      	bne.n	800a968 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800a99a:	2300      	movs	r3, #0
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	375c      	adds	r7, #92	; 0x5c
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr
 800a9a8:	0800ac5f 	.word	0x0800ac5f
 800a9ac:	0800aaf9 	.word	0x0800aaf9

0800a9b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b095      	sub	sp, #84	; 0x54
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9c0:	e853 3f00 	ldrex	r3, [r3]
 800a9c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a9cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a9d6:	643b      	str	r3, [r7, #64]	; 0x40
 800a9d8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a9dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a9de:	e841 2300 	strex	r3, r2, [r1]
 800a9e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d1e6      	bne.n	800a9b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	3308      	adds	r3, #8
 800a9f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f2:	6a3b      	ldr	r3, [r7, #32]
 800a9f4:	e853 3f00 	ldrex	r3, [r3]
 800a9f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800a9fa:	69fb      	ldr	r3, [r7, #28]
 800a9fc:	f023 0301 	bic.w	r3, r3, #1
 800aa00:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	3308      	adds	r3, #8
 800aa08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aa0c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aa12:	e841 2300 	strex	r3, r2, [r1]
 800aa16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aa18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d1e5      	bne.n	800a9ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa22:	2b01      	cmp	r3, #1
 800aa24:	d118      	bne.n	800aa58 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	e853 3f00 	ldrex	r3, [r3]
 800aa32:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	f023 0310 	bic.w	r3, r3, #16
 800aa3a:	647b      	str	r3, [r7, #68]	; 0x44
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	461a      	mov	r2, r3
 800aa42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa44:	61bb      	str	r3, [r7, #24]
 800aa46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa48:	6979      	ldr	r1, [r7, #20]
 800aa4a:	69ba      	ldr	r2, [r7, #24]
 800aa4c:	e841 2300 	strex	r3, r2, [r1]
 800aa50:	613b      	str	r3, [r7, #16]
   return(result);
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d1e6      	bne.n	800aa26 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2220      	movs	r2, #32
 800aa5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2200      	movs	r2, #0
 800aa64:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2200      	movs	r2, #0
 800aa6a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800aa6c:	bf00      	nop
 800aa6e:	3754      	adds	r7, #84	; 0x54
 800aa70:	46bd      	mov	sp, r7
 800aa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa76:	4770      	bx	lr

0800aa78 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b084      	sub	sp, #16
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2200      	movs	r2, #0
 800aa92:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aa96:	68f8      	ldr	r0, [r7, #12]
 800aa98:	f7ff f962 	bl	8009d60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aa9c:	bf00      	nop
 800aa9e:	3710      	adds	r7, #16
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b088      	sub	sp, #32
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	e853 3f00 	ldrex	r3, [r3]
 800aab8:	60bb      	str	r3, [r7, #8]
   return(result);
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aac0:	61fb      	str	r3, [r7, #28]
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	461a      	mov	r2, r3
 800aac8:	69fb      	ldr	r3, [r7, #28]
 800aaca:	61bb      	str	r3, [r7, #24]
 800aacc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aace:	6979      	ldr	r1, [r7, #20]
 800aad0:	69ba      	ldr	r2, [r7, #24]
 800aad2:	e841 2300 	strex	r3, r2, [r1]
 800aad6:	613b      	str	r3, [r7, #16]
   return(result);
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d1e6      	bne.n	800aaac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2220      	movs	r2, #32
 800aae2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2200      	movs	r2, #0
 800aae8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f7ff f92e 	bl	8009d4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aaf0:	bf00      	nop
 800aaf2:	3720      	adds	r7, #32
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b096      	sub	sp, #88	; 0x58
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ab06:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ab10:	2b22      	cmp	r3, #34	; 0x22
 800ab12:	f040 8098 	bne.w	800ac46 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab1c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ab20:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800ab24:	b2d9      	uxtb	r1, r3
 800ab26:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800ab2a:	b2da      	uxtb	r2, r3
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab30:	400a      	ands	r2, r1
 800ab32:	b2d2      	uxtb	r2, r2
 800ab34:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab3a:	1c5a      	adds	r2, r3, #1
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ab46:	b29b      	uxth	r3, r3
 800ab48:	3b01      	subs	r3, #1
 800ab4a:	b29a      	uxth	r2, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ab58:	b29b      	uxth	r3, r3
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d17b      	bne.n	800ac56 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab66:	e853 3f00 	ldrex	r3, [r3]
 800ab6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ab6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab72:	653b      	str	r3, [r7, #80]	; 0x50
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	461a      	mov	r2, r3
 800ab7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab7c:	647b      	str	r3, [r7, #68]	; 0x44
 800ab7e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab80:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ab82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ab84:	e841 2300 	strex	r3, r2, [r1]
 800ab88:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ab8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d1e6      	bne.n	800ab5e <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	3308      	adds	r3, #8
 800ab96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab9a:	e853 3f00 	ldrex	r3, [r3]
 800ab9e:	623b      	str	r3, [r7, #32]
   return(result);
 800aba0:	6a3b      	ldr	r3, [r7, #32]
 800aba2:	f023 0301 	bic.w	r3, r3, #1
 800aba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	3308      	adds	r3, #8
 800abae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800abb0:	633a      	str	r2, [r7, #48]	; 0x30
 800abb2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800abb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abb8:	e841 2300 	strex	r3, r2, [r1]
 800abbc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800abbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d1e5      	bne.n	800ab90 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2220      	movs	r2, #32
 800abc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2200      	movs	r2, #0
 800abd0:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2200      	movs	r2, #0
 800abd6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abdc:	2b01      	cmp	r3, #1
 800abde:	d12e      	bne.n	800ac3e <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2200      	movs	r2, #0
 800abe4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	e853 3f00 	ldrex	r3, [r3]
 800abf2:	60fb      	str	r3, [r7, #12]
   return(result);
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	f023 0310 	bic.w	r3, r3, #16
 800abfa:	64bb      	str	r3, [r7, #72]	; 0x48
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	461a      	mov	r2, r3
 800ac02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac04:	61fb      	str	r3, [r7, #28]
 800ac06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac08:	69b9      	ldr	r1, [r7, #24]
 800ac0a:	69fa      	ldr	r2, [r7, #28]
 800ac0c:	e841 2300 	strex	r3, r2, [r1]
 800ac10:	617b      	str	r3, [r7, #20]
   return(result);
 800ac12:	697b      	ldr	r3, [r7, #20]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d1e6      	bne.n	800abe6 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	69db      	ldr	r3, [r3, #28]
 800ac1e:	f003 0310 	and.w	r3, r3, #16
 800ac22:	2b10      	cmp	r3, #16
 800ac24:	d103      	bne.n	800ac2e <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	2210      	movs	r2, #16
 800ac2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ac34:	4619      	mov	r1, r3
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f7ff f89c 	bl	8009d74 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ac3c:	e00b      	b.n	800ac56 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f7f7 fd3a 	bl	80026b8 <HAL_UART_RxCpltCallback>
}
 800ac44:	e007      	b.n	800ac56 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	699a      	ldr	r2, [r3, #24]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f042 0208 	orr.w	r2, r2, #8
 800ac54:	619a      	str	r2, [r3, #24]
}
 800ac56:	bf00      	nop
 800ac58:	3758      	adds	r7, #88	; 0x58
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}

0800ac5e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ac5e:	b580      	push	{r7, lr}
 800ac60:	b096      	sub	sp, #88	; 0x58
 800ac62:	af00      	add	r7, sp, #0
 800ac64:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ac6c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac76:	2b22      	cmp	r3, #34	; 0x22
 800ac78:	f040 8098 	bne.w	800adac <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac82:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac8a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800ac8c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800ac90:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800ac94:	4013      	ands	r3, r2
 800ac96:	b29a      	uxth	r2, r3
 800ac98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac9a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aca0:	1c9a      	adds	r2, r3, #2
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800acac:	b29b      	uxth	r3, r3
 800acae:	3b01      	subs	r3, #1
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800acbe:	b29b      	uxth	r3, r3
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d17b      	bne.n	800adbc <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800accc:	e853 3f00 	ldrex	r3, [r3]
 800acd0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800acd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800acd8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	461a      	mov	r2, r3
 800ace0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ace2:	643b      	str	r3, [r7, #64]	; 0x40
 800ace4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ace6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ace8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800acea:	e841 2300 	strex	r3, r2, [r1]
 800acee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800acf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d1e6      	bne.n	800acc4 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	3308      	adds	r3, #8
 800acfc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acfe:	6a3b      	ldr	r3, [r7, #32]
 800ad00:	e853 3f00 	ldrex	r3, [r3]
 800ad04:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad06:	69fb      	ldr	r3, [r7, #28]
 800ad08:	f023 0301 	bic.w	r3, r3, #1
 800ad0c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	3308      	adds	r3, #8
 800ad14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad16:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ad18:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad1e:	e841 2300 	strex	r3, r2, [r1]
 800ad22:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ad24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d1e5      	bne.n	800acf6 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2220      	movs	r2, #32
 800ad2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	2200      	movs	r2, #0
 800ad36:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad42:	2b01      	cmp	r3, #1
 800ad44:	d12e      	bne.n	800ada4 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	e853 3f00 	ldrex	r3, [r3]
 800ad58:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	f023 0310 	bic.w	r3, r3, #16
 800ad60:	647b      	str	r3, [r7, #68]	; 0x44
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	461a      	mov	r2, r3
 800ad68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad6a:	61bb      	str	r3, [r7, #24]
 800ad6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad6e:	6979      	ldr	r1, [r7, #20]
 800ad70:	69ba      	ldr	r2, [r7, #24]
 800ad72:	e841 2300 	strex	r3, r2, [r1]
 800ad76:	613b      	str	r3, [r7, #16]
   return(result);
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d1e6      	bne.n	800ad4c <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	69db      	ldr	r3, [r3, #28]
 800ad84:	f003 0310 	and.w	r3, r3, #16
 800ad88:	2b10      	cmp	r3, #16
 800ad8a:	d103      	bne.n	800ad94 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	2210      	movs	r2, #16
 800ad92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ad9a:	4619      	mov	r1, r3
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f7fe ffe9 	bl	8009d74 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ada2:	e00b      	b.n	800adbc <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f7f7 fc87 	bl	80026b8 <HAL_UART_RxCpltCallback>
}
 800adaa:	e007      	b.n	800adbc <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	699a      	ldr	r2, [r3, #24]
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f042 0208 	orr.w	r2, r2, #8
 800adba:	619a      	str	r2, [r3, #24]
}
 800adbc:	bf00      	nop
 800adbe:	3758      	adds	r7, #88	; 0x58
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b084      	sub	sp, #16
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
 800adcc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800adce:	2300      	movs	r3, #0
 800add0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800add2:	6839      	ldr	r1, [r7, #0]
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f001 fce2 	bl	800c79e <VL53L0X_get_offset_calibration_data_micro_meter>
 800adda:	4603      	mov	r3, r0
 800addc:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 800adde:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	3710      	adds	r7, #16
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
	...

0800adec <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 800adec:	b5b0      	push	{r4, r5, r7, lr}
 800adee:	b096      	sub	sp, #88	; 0x58
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800adf4:	2300      	movs	r3, #0
 800adf6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800adfa:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d107      	bne.n	800ae12 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800ae02:	2200      	movs	r2, #0
 800ae04:	2188      	movs	r1, #136	; 0x88
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f004 feda 	bl	800fbc0 <VL53L0X_WrByte>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2200      	movs	r2, #0
 800ae16:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ae20:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800ae2a:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	4a9e      	ldr	r2, [pc, #632]	; (800b0ac <VL53L0X_DataInit+0x2c0>)
 800ae32:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	4a9d      	ldr	r2, [pc, #628]	; (800b0b0 <VL53L0X_DataInit+0x2c4>)
 800ae3a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2200      	movs	r2, #0
 800ae42:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800ae44:	f107 0310 	add.w	r3, r7, #16
 800ae48:	4619      	mov	r1, r3
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 fac2 	bl	800b3d4 <VL53L0X_GetDeviceParameters>
 800ae50:	4603      	mov	r3, r0
 800ae52:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 800ae56:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d112      	bne.n	800ae84 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800ae62:	2300      	movs	r3, #0
 800ae64:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	f103 0410 	add.w	r4, r3, #16
 800ae6c:	f107 0510 	add.w	r5, r7, #16
 800ae70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ae72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ae74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ae76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ae78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ae7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ae7c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800ae80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2264      	movs	r2, #100	; 0x64
 800ae88:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f44f 7261 	mov.w	r2, #900	; 0x384
 800ae92:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800ae9c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800aea6:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2201      	movs	r2, #1
 800aeae:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	2180      	movs	r1, #128	; 0x80
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f004 fe82 	bl	800fbc0 <VL53L0X_WrByte>
 800aebc:	4603      	mov	r3, r0
 800aebe:	461a      	mov	r2, r3
 800aec0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800aec4:	4313      	orrs	r3, r2
 800aec6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800aeca:	2201      	movs	r2, #1
 800aecc:	21ff      	movs	r1, #255	; 0xff
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f004 fe76 	bl	800fbc0 <VL53L0X_WrByte>
 800aed4:	4603      	mov	r3, r0
 800aed6:	461a      	mov	r2, r3
 800aed8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800aedc:	4313      	orrs	r3, r2
 800aede:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800aee2:	2200      	movs	r2, #0
 800aee4:	2100      	movs	r1, #0
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f004 fe6a 	bl	800fbc0 <VL53L0X_WrByte>
 800aeec:	4603      	mov	r3, r0
 800aeee:	461a      	mov	r2, r3
 800aef0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800aef4:	4313      	orrs	r3, r2
 800aef6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800aefa:	f107 030f 	add.w	r3, r7, #15
 800aefe:	461a      	mov	r2, r3
 800af00:	2191      	movs	r1, #145	; 0x91
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f004 fede 	bl	800fcc4 <VL53L0X_RdByte>
 800af08:	4603      	mov	r3, r0
 800af0a:	461a      	mov	r2, r3
 800af0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800af10:	4313      	orrs	r3, r2
 800af12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800af16:	7bfa      	ldrb	r2, [r7, #15]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800af1e:	2201      	movs	r2, #1
 800af20:	2100      	movs	r1, #0
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f004 fe4c 	bl	800fbc0 <VL53L0X_WrByte>
 800af28:	4603      	mov	r3, r0
 800af2a:	461a      	mov	r2, r3
 800af2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800af30:	4313      	orrs	r3, r2
 800af32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800af36:	2200      	movs	r2, #0
 800af38:	21ff      	movs	r1, #255	; 0xff
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f004 fe40 	bl	800fbc0 <VL53L0X_WrByte>
 800af40:	4603      	mov	r3, r0
 800af42:	461a      	mov	r2, r3
 800af44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800af48:	4313      	orrs	r3, r2
 800af4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800af4e:	2200      	movs	r2, #0
 800af50:	2180      	movs	r1, #128	; 0x80
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f004 fe34 	bl	800fbc0 <VL53L0X_WrByte>
 800af58:	4603      	mov	r3, r0
 800af5a:	461a      	mov	r2, r3
 800af5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800af60:	4313      	orrs	r3, r2
 800af62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800af66:	2300      	movs	r3, #0
 800af68:	653b      	str	r3, [r7, #80]	; 0x50
 800af6a:	e014      	b.n	800af96 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800af6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800af70:	2b00      	cmp	r3, #0
 800af72:	d114      	bne.n	800af9e <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800af74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af76:	b29b      	uxth	r3, r3
 800af78:	2201      	movs	r2, #1
 800af7a:	4619      	mov	r1, r3
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f000 fd35 	bl	800b9ec <VL53L0X_SetLimitCheckEnable>
 800af82:	4603      	mov	r3, r0
 800af84:	461a      	mov	r2, r3
 800af86:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800af8a:	4313      	orrs	r3, r2
 800af8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800af90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af92:	3301      	adds	r3, #1
 800af94:	653b      	str	r3, [r7, #80]	; 0x50
 800af96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af98:	2b05      	cmp	r3, #5
 800af9a:	dde7      	ble.n	800af6c <VL53L0X_DataInit+0x180>
 800af9c:	e000      	b.n	800afa0 <VL53L0X_DataInit+0x1b4>
		else
			break;
 800af9e:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 800afa0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d107      	bne.n	800afb8 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800afa8:	2200      	movs	r2, #0
 800afaa:	2102      	movs	r1, #2
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 fd1d 	bl	800b9ec <VL53L0X_SetLimitCheckEnable>
 800afb2:	4603      	mov	r3, r0
 800afb4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800afb8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d107      	bne.n	800afd0 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800afc0:	2200      	movs	r2, #0
 800afc2:	2103      	movs	r1, #3
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f000 fd11 	bl	800b9ec <VL53L0X_SetLimitCheckEnable>
 800afca:	4603      	mov	r3, r0
 800afcc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800afd0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d107      	bne.n	800afe8 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800afd8:	2200      	movs	r2, #0
 800afda:	2104      	movs	r1, #4
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	f000 fd05 	bl	800b9ec <VL53L0X_SetLimitCheckEnable>
 800afe2:	4603      	mov	r3, r0
 800afe4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800afe8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800afec:	2b00      	cmp	r3, #0
 800afee:	d107      	bne.n	800b000 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800aff0:	2200      	movs	r2, #0
 800aff2:	2105      	movs	r1, #5
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 fcf9 	bl	800b9ec <VL53L0X_SetLimitCheckEnable>
 800affa:	4603      	mov	r3, r0
 800affc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 800b000:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b004:	2b00      	cmp	r3, #0
 800b006:	d108      	bne.n	800b01a <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800b008:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 800b00c:	2100      	movs	r1, #0
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f000 fd9c 	bl	800bb4c <VL53L0X_SetLimitCheckValue>
 800b014:	4603      	mov	r3, r0
 800b016:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b01a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d108      	bne.n	800b034 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800b022:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b026:	2101      	movs	r1, #1
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f000 fd8f 	bl	800bb4c <VL53L0X_SetLimitCheckValue>
 800b02e:	4603      	mov	r3, r0
 800b030:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b034:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d108      	bne.n	800b04e <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800b03c:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 800b040:	2102      	movs	r1, #2
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f000 fd82 	bl	800bb4c <VL53L0X_SetLimitCheckValue>
 800b048:	4603      	mov	r3, r0
 800b04a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b04e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b052:	2b00      	cmp	r3, #0
 800b054:	d107      	bne.n	800b066 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800b056:	2200      	movs	r2, #0
 800b058:	2103      	movs	r1, #3
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f000 fd76 	bl	800bb4c <VL53L0X_SetLimitCheckValue>
 800b060:	4603      	mov	r3, r0
 800b062:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b066:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d10f      	bne.n	800b08e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	22ff      	movs	r2, #255	; 0xff
 800b072:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b076:	22ff      	movs	r2, #255	; 0xff
 800b078:	2101      	movs	r1, #1
 800b07a:	6878      	ldr	r0, [r7, #4]
 800b07c:	f004 fda0 	bl	800fbc0 <VL53L0X_WrByte>
 800b080:	4603      	mov	r3, r0
 800b082:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2201      	movs	r2, #1
 800b08a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800b08e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b092:	2b00      	cmp	r3, #0
 800b094:	d103      	bne.n	800b09e <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2200      	movs	r2, #0
 800b09a:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800b09e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3758      	adds	r7, #88	; 0x58
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bdb0      	pop	{r4, r5, r7, pc}
 800b0aa:	bf00      	nop
 800b0ac:	00016b85 	.word	0x00016b85
 800b0b0:	000970a4 	.word	0x000970a4

0800b0b4 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 800b0b4:	b5b0      	push	{r4, r5, r7, lr}
 800b0b6:	b09e      	sub	sp, #120	; 0x78
 800b0b8:	af02      	add	r7, sp, #8
 800b0ba:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800b0c2:	f107 031c 	add.w	r3, r7, #28
 800b0c6:	2240      	movs	r2, #64	; 0x40
 800b0c8:	2100      	movs	r1, #0
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f004 fee0 	bl	800fe90 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800b0f0:	2101      	movs	r1, #1
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f002 faa9 	bl	800d64a <VL53L0X_get_info_from_device>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 800b104:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800b10c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 800b110:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b114:	2b01      	cmp	r3, #1
 800b116:	d80d      	bhi.n	800b134 <VL53L0X_StaticInit+0x80>
 800b118:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	d102      	bne.n	800b126 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 800b120:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b122:	2b20      	cmp	r3, #32
 800b124:	d806      	bhi.n	800b134 <VL53L0X_StaticInit+0x80>
 800b126:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d10e      	bne.n	800b14c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800b12e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b130:	2b0c      	cmp	r3, #12
 800b132:	d90b      	bls.n	800b14c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800b134:	f107 0218 	add.w	r2, r7, #24
 800b138:	f107 0314 	add.w	r3, r7, #20
 800b13c:	4619      	mov	r1, r3
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f001 fd28 	bl	800cb94 <VL53L0X_perform_ref_spad_management>
 800b144:	4603      	mov	r3, r0
 800b146:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800b14a:	e009      	b.n	800b160 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800b14c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b150:	461a      	mov	r2, r3
 800b152:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f001 ff29 	bl	800cfac <VL53L0X_set_reference_spads>
 800b15a:	4603      	mov	r3, r0
 800b15c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800b160:	4b94      	ldr	r3, [pc, #592]	; (800b3b4 <VL53L0X_StaticInit+0x300>)
 800b162:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 800b164:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d10f      	bne.n	800b18c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 800b172:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800b176:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d104      	bne.n	800b188 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800b184:	66bb      	str	r3, [r7, #104]	; 0x68
 800b186:	e001      	b.n	800b18c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 800b188:	4b8a      	ldr	r3, [pc, #552]	; (800b3b4 <VL53L0X_StaticInit+0x300>)
 800b18a:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800b18c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b190:	2b00      	cmp	r3, #0
 800b192:	d106      	bne.n	800b1a2 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800b194:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f003 fdfc 	bl	800ed94 <VL53L0X_load_tuning_settings>
 800b19c:	4603      	mov	r3, r0
 800b19e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800b1a2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d10a      	bne.n	800b1c0 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	9300      	str	r3, [sp, #0]
 800b1ae:	2304      	movs	r3, #4
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	2100      	movs	r1, #0
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f001 f8f1 	bl	800c39c <VL53L0X_SetGpioConfig>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b1c0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d121      	bne.n	800b20c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b1c8:	2201      	movs	r2, #1
 800b1ca:	21ff      	movs	r1, #255	; 0xff
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f004 fcf7 	bl	800fbc0 <VL53L0X_WrByte>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800b1d8:	f107 031a 	add.w	r3, r7, #26
 800b1dc:	461a      	mov	r2, r3
 800b1de:	2184      	movs	r1, #132	; 0x84
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f004 fd99 	bl	800fd18 <VL53L0X_RdWord>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	21ff      	movs	r1, #255	; 0xff
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	f004 fce1 	bl	800fbc0 <VL53L0X_WrByte>
 800b1fe:	4603      	mov	r3, r0
 800b200:	461a      	mov	r2, r3
 800b202:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800b206:	4313      	orrs	r3, r2
 800b208:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b20c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b210:	2b00      	cmp	r3, #0
 800b212:	d105      	bne.n	800b220 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800b214:	8b7b      	ldrh	r3, [r7, #26]
 800b216:	011b      	lsls	r3, r3, #4
 800b218:	461a      	mov	r2, r3
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800b220:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b224:	2b00      	cmp	r3, #0
 800b226:	d108      	bne.n	800b23a <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800b228:	f107 031c 	add.w	r3, r7, #28
 800b22c:	4619      	mov	r1, r3
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f000 f8d0 	bl	800b3d4 <VL53L0X_GetDeviceParameters>
 800b234:	4603      	mov	r3, r0
 800b236:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800b23a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d110      	bne.n	800b264 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800b242:	f107 0319 	add.w	r3, r7, #25
 800b246:	4619      	mov	r1, r3
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f000 f992 	bl	800b572 <VL53L0X_GetFractionEnable>
 800b24e:	4603      	mov	r3, r0
 800b250:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800b254:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d103      	bne.n	800b264 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800b25c:	7e7a      	ldrb	r2, [r7, #25]
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800b264:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d10e      	bne.n	800b28a <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f103 0410 	add.w	r4, r3, #16
 800b272:	f107 051c 	add.w	r5, r7, #28
 800b276:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b278:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b27a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b27c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b27e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b280:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b282:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800b286:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800b28a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d111      	bne.n	800b2b6 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 800b292:	f107 0319 	add.w	r3, r7, #25
 800b296:	461a      	mov	r2, r3
 800b298:	2101      	movs	r1, #1
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	f004 fd12 	bl	800fcc4 <VL53L0X_RdByte>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800b2a6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d103      	bne.n	800b2b6 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800b2ae:	7e7a      	ldrb	r2, [r7, #25]
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800b2b6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d107      	bne.n	800b2ce <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800b2be:	2200      	movs	r2, #0
 800b2c0:	2100      	movs	r1, #0
 800b2c2:	6878      	ldr	r0, [r7, #4]
 800b2c4:	f000 f9ca 	bl	800b65c <VL53L0X_SetSequenceStepEnable>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800b2ce:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d107      	bne.n	800b2e6 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	2102      	movs	r1, #2
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f000 f9be 	bl	800b65c <VL53L0X_SetSequenceStepEnable>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800b2e6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d103      	bne.n	800b2f6 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	2203      	movs	r2, #3
 800b2f2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800b2f6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d109      	bne.n	800b312 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800b2fe:	f107 0313 	add.w	r3, r7, #19
 800b302:	461a      	mov	r2, r3
 800b304:	2100      	movs	r1, #0
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f000 f990 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800b30c:	4603      	mov	r3, r0
 800b30e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b312:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b316:	2b00      	cmp	r3, #0
 800b318:	d103      	bne.n	800b322 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b31a:	7cfa      	ldrb	r2, [r7, #19]
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800b322:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b326:	2b00      	cmp	r3, #0
 800b328:	d109      	bne.n	800b33e <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 800b32a:	f107 0313 	add.w	r3, r7, #19
 800b32e:	461a      	mov	r2, r3
 800b330:	2101      	movs	r1, #1
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f000 f97a 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800b338:	4603      	mov	r3, r0
 800b33a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b33e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b342:	2b00      	cmp	r3, #0
 800b344:	d103      	bne.n	800b34e <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b346:	7cfa      	ldrb	r2, [r7, #19]
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800b34e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b352:	2b00      	cmp	r3, #0
 800b354:	d109      	bne.n	800b36a <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 800b356:	f107 030c 	add.w	r3, r7, #12
 800b35a:	461a      	mov	r2, r3
 800b35c:	2103      	movs	r1, #3
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f002 fef4 	bl	800e14c <get_sequence_step_timeout>
 800b364:	4603      	mov	r3, r0
 800b366:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b36a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d103      	bne.n	800b37a <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b372:	68fa      	ldr	r2, [r7, #12]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800b37a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d109      	bne.n	800b396 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 800b382:	f107 030c 	add.w	r3, r7, #12
 800b386:	461a      	mov	r2, r3
 800b388:	2104      	movs	r1, #4
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f002 fede 	bl	800e14c <get_sequence_step_timeout>
 800b390:	4603      	mov	r3, r0
 800b392:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b396:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d103      	bne.n	800b3a6 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b39e:	68fa      	ldr	r2, [r7, #12]
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b3a6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3770      	adds	r7, #112	; 0x70
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bdb0      	pop	{r4, r5, r7, pc}
 800b3b2:	bf00      	nop
 800b3b4:	2000000c 	.word	0x2000000c

0800b3b8 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 800b3b8:	b480      	push	{r7}
 800b3ba:	b085      	sub	sp, #20
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 800b3c0:	239d      	movs	r3, #157	; 0x9d
 800b3c2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 800b3c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3714      	adds	r7, #20
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr

0800b3d4 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b084      	sub	sp, #16
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f000 f8b0 	bl	800b54c <VL53L0X_GetDeviceMode>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b3f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d107      	bne.n	800b408 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	3308      	adds	r3, #8
 800b3fc:	4619      	mov	r1, r3
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f000 fa78 	bl	800b8f4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800b404:	4603      	mov	r3, r0
 800b406:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 800b408:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d102      	bne.n	800b416 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	2200      	movs	r2, #0
 800b414:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800b416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d107      	bne.n	800b42e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	3310      	adds	r3, #16
 800b422:	4619      	mov	r1, r3
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f000 faae 	bl	800b986 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800b42a:	4603      	mov	r3, r0
 800b42c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800b42e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d107      	bne.n	800b446 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	3314      	adds	r3, #20
 800b43a:	4619      	mov	r1, r3
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f7ff fcc1 	bl	800adc4 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800b442:	4603      	mov	r3, r0
 800b444:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800b446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d134      	bne.n	800b4b8 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800b44e:	2300      	movs	r3, #0
 800b450:	60bb      	str	r3, [r7, #8]
 800b452:	e02a      	b.n	800b4aa <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800b454:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d12a      	bne.n	800b4b2 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	b299      	uxth	r1, r3
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	3308      	adds	r3, #8
 800b464:	009b      	lsls	r3, r3, #2
 800b466:	683a      	ldr	r2, [r7, #0]
 800b468:	4413      	add	r3, r2
 800b46a:	3304      	adds	r3, #4
 800b46c:	461a      	mov	r2, r3
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f000 fbce 	bl	800bc10 <VL53L0X_GetLimitCheckValue>
 800b474:	4603      	mov	r3, r0
 800b476:	461a      	mov	r2, r3
 800b478:	7bfb      	ldrb	r3, [r7, #15]
 800b47a:	4313      	orrs	r3, r2
 800b47c:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800b47e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d117      	bne.n	800b4b6 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	b299      	uxth	r1, r3
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	3318      	adds	r3, #24
 800b48e:	683a      	ldr	r2, [r7, #0]
 800b490:	4413      	add	r3, r2
 800b492:	461a      	mov	r2, r3
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f000 fb35 	bl	800bb04 <VL53L0X_GetLimitCheckEnable>
 800b49a:	4603      	mov	r3, r0
 800b49c:	461a      	mov	r2, r3
 800b49e:	7bfb      	ldrb	r3, [r7, #15]
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	3301      	adds	r3, #1
 800b4a8:	60bb      	str	r3, [r7, #8]
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	2b05      	cmp	r3, #5
 800b4ae:	ddd1      	ble.n	800b454 <VL53L0X_GetDeviceParameters+0x80>
 800b4b0:	e002      	b.n	800b4b8 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800b4b2:	bf00      	nop
 800b4b4:	e000      	b.n	800b4b8 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800b4b6:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b4b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d107      	bne.n	800b4d0 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	333c      	adds	r3, #60	; 0x3c
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f000 fc30 	bl	800bd2c <VL53L0X_GetWrapAroundCheckEnable>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800b4d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d107      	bne.n	800b4e8 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	3304      	adds	r3, #4
 800b4dc:	4619      	mov	r1, r3
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f000 f879 	bl	800b5d6 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b4e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	3710      	adds	r7, #16
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	bd80      	pop	{r7, pc}

0800b4f4 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b085      	sub	sp, #20
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
 800b4fc:	460b      	mov	r3, r1
 800b4fe:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b500:	2300      	movs	r3, #0
 800b502:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 800b504:	78fb      	ldrb	r3, [r7, #3]
 800b506:	2b15      	cmp	r3, #21
 800b508:	bf8c      	ite	hi
 800b50a:	2201      	movhi	r2, #1
 800b50c:	2200      	movls	r2, #0
 800b50e:	b2d2      	uxtb	r2, r2
 800b510:	2a00      	cmp	r2, #0
 800b512:	d10e      	bne.n	800b532 <VL53L0X_SetDeviceMode+0x3e>
 800b514:	2201      	movs	r2, #1
 800b516:	409a      	lsls	r2, r3
 800b518:	4b0b      	ldr	r3, [pc, #44]	; (800b548 <VL53L0X_SetDeviceMode+0x54>)
 800b51a:	4013      	ands	r3, r2
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	bf14      	ite	ne
 800b520:	2301      	movne	r3, #1
 800b522:	2300      	moveq	r3, #0
 800b524:	b2db      	uxtb	r3, r3
 800b526:	2b00      	cmp	r3, #0
 800b528:	d003      	beq.n	800b532 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	78fa      	ldrb	r2, [r7, #3]
 800b52e:	741a      	strb	r2, [r3, #16]
		break;
 800b530:	e001      	b.n	800b536 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800b532:	23f8      	movs	r3, #248	; 0xf8
 800b534:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b536:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3714      	adds	r7, #20
 800b53e:	46bd      	mov	sp, r7
 800b540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b544:	4770      	bx	lr
 800b546:	bf00      	nop
 800b548:	0030000b 	.word	0x0030000b

0800b54c <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800b54c:	b480      	push	{r7}
 800b54e:	b085      	sub	sp, #20
 800b550:	af00      	add	r7, sp, #0
 800b552:	6078      	str	r0, [r7, #4]
 800b554:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b556:	2300      	movs	r3, #0
 800b558:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	7c1a      	ldrb	r2, [r3, #16]
 800b55e:	683b      	ldr	r3, [r7, #0]
 800b560:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800b562:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b566:	4618      	mov	r0, r3
 800b568:	3714      	adds	r7, #20
 800b56a:	46bd      	mov	sp, r7
 800b56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b570:	4770      	bx	lr

0800b572 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800b572:	b580      	push	{r7, lr}
 800b574:	b084      	sub	sp, #16
 800b576:	af00      	add	r7, sp, #0
 800b578:	6078      	str	r0, [r7, #4]
 800b57a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b57c:	2300      	movs	r3, #0
 800b57e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800b580:	683a      	ldr	r2, [r7, #0]
 800b582:	2109      	movs	r1, #9
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f004 fb9d 	bl	800fcc4 <VL53L0X_RdByte>
 800b58a:	4603      	mov	r3, r0
 800b58c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b58e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d106      	bne.n	800b5a4 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	781b      	ldrb	r3, [r3, #0]
 800b59a:	f003 0301 	and.w	r3, r3, #1
 800b59e:	b2da      	uxtb	r2, r3
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800b5a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3710      	adds	r7, #16
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}

0800b5b0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800b5be:	6839      	ldr	r1, [r7, #0]
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f003 fa56 	bl	800ea72 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800b5ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3710      	adds	r7, #16
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}

0800b5d6 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800b5d6:	b580      	push	{r7, lr}
 800b5d8:	b084      	sub	sp, #16
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	6078      	str	r0, [r7, #4]
 800b5de:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800b5e4:	6839      	ldr	r1, [r7, #0]
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f003 fb23 	bl	800ec32 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800b5f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3710      	adds	r7, #16
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b084      	sub	sp, #16
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
 800b604:	460b      	mov	r3, r1
 800b606:	70fb      	strb	r3, [r7, #3]
 800b608:	4613      	mov	r3, r2
 800b60a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b60c:	2300      	movs	r3, #0
 800b60e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800b610:	78ba      	ldrb	r2, [r7, #2]
 800b612:	78fb      	ldrb	r3, [r7, #3]
 800b614:	4619      	mov	r1, r3
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	f002 ff6b 	bl	800e4f2 <VL53L0X_set_vcsel_pulse_period>
 800b61c:	4603      	mov	r3, r0
 800b61e:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800b620:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b624:	4618      	mov	r0, r3
 800b626:	3710      	adds	r7, #16
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}

0800b62c <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b086      	sub	sp, #24
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	460b      	mov	r3, r1
 800b636:	607a      	str	r2, [r7, #4]
 800b638:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b63a:	2300      	movs	r3, #0
 800b63c:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800b63e:	7afb      	ldrb	r3, [r7, #11]
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	4619      	mov	r1, r3
 800b644:	68f8      	ldr	r0, [r7, #12]
 800b646:	f003 f9dd 	bl	800ea04 <VL53L0X_get_vcsel_pulse_period>
 800b64a:	4603      	mov	r3, r0
 800b64c:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800b64e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b652:	4618      	mov	r0, r3
 800b654:	3718      	adds	r7, #24
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}
	...

0800b65c <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b086      	sub	sp, #24
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	460b      	mov	r3, r1
 800b666:	70fb      	strb	r3, [r7, #3]
 800b668:	4613      	mov	r3, r2
 800b66a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b66c:	2300      	movs	r3, #0
 800b66e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800b670:	2300      	movs	r3, #0
 800b672:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800b674:	2300      	movs	r3, #0
 800b676:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b678:	f107 030f 	add.w	r3, r7, #15
 800b67c:	461a      	mov	r2, r3
 800b67e:	2101      	movs	r1, #1
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	f004 fb1f 	bl	800fcc4 <VL53L0X_RdByte>
 800b686:	4603      	mov	r3, r0
 800b688:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800b68a:	7bfb      	ldrb	r3, [r7, #15]
 800b68c:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800b68e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d15a      	bne.n	800b74c <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 800b696:	78bb      	ldrb	r3, [r7, #2]
 800b698:	2b01      	cmp	r3, #1
 800b69a:	d12b      	bne.n	800b6f4 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800b69c:	78fb      	ldrb	r3, [r7, #3]
 800b69e:	2b04      	cmp	r3, #4
 800b6a0:	d825      	bhi.n	800b6ee <VL53L0X_SetSequenceStepEnable+0x92>
 800b6a2:	a201      	add	r2, pc, #4	; (adr r2, 800b6a8 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800b6a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6a8:	0800b6bd 	.word	0x0800b6bd
 800b6ac:	0800b6c7 	.word	0x0800b6c7
 800b6b0:	0800b6d1 	.word	0x0800b6d1
 800b6b4:	0800b6db 	.word	0x0800b6db
 800b6b8:	0800b6e5 	.word	0x0800b6e5
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800b6bc:	7dbb      	ldrb	r3, [r7, #22]
 800b6be:	f043 0310 	orr.w	r3, r3, #16
 800b6c2:	75bb      	strb	r3, [r7, #22]
				break;
 800b6c4:	e043      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800b6c6:	7dbb      	ldrb	r3, [r7, #22]
 800b6c8:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800b6cc:	75bb      	strb	r3, [r7, #22]
				break;
 800b6ce:	e03e      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800b6d0:	7dbb      	ldrb	r3, [r7, #22]
 800b6d2:	f043 0304 	orr.w	r3, r3, #4
 800b6d6:	75bb      	strb	r3, [r7, #22]
				break;
 800b6d8:	e039      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800b6da:	7dbb      	ldrb	r3, [r7, #22]
 800b6dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6e0:	75bb      	strb	r3, [r7, #22]
				break;
 800b6e2:	e034      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800b6e4:	7dbb      	ldrb	r3, [r7, #22]
 800b6e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b6ea:	75bb      	strb	r3, [r7, #22]
				break;
 800b6ec:	e02f      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b6ee:	23fc      	movs	r3, #252	; 0xfc
 800b6f0:	75fb      	strb	r3, [r7, #23]
 800b6f2:	e02c      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 800b6f4:	78fb      	ldrb	r3, [r7, #3]
 800b6f6:	2b04      	cmp	r3, #4
 800b6f8:	d825      	bhi.n	800b746 <VL53L0X_SetSequenceStepEnable+0xea>
 800b6fa:	a201      	add	r2, pc, #4	; (adr r2, 800b700 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800b6fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b700:	0800b715 	.word	0x0800b715
 800b704:	0800b71f 	.word	0x0800b71f
 800b708:	0800b729 	.word	0x0800b729
 800b70c:	0800b733 	.word	0x0800b733
 800b710:	0800b73d 	.word	0x0800b73d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800b714:	7dbb      	ldrb	r3, [r7, #22]
 800b716:	f023 0310 	bic.w	r3, r3, #16
 800b71a:	75bb      	strb	r3, [r7, #22]
				break;
 800b71c:	e017      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800b71e:	7dbb      	ldrb	r3, [r7, #22]
 800b720:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 800b724:	75bb      	strb	r3, [r7, #22]
				break;
 800b726:	e012      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800b728:	7dbb      	ldrb	r3, [r7, #22]
 800b72a:	f023 0304 	bic.w	r3, r3, #4
 800b72e:	75bb      	strb	r3, [r7, #22]
				break;
 800b730:	e00d      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800b732:	7dbb      	ldrb	r3, [r7, #22]
 800b734:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b738:	75bb      	strb	r3, [r7, #22]
				break;
 800b73a:	e008      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800b73c:	7dbb      	ldrb	r3, [r7, #22]
 800b73e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b742:	75bb      	strb	r3, [r7, #22]
				break;
 800b744:	e003      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b746:	23fc      	movs	r3, #252	; 0xfc
 800b748:	75fb      	strb	r3, [r7, #23]
 800b74a:	e000      	b.n	800b74e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 800b74c:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 800b74e:	7bfb      	ldrb	r3, [r7, #15]
 800b750:	7dba      	ldrb	r2, [r7, #22]
 800b752:	429a      	cmp	r2, r3
 800b754:	d01e      	beq.n	800b794 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800b756:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d107      	bne.n	800b76e <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 800b75e:	7dbb      	ldrb	r3, [r7, #22]
 800b760:	461a      	mov	r2, r3
 800b762:	2101      	movs	r1, #1
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f004 fa2b 	bl	800fbc0 <VL53L0X_WrByte>
 800b76a:	4603      	mov	r3, r0
 800b76c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800b76e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d103      	bne.n	800b77e <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	7dba      	ldrb	r2, [r7, #22]
 800b77a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800b77e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d106      	bne.n	800b794 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	695b      	ldr	r3, [r3, #20]
 800b78a:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800b78c:	6939      	ldr	r1, [r7, #16]
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f7ff ff0e 	bl	800b5b0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800b794:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3718      	adds	r7, #24
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b087      	sub	sp, #28
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	60f8      	str	r0, [r7, #12]
 800b7a8:	607b      	str	r3, [r7, #4]
 800b7aa:	460b      	mov	r3, r1
 800b7ac:	72fb      	strb	r3, [r7, #11]
 800b7ae:	4613      	mov	r3, r2
 800b7b0:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800b7bc:	7afb      	ldrb	r3, [r7, #11]
 800b7be:	2b04      	cmp	r3, #4
 800b7c0:	d836      	bhi.n	800b830 <sequence_step_enabled+0x90>
 800b7c2:	a201      	add	r2, pc, #4	; (adr r2, 800b7c8 <sequence_step_enabled+0x28>)
 800b7c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7c8:	0800b7dd 	.word	0x0800b7dd
 800b7cc:	0800b7ef 	.word	0x0800b7ef
 800b7d0:	0800b801 	.word	0x0800b801
 800b7d4:	0800b813 	.word	0x0800b813
 800b7d8:	0800b825 	.word	0x0800b825
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800b7dc:	7abb      	ldrb	r3, [r7, #10]
 800b7de:	111b      	asrs	r3, r3, #4
 800b7e0:	b2db      	uxtb	r3, r3
 800b7e2:	f003 0301 	and.w	r3, r3, #1
 800b7e6:	b2da      	uxtb	r2, r3
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	701a      	strb	r2, [r3, #0]
		break;
 800b7ec:	e022      	b.n	800b834 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800b7ee:	7abb      	ldrb	r3, [r7, #10]
 800b7f0:	10db      	asrs	r3, r3, #3
 800b7f2:	b2db      	uxtb	r3, r3
 800b7f4:	f003 0301 	and.w	r3, r3, #1
 800b7f8:	b2da      	uxtb	r2, r3
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	701a      	strb	r2, [r3, #0]
		break;
 800b7fe:	e019      	b.n	800b834 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800b800:	7abb      	ldrb	r3, [r7, #10]
 800b802:	109b      	asrs	r3, r3, #2
 800b804:	b2db      	uxtb	r3, r3
 800b806:	f003 0301 	and.w	r3, r3, #1
 800b80a:	b2da      	uxtb	r2, r3
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	701a      	strb	r2, [r3, #0]
		break;
 800b810:	e010      	b.n	800b834 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800b812:	7abb      	ldrb	r3, [r7, #10]
 800b814:	119b      	asrs	r3, r3, #6
 800b816:	b2db      	uxtb	r3, r3
 800b818:	f003 0301 	and.w	r3, r3, #1
 800b81c:	b2da      	uxtb	r2, r3
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	701a      	strb	r2, [r3, #0]
		break;
 800b822:	e007      	b.n	800b834 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800b824:	7abb      	ldrb	r3, [r7, #10]
 800b826:	09db      	lsrs	r3, r3, #7
 800b828:	b2da      	uxtb	r2, r3
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	701a      	strb	r2, [r3, #0]
		break;
 800b82e:	e001      	b.n	800b834 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b830:	23fc      	movs	r3, #252	; 0xfc
 800b832:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b834:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b838:	4618      	mov	r0, r3
 800b83a:	371c      	adds	r7, #28
 800b83c:	46bd      	mov	sp, r7
 800b83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b842:	4770      	bx	lr

0800b844 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b084      	sub	sp, #16
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
 800b84c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b84e:	2300      	movs	r3, #0
 800b850:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800b852:	2300      	movs	r3, #0
 800b854:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b856:	f107 030e 	add.w	r3, r7, #14
 800b85a:	461a      	mov	r2, r3
 800b85c:	2101      	movs	r1, #1
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f004 fa30 	bl	800fcc4 <VL53L0X_RdByte>
 800b864:	4603      	mov	r3, r0
 800b866:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800b868:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d107      	bne.n	800b880 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800b870:	7bba      	ldrb	r2, [r7, #14]
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	2100      	movs	r1, #0
 800b876:	6878      	ldr	r0, [r7, #4]
 800b878:	f7ff ff92 	bl	800b7a0 <sequence_step_enabled>
 800b87c:	4603      	mov	r3, r0
 800b87e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b880:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d108      	bne.n	800b89a <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800b888:	7bba      	ldrb	r2, [r7, #14]
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	3302      	adds	r3, #2
 800b88e:	2101      	movs	r1, #1
 800b890:	6878      	ldr	r0, [r7, #4]
 800b892:	f7ff ff85 	bl	800b7a0 <sequence_step_enabled>
 800b896:	4603      	mov	r3, r0
 800b898:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b89a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d108      	bne.n	800b8b4 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800b8a2:	7bba      	ldrb	r2, [r7, #14]
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	3301      	adds	r3, #1
 800b8a8:	2102      	movs	r1, #2
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f7ff ff78 	bl	800b7a0 <sequence_step_enabled>
 800b8b0:	4603      	mov	r3, r0
 800b8b2:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b8b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d108      	bne.n	800b8ce <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800b8bc:	7bba      	ldrb	r2, [r7, #14]
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	3303      	adds	r3, #3
 800b8c2:	2103      	movs	r1, #3
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f7ff ff6b 	bl	800b7a0 <sequence_step_enabled>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b8ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d108      	bne.n	800b8e8 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800b8d6:	7bba      	ldrb	r2, [r7, #14]
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	3304      	adds	r3, #4
 800b8dc:	2104      	movs	r1, #4
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f7ff ff5e 	bl	800b7a0 <sequence_step_enabled>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b8e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3710      	adds	r7, #16
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}

0800b8f4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b084      	sub	sp, #16
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b8fe:	2300      	movs	r3, #0
 800b900:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800b902:	f107 030c 	add.w	r3, r7, #12
 800b906:	461a      	mov	r2, r3
 800b908:	21f8      	movs	r1, #248	; 0xf8
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f004 fa04 	bl	800fd18 <VL53L0X_RdWord>
 800b910:	4603      	mov	r3, r0
 800b912:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800b914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d108      	bne.n	800b92e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800b91c:	f107 0308 	add.w	r3, r7, #8
 800b920:	461a      	mov	r2, r3
 800b922:	2104      	movs	r1, #4
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f004 fa2f 	bl	800fd88 <VL53L0X_RdDWord>
 800b92a:	4603      	mov	r3, r0
 800b92c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b92e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d10c      	bne.n	800b950 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800b936:	89bb      	ldrh	r3, [r7, #12]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d005      	beq.n	800b948 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	89ba      	ldrh	r2, [r7, #12]
 800b940:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	681a      	ldr	r2, [r3, #0]
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b950:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b954:	4618      	mov	r0, r3
 800b956:	3710      	adds	r7, #16
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}

0800b95c <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800b95c:	b480      	push	{r7}
 800b95e:	b085      	sub	sp, #20
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b966:	2300      	movs	r3, #0
 800b968:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	7f1b      	ldrb	r3, [r3, #28]
 800b96e:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	7bba      	ldrb	r2, [r7, #14]
 800b974:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800b976:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3714      	adds	r7, #20
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr

0800b986 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800b986:	b580      	push	{r7, lr}
 800b988:	b086      	sub	sp, #24
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
 800b98e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b990:	2300      	movs	r3, #0
 800b992:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 800b994:	f107 030e 	add.w	r3, r7, #14
 800b998:	461a      	mov	r2, r3
 800b99a:	2120      	movs	r1, #32
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f004 f9bb 	bl	800fd18 <VL53L0X_RdWord>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800b9a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d118      	bne.n	800b9e0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800b9ae:	89fb      	ldrh	r3, [r7, #14]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d109      	bne.n	800b9c8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	6a1b      	ldr	r3, [r3, #32]
 800b9b8:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	693a      	ldr	r2, [r7, #16]
 800b9be:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	771a      	strb	r2, [r3, #28]
 800b9c6:	e00b      	b.n	800b9e0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800b9c8:	89fb      	ldrh	r3, [r7, #14]
 800b9ca:	00db      	lsls	r3, r3, #3
 800b9cc:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	693a      	ldr	r2, [r7, #16]
 800b9d2:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	693a      	ldr	r2, [r7, #16]
 800b9d8:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2201      	movs	r2, #1
 800b9de:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b9e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3718      	adds	r7, #24
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}

0800b9ec <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b086      	sub	sp, #24
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
 800b9f4:	460b      	mov	r3, r1
 800b9f6:	807b      	strh	r3, [r7, #2]
 800b9f8:	4613      	mov	r3, r2
 800b9fa:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800ba00:	2300      	movs	r3, #0
 800ba02:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800ba04:	2300      	movs	r3, #0
 800ba06:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 800ba08:	2300      	movs	r3, #0
 800ba0a:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800ba0c:	887b      	ldrh	r3, [r7, #2]
 800ba0e:	2b05      	cmp	r3, #5
 800ba10:	d902      	bls.n	800ba18 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ba12:	23fc      	movs	r3, #252	; 0xfc
 800ba14:	75fb      	strb	r3, [r7, #23]
 800ba16:	e05b      	b.n	800bad0 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 800ba18:	787b      	ldrb	r3, [r7, #1]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d106      	bne.n	800ba2c <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800ba1e:	2300      	movs	r3, #0
 800ba20:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800ba22:	2300      	movs	r3, #0
 800ba24:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800ba26:	2301      	movs	r3, #1
 800ba28:	73bb      	strb	r3, [r7, #14]
 800ba2a:	e00a      	b.n	800ba42 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ba2c:	887b      	ldrh	r3, [r7, #2]
 800ba2e:	687a      	ldr	r2, [r7, #4]
 800ba30:	330c      	adds	r3, #12
 800ba32:	009b      	lsls	r3, r3, #2
 800ba34:	4413      	add	r3, r2
 800ba36:	685b      	ldr	r3, [r3, #4]
 800ba38:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800ba3e:	2301      	movs	r3, #1
 800ba40:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800ba42:	887b      	ldrh	r3, [r7, #2]
 800ba44:	2b05      	cmp	r3, #5
 800ba46:	d841      	bhi.n	800bacc <VL53L0X_SetLimitCheckEnable+0xe0>
 800ba48:	a201      	add	r2, pc, #4	; (adr r2, 800ba50 <VL53L0X_SetLimitCheckEnable+0x64>)
 800ba4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba4e:	bf00      	nop
 800ba50:	0800ba69 	.word	0x0800ba69
 800ba54:	0800ba73 	.word	0x0800ba73
 800ba58:	0800ba89 	.word	0x0800ba89
 800ba5c:	0800ba93 	.word	0x0800ba93
 800ba60:	0800ba9d 	.word	0x0800ba9d
 800ba64:	0800bab5 	.word	0x0800bab5

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	7bfa      	ldrb	r2, [r7, #15]
 800ba6c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 800ba70:	e02e      	b.n	800bad0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800ba76:	b29b      	uxth	r3, r3
 800ba78:	461a      	mov	r2, r3
 800ba7a:	2144      	movs	r1, #68	; 0x44
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f004 f8c3 	bl	800fc08 <VL53L0X_WrWord>
 800ba82:	4603      	mov	r3, r0
 800ba84:	75fb      	strb	r3, [r7, #23]

			break;
 800ba86:	e023      	b.n	800bad0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	7bfa      	ldrb	r2, [r7, #15]
 800ba8c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800ba90:	e01e      	b.n	800bad0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	7bfa      	ldrb	r2, [r7, #15]
 800ba96:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800ba9a:	e019      	b.n	800bad0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800ba9c:	7bbb      	ldrb	r3, [r7, #14]
 800ba9e:	005b      	lsls	r3, r3, #1
 800baa0:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800baa2:	7b7b      	ldrb	r3, [r7, #13]
 800baa4:	22fe      	movs	r2, #254	; 0xfe
 800baa6:	2160      	movs	r1, #96	; 0x60
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f004 f8d7 	bl	800fc5c <VL53L0X_UpdateByte>
 800baae:	4603      	mov	r3, r0
 800bab0:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800bab2:	e00d      	b.n	800bad0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 800bab4:	7bbb      	ldrb	r3, [r7, #14]
 800bab6:	011b      	lsls	r3, r3, #4
 800bab8:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800baba:	7b7b      	ldrb	r3, [r7, #13]
 800babc:	22ef      	movs	r2, #239	; 0xef
 800babe:	2160      	movs	r1, #96	; 0x60
 800bac0:	6878      	ldr	r0, [r7, #4]
 800bac2:	f004 f8cb 	bl	800fc5c <VL53L0X_UpdateByte>
 800bac6:	4603      	mov	r3, r0
 800bac8:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800baca:	e001      	b.n	800bad0 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bacc:	23fc      	movs	r3, #252	; 0xfc
 800bace:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bad0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d10f      	bne.n	800baf8 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 800bad8:	787b      	ldrb	r3, [r7, #1]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d106      	bne.n	800baec <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800bade:	887b      	ldrh	r3, [r7, #2]
 800bae0:	687a      	ldr	r2, [r7, #4]
 800bae2:	4413      	add	r3, r2
 800bae4:	2200      	movs	r2, #0
 800bae6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800baea:	e005      	b.n	800baf8 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800baec:	887b      	ldrh	r3, [r7, #2]
 800baee:	687a      	ldr	r2, [r7, #4]
 800baf0:	4413      	add	r3, r2
 800baf2:	2201      	movs	r2, #1
 800baf4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800baf8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	3718      	adds	r7, #24
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}

0800bb04 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800bb04:	b480      	push	{r7}
 800bb06:	b087      	sub	sp, #28
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	60f8      	str	r0, [r7, #12]
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	607a      	str	r2, [r7, #4]
 800bb10:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb12:	2300      	movs	r3, #0
 800bb14:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800bb16:	897b      	ldrh	r3, [r7, #10]
 800bb18:	2b05      	cmp	r3, #5
 800bb1a:	d905      	bls.n	800bb28 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bb1c:	23fc      	movs	r3, #252	; 0xfc
 800bb1e:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2200      	movs	r2, #0
 800bb24:	701a      	strb	r2, [r3, #0]
 800bb26:	e008      	b.n	800bb3a <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800bb28:	897b      	ldrh	r3, [r7, #10]
 800bb2a:	68fa      	ldr	r2, [r7, #12]
 800bb2c:	4413      	add	r3, r2
 800bb2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb32:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	7dba      	ldrb	r2, [r7, #22]
 800bb38:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bb3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	371c      	adds	r7, #28
 800bb42:	46bd      	mov	sp, r7
 800bb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb48:	4770      	bx	lr
	...

0800bb4c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b086      	sub	sp, #24
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	60f8      	str	r0, [r7, #12]
 800bb54:	460b      	mov	r3, r1
 800bb56:	607a      	str	r2, [r7, #4]
 800bb58:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800bb5e:	897b      	ldrh	r3, [r7, #10]
 800bb60:	68fa      	ldr	r2, [r7, #12]
 800bb62:	4413      	add	r3, r2
 800bb64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb68:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800bb6a:	7dbb      	ldrb	r3, [r7, #22]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d107      	bne.n	800bb80 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800bb70:	897b      	ldrh	r3, [r7, #10]
 800bb72:	68fa      	ldr	r2, [r7, #12]
 800bb74:	330c      	adds	r3, #12
 800bb76:	009b      	lsls	r3, r3, #2
 800bb78:	4413      	add	r3, r2
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	605a      	str	r2, [r3, #4]
 800bb7e:	e040      	b.n	800bc02 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800bb80:	897b      	ldrh	r3, [r7, #10]
 800bb82:	2b05      	cmp	r3, #5
 800bb84:	d830      	bhi.n	800bbe8 <VL53L0X_SetLimitCheckValue+0x9c>
 800bb86:	a201      	add	r2, pc, #4	; (adr r2, 800bb8c <VL53L0X_SetLimitCheckValue+0x40>)
 800bb88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb8c:	0800bba5 	.word	0x0800bba5
 800bb90:	0800bbad 	.word	0x0800bbad
 800bb94:	0800bbc3 	.word	0x0800bbc3
 800bb98:	0800bbcb 	.word	0x0800bbcb
 800bb9c:	0800bbd3 	.word	0x0800bbd3
 800bba0:	0800bbd3 	.word	0x0800bbd3

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	687a      	ldr	r2, [r7, #4]
 800bba8:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800bbaa:	e01f      	b.n	800bbec <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800bbb0:	b29b      	uxth	r3, r3
 800bbb2:	461a      	mov	r2, r3
 800bbb4:	2144      	movs	r1, #68	; 0x44
 800bbb6:	68f8      	ldr	r0, [r7, #12]
 800bbb8:	f004 f826 	bl	800fc08 <VL53L0X_WrWord>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800bbc0:	e014      	b.n	800bbec <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	687a      	ldr	r2, [r7, #4]
 800bbc6:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 800bbc8:	e010      	b.n	800bbec <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	687a      	ldr	r2, [r7, #4]
 800bbce:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800bbd0:	e00c      	b.n	800bbec <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	461a      	mov	r2, r3
 800bbda:	2164      	movs	r1, #100	; 0x64
 800bbdc:	68f8      	ldr	r0, [r7, #12]
 800bbde:	f004 f813 	bl	800fc08 <VL53L0X_WrWord>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800bbe6:	e001      	b.n	800bbec <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bbe8:	23fc      	movs	r3, #252	; 0xfc
 800bbea:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800bbec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d106      	bne.n	800bc02 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800bbf4:	897b      	ldrh	r3, [r7, #10]
 800bbf6:	68fa      	ldr	r2, [r7, #12]
 800bbf8:	330c      	adds	r3, #12
 800bbfa:	009b      	lsls	r3, r3, #2
 800bbfc:	4413      	add	r3, r2
 800bbfe:	687a      	ldr	r2, [r7, #4]
 800bc00:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bc02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc06:	4618      	mov	r0, r3
 800bc08:	3718      	adds	r7, #24
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	bd80      	pop	{r7, pc}
 800bc0e:	bf00      	nop

0800bc10 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b088      	sub	sp, #32
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	60f8      	str	r0, [r7, #12]
 800bc18:	460b      	mov	r3, r1
 800bc1a:	607a      	str	r2, [r7, #4]
 800bc1c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800bc22:	2300      	movs	r3, #0
 800bc24:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800bc26:	897b      	ldrh	r3, [r7, #10]
 800bc28:	2b05      	cmp	r3, #5
 800bc2a:	d847      	bhi.n	800bcbc <VL53L0X_GetLimitCheckValue+0xac>
 800bc2c:	a201      	add	r2, pc, #4	; (adr r2, 800bc34 <VL53L0X_GetLimitCheckValue+0x24>)
 800bc2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc32:	bf00      	nop
 800bc34:	0800bc4d 	.word	0x0800bc4d
 800bc38:	0800bc59 	.word	0x0800bc59
 800bc3c:	0800bc7f 	.word	0x0800bc7f
 800bc40:	0800bc8b 	.word	0x0800bc8b
 800bc44:	0800bc97 	.word	0x0800bc97
 800bc48:	0800bc97 	.word	0x0800bc97

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc50:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800bc52:	2300      	movs	r3, #0
 800bc54:	77bb      	strb	r3, [r7, #30]
		break;
 800bc56:	e033      	b.n	800bcc0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800bc58:	f107 0316 	add.w	r3, r7, #22
 800bc5c:	461a      	mov	r2, r3
 800bc5e:	2144      	movs	r1, #68	; 0x44
 800bc60:	68f8      	ldr	r0, [r7, #12]
 800bc62:	f004 f859 	bl	800fd18 <VL53L0X_RdWord>
 800bc66:	4603      	mov	r3, r0
 800bc68:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800bc6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d102      	bne.n	800bc78 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800bc72:	8afb      	ldrh	r3, [r7, #22]
 800bc74:	025b      	lsls	r3, r3, #9
 800bc76:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800bc78:	2301      	movs	r3, #1
 800bc7a:	77bb      	strb	r3, [r7, #30]
		break;
 800bc7c:	e020      	b.n	800bcc0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc82:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 800bc84:	2300      	movs	r3, #0
 800bc86:	77bb      	strb	r3, [r7, #30]
		break;
 800bc88:	e01a      	b.n	800bcc0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc8e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 800bc90:	2300      	movs	r3, #0
 800bc92:	77bb      	strb	r3, [r7, #30]
		break;
 800bc94:	e014      	b.n	800bcc0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800bc96:	f107 0316 	add.w	r3, r7, #22
 800bc9a:	461a      	mov	r2, r3
 800bc9c:	2164      	movs	r1, #100	; 0x64
 800bc9e:	68f8      	ldr	r0, [r7, #12]
 800bca0:	f004 f83a 	bl	800fd18 <VL53L0X_RdWord>
 800bca4:	4603      	mov	r3, r0
 800bca6:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800bca8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d102      	bne.n	800bcb6 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800bcb0:	8afb      	ldrh	r3, [r7, #22]
 800bcb2:	025b      	lsls	r3, r3, #9
 800bcb4:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	77bb      	strb	r3, [r7, #30]
		break;
 800bcba:	e001      	b.n	800bcc0 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bcbc:	23fc      	movs	r3, #252	; 0xfc
 800bcbe:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bcc0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d12a      	bne.n	800bd1e <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 800bcc8:	7fbb      	ldrb	r3, [r7, #30]
 800bcca:	2b01      	cmp	r3, #1
 800bccc:	d124      	bne.n	800bd18 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800bcce:	69bb      	ldr	r3, [r7, #24]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d110      	bne.n	800bcf6 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 800bcd4:	897b      	ldrh	r3, [r7, #10]
 800bcd6:	68fa      	ldr	r2, [r7, #12]
 800bcd8:	330c      	adds	r3, #12
 800bcda:	009b      	lsls	r3, r3, #2
 800bcdc:	4413      	add	r3, r2
 800bcde:	685b      	ldr	r3, [r3, #4]
 800bce0:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	69ba      	ldr	r2, [r7, #24]
 800bce6:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800bce8:	897b      	ldrh	r3, [r7, #10]
 800bcea:	68fa      	ldr	r2, [r7, #12]
 800bcec:	4413      	add	r3, r2
 800bcee:	2200      	movs	r2, #0
 800bcf0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800bcf4:	e013      	b.n	800bd1e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	69ba      	ldr	r2, [r7, #24]
 800bcfa:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800bcfc:	897b      	ldrh	r3, [r7, #10]
 800bcfe:	68fa      	ldr	r2, [r7, #12]
 800bd00:	330c      	adds	r3, #12
 800bd02:	009b      	lsls	r3, r3, #2
 800bd04:	4413      	add	r3, r2
 800bd06:	69ba      	ldr	r2, [r7, #24]
 800bd08:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800bd0a:	897b      	ldrh	r3, [r7, #10]
 800bd0c:	68fa      	ldr	r2, [r7, #12]
 800bd0e:	4413      	add	r3, r2
 800bd10:	2201      	movs	r2, #1
 800bd12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800bd16:	e002      	b.n	800bd1e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	69ba      	ldr	r2, [r7, #24]
 800bd1c:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bd1e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800bd22:	4618      	mov	r0, r3
 800bd24:	3720      	adds	r7, #32
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop

0800bd2c <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b084      	sub	sp, #16
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
 800bd34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bd36:	2300      	movs	r3, #0
 800bd38:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800bd3a:	f107 030e 	add.w	r3, r7, #14
 800bd3e:	461a      	mov	r2, r3
 800bd40:	2101      	movs	r1, #1
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f003 ffbe 	bl	800fcc4 <VL53L0X_RdByte>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800bd4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d10e      	bne.n	800bd72 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 800bd54:	7bba      	ldrb	r2, [r7, #14]
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 800bd5c:	7bbb      	ldrb	r3, [r7, #14]
 800bd5e:	b25b      	sxtb	r3, r3
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	da03      	bge.n	800bd6c <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	2201      	movs	r2, #1
 800bd68:	701a      	strb	r2, [r3, #0]
 800bd6a:	e002      	b.n	800bd72 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800bd72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d104      	bne.n	800bd84 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	781a      	ldrb	r2, [r3, #0]
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bd84:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b084      	sub	sp, #16
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800bd9c:	f107 030e 	add.w	r3, r7, #14
 800bda0:	4619      	mov	r1, r3
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f7ff fbd2 	bl	800b54c <VL53L0X_GetDeviceMode>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800bdac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d107      	bne.n	800bdc4 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800bdb4:	7bbb      	ldrb	r3, [r7, #14]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d104      	bne.n	800bdc4 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f000 f898 	bl	800bef0 <VL53L0X_StartMeasurement>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800bdc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d104      	bne.n	800bdd6 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	f001 fb6f 	bl	800d4b0 <VL53L0X_measurement_poll_for_completion>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800bdd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d106      	bne.n	800bdec <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800bdde:	7bbb      	ldrb	r3, [r7, #14]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d103      	bne.n	800bdec <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2203      	movs	r2, #3
 800bde8:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800bdec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3710      	adds	r7, #16
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}

0800bdf8 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b086      	sub	sp, #24
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	60f8      	str	r0, [r7, #12]
 800be00:	60b9      	str	r1, [r7, #8]
 800be02:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800be04:	2300      	movs	r3, #0
 800be06:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 800be08:	2301      	movs	r3, #1
 800be0a:	687a      	ldr	r2, [r7, #4]
 800be0c:	68b9      	ldr	r1, [r7, #8]
 800be0e:	68f8      	ldr	r0, [r7, #12]
 800be10:	f001 fb11 	bl	800d436 <VL53L0X_perform_ref_calibration>
 800be14:	4603      	mov	r3, r0
 800be16:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 800be18:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3718      	adds	r7, #24
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}

0800be24 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b086      	sub	sp, #24
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
 800be2c:	460b      	mov	r3, r1
 800be2e:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800be30:	2300      	movs	r3, #0
 800be32:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800be3a:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800be3c:	7dbb      	ldrb	r3, [r7, #22]
 800be3e:	2b01      	cmp	r3, #1
 800be40:	d005      	beq.n	800be4e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800be42:	7dbb      	ldrb	r3, [r7, #22]
 800be44:	2b02      	cmp	r3, #2
 800be46:	d002      	beq.n	800be4e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800be48:	7dbb      	ldrb	r3, [r7, #22]
 800be4a:	2b03      	cmp	r3, #3
 800be4c:	d147      	bne.n	800bede <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800be4e:	f107 030c 	add.w	r3, r7, #12
 800be52:	f107 0210 	add.w	r2, r7, #16
 800be56:	2101      	movs	r1, #1
 800be58:	6878      	ldr	r0, [r7, #4]
 800be5a:	f000 fbc3 	bl	800c5e4 <VL53L0X_GetInterruptThresholds>
 800be5e:	4603      	mov	r3, r0
 800be60:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800be62:	693b      	ldr	r3, [r7, #16]
 800be64:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800be68:	d803      	bhi.n	800be72 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800be6a:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800be6c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800be70:	d935      	bls.n	800bede <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 800be72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d131      	bne.n	800bede <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800be7a:	78fb      	ldrb	r3, [r7, #3]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d006      	beq.n	800be8e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 800be80:	491a      	ldr	r1, [pc, #104]	; (800beec <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f002 ff86 	bl	800ed94 <VL53L0X_load_tuning_settings>
 800be88:	4603      	mov	r3, r0
 800be8a:	75fb      	strb	r3, [r7, #23]
 800be8c:	e027      	b.n	800bede <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800be8e:	2204      	movs	r2, #4
 800be90:	21ff      	movs	r1, #255	; 0xff
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f003 fe94 	bl	800fbc0 <VL53L0X_WrByte>
 800be98:	4603      	mov	r3, r0
 800be9a:	461a      	mov	r2, r3
 800be9c:	7dfb      	ldrb	r3, [r7, #23]
 800be9e:	4313      	orrs	r3, r2
 800bea0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800bea2:	2200      	movs	r2, #0
 800bea4:	2170      	movs	r1, #112	; 0x70
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f003 fe8a 	bl	800fbc0 <VL53L0X_WrByte>
 800beac:	4603      	mov	r3, r0
 800beae:	461a      	mov	r2, r3
 800beb0:	7dfb      	ldrb	r3, [r7, #23]
 800beb2:	4313      	orrs	r3, r2
 800beb4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800beb6:	2200      	movs	r2, #0
 800beb8:	21ff      	movs	r1, #255	; 0xff
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f003 fe80 	bl	800fbc0 <VL53L0X_WrByte>
 800bec0:	4603      	mov	r3, r0
 800bec2:	461a      	mov	r2, r3
 800bec4:	7dfb      	ldrb	r3, [r7, #23]
 800bec6:	4313      	orrs	r3, r2
 800bec8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800beca:	2200      	movs	r2, #0
 800becc:	2180      	movs	r1, #128	; 0x80
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f003 fe76 	bl	800fbc0 <VL53L0X_WrByte>
 800bed4:	4603      	mov	r3, r0
 800bed6:	461a      	mov	r2, r3
 800bed8:	7dfb      	ldrb	r3, [r7, #23]
 800beda:	4313      	orrs	r3, r2
 800bedc:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800bede:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3718      	adds	r7, #24
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
 800beea:	bf00      	nop
 800beec:	20000100 	.word	0x20000100

0800bef0 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b086      	sub	sp, #24
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bef8:	2300      	movs	r3, #0
 800befa:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800befc:	2301      	movs	r3, #1
 800befe:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800bf00:	f107 030e 	add.w	r3, r7, #14
 800bf04:	4619      	mov	r1, r3
 800bf06:	6878      	ldr	r0, [r7, #4]
 800bf08:	f7ff fb20 	bl	800b54c <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	2180      	movs	r1, #128	; 0x80
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f003 fe55 	bl	800fbc0 <VL53L0X_WrByte>
 800bf16:	4603      	mov	r3, r0
 800bf18:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	21ff      	movs	r1, #255	; 0xff
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f003 fe4e 	bl	800fbc0 <VL53L0X_WrByte>
 800bf24:	4603      	mov	r3, r0
 800bf26:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800bf28:	2200      	movs	r2, #0
 800bf2a:	2100      	movs	r1, #0
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f003 fe47 	bl	800fbc0 <VL53L0X_WrByte>
 800bf32:	4603      	mov	r3, r0
 800bf34:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 800bf3c:	461a      	mov	r2, r3
 800bf3e:	2191      	movs	r1, #145	; 0x91
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f003 fe3d 	bl	800fbc0 <VL53L0X_WrByte>
 800bf46:	4603      	mov	r3, r0
 800bf48:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	2100      	movs	r1, #0
 800bf4e:	6878      	ldr	r0, [r7, #4]
 800bf50:	f003 fe36 	bl	800fbc0 <VL53L0X_WrByte>
 800bf54:	4603      	mov	r3, r0
 800bf56:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bf58:	2200      	movs	r2, #0
 800bf5a:	21ff      	movs	r1, #255	; 0xff
 800bf5c:	6878      	ldr	r0, [r7, #4]
 800bf5e:	f003 fe2f 	bl	800fbc0 <VL53L0X_WrByte>
 800bf62:	4603      	mov	r3, r0
 800bf64:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800bf66:	2200      	movs	r2, #0
 800bf68:	2180      	movs	r1, #128	; 0x80
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f003 fe28 	bl	800fbc0 <VL53L0X_WrByte>
 800bf70:	4603      	mov	r3, r0
 800bf72:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800bf74:	7bbb      	ldrb	r3, [r7, #14]
 800bf76:	2b03      	cmp	r3, #3
 800bf78:	d054      	beq.n	800c024 <VL53L0X_StartMeasurement+0x134>
 800bf7a:	2b03      	cmp	r3, #3
 800bf7c:	dc6c      	bgt.n	800c058 <VL53L0X_StartMeasurement+0x168>
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d002      	beq.n	800bf88 <VL53L0X_StartMeasurement+0x98>
 800bf82:	2b01      	cmp	r3, #1
 800bf84:	d034      	beq.n	800bff0 <VL53L0X_StartMeasurement+0x100>
 800bf86:	e067      	b.n	800c058 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800bf88:	2201      	movs	r2, #1
 800bf8a:	2100      	movs	r1, #0
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f003 fe17 	bl	800fbc0 <VL53L0X_WrByte>
 800bf92:	4603      	mov	r3, r0
 800bf94:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800bf96:	7bfb      	ldrb	r3, [r7, #15]
 800bf98:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800bf9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d15d      	bne.n	800c05e <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d008      	beq.n	800bfbe <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800bfac:	f107 030d 	add.w	r3, r7, #13
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	2100      	movs	r1, #0
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f003 fe85 	bl	800fcc4 <VL53L0X_RdByte>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800bfbe:	693b      	ldr	r3, [r7, #16]
 800bfc0:	3301      	adds	r3, #1
 800bfc2:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800bfc4:	7b7a      	ldrb	r2, [r7, #13]
 800bfc6:	7bfb      	ldrb	r3, [r7, #15]
 800bfc8:	4013      	ands	r3, r2
 800bfca:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800bfcc:	7bfa      	ldrb	r2, [r7, #15]
 800bfce:	429a      	cmp	r2, r3
 800bfd0:	d107      	bne.n	800bfe2 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800bfd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d103      	bne.n	800bfe2 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800bfe0:	d3e1      	bcc.n	800bfa6 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800bfe8:	d339      	bcc.n	800c05e <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800bfea:	23f9      	movs	r3, #249	; 0xf9
 800bfec:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800bfee:	e036      	b.n	800c05e <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800bff0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d105      	bne.n	800c004 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800bff8:	2101      	movs	r1, #1
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	f7ff ff12 	bl	800be24 <VL53L0X_CheckAndLoadInterruptSettings>
 800c000:	4603      	mov	r3, r0
 800c002:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800c004:	2202      	movs	r2, #2
 800c006:	2100      	movs	r1, #0
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f003 fdd9 	bl	800fbc0 <VL53L0X_WrByte>
 800c00e:	4603      	mov	r3, r0
 800c010:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800c012:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d123      	bne.n	800c062 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	2204      	movs	r2, #4
 800c01e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800c022:	e01e      	b.n	800c062 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800c024:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d105      	bne.n	800c038 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800c02c:	2101      	movs	r1, #1
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f7ff fef8 	bl	800be24 <VL53L0X_CheckAndLoadInterruptSettings>
 800c034:	4603      	mov	r3, r0
 800c036:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800c038:	2204      	movs	r2, #4
 800c03a:	2100      	movs	r1, #0
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	f003 fdbf 	bl	800fbc0 <VL53L0X_WrByte>
 800c042:	4603      	mov	r3, r0
 800c044:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800c046:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d10b      	bne.n	800c066 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2204      	movs	r2, #4
 800c052:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800c056:	e006      	b.n	800c066 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800c058:	23f8      	movs	r3, #248	; 0xf8
 800c05a:	75fb      	strb	r3, [r7, #23]
 800c05c:	e004      	b.n	800c068 <VL53L0X_StartMeasurement+0x178>
		break;
 800c05e:	bf00      	nop
 800c060:	e002      	b.n	800c068 <VL53L0X_StartMeasurement+0x178>
		break;
 800c062:	bf00      	nop
 800c064:	e000      	b.n	800c068 <VL53L0X_StartMeasurement+0x178>
		break;
 800c066:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800c068:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3718      	adds	r7, #24
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}

0800c074 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b084      	sub	sp, #16
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c07e:	2300      	movs	r3, #0
 800c080:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800c088:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800c08a:	7bbb      	ldrb	r3, [r7, #14]
 800c08c:	2b04      	cmp	r3, #4
 800c08e:	d112      	bne.n	800c0b6 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800c090:	f107 0308 	add.w	r3, r7, #8
 800c094:	4619      	mov	r1, r3
 800c096:	6878      	ldr	r0, [r7, #4]
 800c098:	f000 fb1a 	bl	800c6d0 <VL53L0X_GetInterruptMaskStatus>
 800c09c:	4603      	mov	r3, r0
 800c09e:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	2b04      	cmp	r3, #4
 800c0a4:	d103      	bne.n	800c0ae <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	701a      	strb	r2, [r3, #0]
 800c0ac:	e01c      	b.n	800c0e8 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	701a      	strb	r2, [r3, #0]
 800c0b4:	e018      	b.n	800c0e8 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800c0b6:	f107 030d 	add.w	r3, r7, #13
 800c0ba:	461a      	mov	r2, r3
 800c0bc:	2114      	movs	r1, #20
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f003 fe00 	bl	800fcc4 <VL53L0X_RdByte>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800c0c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d10b      	bne.n	800c0e8 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800c0d0:	7b7b      	ldrb	r3, [r7, #13]
 800c0d2:	f003 0301 	and.w	r3, r3, #1
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d003      	beq.n	800c0e2 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	2201      	movs	r2, #1
 800c0de:	701a      	strb	r2, [r3, #0]
 800c0e0:	e002      	b.n	800c0e8 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c0e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	3710      	adds	r7, #16
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}

0800c0f4 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800c0f4:	b5b0      	push	{r4, r5, r7, lr}
 800c0f6:	b096      	sub	sp, #88	; 0x58
 800c0f8:	af02      	add	r7, sp, #8
 800c0fa:	6078      	str	r0, [r7, #4]
 800c0fc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c0fe:	2300      	movs	r3, #0
 800c100:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800c104:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800c108:	230c      	movs	r3, #12
 800c10a:	2114      	movs	r1, #20
 800c10c:	6878      	ldr	r0, [r7, #4]
 800c10e:	f003 fd2b 	bl	800fb68 <VL53L0X_ReadMulti>
 800c112:	4603      	mov	r3, r0
 800c114:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800c118:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	f040 80d1 	bne.w	800c2c4 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	2200      	movs	r2, #0
 800c126:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	2200      	movs	r2, #0
 800c12c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800c12e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c132:	b29b      	uxth	r3, r3
 800c134:	021b      	lsls	r3, r3, #8
 800c136:	b29a      	uxth	r2, r3
 800c138:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c13c:	b29b      	uxth	r3, r3
 800c13e:	4413      	add	r3, r2
 800c140:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	2200      	movs	r2, #0
 800c148:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800c14a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c14e:	b29b      	uxth	r3, r3
 800c150:	021b      	lsls	r3, r3, #8
 800c152:	b29a      	uxth	r2, r3
 800c154:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c158:	b29b      	uxth	r3, r3
 800c15a:	4413      	add	r3, r2
 800c15c:	b29b      	uxth	r3, r3
 800c15e:	025b      	lsls	r3, r3, #9
 800c160:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800c162:	683b      	ldr	r3, [r7, #0]
 800c164:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c166:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800c168:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800c16c:	b29b      	uxth	r3, r3
 800c16e:	021b      	lsls	r3, r3, #8
 800c170:	b29a      	uxth	r2, r3
 800c172:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800c176:	b29b      	uxth	r3, r3
 800c178:	4413      	add	r3, r2
 800c17a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800c17e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800c182:	025b      	lsls	r3, r3, #9
 800c184:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800c18a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800c18e:	b29b      	uxth	r3, r3
 800c190:	021b      	lsls	r3, r3, #8
 800c192:	b29a      	uxth	r2, r3
 800c194:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c198:	b29b      	uxth	r3, r3
 800c19a:	4413      	add	r3, r2
 800c19c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800c1a6:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800c1a8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c1ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 800c1b6:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800c1be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800c1c2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800c1c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c1c8:	d046      	beq.n	800c258 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800c1ca:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800c1cc:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800c1d0:	fb02 f303 	mul.w	r3, r2, r3
 800c1d4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800c1d8:	4a57      	ldr	r2, [pc, #348]	; (800c338 <VL53L0X_GetRangingMeasurementData+0x244>)
 800c1da:	fb82 1203 	smull	r1, r2, r2, r3
 800c1de:	1192      	asrs	r2, r2, #6
 800c1e0:	17db      	asrs	r3, r3, #31
 800c1e2:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800c1e4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	6a1b      	ldr	r3, [r3, #32]
 800c1ec:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	7f1b      	ldrb	r3, [r3, #28]
 800c1f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800c1f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d02c      	beq.n	800c258 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800c1fe:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800c200:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800c204:	fb02 f303 	mul.w	r3, r2, r3
 800c208:	121a      	asrs	r2, r3, #8
					<= 0) {
 800c20a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 800c20c:	429a      	cmp	r2, r3
 800c20e:	d10d      	bne.n	800c22c <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 800c210:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c214:	2b00      	cmp	r3, #0
 800c216:	d004      	beq.n	800c222 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 800c218:	f242 23b8 	movw	r3, #8888	; 0x22b8
 800c21c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800c220:	e016      	b.n	800c250 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 800c222:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 800c226:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800c22a:	e011      	b.n	800c250 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800c22c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800c230:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c232:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800c236:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800c238:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 800c23c:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800c240:	121b      	asrs	r3, r3, #8
 800c242:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800c244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c246:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800c248:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800c24c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800c250:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800c254:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800c258:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d00d      	beq.n	800c27c <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800c260:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800c264:	089b      	lsrs	r3, r3, #2
 800c266:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800c26c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800c270:	b2db      	uxtb	r3, r3
 800c272:	019b      	lsls	r3, r3, #6
 800c274:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	75da      	strb	r2, [r3, #23]
 800c27a:	e006      	b.n	800c28a <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800c282:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	2200      	movs	r2, #0
 800c288:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800c28a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800c28e:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800c292:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800c296:	9301      	str	r3, [sp, #4]
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	9300      	str	r3, [sp, #0]
 800c29c:	4613      	mov	r3, r2
 800c29e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c2a0:	6878      	ldr	r0, [r7, #4]
 800c2a2:	f003 fa15 	bl	800f6d0 <VL53L0X_get_pal_range_status>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c2ae:	4313      	orrs	r3, r2
 800c2b0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800c2b4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d103      	bne.n	800c2c4 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800c2bc:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c2c4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d12f      	bne.n	800c32c <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f107 040c 	add.w	r4, r7, #12
 800c2d2:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800c2d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c2d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c2da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800c2de:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800c2e2:	683b      	ldr	r3, [r7, #0]
 800c2e4:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800c2e6:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800c2ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800c2f0:	683b      	ldr	r3, [r7, #0]
 800c2f2:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800c2f4:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800c2fa:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800c300:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800c302:	683b      	ldr	r3, [r7, #0]
 800c304:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800c306:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800c30c:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800c312:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800c31c:	f107 050c 	add.w	r5, r7, #12
 800c320:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c322:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c324:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800c328:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c32c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800c330:	4618      	mov	r0, r3
 800c332:	3750      	adds	r7, #80	; 0x50
 800c334:	46bd      	mov	sp, r7
 800c336:	bdb0      	pop	{r4, r5, r7, pc}
 800c338:	10624dd3 	.word	0x10624dd3

0800c33c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c346:	2300      	movs	r3, #0
 800c348:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800c34a:	2100      	movs	r1, #0
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f7ff f8d1 	bl	800b4f4 <VL53L0X_SetDeviceMode>
 800c352:	4603      	mov	r3, r0
 800c354:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d104      	bne.n	800c368 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f7ff fd16 	bl	800bd90 <VL53L0X_PerformSingleMeasurement>
 800c364:	4603      	mov	r3, r0
 800c366:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800c368:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d105      	bne.n	800c37c <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800c370:	6839      	ldr	r1, [r7, #0]
 800c372:	6878      	ldr	r0, [r7, #4]
 800c374:	f7ff febe 	bl	800c0f4 <VL53L0X_GetRangingMeasurementData>
 800c378:	4603      	mov	r3, r0
 800c37a:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800c37c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d105      	bne.n	800c390 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800c384:	2100      	movs	r1, #0
 800c386:	6878      	ldr	r0, [r7, #4]
 800c388:	f000 f962 	bl	800c650 <VL53L0X_ClearInterruptMask>
 800c38c:	4603      	mov	r3, r0
 800c38e:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800c390:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c394:	4618      	mov	r0, r3
 800c396:	3710      	adds	r7, #16
 800c398:	46bd      	mov	sp, r7
 800c39a:	bd80      	pop	{r7, pc}

0800c39c <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b084      	sub	sp, #16
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
 800c3a4:	4608      	mov	r0, r1
 800c3a6:	4611      	mov	r1, r2
 800c3a8:	461a      	mov	r2, r3
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	70fb      	strb	r3, [r7, #3]
 800c3ae:	460b      	mov	r3, r1
 800c3b0:	70bb      	strb	r3, [r7, #2]
 800c3b2:	4613      	mov	r3, r2
 800c3b4:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800c3ba:	78fb      	ldrb	r3, [r7, #3]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d002      	beq.n	800c3c6 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800c3c0:	23f6      	movs	r3, #246	; 0xf6
 800c3c2:	73fb      	strb	r3, [r7, #15]
 800c3c4:	e107      	b.n	800c5d6 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800c3c6:	78bb      	ldrb	r3, [r7, #2]
 800c3c8:	2b14      	cmp	r3, #20
 800c3ca:	d110      	bne.n	800c3ee <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800c3cc:	7e3b      	ldrb	r3, [r7, #24]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d102      	bne.n	800c3d8 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800c3d2:	2310      	movs	r3, #16
 800c3d4:	73bb      	strb	r3, [r7, #14]
 800c3d6:	e001      	b.n	800c3dc <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800c3d8:	2301      	movs	r3, #1
 800c3da:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800c3dc:	7bbb      	ldrb	r3, [r7, #14]
 800c3de:	461a      	mov	r2, r3
 800c3e0:	2184      	movs	r1, #132	; 0x84
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f003 fbec 	bl	800fbc0 <VL53L0X_WrByte>
 800c3e8:	4603      	mov	r3, r0
 800c3ea:	73fb      	strb	r3, [r7, #15]
 800c3ec:	e0f3      	b.n	800c5d6 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800c3ee:	78bb      	ldrb	r3, [r7, #2]
 800c3f0:	2b15      	cmp	r3, #21
 800c3f2:	f040 8097 	bne.w	800c524 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	21ff      	movs	r1, #255	; 0xff
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f003 fbe0 	bl	800fbc0 <VL53L0X_WrByte>
 800c400:	4603      	mov	r3, r0
 800c402:	461a      	mov	r2, r3
 800c404:	7bfb      	ldrb	r3, [r7, #15]
 800c406:	4313      	orrs	r3, r2
 800c408:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c40a:	2200      	movs	r2, #0
 800c40c:	2100      	movs	r1, #0
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f003 fbd6 	bl	800fbc0 <VL53L0X_WrByte>
 800c414:	4603      	mov	r3, r0
 800c416:	461a      	mov	r2, r3
 800c418:	7bfb      	ldrb	r3, [r7, #15]
 800c41a:	4313      	orrs	r3, r2
 800c41c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800c41e:	2200      	movs	r2, #0
 800c420:	21ff      	movs	r1, #255	; 0xff
 800c422:	6878      	ldr	r0, [r7, #4]
 800c424:	f003 fbcc 	bl	800fbc0 <VL53L0X_WrByte>
 800c428:	4603      	mov	r3, r0
 800c42a:	461a      	mov	r2, r3
 800c42c:	7bfb      	ldrb	r3, [r7, #15]
 800c42e:	4313      	orrs	r3, r2
 800c430:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c432:	2201      	movs	r2, #1
 800c434:	2180      	movs	r1, #128	; 0x80
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f003 fbc2 	bl	800fbc0 <VL53L0X_WrByte>
 800c43c:	4603      	mov	r3, r0
 800c43e:	461a      	mov	r2, r3
 800c440:	7bfb      	ldrb	r3, [r7, #15]
 800c442:	4313      	orrs	r3, r2
 800c444:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800c446:	2202      	movs	r2, #2
 800c448:	2185      	movs	r1, #133	; 0x85
 800c44a:	6878      	ldr	r0, [r7, #4]
 800c44c:	f003 fbb8 	bl	800fbc0 <VL53L0X_WrByte>
 800c450:	4603      	mov	r3, r0
 800c452:	461a      	mov	r2, r3
 800c454:	7bfb      	ldrb	r3, [r7, #15]
 800c456:	4313      	orrs	r3, r2
 800c458:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800c45a:	2204      	movs	r2, #4
 800c45c:	21ff      	movs	r1, #255	; 0xff
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f003 fbae 	bl	800fbc0 <VL53L0X_WrByte>
 800c464:	4603      	mov	r3, r0
 800c466:	461a      	mov	r2, r3
 800c468:	7bfb      	ldrb	r3, [r7, #15]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800c46e:	2200      	movs	r2, #0
 800c470:	21cd      	movs	r1, #205	; 0xcd
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f003 fba4 	bl	800fbc0 <VL53L0X_WrByte>
 800c478:	4603      	mov	r3, r0
 800c47a:	461a      	mov	r2, r3
 800c47c:	7bfb      	ldrb	r3, [r7, #15]
 800c47e:	4313      	orrs	r3, r2
 800c480:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800c482:	2211      	movs	r2, #17
 800c484:	21cc      	movs	r1, #204	; 0xcc
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f003 fb9a 	bl	800fbc0 <VL53L0X_WrByte>
 800c48c:	4603      	mov	r3, r0
 800c48e:	461a      	mov	r2, r3
 800c490:	7bfb      	ldrb	r3, [r7, #15]
 800c492:	4313      	orrs	r3, r2
 800c494:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800c496:	2207      	movs	r2, #7
 800c498:	21ff      	movs	r1, #255	; 0xff
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f003 fb90 	bl	800fbc0 <VL53L0X_WrByte>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	461a      	mov	r2, r3
 800c4a4:	7bfb      	ldrb	r3, [r7, #15]
 800c4a6:	4313      	orrs	r3, r2
 800c4a8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	21be      	movs	r1, #190	; 0xbe
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f003 fb86 	bl	800fbc0 <VL53L0X_WrByte>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	461a      	mov	r2, r3
 800c4b8:	7bfb      	ldrb	r3, [r7, #15]
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800c4be:	2206      	movs	r2, #6
 800c4c0:	21ff      	movs	r1, #255	; 0xff
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f003 fb7c 	bl	800fbc0 <VL53L0X_WrByte>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	7bfb      	ldrb	r3, [r7, #15]
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800c4d2:	2209      	movs	r2, #9
 800c4d4:	21cc      	movs	r1, #204	; 0xcc
 800c4d6:	6878      	ldr	r0, [r7, #4]
 800c4d8:	f003 fb72 	bl	800fbc0 <VL53L0X_WrByte>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	461a      	mov	r2, r3
 800c4e0:	7bfb      	ldrb	r3, [r7, #15]
 800c4e2:	4313      	orrs	r3, r2
 800c4e4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	21ff      	movs	r1, #255	; 0xff
 800c4ea:	6878      	ldr	r0, [r7, #4]
 800c4ec:	f003 fb68 	bl	800fbc0 <VL53L0X_WrByte>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	7bfb      	ldrb	r3, [r7, #15]
 800c4f6:	4313      	orrs	r3, r2
 800c4f8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800c4fa:	2201      	movs	r2, #1
 800c4fc:	21ff      	movs	r1, #255	; 0xff
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f003 fb5e 	bl	800fbc0 <VL53L0X_WrByte>
 800c504:	4603      	mov	r3, r0
 800c506:	461a      	mov	r2, r3
 800c508:	7bfb      	ldrb	r3, [r7, #15]
 800c50a:	4313      	orrs	r3, r2
 800c50c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c50e:	2200      	movs	r2, #0
 800c510:	2100      	movs	r1, #0
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	f003 fb54 	bl	800fbc0 <VL53L0X_WrByte>
 800c518:	4603      	mov	r3, r0
 800c51a:	461a      	mov	r2, r3
 800c51c:	7bfb      	ldrb	r3, [r7, #15]
 800c51e:	4313      	orrs	r3, r2
 800c520:	73fb      	strb	r3, [r7, #15]
 800c522:	e058      	b.n	800c5d6 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800c524:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d121      	bne.n	800c570 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800c52c:	787b      	ldrb	r3, [r7, #1]
 800c52e:	2b04      	cmp	r3, #4
 800c530:	d81b      	bhi.n	800c56a <VL53L0X_SetGpioConfig+0x1ce>
 800c532:	a201      	add	r2, pc, #4	; (adr r2, 800c538 <VL53L0X_SetGpioConfig+0x19c>)
 800c534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c538:	0800c54d 	.word	0x0800c54d
 800c53c:	0800c553 	.word	0x0800c553
 800c540:	0800c559 	.word	0x0800c559
 800c544:	0800c55f 	.word	0x0800c55f
 800c548:	0800c565 	.word	0x0800c565
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800c54c:	2300      	movs	r3, #0
 800c54e:	73bb      	strb	r3, [r7, #14]
				break;
 800c550:	e00f      	b.n	800c572 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800c552:	2301      	movs	r3, #1
 800c554:	73bb      	strb	r3, [r7, #14]
				break;
 800c556:	e00c      	b.n	800c572 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800c558:	2302      	movs	r3, #2
 800c55a:	73bb      	strb	r3, [r7, #14]
				break;
 800c55c:	e009      	b.n	800c572 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800c55e:	2303      	movs	r3, #3
 800c560:	73bb      	strb	r3, [r7, #14]
				break;
 800c562:	e006      	b.n	800c572 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800c564:	2304      	movs	r3, #4
 800c566:	73bb      	strb	r3, [r7, #14]
				break;
 800c568:	e003      	b.n	800c572 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800c56a:	23f5      	movs	r3, #245	; 0xf5
 800c56c:	73fb      	strb	r3, [r7, #15]
 800c56e:	e000      	b.n	800c572 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 800c570:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 800c572:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d107      	bne.n	800c58a <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800c57a:	7bbb      	ldrb	r3, [r7, #14]
 800c57c:	461a      	mov	r2, r3
 800c57e:	210a      	movs	r1, #10
 800c580:	6878      	ldr	r0, [r7, #4]
 800c582:	f003 fb1d 	bl	800fbc0 <VL53L0X_WrByte>
 800c586:	4603      	mov	r3, r0
 800c588:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800c58a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d10f      	bne.n	800c5b2 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800c592:	7e3b      	ldrb	r3, [r7, #24]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d102      	bne.n	800c59e <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 800c598:	2300      	movs	r3, #0
 800c59a:	73bb      	strb	r3, [r7, #14]
 800c59c:	e001      	b.n	800c5a2 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800c59e:	2310      	movs	r3, #16
 800c5a0:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800c5a2:	7bbb      	ldrb	r3, [r7, #14]
 800c5a4:	22ef      	movs	r2, #239	; 0xef
 800c5a6:	2184      	movs	r1, #132	; 0x84
 800c5a8:	6878      	ldr	r0, [r7, #4]
 800c5aa:	f003 fb57 	bl	800fc5c <VL53L0X_UpdateByte>
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800c5b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d103      	bne.n	800c5c2 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	787a      	ldrb	r2, [r7, #1]
 800c5be:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800c5c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d105      	bne.n	800c5d6 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800c5ca:	2100      	movs	r1, #0
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f000 f83f 	bl	800c650 <VL53L0X_ClearInterruptMask>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c5d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3710      	adds	r7, #16
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop

0800c5e4 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b086      	sub	sp, #24
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	60f8      	str	r0, [r7, #12]
 800c5ec:	607a      	str	r2, [r7, #4]
 800c5ee:	603b      	str	r3, [r7, #0]
 800c5f0:	460b      	mov	r3, r1
 800c5f2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800c5f8:	f107 0314 	add.w	r3, r7, #20
 800c5fc:	461a      	mov	r2, r3
 800c5fe:	210e      	movs	r1, #14
 800c600:	68f8      	ldr	r0, [r7, #12]
 800c602:	f003 fb89 	bl	800fd18 <VL53L0X_RdWord>
 800c606:	4603      	mov	r3, r0
 800c608:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800c60a:	8abb      	ldrh	r3, [r7, #20]
 800c60c:	045b      	lsls	r3, r3, #17
 800c60e:	461a      	mov	r2, r3
 800c610:	4b0e      	ldr	r3, [pc, #56]	; (800c64c <VL53L0X_GetInterruptThresholds+0x68>)
 800c612:	4013      	ands	r3, r2
 800c614:	687a      	ldr	r2, [r7, #4]
 800c616:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800c618:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d10f      	bne.n	800c640 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800c620:	f107 0314 	add.w	r3, r7, #20
 800c624:	461a      	mov	r2, r3
 800c626:	210c      	movs	r1, #12
 800c628:	68f8      	ldr	r0, [r7, #12]
 800c62a:	f003 fb75 	bl	800fd18 <VL53L0X_RdWord>
 800c62e:	4603      	mov	r3, r0
 800c630:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800c632:	8abb      	ldrh	r3, [r7, #20]
 800c634:	045b      	lsls	r3, r3, #17
 800c636:	461a      	mov	r2, r3
 800c638:	4b04      	ldr	r3, [pc, #16]	; (800c64c <VL53L0X_GetInterruptThresholds+0x68>)
 800c63a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800c63c:	683a      	ldr	r2, [r7, #0]
 800c63e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c640:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c644:	4618      	mov	r0, r3
 800c646:	3718      	adds	r7, #24
 800c648:	46bd      	mov	sp, r7
 800c64a:	bd80      	pop	{r7, pc}
 800c64c:	1ffe0000 	.word	0x1ffe0000

0800c650 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b084      	sub	sp, #16
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
 800c658:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c65a:	2300      	movs	r3, #0
 800c65c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800c65e:	2300      	movs	r3, #0
 800c660:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800c662:	2201      	movs	r2, #1
 800c664:	210b      	movs	r1, #11
 800c666:	6878      	ldr	r0, [r7, #4]
 800c668:	f003 faaa 	bl	800fbc0 <VL53L0X_WrByte>
 800c66c:	4603      	mov	r3, r0
 800c66e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800c670:	2200      	movs	r2, #0
 800c672:	210b      	movs	r1, #11
 800c674:	6878      	ldr	r0, [r7, #4]
 800c676:	f003 faa3 	bl	800fbc0 <VL53L0X_WrByte>
 800c67a:	4603      	mov	r3, r0
 800c67c:	461a      	mov	r2, r3
 800c67e:	7bfb      	ldrb	r3, [r7, #15]
 800c680:	4313      	orrs	r3, r2
 800c682:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800c684:	f107 030d 	add.w	r3, r7, #13
 800c688:	461a      	mov	r2, r3
 800c68a:	2113      	movs	r1, #19
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f003 fb19 	bl	800fcc4 <VL53L0X_RdByte>
 800c692:	4603      	mov	r3, r0
 800c694:	461a      	mov	r2, r3
 800c696:	7bfb      	ldrb	r3, [r7, #15]
 800c698:	4313      	orrs	r3, r2
 800c69a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800c69c:	7bbb      	ldrb	r3, [r7, #14]
 800c69e:	3301      	adds	r3, #1
 800c6a0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800c6a2:	7b7b      	ldrb	r3, [r7, #13]
 800c6a4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d006      	beq.n	800c6ba <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800c6ac:	7bbb      	ldrb	r3, [r7, #14]
 800c6ae:	2b02      	cmp	r3, #2
 800c6b0:	d803      	bhi.n	800c6ba <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800c6b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d0d3      	beq.n	800c662 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800c6ba:	7bbb      	ldrb	r3, [r7, #14]
 800c6bc:	2b02      	cmp	r3, #2
 800c6be:	d901      	bls.n	800c6c4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800c6c0:	23f4      	movs	r3, #244	; 0xf4
 800c6c2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800c6c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	3710      	adds	r7, #16
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}

0800c6d0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b084      	sub	sp, #16
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
 800c6d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800c6de:	f107 030e 	add.w	r3, r7, #14
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	2113      	movs	r1, #19
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f003 faec 	bl	800fcc4 <VL53L0X_RdByte>
 800c6ec:	4603      	mov	r3, r0
 800c6ee:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800c6f0:	7bbb      	ldrb	r3, [r7, #14]
 800c6f2:	f003 0207 	and.w	r2, r3, #7
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800c6fa:	7bbb      	ldrb	r3, [r7, #14]
 800c6fc:	f003 0318 	and.w	r3, r3, #24
 800c700:	2b00      	cmp	r3, #0
 800c702:	d001      	beq.n	800c708 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800c704:	23fa      	movs	r3, #250	; 0xfa
 800c706:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800c708:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c70c:	4618      	mov	r0, r3
 800c70e:	3710      	adds	r7, #16
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}

0800c714 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b086      	sub	sp, #24
 800c718:	af00      	add	r7, sp, #0
 800c71a:	60f8      	str	r0, [r7, #12]
 800c71c:	60b9      	str	r1, [r7, #8]
 800c71e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c720:	2300      	movs	r3, #0
 800c722:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800c724:	687a      	ldr	r2, [r7, #4]
 800c726:	68b9      	ldr	r1, [r7, #8]
 800c728:	68f8      	ldr	r0, [r7, #12]
 800c72a:	f000 fa33 	bl	800cb94 <VL53L0X_perform_ref_spad_management>
 800c72e:	4603      	mov	r3, r0
 800c730:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800c732:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c736:	4618      	mov	r0, r3
 800c738:	3718      	adds	r7, #24
 800c73a:	46bd      	mov	sp, r7
 800c73c:	bd80      	pop	{r7, pc}

0800c73e <VL53L0X_PerformContinuousRangingMeasurement>:


VL53L0X_Error VL53L0X_PerformContinuousRangingMeasurement(VL53L0X_Dev_t *device, VL53L0X_RangingMeasurementData_t *ranging_data) {
 800c73e:	b580      	push	{r7, lr}
 800c740:	b084      	sub	sp, #16
 800c742:	af00      	add	r7, sp, #0
 800c744:	6078      	str	r0, [r7, #4]
 800c746:	6039      	str	r1, [r7, #0]
    VL53L0X_Error status;

    // Set the device to high accuracy mode
    status = VL53L0X_SetDeviceMode(device, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 800c748:	2101      	movs	r1, #1
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f7fe fed2 	bl	800b4f4 <VL53L0X_SetDeviceMode>
 800c750:	4603      	mov	r3, r0
 800c752:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800c754:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d002      	beq.n	800c762 <VL53L0X_PerformContinuousRangingMeasurement+0x24>
        return status;
 800c75c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c760:	e019      	b.n	800c796 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Start continuous ranging measurement
    status = VL53L0X_StartMeasurement(device);
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f7ff fbc4 	bl	800bef0 <VL53L0X_StartMeasurement>
 800c768:	4603      	mov	r3, r0
 800c76a:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800c76c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d002      	beq.n	800c77a <VL53L0X_PerformContinuousRangingMeasurement+0x3c>
        return status;
 800c774:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c778:	e00d      	b.n	800c796 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Get ranging measurement data
    status = VL53L0X_GetRangingMeasurementData(device, ranging_data);
 800c77a:	6839      	ldr	r1, [r7, #0]
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f7ff fcb9 	bl	800c0f4 <VL53L0X_GetRangingMeasurementData>
 800c782:	4603      	mov	r3, r0
 800c784:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800c786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d002      	beq.n	800c794 <VL53L0X_PerformContinuousRangingMeasurement+0x56>
        return status;
 800c78e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c792:	e000      	b.n	800c796 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    return VL53L0X_ERROR_NONE;
 800c794:	2300      	movs	r3, #0
}
 800c796:	4618      	mov	r0, r3
 800c798:	3710      	adds	r7, #16
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}

0800c79e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800c79e:	b580      	push	{r7, lr}
 800c7a0:	b084      	sub	sp, #16
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	6078      	str	r0, [r7, #4]
 800c7a6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800c7ac:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800c7b0:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800c7b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c7b6:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800c7b8:	f107 0308 	add.w	r3, r7, #8
 800c7bc:	461a      	mov	r2, r3
 800c7be:	2128      	movs	r1, #40	; 0x28
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f003 faa9 	bl	800fd18 <VL53L0X_RdWord>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800c7ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d11e      	bne.n	800c810 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800c7d2:	893b      	ldrh	r3, [r7, #8]
 800c7d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c7d8:	b29b      	uxth	r3, r3
 800c7da:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800c7dc:	893b      	ldrh	r3, [r7, #8]
 800c7de:	461a      	mov	r2, r3
 800c7e0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	dd0b      	ble.n	800c800 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800c7e8:	893a      	ldrh	r2, [r7, #8]
 800c7ea:	897b      	ldrh	r3, [r7, #10]
 800c7ec:	1ad3      	subs	r3, r2, r3
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	b21b      	sxth	r3, r3
 800c7f2:	461a      	mov	r2, r3
					* 250;
 800c7f4:	23fa      	movs	r3, #250	; 0xfa
 800c7f6:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	601a      	str	r2, [r3, #0]
 800c7fe:	e007      	b.n	800c810 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800c800:	893b      	ldrh	r3, [r7, #8]
 800c802:	b21b      	sxth	r3, r3
 800c804:	461a      	mov	r2, r3
 800c806:	23fa      	movs	r3, #250	; 0xfa
 800c808:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800c810:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c814:	4618      	mov	r0, r3
 800c816:	3710      	adds	r7, #16
 800c818:	46bd      	mov	sp, r7
 800c81a:	bd80      	pop	{r7, pc}

0800c81c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800c81c:	b480      	push	{r7}
 800c81e:	b08b      	sub	sp, #44	; 0x2c
 800c820:	af00      	add	r7, sp, #0
 800c822:	60f8      	str	r0, [r7, #12]
 800c824:	60b9      	str	r1, [r7, #8]
 800c826:	607a      	str	r2, [r7, #4]
 800c828:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800c82a:	2308      	movs	r3, #8
 800c82c:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800c82e:	2300      	movs	r3, #0
 800c830:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	f04f 32ff 	mov.w	r2, #4294967295
 800c838:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800c83a:	687a      	ldr	r2, [r7, #4]
 800c83c:	69bb      	ldr	r3, [r7, #24]
 800c83e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c842:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	69ba      	ldr	r2, [r7, #24]
 800c848:	fbb3 f2f2 	udiv	r2, r3, r2
 800c84c:	69b9      	ldr	r1, [r7, #24]
 800c84e:	fb01 f202 	mul.w	r2, r1, r2
 800c852:	1a9b      	subs	r3, r3, r2
 800c854:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	627b      	str	r3, [r7, #36]	; 0x24
 800c85a:	e030      	b.n	800c8be <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800c85c:	2300      	movs	r3, #0
 800c85e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800c860:	68fa      	ldr	r2, [r7, #12]
 800c862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c864:	4413      	add	r3, r2
 800c866:	781b      	ldrb	r3, [r3, #0]
 800c868:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800c86a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	429a      	cmp	r2, r3
 800c870:	d11e      	bne.n	800c8b0 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800c872:	7ffa      	ldrb	r2, [r7, #31]
 800c874:	693b      	ldr	r3, [r7, #16]
 800c876:	fa42 f303 	asr.w	r3, r2, r3
 800c87a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800c880:	e016      	b.n	800c8b0 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800c882:	7ffb      	ldrb	r3, [r7, #31]
 800c884:	f003 0301 	and.w	r3, r3, #1
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d00b      	beq.n	800c8a4 <get_next_good_spad+0x88>
				success = 1;
 800c88c:	2301      	movs	r3, #1
 800c88e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800c890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c892:	69ba      	ldr	r2, [r7, #24]
 800c894:	fb03 f202 	mul.w	r2, r3, r2
 800c898:	6a3b      	ldr	r3, [r7, #32]
 800c89a:	4413      	add	r3, r2
 800c89c:	461a      	mov	r2, r3
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	601a      	str	r2, [r3, #0]
				break;
 800c8a2:	e009      	b.n	800c8b8 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800c8a4:	7ffb      	ldrb	r3, [r7, #31]
 800c8a6:	085b      	lsrs	r3, r3, #1
 800c8a8:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800c8aa:	6a3b      	ldr	r3, [r7, #32]
 800c8ac:	3301      	adds	r3, #1
 800c8ae:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800c8b0:	6a3a      	ldr	r2, [r7, #32]
 800c8b2:	69bb      	ldr	r3, [r7, #24]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d3e4      	bcc.n	800c882 <get_next_good_spad+0x66>
				coarseIndex++) {
 800c8b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8ba:	3301      	adds	r3, #1
 800c8bc:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800c8be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	429a      	cmp	r2, r3
 800c8c4:	d202      	bcs.n	800c8cc <get_next_good_spad+0xb0>
 800c8c6:	7fbb      	ldrb	r3, [r7, #30]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d0c7      	beq.n	800c85c <get_next_good_spad+0x40>
		}
	}
}
 800c8cc:	bf00      	nop
 800c8ce:	372c      	adds	r7, #44	; 0x2c
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d6:	4770      	bx	lr

0800c8d8 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b085      	sub	sp, #20
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800c8e0:	2301      	movs	r3, #1
 800c8e2:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	099b      	lsrs	r3, r3, #6
 800c8e8:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800c8ea:	4a07      	ldr	r2, [pc, #28]	; (800c908 <is_aperture+0x30>)
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d101      	bne.n	800c8fa <is_aperture+0x22>
		isAperture = 0;
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800c8fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	3714      	adds	r7, #20
 800c900:	46bd      	mov	sp, r7
 800c902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c906:	4770      	bx	lr
 800c908:	200002b8 	.word	0x200002b8

0800c90c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800c90c:	b480      	push	{r7}
 800c90e:	b089      	sub	sp, #36	; 0x24
 800c910:	af00      	add	r7, sp, #0
 800c912:	60f8      	str	r0, [r7, #12]
 800c914:	60b9      	str	r1, [r7, #8]
 800c916:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800c918:	2300      	movs	r3, #0
 800c91a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800c91c:	2308      	movs	r3, #8
 800c91e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800c920:	687a      	ldr	r2, [r7, #4]
 800c922:	69bb      	ldr	r3, [r7, #24]
 800c924:	fbb2 f3f3 	udiv	r3, r2, r3
 800c928:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	69ba      	ldr	r2, [r7, #24]
 800c92e:	fbb3 f2f2 	udiv	r2, r3, r2
 800c932:	69b9      	ldr	r1, [r7, #24]
 800c934:	fb01 f202 	mul.w	r2, r1, r2
 800c938:	1a9b      	subs	r3, r3, r2
 800c93a:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800c93c:	697a      	ldr	r2, [r7, #20]
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	429a      	cmp	r2, r3
 800c942:	d302      	bcc.n	800c94a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800c944:	23ce      	movs	r3, #206	; 0xce
 800c946:	77fb      	strb	r3, [r7, #31]
 800c948:	e010      	b.n	800c96c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800c94a:	68fa      	ldr	r2, [r7, #12]
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	4413      	add	r3, r2
 800c950:	781b      	ldrb	r3, [r3, #0]
 800c952:	b25a      	sxtb	r2, r3
 800c954:	2101      	movs	r1, #1
 800c956:	693b      	ldr	r3, [r7, #16]
 800c958:	fa01 f303 	lsl.w	r3, r1, r3
 800c95c:	b25b      	sxtb	r3, r3
 800c95e:	4313      	orrs	r3, r2
 800c960:	b259      	sxtb	r1, r3
 800c962:	68fa      	ldr	r2, [r7, #12]
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	4413      	add	r3, r2
 800c968:	b2ca      	uxtb	r2, r1
 800c96a:	701a      	strb	r2, [r3, #0]

	return status;
 800c96c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c970:	4618      	mov	r0, r3
 800c972:	3724      	adds	r7, #36	; 0x24
 800c974:	46bd      	mov	sp, r7
 800c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97a:	4770      	bx	lr

0800c97c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b084      	sub	sp, #16
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
 800c984:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800c986:	2306      	movs	r3, #6
 800c988:	683a      	ldr	r2, [r7, #0]
 800c98a:	21b0      	movs	r1, #176	; 0xb0
 800c98c:	6878      	ldr	r0, [r7, #4]
 800c98e:	f003 f8bb 	bl	800fb08 <VL53L0X_WriteMulti>
 800c992:	4603      	mov	r3, r0
 800c994:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800c996:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c99a:	4618      	mov	r0, r3
 800c99c:	3710      	adds	r7, #16
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	bd80      	pop	{r7, pc}

0800c9a2 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800c9a2:	b580      	push	{r7, lr}
 800c9a4:	b084      	sub	sp, #16
 800c9a6:	af00      	add	r7, sp, #0
 800c9a8:	6078      	str	r0, [r7, #4]
 800c9aa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800c9ac:	2306      	movs	r3, #6
 800c9ae:	683a      	ldr	r2, [r7, #0]
 800c9b0:	21b0      	movs	r1, #176	; 0xb0
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f003 f8d8 	bl	800fb68 <VL53L0X_ReadMulti>
 800c9b8:	4603      	mov	r3, r0
 800c9ba:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800c9bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	3710      	adds	r7, #16
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}

0800c9c8 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b08c      	sub	sp, #48	; 0x30
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	60f8      	str	r0, [r7, #12]
 800c9d0:	607a      	str	r2, [r7, #4]
 800c9d2:	603b      	str	r3, [r7, #0]
 800c9d4:	460b      	mov	r3, r1
 800c9d6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800c9d8:	2300      	movs	r3, #0
 800c9da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800c9de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c9e0:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800c9e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c9e4:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	62bb      	str	r3, [r7, #40]	; 0x28
 800c9ea:	e02b      	b.n	800ca44 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800c9ec:	f107 031c 	add.w	r3, r7, #28
 800c9f0:	6a3a      	ldr	r2, [r7, #32]
 800c9f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f7ff ff11 	bl	800c81c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800c9fa:	69fb      	ldr	r3, [r7, #28]
 800c9fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca00:	d103      	bne.n	800ca0a <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ca02:	23ce      	movs	r3, #206	; 0xce
 800ca04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800ca08:	e020      	b.n	800ca4c <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800ca0a:	69fb      	ldr	r3, [r7, #28]
 800ca0c:	461a      	mov	r2, r3
 800ca0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca10:	4413      	add	r3, r2
 800ca12:	4618      	mov	r0, r3
 800ca14:	f7ff ff60 	bl	800c8d8 <is_aperture>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	461a      	mov	r2, r3
 800ca1c:	7afb      	ldrb	r3, [r7, #11]
 800ca1e:	4293      	cmp	r3, r2
 800ca20:	d003      	beq.n	800ca2a <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ca22:	23ce      	movs	r3, #206	; 0xce
 800ca24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800ca28:	e010      	b.n	800ca4c <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800ca2a:	69fb      	ldr	r3, [r7, #28]
 800ca2c:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800ca2e:	6a3a      	ldr	r2, [r7, #32]
 800ca30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ca32:	6838      	ldr	r0, [r7, #0]
 800ca34:	f7ff ff6a 	bl	800c90c <enable_spad_bit>
		currentSpad++;
 800ca38:	6a3b      	ldr	r3, [r7, #32]
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800ca3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca40:	3301      	adds	r3, #1
 800ca42:	62bb      	str	r3, [r7, #40]	; 0x28
 800ca44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ca46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ca48:	429a      	cmp	r2, r3
 800ca4a:	d3cf      	bcc.n	800c9ec <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800ca4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ca4e:	6a3a      	ldr	r2, [r7, #32]
 800ca50:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800ca52:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d106      	bne.n	800ca68 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800ca5a:	6839      	ldr	r1, [r7, #0]
 800ca5c:	68f8      	ldr	r0, [r7, #12]
 800ca5e:	f7ff ff8d 	bl	800c97c <set_ref_spad_map>
 800ca62:	4603      	mov	r3, r0
 800ca64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800ca68:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d121      	bne.n	800cab4 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800ca70:	f107 0314 	add.w	r3, r7, #20
 800ca74:	4619      	mov	r1, r3
 800ca76:	68f8      	ldr	r0, [r7, #12]
 800ca78:	f7ff ff93 	bl	800c9a2 <get_ref_spad_map>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800ca82:	2300      	movs	r3, #0
 800ca84:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800ca86:	e011      	b.n	800caac <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800ca88:	683a      	ldr	r2, [r7, #0]
 800ca8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca8c:	4413      	add	r3, r2
 800ca8e:	781a      	ldrb	r2, [r3, #0]
 800ca90:	f107 0114 	add.w	r1, r7, #20
 800ca94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca96:	440b      	add	r3, r1
 800ca98:	781b      	ldrb	r3, [r3, #0]
 800ca9a:	429a      	cmp	r2, r3
 800ca9c:	d003      	beq.n	800caa6 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ca9e:	23ce      	movs	r3, #206	; 0xce
 800caa0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 800caa4:	e006      	b.n	800cab4 <enable_ref_spads+0xec>
			}
			i++;
 800caa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa8:	3301      	adds	r3, #1
 800caaa:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800caac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800caae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cab0:	429a      	cmp	r2, r3
 800cab2:	d3e9      	bcc.n	800ca88 <enable_ref_spads+0xc0>
		}
	}
	return status;
 800cab4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800cab8:	4618      	mov	r0, r3
 800caba:	3730      	adds	r7, #48	; 0x30
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bd80      	pop	{r7, pc}

0800cac0 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b08a      	sub	sp, #40	; 0x28
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
 800cac8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800caca:	2300      	movs	r3, #0
 800cacc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800cad0:	2300      	movs	r3, #0
 800cad2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800cadc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800cae0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d107      	bne.n	800caf8 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800cae8:	22c0      	movs	r2, #192	; 0xc0
 800caea:	2101      	movs	r1, #1
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f003 f867 	bl	800fbc0 <VL53L0X_WrByte>
 800caf2:	4603      	mov	r3, r0
 800caf4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800caf8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d108      	bne.n	800cb12 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800cb00:	f107 0308 	add.w	r3, r7, #8
 800cb04:	4619      	mov	r1, r3
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f7ff fc18 	bl	800c33c <VL53L0X_PerformSingleRangingMeasurement>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800cb12:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d107      	bne.n	800cb2a <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800cb1a:	2201      	movs	r2, #1
 800cb1c:	21ff      	movs	r1, #255	; 0xff
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f003 f84e 	bl	800fbc0 <VL53L0X_WrByte>
 800cb24:	4603      	mov	r3, r0
 800cb26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800cb2a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d107      	bne.n	800cb42 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800cb32:	683a      	ldr	r2, [r7, #0]
 800cb34:	21b6      	movs	r1, #182	; 0xb6
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f003 f8ee 	bl	800fd18 <VL53L0X_RdWord>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800cb42:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d107      	bne.n	800cb5a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	21ff      	movs	r1, #255	; 0xff
 800cb4e:	6878      	ldr	r0, [r7, #4]
 800cb50:	f003 f836 	bl	800fbc0 <VL53L0X_WrByte>
 800cb54:	4603      	mov	r3, r0
 800cb56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800cb5a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d112      	bne.n	800cb88 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800cb62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cb66:	461a      	mov	r2, r3
 800cb68:	2101      	movs	r1, #1
 800cb6a:	6878      	ldr	r0, [r7, #4]
 800cb6c:	f003 f828 	bl	800fbc0 <VL53L0X_WrByte>
 800cb70:	4603      	mov	r3, r0
 800cb72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800cb76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d104      	bne.n	800cb88 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cb84:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 800cb88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	3728      	adds	r7, #40	; 0x28
 800cb90:	46bd      	mov	sp, r7
 800cb92:	bd80      	pop	{r7, pc}

0800cb94 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800cb94:	b590      	push	{r4, r7, lr}
 800cb96:	b09d      	sub	sp, #116	; 0x74
 800cb98:	af06      	add	r7, sp, #24
 800cb9a:	60f8      	str	r0, [r7, #12]
 800cb9c:	60b9      	str	r1, [r7, #8]
 800cb9e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cba0:	2300      	movs	r3, #0
 800cba2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800cba6:	23b4      	movs	r3, #180	; 0xb4
 800cba8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800cbac:	2303      	movs	r3, #3
 800cbae:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 800cbb0:	232c      	movs	r3, #44	; 0x2c
 800cbb2:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 800cbb8:	2300      	movs	r3, #0
 800cbba:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800cbc0:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800cbc4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800cbca:	2300      	movs	r3, #0
 800cbcc:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800cbce:	2306      	movs	r3, #6
 800cbd0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800cbe8:	2300      	movs	r3, #0
 800cbea:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800cbec:	2300      	movs	r3, #0
 800cbee:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 800cbf8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	64bb      	str	r3, [r7, #72]	; 0x48
 800cbfe:	e009      	b.n	800cc14 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800cc00:	68fa      	ldr	r2, [r7, #12]
 800cc02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cc04:	4413      	add	r3, r2
 800cc06:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800cc0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cc10:	3301      	adds	r3, #1
 800cc12:	64bb      	str	r3, [r7, #72]	; 0x48
 800cc14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cc16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	d3f1      	bcc.n	800cc00 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800cc1c:	2201      	movs	r2, #1
 800cc1e:	21ff      	movs	r1, #255	; 0xff
 800cc20:	68f8      	ldr	r0, [r7, #12]
 800cc22:	f002 ffcd 	bl	800fbc0 <VL53L0X_WrByte>
 800cc26:	4603      	mov	r3, r0
 800cc28:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800cc2c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d107      	bne.n	800cc44 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800cc34:	2200      	movs	r2, #0
 800cc36:	214f      	movs	r1, #79	; 0x4f
 800cc38:	68f8      	ldr	r0, [r7, #12]
 800cc3a:	f002 ffc1 	bl	800fbc0 <VL53L0X_WrByte>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800cc44:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d107      	bne.n	800cc5c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800cc4c:	222c      	movs	r2, #44	; 0x2c
 800cc4e:	214e      	movs	r1, #78	; 0x4e
 800cc50:	68f8      	ldr	r0, [r7, #12]
 800cc52:	f002 ffb5 	bl	800fbc0 <VL53L0X_WrByte>
 800cc56:	4603      	mov	r3, r0
 800cc58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800cc5c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d107      	bne.n	800cc74 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800cc64:	2200      	movs	r2, #0
 800cc66:	21ff      	movs	r1, #255	; 0xff
 800cc68:	68f8      	ldr	r0, [r7, #12]
 800cc6a:	f002 ffa9 	bl	800fbc0 <VL53L0X_WrByte>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800cc74:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d109      	bne.n	800cc90 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800cc7c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800cc80:	461a      	mov	r2, r3
 800cc82:	21b6      	movs	r1, #182	; 0xb6
 800cc84:	68f8      	ldr	r0, [r7, #12]
 800cc86:	f002 ff9b 	bl	800fbc0 <VL53L0X_WrByte>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800cc90:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d107      	bne.n	800cca8 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800cc98:	2200      	movs	r2, #0
 800cc9a:	2180      	movs	r1, #128	; 0x80
 800cc9c:	68f8      	ldr	r0, [r7, #12]
 800cc9e:	f002 ff8f 	bl	800fbc0 <VL53L0X_WrByte>
 800cca2:	4603      	mov	r3, r0
 800cca4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800cca8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d10a      	bne.n	800ccc6 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800ccb0:	f107 0210 	add.w	r2, r7, #16
 800ccb4:	f107 0111 	add.w	r1, r7, #17
 800ccb8:	2300      	movs	r3, #0
 800ccba:	68f8      	ldr	r0, [r7, #12]
 800ccbc:	f000 fbbb 	bl	800d436 <VL53L0X_perform_ref_calibration>
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800ccc6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d121      	bne.n	800cd12 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800ccce:	2300      	movs	r3, #0
 800ccd0:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 800ccd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ccd4:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800ccda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccdc:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800ccea:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800ccee:	f107 0218 	add.w	r2, r7, #24
 800ccf2:	9204      	str	r2, [sp, #16]
 800ccf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ccf6:	9203      	str	r2, [sp, #12]
 800ccf8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ccfa:	9202      	str	r2, [sp, #8]
 800ccfc:	9301      	str	r3, [sp, #4]
 800ccfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd00:	9300      	str	r3, [sp, #0]
 800cd02:	4623      	mov	r3, r4
 800cd04:	4602      	mov	r2, r0
 800cd06:	68f8      	ldr	r0, [r7, #12]
 800cd08:	f7ff fe5e 	bl	800c9c8 <enable_ref_spads>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800cd12:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d174      	bne.n	800ce04 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800cd1a:	69bb      	ldr	r3, [r7, #24]
 800cd1c:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800cd1e:	f107 0312 	add.w	r3, r7, #18
 800cd22:	4619      	mov	r1, r3
 800cd24:	68f8      	ldr	r0, [r7, #12]
 800cd26:	f7ff fecb 	bl	800cac0 <perform_ref_signal_measurement>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800cd30:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d161      	bne.n	800cdfc <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800cd38:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800cd3a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	d25d      	bcs.n	800cdfc <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800cd40:	2300      	movs	r3, #0
 800cd42:	64bb      	str	r3, [r7, #72]	; 0x48
 800cd44:	e009      	b.n	800cd5a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800cd46:	68fa      	ldr	r2, [r7, #12]
 800cd48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd4a:	4413      	add	r3, r2
 800cd4c:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800cd50:	2200      	movs	r2, #0
 800cd52:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800cd54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd56:	3301      	adds	r3, #1
 800cd58:	64bb      	str	r3, [r7, #72]	; 0x48
 800cd5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cd5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd5e:	429a      	cmp	r2, r3
 800cd60:	d3f1      	bcc.n	800cd46 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800cd62:	e002      	b.n	800cd6a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800cd64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd66:	3301      	adds	r3, #1
 800cd68:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800cd6a:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800cd6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd70:	4413      	add	r3, r2
 800cd72:	4618      	mov	r0, r3
 800cd74:	f7ff fdb0 	bl	800c8d8 <is_aperture>
 800cd78:	4603      	mov	r3, r0
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d103      	bne.n	800cd86 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800cd7e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cd80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd82:	429a      	cmp	r2, r3
 800cd84:	d3ee      	bcc.n	800cd64 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800cd86:	2301      	movs	r3, #1
 800cd88:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800cd8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd8c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800cd9a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800cd9e:	f107 0218 	add.w	r2, r7, #24
 800cda2:	9204      	str	r2, [sp, #16]
 800cda4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cda6:	9203      	str	r2, [sp, #12]
 800cda8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cdaa:	9202      	str	r2, [sp, #8]
 800cdac:	9301      	str	r3, [sp, #4]
 800cdae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdb0:	9300      	str	r3, [sp, #0]
 800cdb2:	4623      	mov	r3, r4
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	68f8      	ldr	r0, [r7, #12]
 800cdb8:	f7ff fe06 	bl	800c9c8 <enable_ref_spads>
 800cdbc:	4603      	mov	r3, r0
 800cdbe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800cdc2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d11b      	bne.n	800ce02 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800cdca:	69bb      	ldr	r3, [r7, #24]
 800cdcc:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800cdce:	f107 0312 	add.w	r3, r7, #18
 800cdd2:	4619      	mov	r1, r3
 800cdd4:	68f8      	ldr	r0, [r7, #12]
 800cdd6:	f7ff fe73 	bl	800cac0 <perform_ref_signal_measurement>
 800cdda:	4603      	mov	r3, r0
 800cddc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800cde0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d10c      	bne.n	800ce02 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800cde8:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800cdea:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800cdec:	429a      	cmp	r2, r3
 800cdee:	d208      	bcs.n	800ce02 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800cdf0:	2301      	movs	r3, #1
 800cdf2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 800cdf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdf8:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800cdfa:	e002      	b.n	800ce02 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ce00:	e000      	b.n	800ce04 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800ce02:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800ce04:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	f040 80af 	bne.w	800cf6c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800ce0e:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800ce10:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ce12:	429a      	cmp	r2, r3
 800ce14:	f240 80aa 	bls.w	800cf6c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800ce18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce1a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800ce1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce20:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	f503 7192 	add.w	r1, r3, #292	; 0x124
 800ce28:	f107 031c 	add.w	r3, r7, #28
 800ce2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f003 f820 	bl	800fe74 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800ce34:	8a7b      	ldrh	r3, [r7, #18]
 800ce36:	461a      	mov	r2, r3
 800ce38:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ce3a:	1ad3      	subs	r3, r2, r3
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	bfb8      	it	lt
 800ce40:	425b      	neglt	r3, r3
 800ce42:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 800ce44:	2300      	movs	r3, #0
 800ce46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800ce4a:	e086      	b.n	800cf5a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 800ce52:	f107 0314 	add.w	r3, r7, #20
 800ce56:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ce58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ce5a:	f7ff fcdf 	bl	800c81c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800ce5e:	697b      	ldr	r3, [r7, #20]
 800ce60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce64:	d103      	bne.n	800ce6e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800ce66:	23ce      	movs	r3, #206	; 0xce
 800ce68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800ce6c:	e07e      	b.n	800cf6c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800ce6e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800ce72:	697a      	ldr	r2, [r7, #20]
 800ce74:	4413      	add	r3, r2
 800ce76:	4618      	mov	r0, r3
 800ce78:	f7ff fd2e 	bl	800c8d8 <is_aperture>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	461a      	mov	r2, r3
 800ce80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce82:	4293      	cmp	r3, r2
 800ce84:	d003      	beq.n	800ce8e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800ce86:	2301      	movs	r3, #1
 800ce88:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800ce8c:	e06e      	b.n	800cf6c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800ce8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce90:	3301      	adds	r3, #1
 800ce92:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 800ce94:	697b      	ldr	r3, [r7, #20]
 800ce96:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800ce9e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cea0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cea2:	4618      	mov	r0, r3
 800cea4:	f7ff fd32 	bl	800c90c <enable_spad_bit>
 800cea8:	4603      	mov	r3, r0
 800ceaa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800ceae:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d10c      	bne.n	800ced0 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800ceb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ceb8:	3301      	adds	r3, #1
 800ceba:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 800cec2:	4619      	mov	r1, r3
 800cec4:	68f8      	ldr	r0, [r7, #12]
 800cec6:	f7ff fd59 	bl	800c97c <set_ref_spad_map>
 800ceca:	4603      	mov	r3, r0
 800cecc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800ced0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d146      	bne.n	800cf66 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800ced8:	f107 0312 	add.w	r3, r7, #18
 800cedc:	4619      	mov	r1, r3
 800cede:	68f8      	ldr	r0, [r7, #12]
 800cee0:	f7ff fdee 	bl	800cac0 <perform_ref_signal_measurement>
 800cee4:	4603      	mov	r3, r0
 800cee6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800ceea:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d13b      	bne.n	800cf6a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800cef2:	8a7b      	ldrh	r3, [r7, #18]
 800cef4:	461a      	mov	r2, r3
 800cef6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800cef8:	1ad3      	subs	r3, r2, r3
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	bfb8      	it	lt
 800cefe:	425b      	neglt	r3, r3
 800cf00:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800cf02:	8a7b      	ldrh	r3, [r7, #18]
 800cf04:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800cf06:	429a      	cmp	r2, r3
 800cf08:	d21c      	bcs.n	800cf44 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800cf0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cf0e:	429a      	cmp	r2, r3
 800cf10:	d914      	bls.n	800cf3c <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800cf12:	f107 031c 	add.w	r3, r7, #28
 800cf16:	4619      	mov	r1, r3
 800cf18:	68f8      	ldr	r0, [r7, #12]
 800cf1a:	f7ff fd2f 	bl	800c97c <set_ref_spad_map>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 800cf2a:	f107 011c 	add.w	r1, r7, #28
 800cf2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf30:	4618      	mov	r0, r3
 800cf32:	f002 ff9f 	bl	800fe74 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800cf36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cf38:	3b01      	subs	r3, #1
 800cf3a:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800cf42:	e00a      	b.n	800cf5a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800cf44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf46:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800cf4e:	f107 031c 	add.w	r3, r7, #28
 800cf52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf54:	4618      	mov	r0, r3
 800cf56:	f002 ff8d 	bl	800fe74 <memcpy>
		while (!complete) {
 800cf5a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	f43f af74 	beq.w	800ce4c <VL53L0X_perform_ref_spad_management+0x2b8>
 800cf64:	e002      	b.n	800cf6c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800cf66:	bf00      	nop
 800cf68:	e000      	b.n	800cf6c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800cf6a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800cf6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d115      	bne.n	800cfa0 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800cf74:	68bb      	ldr	r3, [r7, #8]
 800cf76:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800cf78:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800cf80:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	2201      	movs	r2, #1
 800cf86:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cf8a:	68bb      	ldr	r3, [r7, #8]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	b2da      	uxtb	r2, r3
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	781a      	ldrb	r2, [r3, #0]
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800cfa0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	375c      	adds	r7, #92	; 0x5c
 800cfa8:	46bd      	mov	sp, r7
 800cfaa:	bd90      	pop	{r4, r7, pc}

0800cfac <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800cfac:	b590      	push	{r4, r7, lr}
 800cfae:	b093      	sub	sp, #76	; 0x4c
 800cfb0:	af06      	add	r7, sp, #24
 800cfb2:	60f8      	str	r0, [r7, #12]
 800cfb4:	60b9      	str	r1, [r7, #8]
 800cfb6:	4613      	mov	r3, r2
 800cfb8:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cfba:	2300      	movs	r3, #0
 800cfbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 800cfc4:	23b4      	movs	r3, #180	; 0xb4
 800cfc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800cfca:	2306      	movs	r3, #6
 800cfcc:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800cfce:	232c      	movs	r3, #44	; 0x2c
 800cfd0:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	21ff      	movs	r1, #255	; 0xff
 800cfd6:	68f8      	ldr	r0, [r7, #12]
 800cfd8:	f002 fdf2 	bl	800fbc0 <VL53L0X_WrByte>
 800cfdc:	4603      	mov	r3, r0
 800cfde:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800cfe2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d107      	bne.n	800cffa <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800cfea:	2200      	movs	r2, #0
 800cfec:	214f      	movs	r1, #79	; 0x4f
 800cfee:	68f8      	ldr	r0, [r7, #12]
 800cff0:	f002 fde6 	bl	800fbc0 <VL53L0X_WrByte>
 800cff4:	4603      	mov	r3, r0
 800cff6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800cffa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d107      	bne.n	800d012 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800d002:	222c      	movs	r2, #44	; 0x2c
 800d004:	214e      	movs	r1, #78	; 0x4e
 800d006:	68f8      	ldr	r0, [r7, #12]
 800d008:	f002 fdda 	bl	800fbc0 <VL53L0X_WrByte>
 800d00c:	4603      	mov	r3, r0
 800d00e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800d012:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d016:	2b00      	cmp	r3, #0
 800d018:	d107      	bne.n	800d02a <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d01a:	2200      	movs	r2, #0
 800d01c:	21ff      	movs	r1, #255	; 0xff
 800d01e:	68f8      	ldr	r0, [r7, #12]
 800d020:	f002 fdce 	bl	800fbc0 <VL53L0X_WrByte>
 800d024:	4603      	mov	r3, r0
 800d026:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800d02a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d109      	bne.n	800d046 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800d032:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d036:	461a      	mov	r2, r3
 800d038:	21b6      	movs	r1, #182	; 0xb6
 800d03a:	68f8      	ldr	r0, [r7, #12]
 800d03c:	f002 fdc0 	bl	800fbc0 <VL53L0X_WrByte>
 800d040:	4603      	mov	r3, r0
 800d042:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800d046:	2300      	movs	r3, #0
 800d048:	627b      	str	r3, [r7, #36]	; 0x24
 800d04a:	e009      	b.n	800d060 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800d04c:	68fa      	ldr	r2, [r7, #12]
 800d04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d050:	4413      	add	r3, r2
 800d052:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800d056:	2200      	movs	r2, #0
 800d058:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800d05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d05c:	3301      	adds	r3, #1
 800d05e:	627b      	str	r3, [r7, #36]	; 0x24
 800d060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d062:	69fb      	ldr	r3, [r7, #28]
 800d064:	429a      	cmp	r2, r3
 800d066:	d3f1      	bcc.n	800d04c <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800d068:	79fb      	ldrb	r3, [r7, #7]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d011      	beq.n	800d092 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800d06e:	e002      	b.n	800d076 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800d070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d072:	3301      	adds	r3, #1
 800d074:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800d076:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800d07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d07c:	4413      	add	r3, r2
 800d07e:	4618      	mov	r0, r3
 800d080:	f7ff fc2a 	bl	800c8d8 <is_aperture>
 800d084:	4603      	mov	r3, r0
 800d086:	2b00      	cmp	r3, #0
 800d088:	d103      	bne.n	800d092 <VL53L0X_set_reference_spads+0xe6>
 800d08a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d08c:	69bb      	ldr	r3, [r7, #24]
 800d08e:	429a      	cmp	r2, r3
 800d090:	d3ee      	bcc.n	800d070 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800d09e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d0a2:	79f9      	ldrb	r1, [r7, #7]
 800d0a4:	f107 0214 	add.w	r2, r7, #20
 800d0a8:	9204      	str	r2, [sp, #16]
 800d0aa:	68ba      	ldr	r2, [r7, #8]
 800d0ac:	9203      	str	r2, [sp, #12]
 800d0ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0b0:	9202      	str	r2, [sp, #8]
 800d0b2:	9301      	str	r3, [sp, #4]
 800d0b4:	69fb      	ldr	r3, [r7, #28]
 800d0b6:	9300      	str	r3, [sp, #0]
 800d0b8:	4623      	mov	r3, r4
 800d0ba:	4602      	mov	r2, r0
 800d0bc:	68f8      	ldr	r0, [r7, #12]
 800d0be:	f7ff fc83 	bl	800c9c8 <enable_ref_spads>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800d0c8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d10c      	bne.n	800d0ea <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	2201      	movs	r2, #1
 800d0d4:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0d8:	68bb      	ldr	r3, [r7, #8]
 800d0da:	b2da      	uxtb	r2, r3
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	79fa      	ldrb	r2, [r7, #7]
 800d0e6:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800d0ea:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	3734      	adds	r7, #52	; 0x34
 800d0f2:	46bd      	mov	sp, r7
 800d0f4:	bd90      	pop	{r4, r7, pc}

0800d0f6 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800d0f6:	b580      	push	{r7, lr}
 800d0f8:	b084      	sub	sp, #16
 800d0fa:	af00      	add	r7, sp, #0
 800d0fc:	6078      	str	r0, [r7, #4]
 800d0fe:	460b      	mov	r3, r1
 800d100:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d102:	2300      	movs	r3, #0
 800d104:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800d106:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d10a      	bne.n	800d124 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800d10e:	78fb      	ldrb	r3, [r7, #3]
 800d110:	f043 0301 	orr.w	r3, r3, #1
 800d114:	b2db      	uxtb	r3, r3
 800d116:	461a      	mov	r2, r3
 800d118:	2100      	movs	r1, #0
 800d11a:	6878      	ldr	r0, [r7, #4]
 800d11c:	f002 fd50 	bl	800fbc0 <VL53L0X_WrByte>
 800d120:	4603      	mov	r3, r0
 800d122:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800d124:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d104      	bne.n	800d136 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800d12c:	6878      	ldr	r0, [r7, #4]
 800d12e:	f000 f9bf 	bl	800d4b0 <VL53L0X_measurement_poll_for_completion>
 800d132:	4603      	mov	r3, r0
 800d134:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800d136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d105      	bne.n	800d14a <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800d13e:	2100      	movs	r1, #0
 800d140:	6878      	ldr	r0, [r7, #4]
 800d142:	f7ff fa85 	bl	800c650 <VL53L0X_ClearInterruptMask>
 800d146:	4603      	mov	r3, r0
 800d148:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800d14a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d106      	bne.n	800d160 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800d152:	2200      	movs	r2, #0
 800d154:	2100      	movs	r1, #0
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f002 fd32 	bl	800fbc0 <VL53L0X_WrByte>
 800d15c:	4603      	mov	r3, r0
 800d15e:	73fb      	strb	r3, [r7, #15]

	return Status;
 800d160:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d164:	4618      	mov	r0, r3
 800d166:	3710      	adds	r7, #16
 800d168:	46bd      	mov	sp, r7
 800d16a:	bd80      	pop	{r7, pc}

0800d16c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b084      	sub	sp, #16
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
 800d174:	4608      	mov	r0, r1
 800d176:	4611      	mov	r1, r2
 800d178:	461a      	mov	r2, r3
 800d17a:	4603      	mov	r3, r0
 800d17c:	70fb      	strb	r3, [r7, #3]
 800d17e:	460b      	mov	r3, r1
 800d180:	70bb      	strb	r3, [r7, #2]
 800d182:	4613      	mov	r3, r2
 800d184:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d186:	2300      	movs	r3, #0
 800d188:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800d18a:	2300      	movs	r3, #0
 800d18c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d18e:	2201      	movs	r2, #1
 800d190:	21ff      	movs	r1, #255	; 0xff
 800d192:	6878      	ldr	r0, [r7, #4]
 800d194:	f002 fd14 	bl	800fbc0 <VL53L0X_WrByte>
 800d198:	4603      	mov	r3, r0
 800d19a:	461a      	mov	r2, r3
 800d19c:	7bfb      	ldrb	r3, [r7, #15]
 800d19e:	4313      	orrs	r3, r2
 800d1a0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	2100      	movs	r1, #0
 800d1a6:	6878      	ldr	r0, [r7, #4]
 800d1a8:	f002 fd0a 	bl	800fbc0 <VL53L0X_WrByte>
 800d1ac:	4603      	mov	r3, r0
 800d1ae:	461a      	mov	r2, r3
 800d1b0:	7bfb      	ldrb	r3, [r7, #15]
 800d1b2:	4313      	orrs	r3, r2
 800d1b4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	21ff      	movs	r1, #255	; 0xff
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f002 fd00 	bl	800fbc0 <VL53L0X_WrByte>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	461a      	mov	r2, r3
 800d1c4:	7bfb      	ldrb	r3, [r7, #15]
 800d1c6:	4313      	orrs	r3, r2
 800d1c8:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800d1ca:	78fb      	ldrb	r3, [r7, #3]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d01e      	beq.n	800d20e <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800d1d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d009      	beq.n	800d1ec <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800d1d8:	69ba      	ldr	r2, [r7, #24]
 800d1da:	21cb      	movs	r1, #203	; 0xcb
 800d1dc:	6878      	ldr	r0, [r7, #4]
 800d1de:	f002 fd71 	bl	800fcc4 <VL53L0X_RdByte>
 800d1e2:	4603      	mov	r3, r0
 800d1e4:	461a      	mov	r2, r3
 800d1e6:	7bfb      	ldrb	r3, [r7, #15]
 800d1e8:	4313      	orrs	r3, r2
 800d1ea:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800d1ec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d02a      	beq.n	800d24a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800d1f4:	f107 030e 	add.w	r3, r7, #14
 800d1f8:	461a      	mov	r2, r3
 800d1fa:	21ee      	movs	r1, #238	; 0xee
 800d1fc:	6878      	ldr	r0, [r7, #4]
 800d1fe:	f002 fd61 	bl	800fcc4 <VL53L0X_RdByte>
 800d202:	4603      	mov	r3, r0
 800d204:	461a      	mov	r2, r3
 800d206:	7bfb      	ldrb	r3, [r7, #15]
 800d208:	4313      	orrs	r3, r2
 800d20a:	73fb      	strb	r3, [r7, #15]
 800d20c:	e01d      	b.n	800d24a <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800d20e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d00a      	beq.n	800d22c <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800d216:	78bb      	ldrb	r3, [r7, #2]
 800d218:	461a      	mov	r2, r3
 800d21a:	21cb      	movs	r1, #203	; 0xcb
 800d21c:	6878      	ldr	r0, [r7, #4]
 800d21e:	f002 fccf 	bl	800fbc0 <VL53L0X_WrByte>
 800d222:	4603      	mov	r3, r0
 800d224:	461a      	mov	r2, r3
 800d226:	7bfb      	ldrb	r3, [r7, #15]
 800d228:	4313      	orrs	r3, r2
 800d22a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800d22c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d230:	2b00      	cmp	r3, #0
 800d232:	d00a      	beq.n	800d24a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800d234:	787b      	ldrb	r3, [r7, #1]
 800d236:	2280      	movs	r2, #128	; 0x80
 800d238:	21ee      	movs	r1, #238	; 0xee
 800d23a:	6878      	ldr	r0, [r7, #4]
 800d23c:	f002 fd0e 	bl	800fc5c <VL53L0X_UpdateByte>
 800d240:	4603      	mov	r3, r0
 800d242:	461a      	mov	r2, r3
 800d244:	7bfb      	ldrb	r3, [r7, #15]
 800d246:	4313      	orrs	r3, r2
 800d248:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d24a:	2201      	movs	r2, #1
 800d24c:	21ff      	movs	r1, #255	; 0xff
 800d24e:	6878      	ldr	r0, [r7, #4]
 800d250:	f002 fcb6 	bl	800fbc0 <VL53L0X_WrByte>
 800d254:	4603      	mov	r3, r0
 800d256:	461a      	mov	r2, r3
 800d258:	7bfb      	ldrb	r3, [r7, #15]
 800d25a:	4313      	orrs	r3, r2
 800d25c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800d25e:	2201      	movs	r2, #1
 800d260:	2100      	movs	r1, #0
 800d262:	6878      	ldr	r0, [r7, #4]
 800d264:	f002 fcac 	bl	800fbc0 <VL53L0X_WrByte>
 800d268:	4603      	mov	r3, r0
 800d26a:	461a      	mov	r2, r3
 800d26c:	7bfb      	ldrb	r3, [r7, #15]
 800d26e:	4313      	orrs	r3, r2
 800d270:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d272:	2200      	movs	r2, #0
 800d274:	21ff      	movs	r1, #255	; 0xff
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f002 fca2 	bl	800fbc0 <VL53L0X_WrByte>
 800d27c:	4603      	mov	r3, r0
 800d27e:	461a      	mov	r2, r3
 800d280:	7bfb      	ldrb	r3, [r7, #15]
 800d282:	4313      	orrs	r3, r2
 800d284:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800d286:	7bbb      	ldrb	r3, [r7, #14]
 800d288:	f023 0310 	bic.w	r3, r3, #16
 800d28c:	b2da      	uxtb	r2, r3
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	701a      	strb	r2, [r3, #0]

	return Status;
 800d292:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d296:	4618      	mov	r0, r3
 800d298:	3710      	adds	r7, #16
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}

0800d29e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800d29e:	b580      	push	{r7, lr}
 800d2a0:	b08a      	sub	sp, #40	; 0x28
 800d2a2:	af04      	add	r7, sp, #16
 800d2a4:	60f8      	str	r0, [r7, #12]
 800d2a6:	60b9      	str	r1, [r7, #8]
 800d2a8:	4611      	mov	r1, r2
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	460b      	mov	r3, r1
 800d2ae:	71fb      	strb	r3, [r7, #7]
 800d2b0:	4613      	mov	r3, r2
 800d2b2:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800d2bc:	2300      	movs	r3, #0
 800d2be:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800d2c8:	79bb      	ldrb	r3, [r7, #6]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d003      	beq.n	800d2d6 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800d2d4:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800d2d6:	2201      	movs	r2, #1
 800d2d8:	2101      	movs	r1, #1
 800d2da:	68f8      	ldr	r0, [r7, #12]
 800d2dc:	f002 fc70 	bl	800fbc0 <VL53L0X_WrByte>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800d2e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d105      	bne.n	800d2f8 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800d2ec:	2140      	movs	r1, #64	; 0x40
 800d2ee:	68f8      	ldr	r0, [r7, #12]
 800d2f0:	f7ff ff01 	bl	800d0f6 <VL53L0X_perform_single_ref_calibration>
 800d2f4:	4603      	mov	r3, r0
 800d2f6:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800d2f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d115      	bne.n	800d32c <VL53L0X_perform_vhv_calibration+0x8e>
 800d300:	79fb      	ldrb	r3, [r7, #7]
 800d302:	2b01      	cmp	r3, #1
 800d304:	d112      	bne.n	800d32c <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800d306:	7d39      	ldrb	r1, [r7, #20]
 800d308:	7d7a      	ldrb	r2, [r7, #21]
 800d30a:	2300      	movs	r3, #0
 800d30c:	9303      	str	r3, [sp, #12]
 800d30e:	2301      	movs	r3, #1
 800d310:	9302      	str	r3, [sp, #8]
 800d312:	f107 0313 	add.w	r3, r7, #19
 800d316:	9301      	str	r3, [sp, #4]
 800d318:	68bb      	ldr	r3, [r7, #8]
 800d31a:	9300      	str	r3, [sp, #0]
 800d31c:	460b      	mov	r3, r1
 800d31e:	2101      	movs	r1, #1
 800d320:	68f8      	ldr	r0, [r7, #12]
 800d322:	f7ff ff23 	bl	800d16c <VL53L0X_ref_calibration_io>
 800d326:	4603      	mov	r3, r0
 800d328:	75fb      	strb	r3, [r7, #23]
 800d32a:	e002      	b.n	800d332 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	2200      	movs	r2, #0
 800d330:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800d332:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d112      	bne.n	800d360 <VL53L0X_perform_vhv_calibration+0xc2>
 800d33a:	79bb      	ldrb	r3, [r7, #6]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d00f      	beq.n	800d360 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800d340:	7dbb      	ldrb	r3, [r7, #22]
 800d342:	461a      	mov	r2, r3
 800d344:	2101      	movs	r1, #1
 800d346:	68f8      	ldr	r0, [r7, #12]
 800d348:	f002 fc3a 	bl	800fbc0 <VL53L0X_WrByte>
 800d34c:	4603      	mov	r3, r0
 800d34e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800d350:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d103      	bne.n	800d360 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	7dba      	ldrb	r2, [r7, #22]
 800d35c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800d360:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d364:	4618      	mov	r0, r3
 800d366:	3718      	adds	r7, #24
 800d368:	46bd      	mov	sp, r7
 800d36a:	bd80      	pop	{r7, pc}

0800d36c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b08a      	sub	sp, #40	; 0x28
 800d370:	af04      	add	r7, sp, #16
 800d372:	60f8      	str	r0, [r7, #12]
 800d374:	60b9      	str	r1, [r7, #8]
 800d376:	4611      	mov	r1, r2
 800d378:	461a      	mov	r2, r3
 800d37a:	460b      	mov	r3, r1
 800d37c:	71fb      	strb	r3, [r7, #7]
 800d37e:	4613      	mov	r3, r2
 800d380:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d382:	2300      	movs	r3, #0
 800d384:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800d386:	2300      	movs	r3, #0
 800d388:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800d38a:	2300      	movs	r3, #0
 800d38c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800d38e:	2300      	movs	r3, #0
 800d390:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800d392:	79bb      	ldrb	r3, [r7, #6]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d003      	beq.n	800d3a0 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800d39e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800d3a0:	2202      	movs	r2, #2
 800d3a2:	2101      	movs	r1, #1
 800d3a4:	68f8      	ldr	r0, [r7, #12]
 800d3a6:	f002 fc0b 	bl	800fbc0 <VL53L0X_WrByte>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800d3ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d105      	bne.n	800d3c2 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800d3b6:	2100      	movs	r1, #0
 800d3b8:	68f8      	ldr	r0, [r7, #12]
 800d3ba:	f7ff fe9c 	bl	800d0f6 <VL53L0X_perform_single_ref_calibration>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800d3c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d115      	bne.n	800d3f6 <VL53L0X_perform_phase_calibration+0x8a>
 800d3ca:	79fb      	ldrb	r3, [r7, #7]
 800d3cc:	2b01      	cmp	r3, #1
 800d3ce:	d112      	bne.n	800d3f6 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800d3d0:	7d39      	ldrb	r1, [r7, #20]
 800d3d2:	7d7a      	ldrb	r2, [r7, #21]
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	9303      	str	r3, [sp, #12]
 800d3d8:	2300      	movs	r3, #0
 800d3da:	9302      	str	r3, [sp, #8]
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	9301      	str	r3, [sp, #4]
 800d3e0:	f107 0313 	add.w	r3, r7, #19
 800d3e4:	9300      	str	r3, [sp, #0]
 800d3e6:	460b      	mov	r3, r1
 800d3e8:	2101      	movs	r1, #1
 800d3ea:	68f8      	ldr	r0, [r7, #12]
 800d3ec:	f7ff febe 	bl	800d16c <VL53L0X_ref_calibration_io>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	75fb      	strb	r3, [r7, #23]
 800d3f4:	e002      	b.n	800d3fc <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800d3f6:	68bb      	ldr	r3, [r7, #8]
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800d3fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d112      	bne.n	800d42a <VL53L0X_perform_phase_calibration+0xbe>
 800d404:	79bb      	ldrb	r3, [r7, #6]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d00f      	beq.n	800d42a <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800d40a:	7dbb      	ldrb	r3, [r7, #22]
 800d40c:	461a      	mov	r2, r3
 800d40e:	2101      	movs	r1, #1
 800d410:	68f8      	ldr	r0, [r7, #12]
 800d412:	f002 fbd5 	bl	800fbc0 <VL53L0X_WrByte>
 800d416:	4603      	mov	r3, r0
 800d418:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800d41a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d103      	bne.n	800d42a <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	7dba      	ldrb	r2, [r7, #22]
 800d426:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800d42a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d42e:	4618      	mov	r0, r3
 800d430:	3718      	adds	r7, #24
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}

0800d436 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800d436:	b580      	push	{r7, lr}
 800d438:	b086      	sub	sp, #24
 800d43a:	af00      	add	r7, sp, #0
 800d43c:	60f8      	str	r0, [r7, #12]
 800d43e:	60b9      	str	r1, [r7, #8]
 800d440:	607a      	str	r2, [r7, #4]
 800d442:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d444:	2300      	movs	r3, #0
 800d446:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800d448:	2300      	movs	r3, #0
 800d44a:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800d452:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800d454:	78fa      	ldrb	r2, [r7, #3]
 800d456:	2300      	movs	r3, #0
 800d458:	68b9      	ldr	r1, [r7, #8]
 800d45a:	68f8      	ldr	r0, [r7, #12]
 800d45c:	f7ff ff1f 	bl	800d29e <VL53L0X_perform_vhv_calibration>
 800d460:	4603      	mov	r3, r0
 800d462:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800d464:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d107      	bne.n	800d47c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800d46c:	78fa      	ldrb	r2, [r7, #3]
 800d46e:	2300      	movs	r3, #0
 800d470:	6879      	ldr	r1, [r7, #4]
 800d472:	68f8      	ldr	r0, [r7, #12]
 800d474:	f7ff ff7a 	bl	800d36c <VL53L0X_perform_phase_calibration>
 800d478:	4603      	mov	r3, r0
 800d47a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800d47c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d10f      	bne.n	800d4a4 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800d484:	7dbb      	ldrb	r3, [r7, #22]
 800d486:	461a      	mov	r2, r3
 800d488:	2101      	movs	r1, #1
 800d48a:	68f8      	ldr	r0, [r7, #12]
 800d48c:	f002 fb98 	bl	800fbc0 <VL53L0X_WrByte>
 800d490:	4603      	mov	r3, r0
 800d492:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800d494:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d103      	bne.n	800d4a4 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	7dba      	ldrb	r2, [r7, #22]
 800d4a0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800d4a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	3718      	adds	r7, #24
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}

0800d4b0 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b086      	sub	sp, #24
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800d4bc:	2300      	movs	r3, #0
 800d4be:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800d4c0:	2300      	movs	r3, #0
 800d4c2:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800d4c4:	f107 030f 	add.w	r3, r7, #15
 800d4c8:	4619      	mov	r1, r3
 800d4ca:	6878      	ldr	r0, [r7, #4]
 800d4cc:	f7fe fdd2 	bl	800c074 <VL53L0X_GetMeasurementDataReady>
 800d4d0:	4603      	mov	r3, r0
 800d4d2:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800d4d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d110      	bne.n	800d4fe <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800d4dc:	7bfb      	ldrb	r3, [r7, #15]
 800d4de:	2b01      	cmp	r3, #1
 800d4e0:	d00f      	beq.n	800d502 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800d4e2:	693b      	ldr	r3, [r7, #16]
 800d4e4:	3301      	adds	r3, #1
 800d4e6:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800d4ee:	d302      	bcc.n	800d4f6 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800d4f0:	23f9      	movs	r3, #249	; 0xf9
 800d4f2:	75fb      	strb	r3, [r7, #23]
			break;
 800d4f4:	e006      	b.n	800d504 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800d4f6:	6878      	ldr	r0, [r7, #4]
 800d4f8:	f002 fc82 	bl	800fe00 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800d4fc:	e7e2      	b.n	800d4c4 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800d4fe:	bf00      	nop
 800d500:	e000      	b.n	800d504 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800d502:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800d504:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3718      	adds	r7, #24
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}

0800d510 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800d510:	b480      	push	{r7}
 800d512:	b085      	sub	sp, #20
 800d514:	af00      	add	r7, sp, #0
 800d516:	4603      	mov	r3, r0
 800d518:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800d51a:	2300      	movs	r3, #0
 800d51c:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800d51e:	79fb      	ldrb	r3, [r7, #7]
 800d520:	3301      	adds	r3, #1
 800d522:	b2db      	uxtb	r3, r3
 800d524:	005b      	lsls	r3, r3, #1
 800d526:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800d528:	7bfb      	ldrb	r3, [r7, #15]
}
 800d52a:	4618      	mov	r0, r3
 800d52c:	3714      	adds	r7, #20
 800d52e:	46bd      	mov	sp, r7
 800d530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d534:	4770      	bx	lr

0800d536 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800d536:	b480      	push	{r7}
 800d538:	b085      	sub	sp, #20
 800d53a:	af00      	add	r7, sp, #0
 800d53c:	4603      	mov	r3, r0
 800d53e:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800d540:	2300      	movs	r3, #0
 800d542:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800d544:	79fb      	ldrb	r3, [r7, #7]
 800d546:	085b      	lsrs	r3, r3, #1
 800d548:	b2db      	uxtb	r3, r3
 800d54a:	3b01      	subs	r3, #1
 800d54c:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800d54e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d550:	4618      	mov	r0, r3
 800d552:	3714      	adds	r7, #20
 800d554:	46bd      	mov	sp, r7
 800d556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55a:	4770      	bx	lr

0800d55c <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800d55c:	b480      	push	{r7}
 800d55e:	b085      	sub	sp, #20
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800d564:	2300      	movs	r3, #0
 800d566:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800d568:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d56c:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800d56e:	e002      	b.n	800d576 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	089b      	lsrs	r3, r3, #2
 800d574:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800d576:	68ba      	ldr	r2, [r7, #8]
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	429a      	cmp	r2, r3
 800d57c:	d8f8      	bhi.n	800d570 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800d57e:	e017      	b.n	800d5b0 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800d580:	68fa      	ldr	r2, [r7, #12]
 800d582:	68bb      	ldr	r3, [r7, #8]
 800d584:	4413      	add	r3, r2
 800d586:	687a      	ldr	r2, [r7, #4]
 800d588:	429a      	cmp	r2, r3
 800d58a:	d30b      	bcc.n	800d5a4 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800d58c:	68fa      	ldr	r2, [r7, #12]
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	4413      	add	r3, r2
 800d592:	687a      	ldr	r2, [r7, #4]
 800d594:	1ad3      	subs	r3, r2, r3
 800d596:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	085b      	lsrs	r3, r3, #1
 800d59c:	68ba      	ldr	r2, [r7, #8]
 800d59e:	4413      	add	r3, r2
 800d5a0:	60fb      	str	r3, [r7, #12]
 800d5a2:	e002      	b.n	800d5aa <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	085b      	lsrs	r3, r3, #1
 800d5a8:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	089b      	lsrs	r3, r3, #2
 800d5ae:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d1e4      	bne.n	800d580 <VL53L0X_isqrt+0x24>
	}

	return res;
 800d5b6:	68fb      	ldr	r3, [r7, #12]
}
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	3714      	adds	r7, #20
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c2:	4770      	bx	lr

0800d5c4 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b086      	sub	sp, #24
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	2183      	movs	r1, #131	; 0x83
 800d5d4:	6878      	ldr	r0, [r7, #4]
 800d5d6:	f002 faf3 	bl	800fbc0 <VL53L0X_WrByte>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	461a      	mov	r2, r3
 800d5de:	7dfb      	ldrb	r3, [r7, #23]
 800d5e0:	4313      	orrs	r3, r2
 800d5e2:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800d5e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d11e      	bne.n	800d62a <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800d5f0:	f107 030f 	add.w	r3, r7, #15
 800d5f4:	461a      	mov	r2, r3
 800d5f6:	2183      	movs	r1, #131	; 0x83
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	f002 fb63 	bl	800fcc4 <VL53L0X_RdByte>
 800d5fe:	4603      	mov	r3, r0
 800d600:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800d602:	7bfb      	ldrb	r3, [r7, #15]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d10a      	bne.n	800d61e <VL53L0X_device_read_strobe+0x5a>
 800d608:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d106      	bne.n	800d61e <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800d610:	693b      	ldr	r3, [r7, #16]
 800d612:	3301      	adds	r3, #1
 800d614:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800d61c:	d3e8      	bcc.n	800d5f0 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800d61e:	693b      	ldr	r3, [r7, #16]
 800d620:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800d624:	d301      	bcc.n	800d62a <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800d626:	23f9      	movs	r3, #249	; 0xf9
 800d628:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800d62a:	2201      	movs	r2, #1
 800d62c:	2183      	movs	r1, #131	; 0x83
 800d62e:	6878      	ldr	r0, [r7, #4]
 800d630:	f002 fac6 	bl	800fbc0 <VL53L0X_WrByte>
 800d634:	4603      	mov	r3, r0
 800d636:	461a      	mov	r2, r3
 800d638:	7dfb      	ldrb	r3, [r7, #23]
 800d63a:	4313      	orrs	r3, r2
 800d63c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800d63e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800d642:	4618      	mov	r0, r3
 800d644:	3718      	adds	r7, #24
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}

0800d64a <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800d64a:	b580      	push	{r7, lr}
 800d64c:	b098      	sub	sp, #96	; 0x60
 800d64e:	af00      	add	r7, sp, #0
 800d650:	6078      	str	r0, [r7, #4]
 800d652:	460b      	mov	r3, r1
 800d654:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d656:	2300      	movs	r3, #0
 800d658:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800d65c:	2300      	movs	r3, #0
 800d65e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800d662:	2300      	movs	r3, #0
 800d664:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800d668:	2300      	movs	r3, #0
 800d66a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800d66c:	2300      	movs	r3, #0
 800d66e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800d670:	2300      	movs	r3, #0
 800d672:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800d674:	2300      	movs	r3, #0
 800d676:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800d67a:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800d67e:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800d680:	2300      	movs	r3, #0
 800d682:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800d684:	2300      	movs	r3, #0
 800d686:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800d688:	2300      	movs	r3, #0
 800d68a:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800d692:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800d696:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d69a:	2b07      	cmp	r3, #7
 800d69c:	f000 8408 	beq.w	800deb0 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800d6a0:	2201      	movs	r2, #1
 800d6a2:	2180      	movs	r1, #128	; 0x80
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f002 fa8b 	bl	800fbc0 <VL53L0X_WrByte>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d6b8:	2201      	movs	r2, #1
 800d6ba:	21ff      	movs	r1, #255	; 0xff
 800d6bc:	6878      	ldr	r0, [r7, #4]
 800d6be:	f002 fa7f 	bl	800fbc0 <VL53L0X_WrByte>
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	461a      	mov	r2, r3
 800d6c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6ca:	4313      	orrs	r3, r2
 800d6cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	2100      	movs	r1, #0
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	f002 fa73 	bl	800fbc0 <VL53L0X_WrByte>
 800d6da:	4603      	mov	r3, r0
 800d6dc:	461a      	mov	r2, r3
 800d6de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6e2:	4313      	orrs	r3, r2
 800d6e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800d6e8:	2206      	movs	r2, #6
 800d6ea:	21ff      	movs	r1, #255	; 0xff
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f002 fa67 	bl	800fbc0 <VL53L0X_WrByte>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	461a      	mov	r2, r3
 800d6f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6fa:	4313      	orrs	r3, r2
 800d6fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800d700:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800d704:	461a      	mov	r2, r3
 800d706:	2183      	movs	r1, #131	; 0x83
 800d708:	6878      	ldr	r0, [r7, #4]
 800d70a:	f002 fadb 	bl	800fcc4 <VL53L0X_RdByte>
 800d70e:	4603      	mov	r3, r0
 800d710:	461a      	mov	r2, r3
 800d712:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d716:	4313      	orrs	r3, r2
 800d718:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800d71c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d720:	f043 0304 	orr.w	r3, r3, #4
 800d724:	b2db      	uxtb	r3, r3
 800d726:	461a      	mov	r2, r3
 800d728:	2183      	movs	r1, #131	; 0x83
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	f002 fa48 	bl	800fbc0 <VL53L0X_WrByte>
 800d730:	4603      	mov	r3, r0
 800d732:	461a      	mov	r2, r3
 800d734:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d738:	4313      	orrs	r3, r2
 800d73a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800d73e:	2207      	movs	r2, #7
 800d740:	21ff      	movs	r1, #255	; 0xff
 800d742:	6878      	ldr	r0, [r7, #4]
 800d744:	f002 fa3c 	bl	800fbc0 <VL53L0X_WrByte>
 800d748:	4603      	mov	r3, r0
 800d74a:	461a      	mov	r2, r3
 800d74c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d750:	4313      	orrs	r3, r2
 800d752:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800d756:	2201      	movs	r2, #1
 800d758:	2181      	movs	r1, #129	; 0x81
 800d75a:	6878      	ldr	r0, [r7, #4]
 800d75c:	f002 fa30 	bl	800fbc0 <VL53L0X_WrByte>
 800d760:	4603      	mov	r3, r0
 800d762:	461a      	mov	r2, r3
 800d764:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d768:	4313      	orrs	r3, r2
 800d76a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800d76e:	6878      	ldr	r0, [r7, #4]
 800d770:	f002 fb46 	bl	800fe00 <VL53L0X_PollingDelay>
 800d774:	4603      	mov	r3, r0
 800d776:	461a      	mov	r2, r3
 800d778:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d77c:	4313      	orrs	r3, r2
 800d77e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800d782:	2201      	movs	r2, #1
 800d784:	2180      	movs	r1, #128	; 0x80
 800d786:	6878      	ldr	r0, [r7, #4]
 800d788:	f002 fa1a 	bl	800fbc0 <VL53L0X_WrByte>
 800d78c:	4603      	mov	r3, r0
 800d78e:	461a      	mov	r2, r3
 800d790:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d794:	4313      	orrs	r3, r2
 800d796:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800d79a:	78fb      	ldrb	r3, [r7, #3]
 800d79c:	f003 0301 	and.w	r3, r3, #1
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	f000 8098 	beq.w	800d8d6 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800d7a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d7aa:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	f040 8091 	bne.w	800d8d6 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800d7b4:	226b      	movs	r2, #107	; 0x6b
 800d7b6:	2194      	movs	r1, #148	; 0x94
 800d7b8:	6878      	ldr	r0, [r7, #4]
 800d7ba:	f002 fa01 	bl	800fbc0 <VL53L0X_WrByte>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	461a      	mov	r2, r3
 800d7c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d7c6:	4313      	orrs	r3, r2
 800d7c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f7ff fef9 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	461a      	mov	r2, r3
 800d7d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d7da:	4313      	orrs	r3, r2
 800d7dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d7e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d7e4:	461a      	mov	r2, r3
 800d7e6:	2190      	movs	r1, #144	; 0x90
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f002 facd 	bl	800fd88 <VL53L0X_RdDWord>
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	461a      	mov	r2, r3
 800d7f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d7f6:	4313      	orrs	r3, r2
 800d7f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800d7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7fe:	0a1b      	lsrs	r3, r3, #8
 800d800:	b2db      	uxtb	r3, r3
 800d802:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d806:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800d80a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d80c:	0bdb      	lsrs	r3, r3, #15
 800d80e:	b2db      	uxtb	r3, r3
 800d810:	f003 0301 	and.w	r3, r3, #1
 800d814:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800d818:	2224      	movs	r2, #36	; 0x24
 800d81a:	2194      	movs	r1, #148	; 0x94
 800d81c:	6878      	ldr	r0, [r7, #4]
 800d81e:	f002 f9cf 	bl	800fbc0 <VL53L0X_WrByte>
 800d822:	4603      	mov	r3, r0
 800d824:	461a      	mov	r2, r3
 800d826:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d82a:	4313      	orrs	r3, r2
 800d82c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d830:	6878      	ldr	r0, [r7, #4]
 800d832:	f7ff fec7 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800d836:	4603      	mov	r3, r0
 800d838:	461a      	mov	r2, r3
 800d83a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d83e:	4313      	orrs	r3, r2
 800d840:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d844:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d848:	461a      	mov	r2, r3
 800d84a:	2190      	movs	r1, #144	; 0x90
 800d84c:	6878      	ldr	r0, [r7, #4]
 800d84e:	f002 fa9b 	bl	800fd88 <VL53L0X_RdDWord>
 800d852:	4603      	mov	r3, r0
 800d854:	461a      	mov	r2, r3
 800d856:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d85a:	4313      	orrs	r3, r2
 800d85c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800d860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d862:	0e1b      	lsrs	r3, r3, #24
 800d864:	b2db      	uxtb	r3, r3
 800d866:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800d868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d86a:	0c1b      	lsrs	r3, r3, #16
 800d86c:	b2db      	uxtb	r3, r3
 800d86e:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800d870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d872:	0a1b      	lsrs	r3, r3, #8
 800d874:	b2db      	uxtb	r3, r3
 800d876:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800d878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d87a:	b2db      	uxtb	r3, r3
 800d87c:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800d87e:	2225      	movs	r2, #37	; 0x25
 800d880:	2194      	movs	r1, #148	; 0x94
 800d882:	6878      	ldr	r0, [r7, #4]
 800d884:	f002 f99c 	bl	800fbc0 <VL53L0X_WrByte>
 800d888:	4603      	mov	r3, r0
 800d88a:	461a      	mov	r2, r3
 800d88c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d890:	4313      	orrs	r3, r2
 800d892:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d896:	6878      	ldr	r0, [r7, #4]
 800d898:	f7ff fe94 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800d89c:	4603      	mov	r3, r0
 800d89e:	461a      	mov	r2, r3
 800d8a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d8a4:	4313      	orrs	r3, r2
 800d8a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d8aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d8ae:	461a      	mov	r2, r3
 800d8b0:	2190      	movs	r1, #144	; 0x90
 800d8b2:	6878      	ldr	r0, [r7, #4]
 800d8b4:	f002 fa68 	bl	800fd88 <VL53L0X_RdDWord>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	461a      	mov	r2, r3
 800d8bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d8c0:	4313      	orrs	r3, r2
 800d8c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800d8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8c8:	0e1b      	lsrs	r3, r3, #24
 800d8ca:	b2db      	uxtb	r3, r3
 800d8cc:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800d8ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8d0:	0c1b      	lsrs	r3, r3, #16
 800d8d2:	b2db      	uxtb	r3, r3
 800d8d4:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800d8d6:	78fb      	ldrb	r3, [r7, #3]
 800d8d8:	f003 0302 	and.w	r3, r3, #2
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	f000 8189 	beq.w	800dbf4 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800d8e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d8e6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	f040 8182 	bne.w	800dbf4 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800d8f0:	2202      	movs	r2, #2
 800d8f2:	2194      	movs	r1, #148	; 0x94
 800d8f4:	6878      	ldr	r0, [r7, #4]
 800d8f6:	f002 f963 	bl	800fbc0 <VL53L0X_WrByte>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	461a      	mov	r2, r3
 800d8fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d902:	4313      	orrs	r3, r2
 800d904:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d908:	6878      	ldr	r0, [r7, #4]
 800d90a:	f7ff fe5b 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800d90e:	4603      	mov	r3, r0
 800d910:	461a      	mov	r2, r3
 800d912:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d916:	4313      	orrs	r3, r2
 800d918:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800d91c:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800d920:	461a      	mov	r2, r3
 800d922:	2190      	movs	r1, #144	; 0x90
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f002 f9cd 	bl	800fcc4 <VL53L0X_RdByte>
 800d92a:	4603      	mov	r3, r0
 800d92c:	461a      	mov	r2, r3
 800d92e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d932:	4313      	orrs	r3, r2
 800d934:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800d938:	227b      	movs	r2, #123	; 0x7b
 800d93a:	2194      	movs	r1, #148	; 0x94
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f002 f93f 	bl	800fbc0 <VL53L0X_WrByte>
 800d942:	4603      	mov	r3, r0
 800d944:	461a      	mov	r2, r3
 800d946:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d94a:	4313      	orrs	r3, r2
 800d94c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d950:	6878      	ldr	r0, [r7, #4]
 800d952:	f7ff fe37 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800d956:	4603      	mov	r3, r0
 800d958:	461a      	mov	r2, r3
 800d95a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d95e:	4313      	orrs	r3, r2
 800d960:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800d964:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800d968:	461a      	mov	r2, r3
 800d96a:	2190      	movs	r1, #144	; 0x90
 800d96c:	6878      	ldr	r0, [r7, #4]
 800d96e:	f002 f9a9 	bl	800fcc4 <VL53L0X_RdByte>
 800d972:	4603      	mov	r3, r0
 800d974:	461a      	mov	r2, r3
 800d976:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d97a:	4313      	orrs	r3, r2
 800d97c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800d980:	2277      	movs	r2, #119	; 0x77
 800d982:	2194      	movs	r1, #148	; 0x94
 800d984:	6878      	ldr	r0, [r7, #4]
 800d986:	f002 f91b 	bl	800fbc0 <VL53L0X_WrByte>
 800d98a:	4603      	mov	r3, r0
 800d98c:	461a      	mov	r2, r3
 800d98e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d992:	4313      	orrs	r3, r2
 800d994:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800d998:	6878      	ldr	r0, [r7, #4]
 800d99a:	f7ff fe13 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	461a      	mov	r2, r3
 800d9a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d9a6:	4313      	orrs	r3, r2
 800d9a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800d9ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d9b0:	461a      	mov	r2, r3
 800d9b2:	2190      	movs	r1, #144	; 0x90
 800d9b4:	6878      	ldr	r0, [r7, #4]
 800d9b6:	f002 f9e7 	bl	800fd88 <VL53L0X_RdDWord>
 800d9ba:	4603      	mov	r3, r0
 800d9bc:	461a      	mov	r2, r3
 800d9be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d9c2:	4313      	orrs	r3, r2
 800d9c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800d9c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9ca:	0e5b      	lsrs	r3, r3, #25
 800d9cc:	b2db      	uxtb	r3, r3
 800d9ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9d2:	b2db      	uxtb	r3, r3
 800d9d4:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800d9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9d8:	0c9b      	lsrs	r3, r3, #18
 800d9da:	b2db      	uxtb	r3, r3
 800d9dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9e0:	b2db      	uxtb	r3, r3
 800d9e2:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800d9e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9e6:	0adb      	lsrs	r3, r3, #11
 800d9e8:	b2db      	uxtb	r3, r3
 800d9ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9ee:	b2db      	uxtb	r3, r3
 800d9f0:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800d9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9f4:	091b      	lsrs	r3, r3, #4
 800d9f6:	b2db      	uxtb	r3, r3
 800d9f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9fc:	b2db      	uxtb	r3, r3
 800d9fe:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800da00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da02:	b2db      	uxtb	r3, r3
 800da04:	00db      	lsls	r3, r3, #3
 800da06:	b2db      	uxtb	r3, r3
 800da08:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800da0c:	b2db      	uxtb	r3, r3
 800da0e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800da12:	2278      	movs	r2, #120	; 0x78
 800da14:	2194      	movs	r1, #148	; 0x94
 800da16:	6878      	ldr	r0, [r7, #4]
 800da18:	f002 f8d2 	bl	800fbc0 <VL53L0X_WrByte>
 800da1c:	4603      	mov	r3, r0
 800da1e:	461a      	mov	r2, r3
 800da20:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da24:	4313      	orrs	r3, r2
 800da26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f7ff fdca 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800da30:	4603      	mov	r3, r0
 800da32:	461a      	mov	r2, r3
 800da34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da38:	4313      	orrs	r3, r2
 800da3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800da3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800da42:	461a      	mov	r2, r3
 800da44:	2190      	movs	r1, #144	; 0x90
 800da46:	6878      	ldr	r0, [r7, #4]
 800da48:	f002 f99e 	bl	800fd88 <VL53L0X_RdDWord>
 800da4c:	4603      	mov	r3, r0
 800da4e:	461a      	mov	r2, r3
 800da50:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da54:	4313      	orrs	r3, r2
 800da56:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800da5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da5c:	0f5b      	lsrs	r3, r3, #29
 800da5e:	b2db      	uxtb	r3, r3
 800da60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da64:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800da66:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800da6a:	4413      	add	r3, r2
 800da6c:	b2db      	uxtb	r3, r3
 800da6e:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800da70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da72:	0d9b      	lsrs	r3, r3, #22
 800da74:	b2db      	uxtb	r3, r3
 800da76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da7a:	b2db      	uxtb	r3, r3
 800da7c:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800da7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da80:	0bdb      	lsrs	r3, r3, #15
 800da82:	b2db      	uxtb	r3, r3
 800da84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da88:	b2db      	uxtb	r3, r3
 800da8a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800da8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da8e:	0a1b      	lsrs	r3, r3, #8
 800da90:	b2db      	uxtb	r3, r3
 800da92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da96:	b2db      	uxtb	r3, r3
 800da98:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800da9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da9c:	085b      	lsrs	r3, r3, #1
 800da9e:	b2db      	uxtb	r3, r3
 800daa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800daa4:	b2db      	uxtb	r3, r3
 800daa6:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800daa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daaa:	b2db      	uxtb	r3, r3
 800daac:	019b      	lsls	r3, r3, #6
 800daae:	b2db      	uxtb	r3, r3
 800dab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800daba:	2279      	movs	r2, #121	; 0x79
 800dabc:	2194      	movs	r1, #148	; 0x94
 800dabe:	6878      	ldr	r0, [r7, #4]
 800dac0:	f002 f87e 	bl	800fbc0 <VL53L0X_WrByte>
 800dac4:	4603      	mov	r3, r0
 800dac6:	461a      	mov	r2, r3
 800dac8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dacc:	4313      	orrs	r3, r2
 800dace:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f7ff fd76 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800dad8:	4603      	mov	r3, r0
 800dada:	461a      	mov	r2, r3
 800dadc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dae0:	4313      	orrs	r3, r2
 800dae2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800dae6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800daea:	461a      	mov	r2, r3
 800daec:	2190      	movs	r1, #144	; 0x90
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	f002 f94a 	bl	800fd88 <VL53L0X_RdDWord>
 800daf4:	4603      	mov	r3, r0
 800daf6:	461a      	mov	r2, r3
 800daf8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dafc:	4313      	orrs	r3, r2
 800dafe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800db02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db04:	0e9b      	lsrs	r3, r3, #26
 800db06:	b2db      	uxtb	r3, r3
 800db08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db0c:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800db0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800db12:	4413      	add	r3, r2
 800db14:	b2db      	uxtb	r3, r3
 800db16:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800db18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db1a:	0cdb      	lsrs	r3, r3, #19
 800db1c:	b2db      	uxtb	r3, r3
 800db1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db22:	b2db      	uxtb	r3, r3
 800db24:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800db26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db28:	0b1b      	lsrs	r3, r3, #12
 800db2a:	b2db      	uxtb	r3, r3
 800db2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db30:	b2db      	uxtb	r3, r3
 800db32:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800db34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db36:	095b      	lsrs	r3, r3, #5
 800db38:	b2db      	uxtb	r3, r3
 800db3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db3e:	b2db      	uxtb	r3, r3
 800db40:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800db42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db44:	b2db      	uxtb	r3, r3
 800db46:	009b      	lsls	r3, r3, #2
 800db48:	b2db      	uxtb	r3, r3
 800db4a:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800db4e:	b2db      	uxtb	r3, r3
 800db50:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800db54:	227a      	movs	r2, #122	; 0x7a
 800db56:	2194      	movs	r1, #148	; 0x94
 800db58:	6878      	ldr	r0, [r7, #4]
 800db5a:	f002 f831 	bl	800fbc0 <VL53L0X_WrByte>
 800db5e:	4603      	mov	r3, r0
 800db60:	461a      	mov	r2, r3
 800db62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800db66:	4313      	orrs	r3, r2
 800db68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800db6c:	6878      	ldr	r0, [r7, #4]
 800db6e:	f7ff fd29 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800db72:	4603      	mov	r3, r0
 800db74:	461a      	mov	r2, r3
 800db76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800db7a:	4313      	orrs	r3, r2
 800db7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800db80:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800db84:	461a      	mov	r2, r3
 800db86:	2190      	movs	r1, #144	; 0x90
 800db88:	6878      	ldr	r0, [r7, #4]
 800db8a:	f002 f8fd 	bl	800fd88 <VL53L0X_RdDWord>
 800db8e:	4603      	mov	r3, r0
 800db90:	461a      	mov	r2, r3
 800db92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800db96:	4313      	orrs	r3, r2
 800db98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800db9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db9e:	0f9b      	lsrs	r3, r3, #30
 800dba0:	b2db      	uxtb	r3, r3
 800dba2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dba6:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800dba8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dbac:	4413      	add	r3, r2
 800dbae:	b2db      	uxtb	r3, r3
 800dbb0:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800dbb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbb4:	0ddb      	lsrs	r3, r3, #23
 800dbb6:	b2db      	uxtb	r3, r3
 800dbb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbbc:	b2db      	uxtb	r3, r3
 800dbbe:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800dbc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbc2:	0c1b      	lsrs	r3, r3, #16
 800dbc4:	b2db      	uxtb	r3, r3
 800dbc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbca:	b2db      	uxtb	r3, r3
 800dbcc:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800dbce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbd0:	0a5b      	lsrs	r3, r3, #9
 800dbd2:	b2db      	uxtb	r3, r3
 800dbd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbd8:	b2db      	uxtb	r3, r3
 800dbda:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800dbde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbe0:	089b      	lsrs	r3, r3, #2
 800dbe2:	b2db      	uxtb	r3, r3
 800dbe4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbe8:	b2db      	uxtb	r3, r3
 800dbea:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800dbee:	2300      	movs	r3, #0
 800dbf0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800dbf4:	78fb      	ldrb	r3, [r7, #3]
 800dbf6:	f003 0304 	and.w	r3, r3, #4
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	f000 80f1 	beq.w	800dde2 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800dc00:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800dc04:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	f040 80ea 	bne.w	800dde2 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800dc0e:	227b      	movs	r2, #123	; 0x7b
 800dc10:	2194      	movs	r1, #148	; 0x94
 800dc12:	6878      	ldr	r0, [r7, #4]
 800dc14:	f001 ffd4 	bl	800fbc0 <VL53L0X_WrByte>
 800dc18:	4603      	mov	r3, r0
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dc20:	4313      	orrs	r3, r2
 800dc22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800dc26:	6878      	ldr	r0, [r7, #4]
 800dc28:	f7ff fccc 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	461a      	mov	r2, r3
 800dc30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dc34:	4313      	orrs	r3, r2
 800dc36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800dc3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc3e:	461a      	mov	r2, r3
 800dc40:	2190      	movs	r1, #144	; 0x90
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f002 f8a0 	bl	800fd88 <VL53L0X_RdDWord>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	461a      	mov	r2, r3
 800dc4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dc50:	4313      	orrs	r3, r2
 800dc52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800dc56:	227c      	movs	r2, #124	; 0x7c
 800dc58:	2194      	movs	r1, #148	; 0x94
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f001 ffb0 	bl	800fbc0 <VL53L0X_WrByte>
 800dc60:	4603      	mov	r3, r0
 800dc62:	461a      	mov	r2, r3
 800dc64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dc68:	4313      	orrs	r3, r2
 800dc6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f7ff fca8 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800dc74:	4603      	mov	r3, r0
 800dc76:	461a      	mov	r2, r3
 800dc78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dc7c:	4313      	orrs	r3, r2
 800dc7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800dc82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dc86:	461a      	mov	r2, r3
 800dc88:	2190      	movs	r1, #144	; 0x90
 800dc8a:	6878      	ldr	r0, [r7, #4]
 800dc8c:	f002 f87c 	bl	800fd88 <VL53L0X_RdDWord>
 800dc90:	4603      	mov	r3, r0
 800dc92:	461a      	mov	r2, r3
 800dc94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dc98:	4313      	orrs	r3, r2
 800dc9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800dc9e:	2273      	movs	r2, #115	; 0x73
 800dca0:	2194      	movs	r1, #148	; 0x94
 800dca2:	6878      	ldr	r0, [r7, #4]
 800dca4:	f001 ff8c 	bl	800fbc0 <VL53L0X_WrByte>
 800dca8:	4603      	mov	r3, r0
 800dcaa:	461a      	mov	r2, r3
 800dcac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dcb0:	4313      	orrs	r3, r2
 800dcb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800dcb6:	6878      	ldr	r0, [r7, #4]
 800dcb8:	f7ff fc84 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	461a      	mov	r2, r3
 800dcc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dcc4:	4313      	orrs	r3, r2
 800dcc6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800dcca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800dcce:	461a      	mov	r2, r3
 800dcd0:	2190      	movs	r1, #144	; 0x90
 800dcd2:	6878      	ldr	r0, [r7, #4]
 800dcd4:	f002 f858 	bl	800fd88 <VL53L0X_RdDWord>
 800dcd8:	4603      	mov	r3, r0
 800dcda:	461a      	mov	r2, r3
 800dcdc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dce0:	4313      	orrs	r3, r2
 800dce2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800dce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dce8:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800dcea:	b29b      	uxth	r3, r3
 800dcec:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800dcee:	2274      	movs	r2, #116	; 0x74
 800dcf0:	2194      	movs	r1, #148	; 0x94
 800dcf2:	6878      	ldr	r0, [r7, #4]
 800dcf4:	f001 ff64 	bl	800fbc0 <VL53L0X_WrByte>
 800dcf8:	4603      	mov	r3, r0
 800dcfa:	461a      	mov	r2, r3
 800dcfc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dd00:	4313      	orrs	r3, r2
 800dd02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800dd06:	6878      	ldr	r0, [r7, #4]
 800dd08:	f7ff fc5c 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800dd0c:	4603      	mov	r3, r0
 800dd0e:	461a      	mov	r2, r3
 800dd10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dd14:	4313      	orrs	r3, r2
 800dd16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800dd1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800dd1e:	461a      	mov	r2, r3
 800dd20:	2190      	movs	r1, #144	; 0x90
 800dd22:	6878      	ldr	r0, [r7, #4]
 800dd24:	f002 f830 	bl	800fd88 <VL53L0X_RdDWord>
 800dd28:	4603      	mov	r3, r0
 800dd2a:	461a      	mov	r2, r3
 800dd2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dd30:	4313      	orrs	r3, r2
 800dd32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800dd36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd38:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800dd3a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dd3c:	4313      	orrs	r3, r2
 800dd3e:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800dd40:	2275      	movs	r2, #117	; 0x75
 800dd42:	2194      	movs	r1, #148	; 0x94
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f001 ff3b 	bl	800fbc0 <VL53L0X_WrByte>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	461a      	mov	r2, r3
 800dd4e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dd52:	4313      	orrs	r3, r2
 800dd54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800dd58:	6878      	ldr	r0, [r7, #4]
 800dd5a:	f7ff fc33 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	461a      	mov	r2, r3
 800dd62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dd66:	4313      	orrs	r3, r2
 800dd68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800dd6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800dd70:	461a      	mov	r2, r3
 800dd72:	2190      	movs	r1, #144	; 0x90
 800dd74:	6878      	ldr	r0, [r7, #4]
 800dd76:	f002 f807 	bl	800fd88 <VL53L0X_RdDWord>
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dd82:	4313      	orrs	r3, r2
 800dd84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800dd88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd8a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800dd8c:	b29b      	uxth	r3, r3
 800dd8e:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800dd90:	2276      	movs	r2, #118	; 0x76
 800dd92:	2194      	movs	r1, #148	; 0x94
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	f001 ff13 	bl	800fbc0 <VL53L0X_WrByte>
 800dd9a:	4603      	mov	r3, r0
 800dd9c:	461a      	mov	r2, r3
 800dd9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dda2:	4313      	orrs	r3, r2
 800dda4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800dda8:	6878      	ldr	r0, [r7, #4]
 800ddaa:	f7ff fc0b 	bl	800d5c4 <VL53L0X_device_read_strobe>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	461a      	mov	r2, r3
 800ddb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ddb6:	4313      	orrs	r3, r2
 800ddb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ddbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ddc0:	461a      	mov	r2, r3
 800ddc2:	2190      	movs	r1, #144	; 0x90
 800ddc4:	6878      	ldr	r0, [r7, #4]
 800ddc6:	f001 ffdf 	bl	800fd88 <VL53L0X_RdDWord>
 800ddca:	4603      	mov	r3, r0
 800ddcc:	461a      	mov	r2, r3
 800ddce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ddd2:	4313      	orrs	r3, r2
 800ddd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800ddd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddda:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800dddc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ddde:	4313      	orrs	r3, r2
 800dde0:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800dde2:	2200      	movs	r2, #0
 800dde4:	2181      	movs	r1, #129	; 0x81
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f001 feea 	bl	800fbc0 <VL53L0X_WrByte>
 800ddec:	4603      	mov	r3, r0
 800ddee:	461a      	mov	r2, r3
 800ddf0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ddf4:	4313      	orrs	r3, r2
 800ddf6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800ddfa:	2206      	movs	r2, #6
 800ddfc:	21ff      	movs	r1, #255	; 0xff
 800ddfe:	6878      	ldr	r0, [r7, #4]
 800de00:	f001 fede 	bl	800fbc0 <VL53L0X_WrByte>
 800de04:	4603      	mov	r3, r0
 800de06:	461a      	mov	r2, r3
 800de08:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de0c:	4313      	orrs	r3, r2
 800de0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800de12:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800de16:	461a      	mov	r2, r3
 800de18:	2183      	movs	r1, #131	; 0x83
 800de1a:	6878      	ldr	r0, [r7, #4]
 800de1c:	f001 ff52 	bl	800fcc4 <VL53L0X_RdByte>
 800de20:	4603      	mov	r3, r0
 800de22:	461a      	mov	r2, r3
 800de24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de28:	4313      	orrs	r3, r2
 800de2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800de2e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800de32:	f023 0304 	bic.w	r3, r3, #4
 800de36:	b2db      	uxtb	r3, r3
 800de38:	461a      	mov	r2, r3
 800de3a:	2183      	movs	r1, #131	; 0x83
 800de3c:	6878      	ldr	r0, [r7, #4]
 800de3e:	f001 febf 	bl	800fbc0 <VL53L0X_WrByte>
 800de42:	4603      	mov	r3, r0
 800de44:	461a      	mov	r2, r3
 800de46:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de4a:	4313      	orrs	r3, r2
 800de4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800de50:	2201      	movs	r2, #1
 800de52:	21ff      	movs	r1, #255	; 0xff
 800de54:	6878      	ldr	r0, [r7, #4]
 800de56:	f001 feb3 	bl	800fbc0 <VL53L0X_WrByte>
 800de5a:	4603      	mov	r3, r0
 800de5c:	461a      	mov	r2, r3
 800de5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de62:	4313      	orrs	r3, r2
 800de64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800de68:	2201      	movs	r2, #1
 800de6a:	2100      	movs	r1, #0
 800de6c:	6878      	ldr	r0, [r7, #4]
 800de6e:	f001 fea7 	bl	800fbc0 <VL53L0X_WrByte>
 800de72:	4603      	mov	r3, r0
 800de74:	461a      	mov	r2, r3
 800de76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de7a:	4313      	orrs	r3, r2
 800de7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800de80:	2200      	movs	r2, #0
 800de82:	21ff      	movs	r1, #255	; 0xff
 800de84:	6878      	ldr	r0, [r7, #4]
 800de86:	f001 fe9b 	bl	800fbc0 <VL53L0X_WrByte>
 800de8a:	4603      	mov	r3, r0
 800de8c:	461a      	mov	r2, r3
 800de8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800de92:	4313      	orrs	r3, r2
 800de94:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800de98:	2200      	movs	r2, #0
 800de9a:	2180      	movs	r1, #128	; 0x80
 800de9c:	6878      	ldr	r0, [r7, #4]
 800de9e:	f001 fe8f 	bl	800fbc0 <VL53L0X_WrByte>
 800dea2:	4603      	mov	r3, r0
 800dea4:	461a      	mov	r2, r3
 800dea6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800deaa:	4313      	orrs	r3, r2
 800deac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800deb0:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	f040 808f 	bne.w	800dfd8 <VL53L0X_get_info_from_device+0x98e>
 800deba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800debe:	2b07      	cmp	r3, #7
 800dec0:	f000 808a 	beq.w	800dfd8 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800dec4:	78fb      	ldrb	r3, [r7, #3]
 800dec6:	f003 0301 	and.w	r3, r3, #1
 800deca:	2b00      	cmp	r3, #0
 800decc:	d024      	beq.n	800df18 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800dece:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ded2:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d11e      	bne.n	800df18 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800dee0:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800deea:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800deee:	2300      	movs	r3, #0
 800def0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800def2:	e00e      	b.n	800df12 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800def4:	f107 0208 	add.w	r2, r7, #8
 800def8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800defa:	4413      	add	r3, r2
 800defc:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800defe:	687a      	ldr	r2, [r7, #4]
 800df00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df02:	4413      	add	r3, r2
 800df04:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800df08:	460a      	mov	r2, r1
 800df0a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800df0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df0e:	3301      	adds	r3, #1
 800df10:	64fb      	str	r3, [r7, #76]	; 0x4c
 800df12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df14:	2b05      	cmp	r3, #5
 800df16:	dded      	ble.n	800def4 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800df18:	78fb      	ldrb	r3, [r7, #3]
 800df1a:	f003 0302 	and.w	r3, r3, #2
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d018      	beq.n	800df54 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800df22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800df26:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d112      	bne.n	800df54 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800df2e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800df38:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	33f3      	adds	r3, #243	; 0xf3
 800df46:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800df48:	f107 0310 	add.w	r3, r7, #16
 800df4c:	4619      	mov	r1, r3
 800df4e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800df50:	f002 feb7 	bl	8010cc2 <strcpy>

		}

		if (((option & 4) == 4) &&
 800df54:	78fb      	ldrb	r3, [r7, #3]
 800df56:	f003 0304 	and.w	r3, r3, #4
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d030      	beq.n	800dfc0 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800df5e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800df62:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800df66:	2b00      	cmp	r3, #0
 800df68:	d12a      	bne.n	800dfc0 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800df6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800df72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800df7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800df7c:	025b      	lsls	r3, r3, #9
 800df7e:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800df84:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800df88:	2300      	movs	r3, #0
 800df8a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800df8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800df90:	2b00      	cmp	r3, #0
 800df92:	d011      	beq.n	800dfb8 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800df94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800df96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800df98:	1ad3      	subs	r3, r2, r3
 800df9a:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800df9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800df9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800dfa2:	fb02 f303 	mul.w	r3, r2, r3
 800dfa6:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800dfa8:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800dfac:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800dfb0:	425b      	negs	r3, r3
 800dfb2:	b29b      	uxth	r3, r3
 800dfb4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800dfb8:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800dfc0:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800dfc4:	78fb      	ldrb	r3, [r7, #3]
 800dfc6:	4313      	orrs	r3, r2
 800dfc8:	b2db      	uxtb	r3, r3
 800dfca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800dfce:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800dfd8:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3760      	adds	r7, #96	; 0x60
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}

0800dfe4 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800dfe4:	b480      	push	{r7}
 800dfe6:	b087      	sub	sp, #28
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
 800dfec:	460b      	mov	r3, r1
 800dfee:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800dff0:	f240 6277 	movw	r2, #1655	; 0x677
 800dff4:	f04f 0300 	mov.w	r3, #0
 800dff8:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800dffc:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800e000:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800e002:	78fb      	ldrb	r3, [r7, #3]
 800e004:	68fa      	ldr	r2, [r7, #12]
 800e006:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800e00a:	693a      	ldr	r2, [r7, #16]
 800e00c:	fb02 f303 	mul.w	r3, r2, r3
 800e010:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800e012:	68bb      	ldr	r3, [r7, #8]
}
 800e014:	4618      	mov	r0, r3
 800e016:	371c      	adds	r7, #28
 800e018:	46bd      	mov	sp, r7
 800e01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01e:	4770      	bx	lr

0800e020 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800e020:	b480      	push	{r7}
 800e022:	b087      	sub	sp, #28
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800e028:	2300      	movs	r3, #0
 800e02a:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800e02c:	2300      	movs	r3, #0
 800e02e:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800e030:	2300      	movs	r3, #0
 800e032:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d017      	beq.n	800e06a <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	3b01      	subs	r3, #1
 800e03e:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e040:	e005      	b.n	800e04e <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800e042:	693b      	ldr	r3, [r7, #16]
 800e044:	085b      	lsrs	r3, r3, #1
 800e046:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800e048:	89fb      	ldrh	r3, [r7, #14]
 800e04a:	3301      	adds	r3, #1
 800e04c:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e04e:	693b      	ldr	r3, [r7, #16]
 800e050:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800e054:	2b00      	cmp	r3, #0
 800e056:	d1f4      	bne.n	800e042 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800e058:	89fb      	ldrh	r3, [r7, #14]
 800e05a:	021b      	lsls	r3, r3, #8
 800e05c:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800e05e:	693b      	ldr	r3, [r7, #16]
 800e060:	b29b      	uxth	r3, r3
 800e062:	b2db      	uxtb	r3, r3
 800e064:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800e066:	4413      	add	r3, r2
 800e068:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800e06a:	8afb      	ldrh	r3, [r7, #22]

}
 800e06c:	4618      	mov	r0, r3
 800e06e:	371c      	adds	r7, #28
 800e070:	46bd      	mov	sp, r7
 800e072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e076:	4770      	bx	lr

0800e078 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800e078:	b480      	push	{r7}
 800e07a:	b085      	sub	sp, #20
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	4603      	mov	r3, r0
 800e080:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800e082:	2300      	movs	r3, #0
 800e084:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e086:	88fb      	ldrh	r3, [r7, #6]
 800e088:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800e08a:	88fa      	ldrh	r2, [r7, #6]
 800e08c:	0a12      	lsrs	r2, r2, #8
 800e08e:	b292      	uxth	r2, r2
 800e090:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e092:	3301      	adds	r3, #1
 800e094:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800e096:	68fb      	ldr	r3, [r7, #12]
}
 800e098:	4618      	mov	r0, r3
 800e09a:	3714      	adds	r7, #20
 800e09c:	46bd      	mov	sp, r7
 800e09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a2:	4770      	bx	lr

0800e0a4 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b088      	sub	sp, #32
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	60f8      	str	r0, [r7, #12]
 800e0ac:	60b9      	str	r1, [r7, #8]
 800e0ae:	4613      	mov	r3, r2
 800e0b0:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800e0b6:	79fb      	ldrb	r3, [r7, #7]
 800e0b8:	4619      	mov	r1, r3
 800e0ba:	68f8      	ldr	r0, [r7, #12]
 800e0bc:	f7ff ff92 	bl	800dfe4 <VL53L0X_calc_macro_period_ps>
 800e0c0:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800e0c2:	69bb      	ldr	r3, [r7, #24]
 800e0c4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800e0c8:	4a0a      	ldr	r2, [pc, #40]	; (800e0f4 <VL53L0X_calc_timeout_mclks+0x50>)
 800e0ca:	fba2 2303 	umull	r2, r3, r2, r3
 800e0ce:	099b      	lsrs	r3, r3, #6
 800e0d0:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800e0d2:	68bb      	ldr	r3, [r7, #8]
 800e0d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e0d8:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800e0dc:	697b      	ldr	r3, [r7, #20]
 800e0de:	085b      	lsrs	r3, r3, #1
 800e0e0:	441a      	add	r2, r3
	timeout_period_mclks =
 800e0e2:	697b      	ldr	r3, [r7, #20]
 800e0e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0e8:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800e0ea:	69fb      	ldr	r3, [r7, #28]
}
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	3720      	adds	r7, #32
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	bd80      	pop	{r7, pc}
 800e0f4:	10624dd3 	.word	0x10624dd3

0800e0f8 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	b086      	sub	sp, #24
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
 800e100:	460b      	mov	r3, r1
 800e102:	807b      	strh	r3, [r7, #2]
 800e104:	4613      	mov	r3, r2
 800e106:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800e108:	2300      	movs	r3, #0
 800e10a:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800e10c:	787b      	ldrb	r3, [r7, #1]
 800e10e:	4619      	mov	r1, r3
 800e110:	6878      	ldr	r0, [r7, #4]
 800e112:	f7ff ff67 	bl	800dfe4 <VL53L0X_calc_macro_period_ps>
 800e116:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800e118:	693b      	ldr	r3, [r7, #16]
 800e11a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800e11e:	4a0a      	ldr	r2, [pc, #40]	; (800e148 <VL53L0X_calc_timeout_us+0x50>)
 800e120:	fba2 2303 	umull	r2, r3, r2, r3
 800e124:	099b      	lsrs	r3, r3, #6
 800e126:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800e128:	887b      	ldrh	r3, [r7, #2]
 800e12a:	68fa      	ldr	r2, [r7, #12]
 800e12c:	fb02 f303 	mul.w	r3, r2, r3
 800e130:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800e134:	4a04      	ldr	r2, [pc, #16]	; (800e148 <VL53L0X_calc_timeout_us+0x50>)
 800e136:	fba2 2303 	umull	r2, r3, r2, r3
 800e13a:	099b      	lsrs	r3, r3, #6
 800e13c:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800e13e:	697b      	ldr	r3, [r7, #20]
}
 800e140:	4618      	mov	r0, r3
 800e142:	3718      	adds	r7, #24
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}
 800e148:	10624dd3 	.word	0x10624dd3

0800e14c <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b08c      	sub	sp, #48	; 0x30
 800e150:	af00      	add	r7, sp, #0
 800e152:	60f8      	str	r0, [r7, #12]
 800e154:	460b      	mov	r3, r1
 800e156:	607a      	str	r2, [r7, #4]
 800e158:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e15a:	2300      	movs	r3, #0
 800e15c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800e160:	2300      	movs	r3, #0
 800e162:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800e166:	2300      	movs	r3, #0
 800e168:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800e16a:	2300      	movs	r3, #0
 800e16c:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800e16e:	2300      	movs	r3, #0
 800e170:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800e172:	7afb      	ldrb	r3, [r7, #11]
 800e174:	2b00      	cmp	r3, #0
 800e176:	d005      	beq.n	800e184 <get_sequence_step_timeout+0x38>
 800e178:	7afb      	ldrb	r3, [r7, #11]
 800e17a:	2b01      	cmp	r3, #1
 800e17c:	d002      	beq.n	800e184 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800e17e:	7afb      	ldrb	r3, [r7, #11]
 800e180:	2b02      	cmp	r3, #2
 800e182:	d128      	bne.n	800e1d6 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800e184:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800e188:	461a      	mov	r2, r3
 800e18a:	2100      	movs	r1, #0
 800e18c:	68f8      	ldr	r0, [r7, #12]
 800e18e:	f7fd fa4d 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800e192:	4603      	mov	r3, r0
 800e194:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800e198:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d109      	bne.n	800e1b4 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800e1a0:	f107 0320 	add.w	r3, r7, #32
 800e1a4:	461a      	mov	r2, r3
 800e1a6:	2146      	movs	r1, #70	; 0x46
 800e1a8:	68f8      	ldr	r0, [r7, #12]
 800e1aa:	f001 fd8b 	bl	800fcc4 <VL53L0X_RdByte>
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800e1b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e1b8:	b29b      	uxth	r3, r3
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	f7ff ff5c 	bl	800e078 <VL53L0X_decode_timeout>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800e1c4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800e1c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e1ca:	4619      	mov	r1, r3
 800e1cc:	68f8      	ldr	r0, [r7, #12]
 800e1ce:	f7ff ff93 	bl	800e0f8 <VL53L0X_calc_timeout_us>
 800e1d2:	62b8      	str	r0, [r7, #40]	; 0x28
 800e1d4:	e092      	b.n	800e2fc <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800e1d6:	7afb      	ldrb	r3, [r7, #11]
 800e1d8:	2b03      	cmp	r3, #3
 800e1da:	d135      	bne.n	800e248 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800e1dc:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800e1e0:	461a      	mov	r2, r3
 800e1e2:	2100      	movs	r1, #0
 800e1e4:	68f8      	ldr	r0, [r7, #12]
 800e1e6:	f7fd fa21 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800e1ea:	4603      	mov	r3, r0
 800e1ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800e1f0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	f040 8081 	bne.w	800e2fc <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800e1fa:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800e1fe:	461a      	mov	r2, r3
 800e200:	2100      	movs	r1, #0
 800e202:	68f8      	ldr	r0, [r7, #12]
 800e204:	f7fd fa12 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800e208:	4603      	mov	r3, r0
 800e20a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800e20e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800e212:	2b00      	cmp	r3, #0
 800e214:	d109      	bne.n	800e22a <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800e216:	f107 031e 	add.w	r3, r7, #30
 800e21a:	461a      	mov	r2, r3
 800e21c:	2151      	movs	r1, #81	; 0x51
 800e21e:	68f8      	ldr	r0, [r7, #12]
 800e220:	f001 fd7a 	bl	800fd18 <VL53L0X_RdWord>
 800e224:	4603      	mov	r3, r0
 800e226:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800e22a:	8bfb      	ldrh	r3, [r7, #30]
 800e22c:	4618      	mov	r0, r3
 800e22e:	f7ff ff23 	bl	800e078 <VL53L0X_decode_timeout>
 800e232:	4603      	mov	r3, r0
 800e234:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800e236:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800e23a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e23c:	4619      	mov	r1, r3
 800e23e:	68f8      	ldr	r0, [r7, #12]
 800e240:	f7ff ff5a 	bl	800e0f8 <VL53L0X_calc_timeout_us>
 800e244:	62b8      	str	r0, [r7, #40]	; 0x28
 800e246:	e059      	b.n	800e2fc <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800e248:	7afb      	ldrb	r3, [r7, #11]
 800e24a:	2b04      	cmp	r3, #4
 800e24c:	d156      	bne.n	800e2fc <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800e24e:	f107 0314 	add.w	r3, r7, #20
 800e252:	4619      	mov	r1, r3
 800e254:	68f8      	ldr	r0, [r7, #12]
 800e256:	f7fd faf5 	bl	800b844 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800e25a:	2300      	movs	r3, #0
 800e25c:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800e25e:	7dfb      	ldrb	r3, [r7, #23]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d01d      	beq.n	800e2a0 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800e264:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800e268:	461a      	mov	r2, r3
 800e26a:	2100      	movs	r1, #0
 800e26c:	68f8      	ldr	r0, [r7, #12]
 800e26e:	f7fd f9dd 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800e272:	4603      	mov	r3, r0
 800e274:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800e278:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d10f      	bne.n	800e2a0 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800e280:	f107 031e 	add.w	r3, r7, #30
 800e284:	461a      	mov	r2, r3
 800e286:	2151      	movs	r1, #81	; 0x51
 800e288:	68f8      	ldr	r0, [r7, #12]
 800e28a:	f001 fd45 	bl	800fd18 <VL53L0X_RdWord>
 800e28e:	4603      	mov	r3, r0
 800e290:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800e294:	8bfb      	ldrh	r3, [r7, #30]
 800e296:	4618      	mov	r0, r3
 800e298:	f7ff feee 	bl	800e078 <VL53L0X_decode_timeout>
 800e29c:	4603      	mov	r3, r0
 800e29e:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800e2a0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d109      	bne.n	800e2bc <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800e2a8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800e2ac:	461a      	mov	r2, r3
 800e2ae:	2101      	movs	r1, #1
 800e2b0:	68f8      	ldr	r0, [r7, #12]
 800e2b2:	f7fd f9bb 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800e2b6:	4603      	mov	r3, r0
 800e2b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800e2bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d10f      	bne.n	800e2e4 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800e2c4:	f107 031c 	add.w	r3, r7, #28
 800e2c8:	461a      	mov	r2, r3
 800e2ca:	2171      	movs	r1, #113	; 0x71
 800e2cc:	68f8      	ldr	r0, [r7, #12]
 800e2ce:	f001 fd23 	bl	800fd18 <VL53L0X_RdWord>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800e2d8:	8bbb      	ldrh	r3, [r7, #28]
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f7ff fecc 	bl	800e078 <VL53L0X_decode_timeout>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800e2e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e2e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e2e8:	1ad3      	subs	r3, r2, r3
 800e2ea:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800e2ec:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800e2f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2f2:	4619      	mov	r1, r3
 800e2f4:	68f8      	ldr	r0, [r7, #12]
 800e2f6:	f7ff feff 	bl	800e0f8 <VL53L0X_calc_timeout_us>
 800e2fa:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e300:	601a      	str	r2, [r3, #0]

	return Status;
 800e302:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800e306:	4618      	mov	r0, r3
 800e308:	3730      	adds	r7, #48	; 0x30
 800e30a:	46bd      	mov	sp, r7
 800e30c:	bd80      	pop	{r7, pc}

0800e30e <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800e30e:	b580      	push	{r7, lr}
 800e310:	b08a      	sub	sp, #40	; 0x28
 800e312:	af00      	add	r7, sp, #0
 800e314:	60f8      	str	r0, [r7, #12]
 800e316:	460b      	mov	r3, r1
 800e318:	607a      	str	r2, [r7, #4]
 800e31a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e31c:	2300      	movs	r3, #0
 800e31e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800e322:	7afb      	ldrb	r3, [r7, #11]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d005      	beq.n	800e334 <set_sequence_step_timeout+0x26>
 800e328:	7afb      	ldrb	r3, [r7, #11]
 800e32a:	2b01      	cmp	r3, #1
 800e32c:	d002      	beq.n	800e334 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800e32e:	7afb      	ldrb	r3, [r7, #11]
 800e330:	2b02      	cmp	r3, #2
 800e332:	d138      	bne.n	800e3a6 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800e334:	f107 031b 	add.w	r3, r7, #27
 800e338:	461a      	mov	r2, r3
 800e33a:	2100      	movs	r1, #0
 800e33c:	68f8      	ldr	r0, [r7, #12]
 800e33e:	f7fd f975 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800e342:	4603      	mov	r3, r0
 800e344:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800e348:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d11a      	bne.n	800e386 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800e350:	7efb      	ldrb	r3, [r7, #27]
 800e352:	461a      	mov	r2, r3
 800e354:	6879      	ldr	r1, [r7, #4]
 800e356:	68f8      	ldr	r0, [r7, #12]
 800e358:	f7ff fea4 	bl	800e0a4 <VL53L0X_calc_timeout_mclks>
 800e35c:	4603      	mov	r3, r0
 800e35e:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800e360:	8bbb      	ldrh	r3, [r7, #28]
 800e362:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e366:	d903      	bls.n	800e370 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800e368:	23ff      	movs	r3, #255	; 0xff
 800e36a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e36e:	e004      	b.n	800e37a <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800e370:	8bbb      	ldrh	r3, [r7, #28]
 800e372:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800e374:	3b01      	subs	r3, #1
 800e376:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800e37a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e37e:	b29a      	uxth	r2, r3
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800e386:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	f040 80ab 	bne.w	800e4e6 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800e390:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e394:	461a      	mov	r2, r3
 800e396:	2146      	movs	r1, #70	; 0x46
 800e398:	68f8      	ldr	r0, [r7, #12]
 800e39a:	f001 fc11 	bl	800fbc0 <VL53L0X_WrByte>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800e3a4:	e09f      	b.n	800e4e6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800e3a6:	7afb      	ldrb	r3, [r7, #11]
 800e3a8:	2b03      	cmp	r3, #3
 800e3aa:	d135      	bne.n	800e418 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800e3ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d11b      	bne.n	800e3ec <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800e3b4:	f107 031b 	add.w	r3, r7, #27
 800e3b8:	461a      	mov	r2, r3
 800e3ba:	2100      	movs	r1, #0
 800e3bc:	68f8      	ldr	r0, [r7, #12]
 800e3be:	f7fd f935 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800e3c2:	4603      	mov	r3, r0
 800e3c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800e3c8:	7efb      	ldrb	r3, [r7, #27]
 800e3ca:	461a      	mov	r2, r3
 800e3cc:	6879      	ldr	r1, [r7, #4]
 800e3ce:	68f8      	ldr	r0, [r7, #12]
 800e3d0:	f7ff fe68 	bl	800e0a4 <VL53L0X_calc_timeout_mclks>
 800e3d4:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800e3d6:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800e3d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f7ff fe20 	bl	800e020 <VL53L0X_encode_timeout>
 800e3e0:	4603      	mov	r3, r0
 800e3e2:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800e3e4:	8b3a      	ldrh	r2, [r7, #24]
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800e3ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d108      	bne.n	800e406 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800e3f4:	8b3b      	ldrh	r3, [r7, #24]
 800e3f6:	461a      	mov	r2, r3
 800e3f8:	2151      	movs	r1, #81	; 0x51
 800e3fa:	68f8      	ldr	r0, [r7, #12]
 800e3fc:	f001 fc04 	bl	800fc08 <VL53L0X_WrWord>
 800e400:	4603      	mov	r3, r0
 800e402:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800e406:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d16b      	bne.n	800e4e6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	687a      	ldr	r2, [r7, #4]
 800e412:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800e416:	e066      	b.n	800e4e6 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800e418:	7afb      	ldrb	r3, [r7, #11]
 800e41a:	2b04      	cmp	r3, #4
 800e41c:	d160      	bne.n	800e4e0 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800e41e:	f107 0310 	add.w	r3, r7, #16
 800e422:	4619      	mov	r1, r3
 800e424:	68f8      	ldr	r0, [r7, #12]
 800e426:	f7fd fa0d 	bl	800b844 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800e42a:	2300      	movs	r3, #0
 800e42c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800e42e:	7cfb      	ldrb	r3, [r7, #19]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d01d      	beq.n	800e470 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800e434:	f107 031b 	add.w	r3, r7, #27
 800e438:	461a      	mov	r2, r3
 800e43a:	2100      	movs	r1, #0
 800e43c:	68f8      	ldr	r0, [r7, #12]
 800e43e:	f7fd f8f5 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800e442:	4603      	mov	r3, r0
 800e444:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800e448:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d10f      	bne.n	800e470 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800e450:	f107 0318 	add.w	r3, r7, #24
 800e454:	461a      	mov	r2, r3
 800e456:	2151      	movs	r1, #81	; 0x51
 800e458:	68f8      	ldr	r0, [r7, #12]
 800e45a:	f001 fc5d 	bl	800fd18 <VL53L0X_RdWord>
 800e45e:	4603      	mov	r3, r0
 800e460:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800e464:	8b3b      	ldrh	r3, [r7, #24]
 800e466:	4618      	mov	r0, r3
 800e468:	f7ff fe06 	bl	800e078 <VL53L0X_decode_timeout>
 800e46c:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800e46e:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800e470:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e474:	2b00      	cmp	r3, #0
 800e476:	d109      	bne.n	800e48c <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800e478:	f107 031b 	add.w	r3, r7, #27
 800e47c:	461a      	mov	r2, r3
 800e47e:	2101      	movs	r1, #1
 800e480:	68f8      	ldr	r0, [r7, #12]
 800e482:	f7fd f8d3 	bl	800b62c <VL53L0X_GetVcselPulsePeriod>
 800e486:	4603      	mov	r3, r0
 800e488:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800e48c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e490:	2b00      	cmp	r3, #0
 800e492:	d128      	bne.n	800e4e6 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800e494:	7efb      	ldrb	r3, [r7, #27]
 800e496:	461a      	mov	r2, r3
 800e498:	6879      	ldr	r1, [r7, #4]
 800e49a:	68f8      	ldr	r0, [r7, #12]
 800e49c:	f7ff fe02 	bl	800e0a4 <VL53L0X_calc_timeout_mclks>
 800e4a0:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800e4a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e4a4:	6a3a      	ldr	r2, [r7, #32]
 800e4a6:	4413      	add	r3, r2
 800e4a8:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800e4aa:	6a38      	ldr	r0, [r7, #32]
 800e4ac:	f7ff fdb8 	bl	800e020 <VL53L0X_encode_timeout>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800e4b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d108      	bne.n	800e4ce <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800e4bc:	8bfb      	ldrh	r3, [r7, #30]
 800e4be:	461a      	mov	r2, r3
 800e4c0:	2171      	movs	r1, #113	; 0x71
 800e4c2:	68f8      	ldr	r0, [r7, #12]
 800e4c4:	f001 fba0 	bl	800fc08 <VL53L0X_WrWord>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800e4ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d107      	bne.n	800e4e6 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	687a      	ldr	r2, [r7, #4]
 800e4da:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800e4de:	e002      	b.n	800e4e6 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e4e0:	23fc      	movs	r3, #252	; 0xfc
 800e4e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800e4e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	3728      	adds	r7, #40	; 0x28
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	bd80      	pop	{r7, pc}

0800e4f2 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800e4f2:	b580      	push	{r7, lr}
 800e4f4:	b08a      	sub	sp, #40	; 0x28
 800e4f6:	af00      	add	r7, sp, #0
 800e4f8:	6078      	str	r0, [r7, #4]
 800e4fa:	460b      	mov	r3, r1
 800e4fc:	70fb      	strb	r3, [r7, #3]
 800e4fe:	4613      	mov	r3, r2
 800e500:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e502:	2300      	movs	r3, #0
 800e504:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800e508:	230c      	movs	r3, #12
 800e50a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800e50e:	2312      	movs	r3, #18
 800e510:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800e514:	2308      	movs	r3, #8
 800e516:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800e51a:	230e      	movs	r3, #14
 800e51c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800e520:	2300      	movs	r3, #0
 800e522:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800e524:	78bb      	ldrb	r3, [r7, #2]
 800e526:	f003 0301 	and.w	r3, r3, #1
 800e52a:	b2db      	uxtb	r3, r3
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d003      	beq.n	800e538 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e530:	23fc      	movs	r3, #252	; 0xfc
 800e532:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e536:	e020      	b.n	800e57a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800e538:	78fb      	ldrb	r3, [r7, #3]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d10d      	bne.n	800e55a <VL53L0X_set_vcsel_pulse_period+0x68>
 800e53e:	78ba      	ldrb	r2, [r7, #2]
 800e540:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e544:	429a      	cmp	r2, r3
 800e546:	d304      	bcc.n	800e552 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800e548:	78ba      	ldrb	r2, [r7, #2]
 800e54a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800e54e:	429a      	cmp	r2, r3
 800e550:	d903      	bls.n	800e55a <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e552:	23fc      	movs	r3, #252	; 0xfc
 800e554:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e558:	e00f      	b.n	800e57a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800e55a:	78fb      	ldrb	r3, [r7, #3]
 800e55c:	2b01      	cmp	r3, #1
 800e55e:	d10c      	bne.n	800e57a <VL53L0X_set_vcsel_pulse_period+0x88>
 800e560:	78ba      	ldrb	r2, [r7, #2]
 800e562:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e566:	429a      	cmp	r2, r3
 800e568:	d304      	bcc.n	800e574 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800e56a:	78ba      	ldrb	r2, [r7, #2]
 800e56c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e570:	429a      	cmp	r2, r3
 800e572:	d902      	bls.n	800e57a <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e574:	23fc      	movs	r3, #252	; 0xfc
 800e576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800e57a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d002      	beq.n	800e588 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800e582:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e586:	e239      	b.n	800e9fc <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800e588:	78fb      	ldrb	r3, [r7, #3]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d150      	bne.n	800e630 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800e58e:	78bb      	ldrb	r3, [r7, #2]
 800e590:	2b0c      	cmp	r3, #12
 800e592:	d110      	bne.n	800e5b6 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800e594:	2218      	movs	r2, #24
 800e596:	2157      	movs	r1, #87	; 0x57
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f001 fb11 	bl	800fbc0 <VL53L0X_WrByte>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800e5a4:	2208      	movs	r2, #8
 800e5a6:	2156      	movs	r1, #86	; 0x56
 800e5a8:	6878      	ldr	r0, [r7, #4]
 800e5aa:	f001 fb09 	bl	800fbc0 <VL53L0X_WrByte>
 800e5ae:	4603      	mov	r3, r0
 800e5b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e5b4:	e17f      	b.n	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800e5b6:	78bb      	ldrb	r3, [r7, #2]
 800e5b8:	2b0e      	cmp	r3, #14
 800e5ba:	d110      	bne.n	800e5de <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800e5bc:	2230      	movs	r2, #48	; 0x30
 800e5be:	2157      	movs	r1, #87	; 0x57
 800e5c0:	6878      	ldr	r0, [r7, #4]
 800e5c2:	f001 fafd 	bl	800fbc0 <VL53L0X_WrByte>
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800e5cc:	2208      	movs	r2, #8
 800e5ce:	2156      	movs	r1, #86	; 0x56
 800e5d0:	6878      	ldr	r0, [r7, #4]
 800e5d2:	f001 faf5 	bl	800fbc0 <VL53L0X_WrByte>
 800e5d6:	4603      	mov	r3, r0
 800e5d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e5dc:	e16b      	b.n	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800e5de:	78bb      	ldrb	r3, [r7, #2]
 800e5e0:	2b10      	cmp	r3, #16
 800e5e2:	d110      	bne.n	800e606 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800e5e4:	2240      	movs	r2, #64	; 0x40
 800e5e6:	2157      	movs	r1, #87	; 0x57
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f001 fae9 	bl	800fbc0 <VL53L0X_WrByte>
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800e5f4:	2208      	movs	r2, #8
 800e5f6:	2156      	movs	r1, #86	; 0x56
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f001 fae1 	bl	800fbc0 <VL53L0X_WrByte>
 800e5fe:	4603      	mov	r3, r0
 800e600:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e604:	e157      	b.n	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800e606:	78bb      	ldrb	r3, [r7, #2]
 800e608:	2b12      	cmp	r3, #18
 800e60a:	f040 8154 	bne.w	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800e60e:	2250      	movs	r2, #80	; 0x50
 800e610:	2157      	movs	r1, #87	; 0x57
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f001 fad4 	bl	800fbc0 <VL53L0X_WrByte>
 800e618:	4603      	mov	r3, r0
 800e61a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800e61e:	2208      	movs	r2, #8
 800e620:	2156      	movs	r1, #86	; 0x56
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f001 facc 	bl	800fbc0 <VL53L0X_WrByte>
 800e628:	4603      	mov	r3, r0
 800e62a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e62e:	e142      	b.n	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800e630:	78fb      	ldrb	r3, [r7, #3]
 800e632:	2b01      	cmp	r3, #1
 800e634:	f040 813f 	bne.w	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800e638:	78bb      	ldrb	r3, [r7, #2]
 800e63a:	2b08      	cmp	r3, #8
 800e63c:	d14c      	bne.n	800e6d8 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800e63e:	2210      	movs	r2, #16
 800e640:	2148      	movs	r1, #72	; 0x48
 800e642:	6878      	ldr	r0, [r7, #4]
 800e644:	f001 fabc 	bl	800fbc0 <VL53L0X_WrByte>
 800e648:	4603      	mov	r3, r0
 800e64a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800e64e:	2208      	movs	r2, #8
 800e650:	2147      	movs	r1, #71	; 0x47
 800e652:	6878      	ldr	r0, [r7, #4]
 800e654:	f001 fab4 	bl	800fbc0 <VL53L0X_WrByte>
 800e658:	4603      	mov	r3, r0
 800e65a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800e65e:	2202      	movs	r2, #2
 800e660:	2132      	movs	r1, #50	; 0x32
 800e662:	6878      	ldr	r0, [r7, #4]
 800e664:	f001 faac 	bl	800fbc0 <VL53L0X_WrByte>
 800e668:	4603      	mov	r3, r0
 800e66a:	461a      	mov	r2, r3
 800e66c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e670:	4313      	orrs	r3, r2
 800e672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800e676:	220c      	movs	r2, #12
 800e678:	2130      	movs	r1, #48	; 0x30
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f001 faa0 	bl	800fbc0 <VL53L0X_WrByte>
 800e680:	4603      	mov	r3, r0
 800e682:	461a      	mov	r2, r3
 800e684:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e688:	4313      	orrs	r3, r2
 800e68a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800e68e:	2201      	movs	r2, #1
 800e690:	21ff      	movs	r1, #255	; 0xff
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	f001 fa94 	bl	800fbc0 <VL53L0X_WrByte>
 800e698:	4603      	mov	r3, r0
 800e69a:	461a      	mov	r2, r3
 800e69c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e6a0:	4313      	orrs	r3, r2
 800e6a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800e6a6:	2230      	movs	r2, #48	; 0x30
 800e6a8:	2130      	movs	r1, #48	; 0x30
 800e6aa:	6878      	ldr	r0, [r7, #4]
 800e6ac:	f001 fa88 	bl	800fbc0 <VL53L0X_WrByte>
 800e6b0:	4603      	mov	r3, r0
 800e6b2:	461a      	mov	r2, r3
 800e6b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e6b8:	4313      	orrs	r3, r2
 800e6ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800e6be:	2200      	movs	r2, #0
 800e6c0:	21ff      	movs	r1, #255	; 0xff
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f001 fa7c 	bl	800fbc0 <VL53L0X_WrByte>
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	461a      	mov	r2, r3
 800e6cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e6d0:	4313      	orrs	r3, r2
 800e6d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e6d6:	e0ee      	b.n	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800e6d8:	78bb      	ldrb	r3, [r7, #2]
 800e6da:	2b0a      	cmp	r3, #10
 800e6dc:	d14c      	bne.n	800e778 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800e6de:	2228      	movs	r2, #40	; 0x28
 800e6e0:	2148      	movs	r1, #72	; 0x48
 800e6e2:	6878      	ldr	r0, [r7, #4]
 800e6e4:	f001 fa6c 	bl	800fbc0 <VL53L0X_WrByte>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800e6ee:	2208      	movs	r2, #8
 800e6f0:	2147      	movs	r1, #71	; 0x47
 800e6f2:	6878      	ldr	r0, [r7, #4]
 800e6f4:	f001 fa64 	bl	800fbc0 <VL53L0X_WrByte>
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800e6fe:	2203      	movs	r2, #3
 800e700:	2132      	movs	r1, #50	; 0x32
 800e702:	6878      	ldr	r0, [r7, #4]
 800e704:	f001 fa5c 	bl	800fbc0 <VL53L0X_WrByte>
 800e708:	4603      	mov	r3, r0
 800e70a:	461a      	mov	r2, r3
 800e70c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e710:	4313      	orrs	r3, r2
 800e712:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800e716:	2209      	movs	r2, #9
 800e718:	2130      	movs	r1, #48	; 0x30
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	f001 fa50 	bl	800fbc0 <VL53L0X_WrByte>
 800e720:	4603      	mov	r3, r0
 800e722:	461a      	mov	r2, r3
 800e724:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e728:	4313      	orrs	r3, r2
 800e72a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800e72e:	2201      	movs	r2, #1
 800e730:	21ff      	movs	r1, #255	; 0xff
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f001 fa44 	bl	800fbc0 <VL53L0X_WrByte>
 800e738:	4603      	mov	r3, r0
 800e73a:	461a      	mov	r2, r3
 800e73c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e740:	4313      	orrs	r3, r2
 800e742:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800e746:	2220      	movs	r2, #32
 800e748:	2130      	movs	r1, #48	; 0x30
 800e74a:	6878      	ldr	r0, [r7, #4]
 800e74c:	f001 fa38 	bl	800fbc0 <VL53L0X_WrByte>
 800e750:	4603      	mov	r3, r0
 800e752:	461a      	mov	r2, r3
 800e754:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e758:	4313      	orrs	r3, r2
 800e75a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800e75e:	2200      	movs	r2, #0
 800e760:	21ff      	movs	r1, #255	; 0xff
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f001 fa2c 	bl	800fbc0 <VL53L0X_WrByte>
 800e768:	4603      	mov	r3, r0
 800e76a:	461a      	mov	r2, r3
 800e76c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e770:	4313      	orrs	r3, r2
 800e772:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e776:	e09e      	b.n	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800e778:	78bb      	ldrb	r3, [r7, #2]
 800e77a:	2b0c      	cmp	r3, #12
 800e77c:	d14c      	bne.n	800e818 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800e77e:	2238      	movs	r2, #56	; 0x38
 800e780:	2148      	movs	r1, #72	; 0x48
 800e782:	6878      	ldr	r0, [r7, #4]
 800e784:	f001 fa1c 	bl	800fbc0 <VL53L0X_WrByte>
 800e788:	4603      	mov	r3, r0
 800e78a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800e78e:	2208      	movs	r2, #8
 800e790:	2147      	movs	r1, #71	; 0x47
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f001 fa14 	bl	800fbc0 <VL53L0X_WrByte>
 800e798:	4603      	mov	r3, r0
 800e79a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800e79e:	2203      	movs	r2, #3
 800e7a0:	2132      	movs	r1, #50	; 0x32
 800e7a2:	6878      	ldr	r0, [r7, #4]
 800e7a4:	f001 fa0c 	bl	800fbc0 <VL53L0X_WrByte>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	461a      	mov	r2, r3
 800e7ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e7b0:	4313      	orrs	r3, r2
 800e7b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800e7b6:	2208      	movs	r2, #8
 800e7b8:	2130      	movs	r1, #48	; 0x30
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	f001 fa00 	bl	800fbc0 <VL53L0X_WrByte>
 800e7c0:	4603      	mov	r3, r0
 800e7c2:	461a      	mov	r2, r3
 800e7c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e7c8:	4313      	orrs	r3, r2
 800e7ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800e7ce:	2201      	movs	r2, #1
 800e7d0:	21ff      	movs	r1, #255	; 0xff
 800e7d2:	6878      	ldr	r0, [r7, #4]
 800e7d4:	f001 f9f4 	bl	800fbc0 <VL53L0X_WrByte>
 800e7d8:	4603      	mov	r3, r0
 800e7da:	461a      	mov	r2, r3
 800e7dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e7e0:	4313      	orrs	r3, r2
 800e7e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800e7e6:	2220      	movs	r2, #32
 800e7e8:	2130      	movs	r1, #48	; 0x30
 800e7ea:	6878      	ldr	r0, [r7, #4]
 800e7ec:	f001 f9e8 	bl	800fbc0 <VL53L0X_WrByte>
 800e7f0:	4603      	mov	r3, r0
 800e7f2:	461a      	mov	r2, r3
 800e7f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e7f8:	4313      	orrs	r3, r2
 800e7fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800e7fe:	2200      	movs	r2, #0
 800e800:	21ff      	movs	r1, #255	; 0xff
 800e802:	6878      	ldr	r0, [r7, #4]
 800e804:	f001 f9dc 	bl	800fbc0 <VL53L0X_WrByte>
 800e808:	4603      	mov	r3, r0
 800e80a:	461a      	mov	r2, r3
 800e80c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e810:	4313      	orrs	r3, r2
 800e812:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e816:	e04e      	b.n	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800e818:	78bb      	ldrb	r3, [r7, #2]
 800e81a:	2b0e      	cmp	r3, #14
 800e81c:	d14b      	bne.n	800e8b6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800e81e:	2248      	movs	r2, #72	; 0x48
 800e820:	2148      	movs	r1, #72	; 0x48
 800e822:	6878      	ldr	r0, [r7, #4]
 800e824:	f001 f9cc 	bl	800fbc0 <VL53L0X_WrByte>
 800e828:	4603      	mov	r3, r0
 800e82a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800e82e:	2208      	movs	r2, #8
 800e830:	2147      	movs	r1, #71	; 0x47
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f001 f9c4 	bl	800fbc0 <VL53L0X_WrByte>
 800e838:	4603      	mov	r3, r0
 800e83a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800e83e:	2203      	movs	r2, #3
 800e840:	2132      	movs	r1, #50	; 0x32
 800e842:	6878      	ldr	r0, [r7, #4]
 800e844:	f001 f9bc 	bl	800fbc0 <VL53L0X_WrByte>
 800e848:	4603      	mov	r3, r0
 800e84a:	461a      	mov	r2, r3
 800e84c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e850:	4313      	orrs	r3, r2
 800e852:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800e856:	2207      	movs	r2, #7
 800e858:	2130      	movs	r1, #48	; 0x30
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f001 f9b0 	bl	800fbc0 <VL53L0X_WrByte>
 800e860:	4603      	mov	r3, r0
 800e862:	461a      	mov	r2, r3
 800e864:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e868:	4313      	orrs	r3, r2
 800e86a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800e86e:	2201      	movs	r2, #1
 800e870:	21ff      	movs	r1, #255	; 0xff
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f001 f9a4 	bl	800fbc0 <VL53L0X_WrByte>
 800e878:	4603      	mov	r3, r0
 800e87a:	461a      	mov	r2, r3
 800e87c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e880:	4313      	orrs	r3, r2
 800e882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800e886:	2220      	movs	r2, #32
 800e888:	2130      	movs	r1, #48	; 0x30
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	f001 f998 	bl	800fbc0 <VL53L0X_WrByte>
 800e890:	4603      	mov	r3, r0
 800e892:	461a      	mov	r2, r3
 800e894:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e898:	4313      	orrs	r3, r2
 800e89a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800e89e:	2200      	movs	r2, #0
 800e8a0:	21ff      	movs	r1, #255	; 0xff
 800e8a2:	6878      	ldr	r0, [r7, #4]
 800e8a4:	f001 f98c 	bl	800fbc0 <VL53L0X_WrByte>
 800e8a8:	4603      	mov	r3, r0
 800e8aa:	461a      	mov	r2, r3
 800e8ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e8b0:	4313      	orrs	r3, r2
 800e8b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800e8b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d17f      	bne.n	800e9be <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800e8be:	78bb      	ldrb	r3, [r7, #2]
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	f7fe fe38 	bl	800d536 <VL53L0X_encode_vcsel_period>
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800e8cc:	78fb      	ldrb	r3, [r7, #3]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d002      	beq.n	800e8d8 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800e8d2:	2b01      	cmp	r3, #1
 800e8d4:	d045      	beq.n	800e962 <VL53L0X_set_vcsel_pulse_period+0x470>
 800e8d6:	e06e      	b.n	800e9b6 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800e8d8:	f107 0314 	add.w	r3, r7, #20
 800e8dc:	461a      	mov	r2, r3
 800e8de:	2103      	movs	r1, #3
 800e8e0:	6878      	ldr	r0, [r7, #4]
 800e8e2:	f7ff fc33 	bl	800e14c <get_sequence_step_timeout>
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800e8ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d109      	bne.n	800e908 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800e8f4:	f107 0310 	add.w	r3, r7, #16
 800e8f8:	461a      	mov	r2, r3
 800e8fa:	2102      	movs	r1, #2
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f7ff fc25 	bl	800e14c <get_sequence_step_timeout>
 800e902:	4603      	mov	r3, r0
 800e904:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800e908:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d109      	bne.n	800e924 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800e910:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e914:	461a      	mov	r2, r3
 800e916:	2150      	movs	r1, #80	; 0x50
 800e918:	6878      	ldr	r0, [r7, #4]
 800e91a:	f001 f951 	bl	800fbc0 <VL53L0X_WrByte>
 800e91e:	4603      	mov	r3, r0
 800e920:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800e924:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d108      	bne.n	800e93e <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800e92c:	697b      	ldr	r3, [r7, #20]
 800e92e:	461a      	mov	r2, r3
 800e930:	2103      	movs	r1, #3
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f7ff fceb 	bl	800e30e <set_sequence_step_timeout>
 800e938:	4603      	mov	r3, r0
 800e93a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800e93e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e942:	2b00      	cmp	r3, #0
 800e944:	d108      	bne.n	800e958 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	461a      	mov	r2, r3
 800e94a:	2102      	movs	r1, #2
 800e94c:	6878      	ldr	r0, [r7, #4]
 800e94e:	f7ff fcde 	bl	800e30e <set_sequence_step_timeout>
 800e952:	4603      	mov	r3, r0
 800e954:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	78ba      	ldrb	r2, [r7, #2]
 800e95c:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800e960:	e02e      	b.n	800e9c0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800e962:	f107 0318 	add.w	r3, r7, #24
 800e966:	461a      	mov	r2, r3
 800e968:	2104      	movs	r1, #4
 800e96a:	6878      	ldr	r0, [r7, #4]
 800e96c:	f7ff fbee 	bl	800e14c <get_sequence_step_timeout>
 800e970:	4603      	mov	r3, r0
 800e972:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800e976:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d109      	bne.n	800e992 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800e97e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e982:	461a      	mov	r2, r3
 800e984:	2170      	movs	r1, #112	; 0x70
 800e986:	6878      	ldr	r0, [r7, #4]
 800e988:	f001 f91a 	bl	800fbc0 <VL53L0X_WrByte>
 800e98c:	4603      	mov	r3, r0
 800e98e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800e992:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e996:	2b00      	cmp	r3, #0
 800e998:	d108      	bne.n	800e9ac <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800e99a:	69bb      	ldr	r3, [r7, #24]
 800e99c:	461a      	mov	r2, r3
 800e99e:	2104      	movs	r1, #4
 800e9a0:	6878      	ldr	r0, [r7, #4]
 800e9a2:	f7ff fcb4 	bl	800e30e <set_sequence_step_timeout>
 800e9a6:	4603      	mov	r3, r0
 800e9a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	78ba      	ldrb	r2, [r7, #2]
 800e9b0:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800e9b4:	e004      	b.n	800e9c0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e9b6:	23fc      	movs	r3, #252	; 0xfc
 800e9b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e9bc:	e000      	b.n	800e9c0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800e9be:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800e9c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d109      	bne.n	800e9dc <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	695b      	ldr	r3, [r3, #20]
 800e9cc:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800e9ce:	69f9      	ldr	r1, [r7, #28]
 800e9d0:	6878      	ldr	r0, [r7, #4]
 800e9d2:	f7fc fded 	bl	800b5b0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800e9d6:	4603      	mov	r3, r0
 800e9d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800e9dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d109      	bne.n	800e9f8 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800e9e4:	f107 010f 	add.w	r1, r7, #15
 800e9e8:	2301      	movs	r3, #1
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	6878      	ldr	r0, [r7, #4]
 800e9ee:	f7fe fcbd 	bl	800d36c <VL53L0X_perform_phase_calibration>
 800e9f2:	4603      	mov	r3, r0
 800e9f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800e9f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3728      	adds	r7, #40	; 0x28
 800ea00:	46bd      	mov	sp, r7
 800ea02:	bd80      	pop	{r7, pc}

0800ea04 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b086      	sub	sp, #24
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	60f8      	str	r0, [r7, #12]
 800ea0c:	460b      	mov	r3, r1
 800ea0e:	607a      	str	r2, [r7, #4]
 800ea10:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ea12:	2300      	movs	r3, #0
 800ea14:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800ea16:	7afb      	ldrb	r3, [r7, #11]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d002      	beq.n	800ea22 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800ea1c:	2b01      	cmp	r3, #1
 800ea1e:	d00a      	beq.n	800ea36 <VL53L0X_get_vcsel_pulse_period+0x32>
 800ea20:	e013      	b.n	800ea4a <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800ea22:	f107 0316 	add.w	r3, r7, #22
 800ea26:	461a      	mov	r2, r3
 800ea28:	2150      	movs	r1, #80	; 0x50
 800ea2a:	68f8      	ldr	r0, [r7, #12]
 800ea2c:	f001 f94a 	bl	800fcc4 <VL53L0X_RdByte>
 800ea30:	4603      	mov	r3, r0
 800ea32:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800ea34:	e00b      	b.n	800ea4e <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800ea36:	f107 0316 	add.w	r3, r7, #22
 800ea3a:	461a      	mov	r2, r3
 800ea3c:	2170      	movs	r1, #112	; 0x70
 800ea3e:	68f8      	ldr	r0, [r7, #12]
 800ea40:	f001 f940 	bl	800fcc4 <VL53L0X_RdByte>
 800ea44:	4603      	mov	r3, r0
 800ea46:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800ea48:	e001      	b.n	800ea4e <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ea4a:	23fc      	movs	r3, #252	; 0xfc
 800ea4c:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800ea4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d107      	bne.n	800ea66 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800ea56:	7dbb      	ldrb	r3, [r7, #22]
 800ea58:	4618      	mov	r0, r3
 800ea5a:	f7fe fd59 	bl	800d510 <VL53L0X_decode_vcsel_period>
 800ea5e:	4603      	mov	r3, r0
 800ea60:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	701a      	strb	r2, [r3, #0]

	return Status;
 800ea66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	3718      	adds	r7, #24
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	bd80      	pop	{r7, pc}

0800ea72 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800ea72:	b580      	push	{r7, lr}
 800ea74:	b092      	sub	sp, #72	; 0x48
 800ea76:	af00      	add	r7, sp, #0
 800ea78:	6078      	str	r0, [r7, #4]
 800ea7a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800ea82:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800ea86:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800ea88:	f240 7376 	movw	r3, #1910	; 0x776
 800ea8c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800ea8e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800ea92:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800ea94:	f44f 7325 	mov.w	r3, #660	; 0x294
 800ea98:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800ea9a:	f240 234e 	movw	r3, #590	; 0x24e
 800ea9e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800eaa0:	f240 23b2 	movw	r3, #690	; 0x2b2
 800eaa4:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800eaa6:	f44f 7325 	mov.w	r3, #660	; 0x294
 800eaaa:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800eaac:	f240 2326 	movw	r3, #550	; 0x226
 800eab0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800eab2:	2300      	movs	r3, #0
 800eab4:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800eab6:	f644 6320 	movw	r3, #20000	; 0x4e20
 800eaba:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800eabc:	2300      	movs	r3, #0
 800eabe:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800eac0:	683a      	ldr	r2, [r7, #0]
 800eac2:	6a3b      	ldr	r3, [r7, #32]
 800eac4:	429a      	cmp	r2, r3
 800eac6:	d205      	bcs.n	800ead4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800eac8:	23fc      	movs	r3, #252	; 0xfc
 800eaca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800eace:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800ead2:	e0aa      	b.n	800ec2a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800ead4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ead6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ead8:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800eada:	683a      	ldr	r2, [r7, #0]
 800eadc:	1ad3      	subs	r3, r2, r3
 800eade:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800eae0:	f107 0314 	add.w	r3, r7, #20
 800eae4:	4619      	mov	r1, r3
 800eae6:	6878      	ldr	r0, [r7, #4]
 800eae8:	f7fc feac 	bl	800b844 <VL53L0X_GetSequenceStepEnables>
 800eaec:	4603      	mov	r3, r0
 800eaee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800eaf2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d15b      	bne.n	800ebb2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800eafa:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d105      	bne.n	800eb0c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800eb00:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d102      	bne.n	800eb0c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800eb06:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d052      	beq.n	800ebb2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800eb0c:	f107 0310 	add.w	r3, r7, #16
 800eb10:	461a      	mov	r2, r3
 800eb12:	2102      	movs	r1, #2
 800eb14:	6878      	ldr	r0, [r7, #4]
 800eb16:	f7ff fb19 	bl	800e14c <get_sequence_step_timeout>
 800eb1a:	4603      	mov	r3, r0
 800eb1c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800eb20:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d002      	beq.n	800eb2e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800eb28:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800eb2c:	e07d      	b.n	800ec2a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800eb2e:	7d3b      	ldrb	r3, [r7, #20]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d00f      	beq.n	800eb54 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800eb34:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800eb36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb38:	4413      	add	r3, r2
 800eb3a:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800eb3c:	69fa      	ldr	r2, [r7, #28]
 800eb3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb40:	429a      	cmp	r2, r3
 800eb42:	d204      	bcs.n	800eb4e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800eb44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800eb46:	69fb      	ldr	r3, [r7, #28]
 800eb48:	1ad3      	subs	r3, r2, r3
 800eb4a:	643b      	str	r3, [r7, #64]	; 0x40
 800eb4c:	e002      	b.n	800eb54 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800eb4e:	23fc      	movs	r3, #252	; 0xfc
 800eb50:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800eb54:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d002      	beq.n	800eb62 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800eb5c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800eb60:	e063      	b.n	800ec2a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800eb62:	7dbb      	ldrb	r3, [r7, #22]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d011      	beq.n	800eb8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800eb68:	693a      	ldr	r2, [r7, #16]
 800eb6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb6c:	4413      	add	r3, r2
 800eb6e:	005b      	lsls	r3, r3, #1
 800eb70:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800eb72:	69fa      	ldr	r2, [r7, #28]
 800eb74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb76:	429a      	cmp	r2, r3
 800eb78:	d204      	bcs.n	800eb84 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800eb7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800eb7c:	69fb      	ldr	r3, [r7, #28]
 800eb7e:	1ad3      	subs	r3, r2, r3
 800eb80:	643b      	str	r3, [r7, #64]	; 0x40
 800eb82:	e016      	b.n	800ebb2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800eb84:	23fc      	movs	r3, #252	; 0xfc
 800eb86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800eb8a:	e012      	b.n	800ebb2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800eb8c:	7d7b      	ldrb	r3, [r7, #21]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d00f      	beq.n	800ebb2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eb96:	4413      	add	r3, r2
 800eb98:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800eb9a:	69fa      	ldr	r2, [r7, #28]
 800eb9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eb9e:	429a      	cmp	r2, r3
 800eba0:	d204      	bcs.n	800ebac <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800eba2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800eba4:	69fb      	ldr	r3, [r7, #28]
 800eba6:	1ad3      	subs	r3, r2, r3
 800eba8:	643b      	str	r3, [r7, #64]	; 0x40
 800ebaa:	e002      	b.n	800ebb2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ebac:	23fc      	movs	r3, #252	; 0xfc
 800ebae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800ebb2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d002      	beq.n	800ebc0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800ebba:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800ebbe:	e034      	b.n	800ec2a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800ebc0:	7dfb      	ldrb	r3, [r7, #23]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d019      	beq.n	800ebfa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800ebc6:	f107 030c 	add.w	r3, r7, #12
 800ebca:	461a      	mov	r2, r3
 800ebcc:	2103      	movs	r1, #3
 800ebce:	6878      	ldr	r0, [r7, #4]
 800ebd0:	f7ff fabc 	bl	800e14c <get_sequence_step_timeout>
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ebde:	4413      	add	r3, r2
 800ebe0:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800ebe2:	69fa      	ldr	r2, [r7, #28]
 800ebe4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebe6:	429a      	cmp	r2, r3
 800ebe8:	d204      	bcs.n	800ebf4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800ebea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ebec:	69fb      	ldr	r3, [r7, #28]
 800ebee:	1ad3      	subs	r3, r2, r3
 800ebf0:	643b      	str	r3, [r7, #64]	; 0x40
 800ebf2:	e002      	b.n	800ebfa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ebf4:	23fc      	movs	r3, #252	; 0xfc
 800ebf6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800ebfa:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d111      	bne.n	800ec26 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800ec02:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d00e      	beq.n	800ec26 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800ec08:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ec0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec0c:	1ad3      	subs	r3, r2, r3
 800ec0e:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800ec10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ec12:	2104      	movs	r1, #4
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	f7ff fb7a 	bl	800e30e <set_sequence_step_timeout>
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	683a      	ldr	r2, [r7, #0]
 800ec24:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800ec26:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	3748      	adds	r7, #72	; 0x48
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}

0800ec32 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800ec32:	b580      	push	{r7, lr}
 800ec34:	b090      	sub	sp, #64	; 0x40
 800ec36:	af00      	add	r7, sp, #0
 800ec38:	6078      	str	r0, [r7, #4]
 800ec3a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800ec42:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800ec46:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800ec48:	f240 7376 	movw	r3, #1910	; 0x776
 800ec4c:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800ec4e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800ec52:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800ec54:	f44f 7325 	mov.w	r3, #660	; 0x294
 800ec58:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800ec5a:	f240 234e 	movw	r3, #590	; 0x24e
 800ec5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800ec60:	f240 23b2 	movw	r3, #690	; 0x2b2
 800ec64:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800ec66:	f44f 7325 	mov.w	r3, #660	; 0x294
 800ec6a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800ec6c:	f240 2326 	movw	r3, #550	; 0x226
 800ec70:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800ec72:	2300      	movs	r3, #0
 800ec74:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800ec76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ec7a:	441a      	add	r2, r3
 800ec7c:	683b      	ldr	r3, [r7, #0]
 800ec7e:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800ec80:	f107 0318 	add.w	r3, r7, #24
 800ec84:	4619      	mov	r1, r3
 800ec86:	6878      	ldr	r0, [r7, #4]
 800ec88:	f7fc fddc 	bl	800b844 <VL53L0X_GetSequenceStepEnables>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800ec92:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d002      	beq.n	800eca0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800ec9a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ec9e:	e075      	b.n	800ed8c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800eca0:	7e3b      	ldrb	r3, [r7, #24]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d105      	bne.n	800ecb2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800eca6:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d102      	bne.n	800ecb2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800ecac:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d030      	beq.n	800ed14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800ecb2:	f107 0310 	add.w	r3, r7, #16
 800ecb6:	461a      	mov	r2, r3
 800ecb8:	2102      	movs	r1, #2
 800ecba:	6878      	ldr	r0, [r7, #4]
 800ecbc:	f7ff fa46 	bl	800e14c <get_sequence_step_timeout>
 800ecc0:	4603      	mov	r3, r0
 800ecc2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800ecc6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d122      	bne.n	800ed14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800ecce:	7e3b      	ldrb	r3, [r7, #24]
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d007      	beq.n	800ece4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ecd8:	6939      	ldr	r1, [r7, #16]
 800ecda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecdc:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ecde:	441a      	add	r2, r3
 800ece0:	683b      	ldr	r3, [r7, #0]
 800ece2:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800ece4:	7ebb      	ldrb	r3, [r7, #26]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d009      	beq.n	800ecfe <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ecea:	683b      	ldr	r3, [r7, #0]
 800ecec:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800ecee:	6939      	ldr	r1, [r7, #16]
 800ecf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecf2:	440b      	add	r3, r1
 800ecf4:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ecf6:	441a      	add	r2, r3
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	601a      	str	r2, [r3, #0]
 800ecfc:	e00a      	b.n	800ed14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800ecfe:	7e7b      	ldrb	r3, [r7, #25]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d007      	beq.n	800ed14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ed08:	6939      	ldr	r1, [r7, #16]
 800ed0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed0c:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ed0e:	441a      	add	r2, r3
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ed14:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d114      	bne.n	800ed46 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800ed1c:	7efb      	ldrb	r3, [r7, #27]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d011      	beq.n	800ed46 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800ed22:	f107 030c 	add.w	r3, r7, #12
 800ed26:	461a      	mov	r2, r3
 800ed28:	2103      	movs	r1, #3
 800ed2a:	6878      	ldr	r0, [r7, #4]
 800ed2c:	f7ff fa0e 	bl	800e14c <get_sequence_step_timeout>
 800ed30:	4603      	mov	r3, r0
 800ed32:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800ed3a:	68f9      	ldr	r1, [r7, #12]
 800ed3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed3e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800ed40:	441a      	add	r2, r3
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ed46:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d114      	bne.n	800ed78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800ed4e:	7f3b      	ldrb	r3, [r7, #28]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d011      	beq.n	800ed78 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800ed54:	f107 0314 	add.w	r3, r7, #20
 800ed58:	461a      	mov	r2, r3
 800ed5a:	2104      	movs	r1, #4
 800ed5c:	6878      	ldr	r0, [r7, #4]
 800ed5e:	f7ff f9f5 	bl	800e14c <get_sequence_step_timeout>
 800ed62:	4603      	mov	r3, r0
 800ed64:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800ed68:	683b      	ldr	r3, [r7, #0]
 800ed6a:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800ed6c:	6979      	ldr	r1, [r7, #20]
 800ed6e:	6a3b      	ldr	r3, [r7, #32]
 800ed70:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800ed72:	441a      	add	r2, r3
 800ed74:	683b      	ldr	r3, [r7, #0]
 800ed76:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ed78:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d103      	bne.n	800ed88 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	681a      	ldr	r2, [r3, #0]
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ed88:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	3740      	adds	r7, #64	; 0x40
 800ed90:	46bd      	mov	sp, r7
 800ed92:	bd80      	pop	{r7, pc}

0800ed94 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b088      	sub	sp, #32
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	6078      	str	r0, [r7, #4]
 800ed9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800eda2:	2300      	movs	r3, #0
 800eda4:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800eda6:	e0c6      	b.n	800ef36 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800eda8:	697b      	ldr	r3, [r7, #20]
 800edaa:	683a      	ldr	r2, [r7, #0]
 800edac:	4413      	add	r3, r2
 800edae:	781b      	ldrb	r3, [r3, #0]
 800edb0:	74fb      	strb	r3, [r7, #19]
		Index++;
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	3301      	adds	r3, #1
 800edb6:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800edb8:	7cfb      	ldrb	r3, [r7, #19]
 800edba:	2bff      	cmp	r3, #255	; 0xff
 800edbc:	f040 808d 	bne.w	800eeda <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800edc0:	697b      	ldr	r3, [r7, #20]
 800edc2:	683a      	ldr	r2, [r7, #0]
 800edc4:	4413      	add	r3, r2
 800edc6:	781b      	ldrb	r3, [r3, #0]
 800edc8:	747b      	strb	r3, [r7, #17]
			Index++;
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	3301      	adds	r3, #1
 800edce:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800edd0:	7c7b      	ldrb	r3, [r7, #17]
 800edd2:	2b03      	cmp	r3, #3
 800edd4:	d87e      	bhi.n	800eed4 <VL53L0X_load_tuning_settings+0x140>
 800edd6:	a201      	add	r2, pc, #4	; (adr r2, 800eddc <VL53L0X_load_tuning_settings+0x48>)
 800edd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eddc:	0800eded 	.word	0x0800eded
 800ede0:	0800ee27 	.word	0x0800ee27
 800ede4:	0800ee61 	.word	0x0800ee61
 800ede8:	0800ee9b 	.word	0x0800ee9b
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800edec:	697b      	ldr	r3, [r7, #20]
 800edee:	683a      	ldr	r2, [r7, #0]
 800edf0:	4413      	add	r3, r2
 800edf2:	781b      	ldrb	r3, [r3, #0]
 800edf4:	743b      	strb	r3, [r7, #16]
				Index++;
 800edf6:	697b      	ldr	r3, [r7, #20]
 800edf8:	3301      	adds	r3, #1
 800edfa:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800edfc:	697b      	ldr	r3, [r7, #20]
 800edfe:	683a      	ldr	r2, [r7, #0]
 800ee00:	4413      	add	r3, r2
 800ee02:	781b      	ldrb	r3, [r3, #0]
 800ee04:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ee06:	697b      	ldr	r3, [r7, #20]
 800ee08:	3301      	adds	r3, #1
 800ee0a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ee0c:	7c3b      	ldrb	r3, [r7, #16]
 800ee0e:	b29b      	uxth	r3, r3
 800ee10:	021b      	lsls	r3, r3, #8
 800ee12:	b29a      	uxth	r2, r3
 800ee14:	7bfb      	ldrb	r3, [r7, #15]
 800ee16:	b29b      	uxth	r3, r3
 800ee18:	4413      	add	r3, r2
 800ee1a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	89ba      	ldrh	r2, [r7, #12]
 800ee20:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800ee24:	e087      	b.n	800ef36 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ee26:	697b      	ldr	r3, [r7, #20]
 800ee28:	683a      	ldr	r2, [r7, #0]
 800ee2a:	4413      	add	r3, r2
 800ee2c:	781b      	ldrb	r3, [r3, #0]
 800ee2e:	743b      	strb	r3, [r7, #16]
				Index++;
 800ee30:	697b      	ldr	r3, [r7, #20]
 800ee32:	3301      	adds	r3, #1
 800ee34:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ee36:	697b      	ldr	r3, [r7, #20]
 800ee38:	683a      	ldr	r2, [r7, #0]
 800ee3a:	4413      	add	r3, r2
 800ee3c:	781b      	ldrb	r3, [r3, #0]
 800ee3e:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ee40:	697b      	ldr	r3, [r7, #20]
 800ee42:	3301      	adds	r3, #1
 800ee44:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ee46:	7c3b      	ldrb	r3, [r7, #16]
 800ee48:	b29b      	uxth	r3, r3
 800ee4a:	021b      	lsls	r3, r3, #8
 800ee4c:	b29a      	uxth	r2, r3
 800ee4e:	7bfb      	ldrb	r3, [r7, #15]
 800ee50:	b29b      	uxth	r3, r3
 800ee52:	4413      	add	r3, r2
 800ee54:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	89ba      	ldrh	r2, [r7, #12]
 800ee5a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800ee5e:	e06a      	b.n	800ef36 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ee60:	697b      	ldr	r3, [r7, #20]
 800ee62:	683a      	ldr	r2, [r7, #0]
 800ee64:	4413      	add	r3, r2
 800ee66:	781b      	ldrb	r3, [r3, #0]
 800ee68:	743b      	strb	r3, [r7, #16]
				Index++;
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	3301      	adds	r3, #1
 800ee6e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ee70:	697b      	ldr	r3, [r7, #20]
 800ee72:	683a      	ldr	r2, [r7, #0]
 800ee74:	4413      	add	r3, r2
 800ee76:	781b      	ldrb	r3, [r3, #0]
 800ee78:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ee7a:	697b      	ldr	r3, [r7, #20]
 800ee7c:	3301      	adds	r3, #1
 800ee7e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ee80:	7c3b      	ldrb	r3, [r7, #16]
 800ee82:	b29b      	uxth	r3, r3
 800ee84:	021b      	lsls	r3, r3, #8
 800ee86:	b29a      	uxth	r2, r3
 800ee88:	7bfb      	ldrb	r3, [r7, #15]
 800ee8a:	b29b      	uxth	r3, r3
 800ee8c:	4413      	add	r3, r2
 800ee8e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	89ba      	ldrh	r2, [r7, #12]
 800ee94:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800ee98:	e04d      	b.n	800ef36 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ee9a:	697b      	ldr	r3, [r7, #20]
 800ee9c:	683a      	ldr	r2, [r7, #0]
 800ee9e:	4413      	add	r3, r2
 800eea0:	781b      	ldrb	r3, [r3, #0]
 800eea2:	743b      	strb	r3, [r7, #16]
				Index++;
 800eea4:	697b      	ldr	r3, [r7, #20]
 800eea6:	3301      	adds	r3, #1
 800eea8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800eeaa:	697b      	ldr	r3, [r7, #20]
 800eeac:	683a      	ldr	r2, [r7, #0]
 800eeae:	4413      	add	r3, r2
 800eeb0:	781b      	ldrb	r3, [r3, #0]
 800eeb2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	3301      	adds	r3, #1
 800eeb8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800eeba:	7c3b      	ldrb	r3, [r7, #16]
 800eebc:	b29b      	uxth	r3, r3
 800eebe:	021b      	lsls	r3, r3, #8
 800eec0:	b29a      	uxth	r2, r3
 800eec2:	7bfb      	ldrb	r3, [r7, #15]
 800eec4:	b29b      	uxth	r3, r3
 800eec6:	4413      	add	r3, r2
 800eec8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	89ba      	ldrh	r2, [r7, #12]
 800eece:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800eed2:	e030      	b.n	800ef36 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800eed4:	23fc      	movs	r3, #252	; 0xfc
 800eed6:	77fb      	strb	r3, [r7, #31]
 800eed8:	e02d      	b.n	800ef36 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800eeda:	7cfb      	ldrb	r3, [r7, #19]
 800eedc:	2b04      	cmp	r3, #4
 800eede:	d828      	bhi.n	800ef32 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800eee0:	697b      	ldr	r3, [r7, #20]
 800eee2:	683a      	ldr	r2, [r7, #0]
 800eee4:	4413      	add	r3, r2
 800eee6:	781b      	ldrb	r3, [r3, #0]
 800eee8:	74bb      	strb	r3, [r7, #18]
			Index++;
 800eeea:	697b      	ldr	r3, [r7, #20]
 800eeec:	3301      	adds	r3, #1
 800eeee:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800eef0:	2300      	movs	r3, #0
 800eef2:	61bb      	str	r3, [r7, #24]
 800eef4:	e00f      	b.n	800ef16 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800eef6:	697b      	ldr	r3, [r7, #20]
 800eef8:	683a      	ldr	r2, [r7, #0]
 800eefa:	4413      	add	r3, r2
 800eefc:	7819      	ldrb	r1, [r3, #0]
 800eefe:	f107 0208 	add.w	r2, r7, #8
 800ef02:	69bb      	ldr	r3, [r7, #24]
 800ef04:	4413      	add	r3, r2
 800ef06:	460a      	mov	r2, r1
 800ef08:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800ef0a:	697b      	ldr	r3, [r7, #20]
 800ef0c:	3301      	adds	r3, #1
 800ef0e:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800ef10:	69bb      	ldr	r3, [r7, #24]
 800ef12:	3301      	adds	r3, #1
 800ef14:	61bb      	str	r3, [r7, #24]
 800ef16:	7cfb      	ldrb	r3, [r7, #19]
 800ef18:	69ba      	ldr	r2, [r7, #24]
 800ef1a:	429a      	cmp	r2, r3
 800ef1c:	dbeb      	blt.n	800eef6 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800ef1e:	7cfb      	ldrb	r3, [r7, #19]
 800ef20:	f107 0208 	add.w	r2, r7, #8
 800ef24:	7cb9      	ldrb	r1, [r7, #18]
 800ef26:	6878      	ldr	r0, [r7, #4]
 800ef28:	f000 fdee 	bl	800fb08 <VL53L0X_WriteMulti>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	77fb      	strb	r3, [r7, #31]
 800ef30:	e001      	b.n	800ef36 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ef32:	23fc      	movs	r3, #252	; 0xfc
 800ef34:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800ef36:	697b      	ldr	r3, [r7, #20]
 800ef38:	683a      	ldr	r2, [r7, #0]
 800ef3a:	4413      	add	r3, r2
 800ef3c:	781b      	ldrb	r3, [r3, #0]
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d004      	beq.n	800ef4c <VL53L0X_load_tuning_settings+0x1b8>
 800ef42:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	f43f af2e 	beq.w	800eda8 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ef4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ef50:	4618      	mov	r0, r3
 800ef52:	3720      	adds	r7, #32
 800ef54:	46bd      	mov	sp, r7
 800ef56:	bd80      	pop	{r7, pc}

0800ef58 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	b088      	sub	sp, #32
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	60f8      	str	r0, [r7, #12]
 800ef60:	60b9      	str	r1, [r7, #8]
 800ef62:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ef64:	2300      	movs	r3, #0
 800ef66:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800ef6e:	f107 0313 	add.w	r3, r7, #19
 800ef72:	4619      	mov	r1, r3
 800ef74:	68f8      	ldr	r0, [r7, #12]
 800ef76:	f7fc fcf1 	bl	800b95c <VL53L0X_GetXTalkCompensationEnable>
 800ef7a:	4603      	mov	r3, r0
 800ef7c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800ef7e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d111      	bne.n	800efaa <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800ef86:	7cfb      	ldrb	r3, [r7, #19]
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d00e      	beq.n	800efaa <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	6a1b      	ldr	r3, [r3, #32]
 800ef90:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800ef92:	68bb      	ldr	r3, [r7, #8]
 800ef94:	8a9b      	ldrh	r3, [r3, #20]
 800ef96:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800ef98:	69bb      	ldr	r3, [r7, #24]
 800ef9a:	fb02 f303 	mul.w	r3, r2, r3
 800ef9e:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800efa0:	697b      	ldr	r3, [r7, #20]
 800efa2:	3380      	adds	r3, #128	; 0x80
 800efa4:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800efaa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800efae:	4618      	mov	r0, r3
 800efb0:	3720      	adds	r7, #32
 800efb2:	46bd      	mov	sp, r7
 800efb4:	bd80      	pop	{r7, pc}

0800efb6 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800efb6:	b580      	push	{r7, lr}
 800efb8:	b086      	sub	sp, #24
 800efba:	af00      	add	r7, sp, #0
 800efbc:	60f8      	str	r0, [r7, #12]
 800efbe:	60b9      	str	r1, [r7, #8]
 800efc0:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800efc2:	2300      	movs	r3, #0
 800efc4:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800efc6:	68bb      	ldr	r3, [r7, #8]
 800efc8:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800efce:	f107 0310 	add.w	r3, r7, #16
 800efd2:	461a      	mov	r2, r3
 800efd4:	68b9      	ldr	r1, [r7, #8]
 800efd6:	68f8      	ldr	r0, [r7, #12]
 800efd8:	f7ff ffbe 	bl	800ef58 <VL53L0X_get_total_xtalk_rate>
 800efdc:	4603      	mov	r3, r0
 800efde:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800efe0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d105      	bne.n	800eff4 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681a      	ldr	r2, [r3, #0]
 800efec:	693b      	ldr	r3, [r7, #16]
 800efee:	441a      	add	r2, r3
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	601a      	str	r2, [r3, #0]

	return Status;
 800eff4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3718      	adds	r7, #24
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}

0800f000 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b09a      	sub	sp, #104	; 0x68
 800f004:	af00      	add	r7, sp, #0
 800f006:	60f8      	str	r0, [r7, #12]
 800f008:	60b9      	str	r1, [r7, #8]
 800f00a:	607a      	str	r2, [r7, #4]
 800f00c:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800f00e:	2312      	movs	r3, #18
 800f010:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800f012:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f016:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800f018:	2342      	movs	r3, #66	; 0x42
 800f01a:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800f01c:	2306      	movs	r3, #6
 800f01e:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800f020:	2307      	movs	r3, #7
 800f022:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f024:	2300      	movs	r3, #0
 800f026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800f030:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800f038:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800f03a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f03c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f03e:	fb02 f303 	mul.w	r3, r2, r3
 800f042:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800f044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f046:	3380      	adds	r3, #128	; 0x80
 800f048:	0a1b      	lsrs	r3, r3, #8
 800f04a:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800f04c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f04e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f050:	fb02 f303 	mul.w	r3, r2, r3
 800f054:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800f056:	2300      	movs	r3, #0
 800f058:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d01a      	beq.n	800f096 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	029b      	lsls	r3, r3, #10
 800f064:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800f06a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f06c:	4413      	add	r3, r2
 800f06e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800f070:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	fbb2 f3f3 	udiv	r3, r2, r3
 800f078:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800f07a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f07c:	4613      	mov	r3, r2
 800f07e:	005b      	lsls	r3, r3, #1
 800f080:	4413      	add	r3, r2
 800f082:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800f084:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f086:	fb03 f303 	mul.w	r3, r3, r3
 800f08a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800f08c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f08e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f092:	0c1b      	lsrs	r3, r3, #16
 800f094:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800f096:	683b      	ldr	r3, [r7, #0]
 800f098:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f09a:	fb02 f303 	mul.w	r3, r2, r3
 800f09e:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800f0a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0a2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f0a6:	0c1b      	lsrs	r3, r3, #16
 800f0a8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800f0aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0ac:	fb03 f303 	mul.w	r3, r3, r3
 800f0b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800f0b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f0b4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f0b8:	0c1b      	lsrs	r3, r3, #16
 800f0ba:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800f0bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f0be:	085a      	lsrs	r2, r3, #1
 800f0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0c2:	441a      	add	r2, r3
 800f0c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f0c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0ca:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800f0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0d0:	fb02 f303 	mul.w	r3, r2, r3
 800f0d4:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800f0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f0dc:	d302      	bcc.n	800f0e4 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800f0de:	4b54      	ldr	r3, [pc, #336]	; (800f230 <VL53L0X_calc_dmax+0x230>)
 800f0e0:	663b      	str	r3, [r7, #96]	; 0x60
 800f0e2:	e015      	b.n	800f110 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800f0e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f0e6:	085a      	lsrs	r2, r3, #1
 800f0e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f0ea:	441a      	add	r2, r3
 800f0ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f0ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0f2:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800f0f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f0f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0f8:	fb02 f303 	mul.w	r3, r2, r3
 800f0fc:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800f0fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f100:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f104:	0c1b      	lsrs	r3, r3, #16
 800f106:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800f108:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f10a:	fb03 f303 	mul.w	r3, r3, r3
 800f10e:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800f110:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f112:	039b      	lsls	r3, r3, #14
 800f114:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800f118:	4a46      	ldr	r2, [pc, #280]	; (800f234 <VL53L0X_calc_dmax+0x234>)
 800f11a:	fba2 2303 	umull	r2, r3, r2, r3
 800f11e:	099b      	lsrs	r3, r3, #6
 800f120:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800f122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f124:	fb03 f303 	mul.w	r3, r3, r3
 800f128:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800f12a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f12c:	fb03 f303 	mul.w	r3, r3, r3
 800f130:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800f132:	6a3b      	ldr	r3, [r7, #32]
 800f134:	3308      	adds	r3, #8
 800f136:	091b      	lsrs	r3, r3, #4
 800f138:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800f13a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f13c:	6a3b      	ldr	r3, [r7, #32]
 800f13e:	1ad3      	subs	r3, r2, r3
 800f140:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800f142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f144:	4613      	mov	r3, r2
 800f146:	005b      	lsls	r3, r3, #1
 800f148:	4413      	add	r3, r2
 800f14a:	011b      	lsls	r3, r3, #4
 800f14c:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800f14e:	69fb      	ldr	r3, [r7, #28]
 800f150:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800f154:	0b9b      	lsrs	r3, r3, #14
 800f156:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800f158:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f15a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f15c:	4413      	add	r3, r2
 800f15e:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800f160:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f162:	085b      	lsrs	r3, r3, #1
 800f164:	69ba      	ldr	r2, [r7, #24]
 800f166:	4413      	add	r3, r2
 800f168:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800f16a:	69ba      	ldr	r2, [r7, #24]
 800f16c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f16e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f172:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800f174:	69bb      	ldr	r3, [r7, #24]
 800f176:	039b      	lsls	r3, r3, #14
 800f178:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800f17a:	69fb      	ldr	r3, [r7, #28]
 800f17c:	085b      	lsrs	r3, r3, #1
 800f17e:	69ba      	ldr	r2, [r7, #24]
 800f180:	4413      	add	r3, r2
 800f182:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800f184:	69ba      	ldr	r2, [r7, #24]
 800f186:	69fb      	ldr	r3, [r7, #28]
 800f188:	fbb2 f3f3 	udiv	r3, r2, r3
 800f18c:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800f18e:	69bb      	ldr	r3, [r7, #24]
 800f190:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f192:	fb02 f303 	mul.w	r3, r2, r3
 800f196:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800f198:	69bb      	ldr	r3, [r7, #24]
 800f19a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800f19e:	4a25      	ldr	r2, [pc, #148]	; (800f234 <VL53L0X_calc_dmax+0x234>)
 800f1a0:	fba2 2303 	umull	r2, r3, r2, r3
 800f1a4:	099b      	lsrs	r3, r3, #6
 800f1a6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800f1a8:	69bb      	ldr	r3, [r7, #24]
 800f1aa:	011b      	lsls	r3, r3, #4
 800f1ac:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800f1ae:	69bb      	ldr	r3, [r7, #24]
 800f1b0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800f1b4:	4a1f      	ldr	r2, [pc, #124]	; (800f234 <VL53L0X_calc_dmax+0x234>)
 800f1b6:	fba2 2303 	umull	r2, r3, r2, r3
 800f1ba:	099b      	lsrs	r3, r3, #6
 800f1bc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800f1be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f1c0:	3380      	adds	r3, #128	; 0x80
 800f1c2:	0a1b      	lsrs	r3, r3, #8
 800f1c4:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800f1c6:	697b      	ldr	r3, [r7, #20]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d008      	beq.n	800f1de <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800f1cc:	697b      	ldr	r3, [r7, #20]
 800f1ce:	085a      	lsrs	r2, r3, #1
 800f1d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1d2:	441a      	add	r2, r3
 800f1d4:	697b      	ldr	r3, [r7, #20]
 800f1d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800f1da:	65bb      	str	r3, [r7, #88]	; 0x58
 800f1dc:	e001      	b.n	800f1e2 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800f1e2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f1e4:	f7fe f9ba 	bl	800d55c <VL53L0X_isqrt>
 800f1e8:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800f1ea:	69bb      	ldr	r3, [r7, #24]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d008      	beq.n	800f202 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800f1f0:	69bb      	ldr	r3, [r7, #24]
 800f1f2:	085a      	lsrs	r2, r3, #1
 800f1f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1f6:	441a      	add	r2, r3
 800f1f8:	69bb      	ldr	r3, [r7, #24]
 800f1fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800f1fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f200:	e001      	b.n	800f206 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800f202:	2300      	movs	r3, #0
 800f204:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800f206:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800f208:	f7fe f9a8 	bl	800d55c <VL53L0X_isqrt>
 800f20c:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800f20e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f210:	693a      	ldr	r2, [r7, #16]
 800f212:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800f214:	693a      	ldr	r2, [r7, #16]
 800f216:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f218:	429a      	cmp	r2, r3
 800f21a:	d902      	bls.n	800f222 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800f21c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f21e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f220:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800f222:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800f226:	4618      	mov	r0, r3
 800f228:	3768      	adds	r7, #104	; 0x68
 800f22a:	46bd      	mov	sp, r7
 800f22c:	bd80      	pop	{r7, pc}
 800f22e:	bf00      	nop
 800f230:	fff00000 	.word	0xfff00000
 800f234:	10624dd3 	.word	0x10624dd3

0800f238 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800f238:	b580      	push	{r7, lr}
 800f23a:	b0b4      	sub	sp, #208	; 0xd0
 800f23c:	af04      	add	r7, sp, #16
 800f23e:	60f8      	str	r0, [r7, #12]
 800f240:	60b9      	str	r1, [r7, #8]
 800f242:	607a      	str	r2, [r7, #4]
 800f244:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800f246:	f44f 7348 	mov.w	r3, #800	; 0x320
 800f24a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800f24e:	f44f 7316 	mov.w	r3, #600	; 0x258
 800f252:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800f256:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800f25a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800f25e:	f241 235c 	movw	r3, #4700	; 0x125c
 800f262:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800f266:	4b9e      	ldr	r3, [pc, #632]	; (800f4e0 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800f268:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800f26c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800f270:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800f272:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800f276:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f27a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f27e:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800f280:	4b98      	ldr	r3, [pc, #608]	; (800f4e4 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800f282:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800f284:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f288:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800f28a:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800f28e:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800f290:	f240 6377 	movw	r3, #1655	; 0x677
 800f294:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f296:	2300      	movs	r3, #0
 800f298:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	6a1b      	ldr	r3, [r3, #32]
 800f2a0:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800f2a2:	68bb      	ldr	r3, [r7, #8]
 800f2a4:	691b      	ldr	r3, [r3, #16]
 800f2a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f2aa:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800f2ae:	0c1b      	lsrs	r3, r3, #16
 800f2b0:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800f2b2:	68bb      	ldr	r3, [r7, #8]
 800f2b4:	68db      	ldr	r3, [r3, #12]
 800f2b6:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800f2b8:	f107 0310 	add.w	r3, r7, #16
 800f2bc:	461a      	mov	r2, r3
 800f2be:	68b9      	ldr	r1, [r7, #8]
 800f2c0:	68f8      	ldr	r0, [r7, #12]
 800f2c2:	f7ff fe78 	bl	800efb6 <VL53L0X_get_total_signal_rate>
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800f2cc:	f107 0314 	add.w	r3, r7, #20
 800f2d0:	461a      	mov	r2, r3
 800f2d2:	68b9      	ldr	r1, [r7, #8]
 800f2d4:	68f8      	ldr	r0, [r7, #12]
 800f2d6:	f7ff fe3f 	bl	800ef58 <VL53L0X_get_total_xtalk_rate>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800f2e0:	693b      	ldr	r3, [r7, #16]
 800f2e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f2e6:	fb02 f303 	mul.w	r3, r2, r3
 800f2ea:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800f2ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f2ee:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f2f2:	0c1b      	lsrs	r3, r3, #16
 800f2f4:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800f2f6:	697b      	ldr	r3, [r7, #20]
 800f2f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f2fc:	fb02 f303 	mul.w	r3, r2, r3
 800f300:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800f304:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800f308:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f30a:	429a      	cmp	r2, r3
 800f30c:	d902      	bls.n	800f314 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800f30e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f310:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800f314:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d168      	bne.n	800f3ee <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800f322:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800f32c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800f330:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800f334:	461a      	mov	r2, r3
 800f336:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800f33a:	68f8      	ldr	r0, [r7, #12]
 800f33c:	f7fe feb2 	bl	800e0a4 <VL53L0X_calc_timeout_mclks>
 800f340:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800f348:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800f352:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800f356:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800f35a:	461a      	mov	r2, r3
 800f35c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800f360:	68f8      	ldr	r0, [r7, #12]
 800f362:	f7fe fe9f 	bl	800e0a4 <VL53L0X_calc_timeout_mclks>
 800f366:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800f368:	2303      	movs	r3, #3
 800f36a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800f36e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800f372:	2b08      	cmp	r3, #8
 800f374:	d102      	bne.n	800f37c <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800f376:	2302      	movs	r3, #2
 800f378:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800f37c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f37e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f380:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800f382:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800f386:	fb02 f303 	mul.w	r3, r2, r3
 800f38a:	02db      	lsls	r3, r3, #11
 800f38c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800f390:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800f394:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800f398:	4a53      	ldr	r2, [pc, #332]	; (800f4e8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800f39a:	fba2 2303 	umull	r2, r3, r2, r3
 800f39e:	099b      	lsrs	r3, r3, #6
 800f3a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800f3a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800f3a8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f3aa:	fb02 f303 	mul.w	r3, r2, r3
 800f3ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800f3b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800f3b6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800f3ba:	4a4b      	ldr	r2, [pc, #300]	; (800f4e8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800f3bc:	fba2 2303 	umull	r2, r3, r2, r3
 800f3c0:	099b      	lsrs	r3, r3, #6
 800f3c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800f3c6:	693b      	ldr	r3, [r7, #16]
 800f3c8:	3380      	adds	r3, #128	; 0x80
 800f3ca:	0a1b      	lsrs	r3, r3, #8
 800f3cc:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800f3ce:	693a      	ldr	r2, [r7, #16]
 800f3d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800f3d4:	fb02 f303 	mul.w	r3, r2, r3
 800f3d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800f3dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800f3e0:	3380      	adds	r3, #128	; 0x80
 800f3e2:	0a1b      	lsrs	r3, r3, #8
 800f3e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800f3e8:	693b      	ldr	r3, [r7, #16]
 800f3ea:	021b      	lsls	r3, r3, #8
 800f3ec:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800f3ee:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d002      	beq.n	800f3fc <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800f3f6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800f3fa:	e15e      	b.n	800f6ba <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800f3fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d10c      	bne.n	800f41c <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f408:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f410:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800f414:	683b      	ldr	r3, [r7, #0]
 800f416:	2200      	movs	r2, #0
 800f418:	601a      	str	r2, [r3, #0]
 800f41a:	e14c      	b.n	800f6b6 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800f41c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800f420:	2b00      	cmp	r3, #0
 800f422:	d102      	bne.n	800f42a <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800f424:	2301      	movs	r3, #1
 800f426:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800f42a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f42e:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800f430:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f432:	041a      	lsls	r2, r3, #16
 800f434:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f436:	fbb2 f3f3 	udiv	r3, r2, r3
 800f43a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800f43e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800f442:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f444:	429a      	cmp	r2, r3
 800f446:	d902      	bls.n	800f44e <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800f448:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f44a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800f44e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800f452:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800f456:	fb02 f303 	mul.w	r3, r2, r3
 800f45a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800f45e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800f462:	4613      	mov	r3, r2
 800f464:	005b      	lsls	r3, r3, #1
 800f466:	4413      	add	r3, r2
 800f468:	009b      	lsls	r3, r3, #2
 800f46a:	4618      	mov	r0, r3
 800f46c:	f7fe f876 	bl	800d55c <VL53L0X_isqrt>
 800f470:	4603      	mov	r3, r0
 800f472:	005b      	lsls	r3, r3, #1
 800f474:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800f476:	68bb      	ldr	r3, [r7, #8]
 800f478:	891b      	ldrh	r3, [r3, #8]
 800f47a:	461a      	mov	r2, r3
 800f47c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f47e:	fb02 f303 	mul.w	r3, r2, r3
 800f482:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800f484:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f486:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800f488:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f48c:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800f48e:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800f490:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800f494:	4a14      	ldr	r2, [pc, #80]	; (800f4e8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800f496:	fba2 2303 	umull	r2, r3, r2, r3
 800f49a:	099b      	lsrs	r3, r3, #6
 800f49c:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800f49e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f4a0:	041b      	lsls	r3, r3, #16
 800f4a2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800f4a6:	4a10      	ldr	r2, [pc, #64]	; (800f4e8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800f4a8:	fba2 2303 	umull	r2, r3, r2, r3
 800f4ac:	099b      	lsrs	r3, r3, #6
 800f4ae:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800f4b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4b2:	021b      	lsls	r3, r3, #8
 800f4b4:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800f4b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f4b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	bfb8      	it	lt
 800f4c2:	425b      	neglt	r3, r3
 800f4c4:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800f4c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f4c8:	021b      	lsls	r3, r3, #8
 800f4ca:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800f4cc:	68bb      	ldr	r3, [r7, #8]
 800f4ce:	7e1b      	ldrb	r3, [r3, #24]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d00b      	beq.n	800f4ec <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800f4d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800f4d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f4dc:	e033      	b.n	800f546 <VL53L0X_calc_sigma_estimate+0x30e>
 800f4de:	bf00      	nop
 800f4e0:	028f87ae 	.word	0x028f87ae
 800f4e4:	0006999a 	.word	0x0006999a
 800f4e8:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800f4ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f4ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f4f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800f4fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f4fc:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800f500:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f504:	fb02 f303 	mul.w	r3, r2, r3
 800f508:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800f50c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800f510:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f512:	4413      	add	r3, r2
 800f514:	0c1b      	lsrs	r3, r3, #16
 800f516:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800f51a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f51e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800f522:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800f526:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f52a:	085b      	lsrs	r3, r3, #1
 800f52c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800f530:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f534:	fb03 f303 	mul.w	r3, r3, r3
 800f538:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800f53c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f540:	0b9b      	lsrs	r3, r3, #14
 800f542:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800f546:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f54a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f54c:	fb02 f303 	mul.w	r3, r2, r3
 800f550:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800f552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f554:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f558:	0c1b      	lsrs	r3, r3, #16
 800f55a:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800f55c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f55e:	fb03 f303 	mul.w	r3, r3, r3
 800f562:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800f564:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800f568:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800f56a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f56c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f570:	0c1b      	lsrs	r3, r3, #16
 800f572:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800f574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f576:	fb03 f303 	mul.w	r3, r3, r3
 800f57a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800f57c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f57e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f580:	4413      	add	r3, r2
 800f582:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800f584:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f586:	f7fd ffe9 	bl	800d55c <VL53L0X_isqrt>
 800f58a:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800f58c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f58e:	041b      	lsls	r3, r3, #16
 800f590:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800f592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f594:	3332      	adds	r3, #50	; 0x32
 800f596:	4a4b      	ldr	r2, [pc, #300]	; (800f6c4 <VL53L0X_calc_sigma_estimate+0x48c>)
 800f598:	fba2 2303 	umull	r2, r3, r2, r3
 800f59c:	095a      	lsrs	r2, r3, #5
 800f59e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f5a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800f5a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f5ac:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800f5b0:	fb02 f303 	mul.w	r3, r2, r3
 800f5b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800f5b8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f5bc:	f241 3388 	movw	r3, #5000	; 0x1388
 800f5c0:	4413      	add	r3, r2
 800f5c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800f5c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f5ca:	4a3f      	ldr	r2, [pc, #252]	; (800f6c8 <VL53L0X_calc_sigma_estimate+0x490>)
 800f5cc:	fba2 2303 	umull	r2, r3, r2, r3
 800f5d0:	0b5b      	lsrs	r3, r3, #13
 800f5d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800f5d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800f5da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f5dc:	429a      	cmp	r2, r3
 800f5de:	d902      	bls.n	800f5e6 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800f5e0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f5e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800f5e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800f5ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800f5ee:	4413      	add	r3, r2
 800f5f0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800f5f4:	4a35      	ldr	r2, [pc, #212]	; (800f6cc <VL53L0X_calc_sigma_estimate+0x494>)
 800f5f6:	fba2 2303 	umull	r2, r3, r2, r3
 800f5fa:	099b      	lsrs	r3, r3, #6
 800f5fc:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800f5fe:	6a3b      	ldr	r3, [r7, #32]
 800f600:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800f602:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f606:	441a      	add	r2, r3
 800f608:	6a3b      	ldr	r3, [r7, #32]
 800f60a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f60e:	4618      	mov	r0, r3
 800f610:	f7fd ffa4 	bl	800d55c <VL53L0X_isqrt>
 800f614:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800f616:	69fb      	ldr	r3, [r7, #28]
 800f618:	021b      	lsls	r3, r3, #8
 800f61a:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800f61c:	69fb      	ldr	r3, [r7, #28]
 800f61e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800f622:	4a2a      	ldr	r2, [pc, #168]	; (800f6cc <VL53L0X_calc_sigma_estimate+0x494>)
 800f624:	fba2 2303 	umull	r2, r3, r2, r3
 800f628:	099b      	lsrs	r3, r3, #6
 800f62a:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800f62c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f630:	fb03 f303 	mul.w	r3, r3, r3
 800f634:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800f636:	69fb      	ldr	r3, [r7, #28]
 800f638:	fb03 f303 	mul.w	r3, r3, r3
 800f63c:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800f63e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f642:	4413      	add	r3, r2
 800f644:	4618      	mov	r0, r3
 800f646:	f7fd ff89 	bl	800d55c <VL53L0X_isqrt>
 800f64a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800f64c:	69bb      	ldr	r3, [r7, #24]
 800f64e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f652:	fb02 f303 	mul.w	r3, r2, r3
 800f656:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800f65a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d009      	beq.n	800f674 <VL53L0X_calc_sigma_estimate+0x43c>
 800f660:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800f664:	2b00      	cmp	r3, #0
 800f666:	d005      	beq.n	800f674 <VL53L0X_calc_sigma_estimate+0x43c>
 800f668:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800f66c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f670:	429a      	cmp	r2, r3
 800f672:	d903      	bls.n	800f67c <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800f674:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f678:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800f682:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	681a      	ldr	r2, [r3, #0]
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800f68e:	6939      	ldr	r1, [r7, #16]
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	9303      	str	r3, [sp, #12]
 800f694:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800f698:	9302      	str	r3, [sp, #8]
 800f69a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800f69e:	9301      	str	r3, [sp, #4]
 800f6a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f6a2:	9300      	str	r3, [sp, #0]
 800f6a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f6a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f6aa:	68f8      	ldr	r0, [r7, #12]
 800f6ac:	f7ff fca8 	bl	800f000 <VL53L0X_calc_dmax>
 800f6b0:	4603      	mov	r3, r0
 800f6b2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800f6b6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	37c0      	adds	r7, #192	; 0xc0
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}
 800f6c2:	bf00      	nop
 800f6c4:	51eb851f 	.word	0x51eb851f
 800f6c8:	d1b71759 	.word	0xd1b71759
 800f6cc:	10624dd3 	.word	0x10624dd3

0800f6d0 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b090      	sub	sp, #64	; 0x40
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	60f8      	str	r0, [r7, #12]
 800f6d8:	607a      	str	r2, [r7, #4]
 800f6da:	461a      	mov	r2, r3
 800f6dc:	460b      	mov	r3, r1
 800f6de:	72fb      	strb	r3, [r7, #11]
 800f6e0:	4613      	mov	r3, r2
 800f6e2:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800f6ea:	2300      	movs	r3, #0
 800f6ec:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800f6f0:	2300      	movs	r3, #0
 800f6f2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800f702:	2300      	movs	r3, #0
 800f704:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800f708:	2300      	movs	r3, #0
 800f70a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800f70e:	2300      	movs	r3, #0
 800f710:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800f714:	2300      	movs	r3, #0
 800f716:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800f71a:	2300      	movs	r3, #0
 800f71c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800f71e:	2300      	movs	r3, #0
 800f720:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800f722:	7afb      	ldrb	r3, [r7, #11]
 800f724:	10db      	asrs	r3, r3, #3
 800f726:	b2db      	uxtb	r3, r3
 800f728:	f003 030f 	and.w	r3, r3, #15
 800f72c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800f730:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f734:	2b00      	cmp	r3, #0
 800f736:	d017      	beq.n	800f768 <VL53L0X_get_pal_range_status+0x98>
 800f738:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f73c:	2b05      	cmp	r3, #5
 800f73e:	d013      	beq.n	800f768 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800f740:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f744:	2b07      	cmp	r3, #7
 800f746:	d00f      	beq.n	800f768 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800f748:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f74c:	2b0c      	cmp	r3, #12
 800f74e:	d00b      	beq.n	800f768 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800f750:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f754:	2b0d      	cmp	r3, #13
 800f756:	d007      	beq.n	800f768 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800f758:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f75c:	2b0e      	cmp	r3, #14
 800f75e:	d003      	beq.n	800f768 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800f760:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f764:	2b0f      	cmp	r3, #15
 800f766:	d103      	bne.n	800f770 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800f768:	2301      	movs	r3, #1
 800f76a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800f76e:	e002      	b.n	800f776 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800f770:	2300      	movs	r3, #0
 800f772:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800f776:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d109      	bne.n	800f792 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800f77e:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800f782:	461a      	mov	r2, r3
 800f784:	2100      	movs	r1, #0
 800f786:	68f8      	ldr	r0, [r7, #12]
 800f788:	f7fc f9bc 	bl	800bb04 <VL53L0X_GetLimitCheckEnable>
 800f78c:	4603      	mov	r3, r0
 800f78e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800f792:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f796:	2b00      	cmp	r3, #0
 800f798:	d02e      	beq.n	800f7f8 <VL53L0X_get_pal_range_status+0x128>
 800f79a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d12a      	bne.n	800f7f8 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800f7a2:	f107 0310 	add.w	r3, r7, #16
 800f7a6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800f7aa:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f7ac:	68f8      	ldr	r0, [r7, #12]
 800f7ae:	f7ff fd43 	bl	800f238 <VL53L0X_calc_sigma_estimate>
 800f7b2:	4603      	mov	r3, r0
 800f7b4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800f7b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d103      	bne.n	800f7c8 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800f7c0:	693b      	ldr	r3, [r7, #16]
 800f7c2:	b29a      	uxth	r2, r3
 800f7c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f7c6:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800f7c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d113      	bne.n	800f7f8 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800f7d0:	f107 0320 	add.w	r3, r7, #32
 800f7d4:	461a      	mov	r2, r3
 800f7d6:	2100      	movs	r1, #0
 800f7d8:	68f8      	ldr	r0, [r7, #12]
 800f7da:	f7fc fa19 	bl	800bc10 <VL53L0X_GetLimitCheckValue>
 800f7de:	4603      	mov	r3, r0
 800f7e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800f7e4:	6a3b      	ldr	r3, [r7, #32]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d006      	beq.n	800f7f8 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800f7ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f7ec:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800f7ee:	429a      	cmp	r2, r3
 800f7f0:	d902      	bls.n	800f7f8 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800f7f2:	2301      	movs	r3, #1
 800f7f4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800f7f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d109      	bne.n	800f814 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800f800:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800f804:	461a      	mov	r2, r3
 800f806:	2102      	movs	r1, #2
 800f808:	68f8      	ldr	r0, [r7, #12]
 800f80a:	f7fc f97b 	bl	800bb04 <VL53L0X_GetLimitCheckEnable>
 800f80e:	4603      	mov	r3, r0
 800f810:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800f814:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d044      	beq.n	800f8a6 <VL53L0X_get_pal_range_status+0x1d6>
 800f81c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f820:	2b00      	cmp	r3, #0
 800f822:	d140      	bne.n	800f8a6 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800f824:	f107 031c 	add.w	r3, r7, #28
 800f828:	461a      	mov	r2, r3
 800f82a:	2102      	movs	r1, #2
 800f82c:	68f8      	ldr	r0, [r7, #12]
 800f82e:	f7fc f9ef 	bl	800bc10 <VL53L0X_GetLimitCheckValue>
 800f832:	4603      	mov	r3, r0
 800f834:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800f838:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d107      	bne.n	800f850 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800f840:	2201      	movs	r2, #1
 800f842:	21ff      	movs	r1, #255	; 0xff
 800f844:	68f8      	ldr	r0, [r7, #12]
 800f846:	f000 f9bb 	bl	800fbc0 <VL53L0X_WrByte>
 800f84a:	4603      	mov	r3, r0
 800f84c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800f850:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f854:	2b00      	cmp	r3, #0
 800f856:	d109      	bne.n	800f86c <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800f858:	f107 0316 	add.w	r3, r7, #22
 800f85c:	461a      	mov	r2, r3
 800f85e:	21b6      	movs	r1, #182	; 0xb6
 800f860:	68f8      	ldr	r0, [r7, #12]
 800f862:	f000 fa59 	bl	800fd18 <VL53L0X_RdWord>
 800f866:	4603      	mov	r3, r0
 800f868:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800f86c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f870:	2b00      	cmp	r3, #0
 800f872:	d107      	bne.n	800f884 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800f874:	2200      	movs	r2, #0
 800f876:	21ff      	movs	r1, #255	; 0xff
 800f878:	68f8      	ldr	r0, [r7, #12]
 800f87a:	f000 f9a1 	bl	800fbc0 <VL53L0X_WrByte>
 800f87e:	4603      	mov	r3, r0
 800f880:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800f884:	8afb      	ldrh	r3, [r7, #22]
 800f886:	025b      	lsls	r3, r3, #9
 800f888:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f88e:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800f892:	69fb      	ldr	r3, [r7, #28]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d006      	beq.n	800f8a6 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800f898:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800f89a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f89c:	429a      	cmp	r2, r3
 800f89e:	d902      	bls.n	800f8a6 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800f8a0:	2301      	movs	r3, #1
 800f8a2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800f8a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d109      	bne.n	800f8c2 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800f8ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f8b2:	461a      	mov	r2, r3
 800f8b4:	2103      	movs	r1, #3
 800f8b6:	68f8      	ldr	r0, [r7, #12]
 800f8b8:	f7fc f924 	bl	800bb04 <VL53L0X_GetLimitCheckEnable>
 800f8bc:	4603      	mov	r3, r0
 800f8be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800f8c2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d023      	beq.n	800f912 <VL53L0X_get_pal_range_status+0x242>
 800f8ca:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d11f      	bne.n	800f912 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800f8d2:	893b      	ldrh	r3, [r7, #8]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d102      	bne.n	800f8de <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800f8d8:	2300      	movs	r3, #0
 800f8da:	637b      	str	r3, [r7, #52]	; 0x34
 800f8dc:	e005      	b.n	800f8ea <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	021a      	lsls	r2, r3, #8
 800f8e2:	893b      	ldrh	r3, [r7, #8]
 800f8e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8e8:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800f8ea:	f107 0318 	add.w	r3, r7, #24
 800f8ee:	461a      	mov	r2, r3
 800f8f0:	2103      	movs	r1, #3
 800f8f2:	68f8      	ldr	r0, [r7, #12]
 800f8f4:	f7fc f98c 	bl	800bc10 <VL53L0X_GetLimitCheckValue>
 800f8f8:	4603      	mov	r3, r0
 800f8fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800f8fe:	69bb      	ldr	r3, [r7, #24]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d006      	beq.n	800f912 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800f904:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800f906:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f908:	429a      	cmp	r2, r3
 800f90a:	d202      	bcs.n	800f912 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800f90c:	2301      	movs	r3, #1
 800f90e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f912:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f916:	2b00      	cmp	r3, #0
 800f918:	d14a      	bne.n	800f9b0 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800f91a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800f91e:	2b01      	cmp	r3, #1
 800f920:	d103      	bne.n	800f92a <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800f922:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f924:	22ff      	movs	r2, #255	; 0xff
 800f926:	701a      	strb	r2, [r3, #0]
 800f928:	e042      	b.n	800f9b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800f92a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f92e:	2b01      	cmp	r3, #1
 800f930:	d007      	beq.n	800f942 <VL53L0X_get_pal_range_status+0x272>
 800f932:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f936:	2b02      	cmp	r3, #2
 800f938:	d003      	beq.n	800f942 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800f93a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f93e:	2b03      	cmp	r3, #3
 800f940:	d103      	bne.n	800f94a <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800f942:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f944:	2205      	movs	r2, #5
 800f946:	701a      	strb	r2, [r3, #0]
 800f948:	e032      	b.n	800f9b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800f94a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f94e:	2b06      	cmp	r3, #6
 800f950:	d003      	beq.n	800f95a <VL53L0X_get_pal_range_status+0x28a>
 800f952:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f956:	2b09      	cmp	r3, #9
 800f958:	d103      	bne.n	800f962 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800f95a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f95c:	2204      	movs	r2, #4
 800f95e:	701a      	strb	r2, [r3, #0]
 800f960:	e026      	b.n	800f9b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800f962:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f966:	2b08      	cmp	r3, #8
 800f968:	d007      	beq.n	800f97a <VL53L0X_get_pal_range_status+0x2aa>
 800f96a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f96e:	2b0a      	cmp	r3, #10
 800f970:	d003      	beq.n	800f97a <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800f972:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800f976:	2b01      	cmp	r3, #1
 800f978:	d103      	bne.n	800f982 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800f97a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f97c:	2203      	movs	r2, #3
 800f97e:	701a      	strb	r2, [r3, #0]
 800f980:	e016      	b.n	800f9b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800f982:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f986:	2b04      	cmp	r3, #4
 800f988:	d003      	beq.n	800f992 <VL53L0X_get_pal_range_status+0x2c2>
 800f98a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f98e:	2b01      	cmp	r3, #1
 800f990:	d103      	bne.n	800f99a <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800f992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f994:	2202      	movs	r2, #2
 800f996:	701a      	strb	r2, [r3, #0]
 800f998:	e00a      	b.n	800f9b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800f99a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800f99e:	2b01      	cmp	r3, #1
 800f9a0:	d103      	bne.n	800f9aa <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800f9a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f9a4:	2201      	movs	r2, #1
 800f9a6:	701a      	strb	r2, [r3, #0]
 800f9a8:	e002      	b.n	800f9b0 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800f9aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800f9b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f9b2:	781b      	ldrb	r3, [r3, #0]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d102      	bne.n	800f9be <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800f9b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800f9be:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800f9c2:	461a      	mov	r2, r3
 800f9c4:	2101      	movs	r1, #1
 800f9c6:	68f8      	ldr	r0, [r7, #12]
 800f9c8:	f7fc f89c 	bl	800bb04 <VL53L0X_GetLimitCheckEnable>
 800f9cc:	4603      	mov	r3, r0
 800f9ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800f9d2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d14f      	bne.n	800fa7a <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800f9da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d003      	beq.n	800f9ea <VL53L0X_get_pal_range_status+0x31a>
 800f9e2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800f9e6:	2b01      	cmp	r3, #1
 800f9e8:	d103      	bne.n	800f9f2 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800f9ea:	2301      	movs	r3, #1
 800f9ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800f9f0:	e002      	b.n	800f9f8 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800f9fe:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800fa02:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800fa06:	2b04      	cmp	r3, #4
 800fa08:	d003      	beq.n	800fa12 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800fa0a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d103      	bne.n	800fa1a <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800fa12:	2301      	movs	r3, #1
 800fa14:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fa18:	e002      	b.n	800fa20 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800fa26:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800fa2a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d003      	beq.n	800fa3a <VL53L0X_get_pal_range_status+0x36a>
 800fa32:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800fa36:	2b01      	cmp	r3, #1
 800fa38:	d103      	bne.n	800fa42 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800fa3a:	2301      	movs	r3, #1
 800fa3c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fa40:	e002      	b.n	800fa48 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800fa42:	2300      	movs	r3, #0
 800fa44:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800fa4e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800fa52:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d003      	beq.n	800fa62 <VL53L0X_get_pal_range_status+0x392>
 800fa5a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800fa5e:	2b01      	cmp	r3, #1
 800fa60:	d103      	bne.n	800fa6a <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800fa62:	2301      	movs	r3, #1
 800fa64:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fa68:	e002      	b.n	800fa70 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800fa6a:	2300      	movs	r3, #0
 800fa6c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800fa76:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800fa7a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800fa7e:	4618      	mov	r0, r3
 800fa80:	3740      	adds	r7, #64	; 0x40
 800fa82:	46bd      	mov	sp, r7
 800fa84:	bd80      	pop	{r7, pc}

0800fa86 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800fa86:	b580      	push	{r7, lr}
 800fa88:	b088      	sub	sp, #32
 800fa8a:	af02      	add	r7, sp, #8
 800fa8c:	60f8      	str	r0, [r7, #12]
 800fa8e:	60b9      	str	r1, [r7, #8]
 800fa90:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	330a      	adds	r3, #10
 800fa96:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800faa4:	b299      	uxth	r1, r3
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	b29a      	uxth	r2, r3
 800faaa:	697b      	ldr	r3, [r7, #20]
 800faac:	9300      	str	r3, [sp, #0]
 800faae:	4613      	mov	r3, r2
 800fab0:	68ba      	ldr	r2, [r7, #8]
 800fab2:	f7f4 fa81 	bl	8003fb8 <HAL_I2C_Master_Transmit>
 800fab6:	4603      	mov	r3, r0
 800fab8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800faba:	693b      	ldr	r3, [r7, #16]
}
 800fabc:	4618      	mov	r0, r3
 800fabe:	3718      	adds	r7, #24
 800fac0:	46bd      	mov	sp, r7
 800fac2:	bd80      	pop	{r7, pc}

0800fac4 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800fac4:	b580      	push	{r7, lr}
 800fac6:	b088      	sub	sp, #32
 800fac8:	af02      	add	r7, sp, #8
 800faca:	60f8      	str	r0, [r7, #12]
 800facc:	60b9      	str	r1, [r7, #8]
 800face:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	330a      	adds	r3, #10
 800fad4:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800fae2:	f043 0301 	orr.w	r3, r3, #1
 800fae6:	b2db      	uxtb	r3, r3
 800fae8:	b299      	uxth	r1, r3
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	b29a      	uxth	r2, r3
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	9300      	str	r3, [sp, #0]
 800faf2:	4613      	mov	r3, r2
 800faf4:	68ba      	ldr	r2, [r7, #8]
 800faf6:	f7f4 fb53 	bl	80041a0 <HAL_I2C_Master_Receive>
 800fafa:	4603      	mov	r3, r0
 800fafc:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800fafe:	693b      	ldr	r3, [r7, #16]
}
 800fb00:	4618      	mov	r0, r3
 800fb02:	3718      	adds	r7, #24
 800fb04:	46bd      	mov	sp, r7
 800fb06:	bd80      	pop	{r7, pc}

0800fb08 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b086      	sub	sp, #24
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	60f8      	str	r0, [r7, #12]
 800fb10:	607a      	str	r2, [r7, #4]
 800fb12:	603b      	str	r3, [r7, #0]
 800fb14:	460b      	mov	r3, r1
 800fb16:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb18:	2300      	movs	r3, #0
 800fb1a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800fb1c:	683b      	ldr	r3, [r7, #0]
 800fb1e:	2b3f      	cmp	r3, #63	; 0x3f
 800fb20:	d902      	bls.n	800fb28 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800fb22:	f06f 0303 	mvn.w	r3, #3
 800fb26:	e016      	b.n	800fb56 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800fb28:	4a0d      	ldr	r2, [pc, #52]	; (800fb60 <VL53L0X_WriteMulti+0x58>)
 800fb2a:	7afb      	ldrb	r3, [r7, #11]
 800fb2c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800fb2e:	683a      	ldr	r2, [r7, #0]
 800fb30:	6879      	ldr	r1, [r7, #4]
 800fb32:	480c      	ldr	r0, [pc, #48]	; (800fb64 <VL53L0X_WriteMulti+0x5c>)
 800fb34:	f000 f99e 	bl	800fe74 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	3301      	adds	r3, #1
 800fb3c:	461a      	mov	r2, r3
 800fb3e:	4908      	ldr	r1, [pc, #32]	; (800fb60 <VL53L0X_WriteMulti+0x58>)
 800fb40:	68f8      	ldr	r0, [r7, #12]
 800fb42:	f7ff ffa0 	bl	800fa86 <_I2CWrite>
 800fb46:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fb48:	693b      	ldr	r3, [r7, #16]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d001      	beq.n	800fb52 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fb4e:	23ec      	movs	r3, #236	; 0xec
 800fb50:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800fb52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fb56:	4618      	mov	r0, r3
 800fb58:	3718      	adds	r7, #24
 800fb5a:	46bd      	mov	sp, r7
 800fb5c:	bd80      	pop	{r7, pc}
 800fb5e:	bf00      	nop
 800fb60:	20000728 	.word	0x20000728
 800fb64:	20000729 	.word	0x20000729

0800fb68 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	b086      	sub	sp, #24
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	60f8      	str	r0, [r7, #12]
 800fb70:	607a      	str	r2, [r7, #4]
 800fb72:	603b      	str	r3, [r7, #0]
 800fb74:	460b      	mov	r3, r1
 800fb76:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800fb7c:	f107 030b 	add.w	r3, r7, #11
 800fb80:	2201      	movs	r2, #1
 800fb82:	4619      	mov	r1, r3
 800fb84:	68f8      	ldr	r0, [r7, #12]
 800fb86:	f7ff ff7e 	bl	800fa86 <_I2CWrite>
 800fb8a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fb8c:	693b      	ldr	r3, [r7, #16]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d002      	beq.n	800fb98 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fb92:	23ec      	movs	r3, #236	; 0xec
 800fb94:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fb96:	e00c      	b.n	800fbb2 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800fb98:	683a      	ldr	r2, [r7, #0]
 800fb9a:	6879      	ldr	r1, [r7, #4]
 800fb9c:	68f8      	ldr	r0, [r7, #12]
 800fb9e:	f7ff ff91 	bl	800fac4 <_I2CRead>
 800fba2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fba4:	693b      	ldr	r3, [r7, #16]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d002      	beq.n	800fbb0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fbaa:	23ec      	movs	r3, #236	; 0xec
 800fbac:	75fb      	strb	r3, [r7, #23]
 800fbae:	e000      	b.n	800fbb2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800fbb0:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800fbb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	3718      	adds	r7, #24
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	bd80      	pop	{r7, pc}
	...

0800fbc0 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b084      	sub	sp, #16
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	6078      	str	r0, [r7, #4]
 800fbc8:	460b      	mov	r3, r1
 800fbca:	70fb      	strb	r3, [r7, #3]
 800fbcc:	4613      	mov	r3, r2
 800fbce:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800fbd4:	4a0b      	ldr	r2, [pc, #44]	; (800fc04 <VL53L0X_WrByte+0x44>)
 800fbd6:	78fb      	ldrb	r3, [r7, #3]
 800fbd8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800fbda:	4a0a      	ldr	r2, [pc, #40]	; (800fc04 <VL53L0X_WrByte+0x44>)
 800fbdc:	78bb      	ldrb	r3, [r7, #2]
 800fbde:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800fbe0:	2202      	movs	r2, #2
 800fbe2:	4908      	ldr	r1, [pc, #32]	; (800fc04 <VL53L0X_WrByte+0x44>)
 800fbe4:	6878      	ldr	r0, [r7, #4]
 800fbe6:	f7ff ff4e 	bl	800fa86 <_I2CWrite>
 800fbea:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800fbec:	68bb      	ldr	r3, [r7, #8]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d001      	beq.n	800fbf6 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fbf2:	23ec      	movs	r3, #236	; 0xec
 800fbf4:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800fbf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	3710      	adds	r7, #16
 800fbfe:	46bd      	mov	sp, r7
 800fc00:	bd80      	pop	{r7, pc}
 800fc02:	bf00      	nop
 800fc04:	20000728 	.word	0x20000728

0800fc08 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800fc08:	b580      	push	{r7, lr}
 800fc0a:	b084      	sub	sp, #16
 800fc0c:	af00      	add	r7, sp, #0
 800fc0e:	6078      	str	r0, [r7, #4]
 800fc10:	460b      	mov	r3, r1
 800fc12:	70fb      	strb	r3, [r7, #3]
 800fc14:	4613      	mov	r3, r2
 800fc16:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fc18:	2300      	movs	r3, #0
 800fc1a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800fc1c:	4a0e      	ldr	r2, [pc, #56]	; (800fc58 <VL53L0X_WrWord+0x50>)
 800fc1e:	78fb      	ldrb	r3, [r7, #3]
 800fc20:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800fc22:	883b      	ldrh	r3, [r7, #0]
 800fc24:	0a1b      	lsrs	r3, r3, #8
 800fc26:	b29b      	uxth	r3, r3
 800fc28:	b2da      	uxtb	r2, r3
 800fc2a:	4b0b      	ldr	r3, [pc, #44]	; (800fc58 <VL53L0X_WrWord+0x50>)
 800fc2c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800fc2e:	883b      	ldrh	r3, [r7, #0]
 800fc30:	b2da      	uxtb	r2, r3
 800fc32:	4b09      	ldr	r3, [pc, #36]	; (800fc58 <VL53L0X_WrWord+0x50>)
 800fc34:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800fc36:	2203      	movs	r2, #3
 800fc38:	4907      	ldr	r1, [pc, #28]	; (800fc58 <VL53L0X_WrWord+0x50>)
 800fc3a:	6878      	ldr	r0, [r7, #4]
 800fc3c:	f7ff ff23 	bl	800fa86 <_I2CWrite>
 800fc40:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800fc42:	68bb      	ldr	r3, [r7, #8]
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d001      	beq.n	800fc4c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fc48:	23ec      	movs	r3, #236	; 0xec
 800fc4a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800fc4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fc50:	4618      	mov	r0, r3
 800fc52:	3710      	adds	r7, #16
 800fc54:	46bd      	mov	sp, r7
 800fc56:	bd80      	pop	{r7, pc}
 800fc58:	20000728 	.word	0x20000728

0800fc5c <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b084      	sub	sp, #16
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
 800fc64:	4608      	mov	r0, r1
 800fc66:	4611      	mov	r1, r2
 800fc68:	461a      	mov	r2, r3
 800fc6a:	4603      	mov	r3, r0
 800fc6c:	70fb      	strb	r3, [r7, #3]
 800fc6e:	460b      	mov	r3, r1
 800fc70:	70bb      	strb	r3, [r7, #2]
 800fc72:	4613      	mov	r3, r2
 800fc74:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fc76:	2300      	movs	r3, #0
 800fc78:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800fc7a:	f107 020e 	add.w	r2, r7, #14
 800fc7e:	78fb      	ldrb	r3, [r7, #3]
 800fc80:	4619      	mov	r1, r3
 800fc82:	6878      	ldr	r0, [r7, #4]
 800fc84:	f000 f81e 	bl	800fcc4 <VL53L0X_RdByte>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800fc8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d110      	bne.n	800fcb6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800fc94:	7bba      	ldrb	r2, [r7, #14]
 800fc96:	78bb      	ldrb	r3, [r7, #2]
 800fc98:	4013      	ands	r3, r2
 800fc9a:	b2da      	uxtb	r2, r3
 800fc9c:	787b      	ldrb	r3, [r7, #1]
 800fc9e:	4313      	orrs	r3, r2
 800fca0:	b2db      	uxtb	r3, r3
 800fca2:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800fca4:	7bba      	ldrb	r2, [r7, #14]
 800fca6:	78fb      	ldrb	r3, [r7, #3]
 800fca8:	4619      	mov	r1, r3
 800fcaa:	6878      	ldr	r0, [r7, #4]
 800fcac:	f7ff ff88 	bl	800fbc0 <VL53L0X_WrByte>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	73fb      	strb	r3, [r7, #15]
 800fcb4:	e000      	b.n	800fcb8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800fcb6:	bf00      	nop
done:
    return Status;
 800fcb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	3710      	adds	r7, #16
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd80      	pop	{r7, pc}

0800fcc4 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b086      	sub	sp, #24
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	60f8      	str	r0, [r7, #12]
 800fccc:	460b      	mov	r3, r1
 800fcce:	607a      	str	r2, [r7, #4]
 800fcd0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800fcd6:	f107 030b 	add.w	r3, r7, #11
 800fcda:	2201      	movs	r2, #1
 800fcdc:	4619      	mov	r1, r3
 800fcde:	68f8      	ldr	r0, [r7, #12]
 800fce0:	f7ff fed1 	bl	800fa86 <_I2CWrite>
 800fce4:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800fce6:	693b      	ldr	r3, [r7, #16]
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d002      	beq.n	800fcf2 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fcec:	23ec      	movs	r3, #236	; 0xec
 800fcee:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fcf0:	e00c      	b.n	800fd0c <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800fcf2:	2201      	movs	r2, #1
 800fcf4:	6879      	ldr	r1, [r7, #4]
 800fcf6:	68f8      	ldr	r0, [r7, #12]
 800fcf8:	f7ff fee4 	bl	800fac4 <_I2CRead>
 800fcfc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fcfe:	693b      	ldr	r3, [r7, #16]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d002      	beq.n	800fd0a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fd04:	23ec      	movs	r3, #236	; 0xec
 800fd06:	75fb      	strb	r3, [r7, #23]
 800fd08:	e000      	b.n	800fd0c <VL53L0X_RdByte+0x48>
    }
done:
 800fd0a:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800fd0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fd10:	4618      	mov	r0, r3
 800fd12:	3718      	adds	r7, #24
 800fd14:	46bd      	mov	sp, r7
 800fd16:	bd80      	pop	{r7, pc}

0800fd18 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800fd18:	b580      	push	{r7, lr}
 800fd1a:	b086      	sub	sp, #24
 800fd1c:	af00      	add	r7, sp, #0
 800fd1e:	60f8      	str	r0, [r7, #12]
 800fd20:	460b      	mov	r3, r1
 800fd22:	607a      	str	r2, [r7, #4]
 800fd24:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fd26:	2300      	movs	r3, #0
 800fd28:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800fd2a:	f107 030b 	add.w	r3, r7, #11
 800fd2e:	2201      	movs	r2, #1
 800fd30:	4619      	mov	r1, r3
 800fd32:	68f8      	ldr	r0, [r7, #12]
 800fd34:	f7ff fea7 	bl	800fa86 <_I2CWrite>
 800fd38:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800fd3a:	693b      	ldr	r3, [r7, #16]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d002      	beq.n	800fd46 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fd40:	23ec      	movs	r3, #236	; 0xec
 800fd42:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fd44:	e017      	b.n	800fd76 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800fd46:	2202      	movs	r2, #2
 800fd48:	490e      	ldr	r1, [pc, #56]	; (800fd84 <VL53L0X_RdWord+0x6c>)
 800fd4a:	68f8      	ldr	r0, [r7, #12]
 800fd4c:	f7ff feba 	bl	800fac4 <_I2CRead>
 800fd50:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fd52:	693b      	ldr	r3, [r7, #16]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d002      	beq.n	800fd5e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fd58:	23ec      	movs	r3, #236	; 0xec
 800fd5a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fd5c:	e00b      	b.n	800fd76 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800fd5e:	4b09      	ldr	r3, [pc, #36]	; (800fd84 <VL53L0X_RdWord+0x6c>)
 800fd60:	781b      	ldrb	r3, [r3, #0]
 800fd62:	b29b      	uxth	r3, r3
 800fd64:	021b      	lsls	r3, r3, #8
 800fd66:	b29a      	uxth	r2, r3
 800fd68:	4b06      	ldr	r3, [pc, #24]	; (800fd84 <VL53L0X_RdWord+0x6c>)
 800fd6a:	785b      	ldrb	r3, [r3, #1]
 800fd6c:	b29b      	uxth	r3, r3
 800fd6e:	4413      	add	r3, r2
 800fd70:	b29a      	uxth	r2, r3
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800fd76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3718      	adds	r7, #24
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	bd80      	pop	{r7, pc}
 800fd82:	bf00      	nop
 800fd84:	20000728 	.word	0x20000728

0800fd88 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b086      	sub	sp, #24
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	60f8      	str	r0, [r7, #12]
 800fd90:	460b      	mov	r3, r1
 800fd92:	607a      	str	r2, [r7, #4]
 800fd94:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fd96:	2300      	movs	r3, #0
 800fd98:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800fd9a:	f107 030b 	add.w	r3, r7, #11
 800fd9e:	2201      	movs	r2, #1
 800fda0:	4619      	mov	r1, r3
 800fda2:	68f8      	ldr	r0, [r7, #12]
 800fda4:	f7ff fe6f 	bl	800fa86 <_I2CWrite>
 800fda8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fdaa:	693b      	ldr	r3, [r7, #16]
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d002      	beq.n	800fdb6 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fdb0:	23ec      	movs	r3, #236	; 0xec
 800fdb2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fdb4:	e01b      	b.n	800fdee <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800fdb6:	2204      	movs	r2, #4
 800fdb8:	4910      	ldr	r1, [pc, #64]	; (800fdfc <VL53L0X_RdDWord+0x74>)
 800fdba:	68f8      	ldr	r0, [r7, #12]
 800fdbc:	f7ff fe82 	bl	800fac4 <_I2CRead>
 800fdc0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800fdc2:	693b      	ldr	r3, [r7, #16]
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d002      	beq.n	800fdce <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800fdc8:	23ec      	movs	r3, #236	; 0xec
 800fdca:	75fb      	strb	r3, [r7, #23]
        goto done;
 800fdcc:	e00f      	b.n	800fdee <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800fdce:	4b0b      	ldr	r3, [pc, #44]	; (800fdfc <VL53L0X_RdDWord+0x74>)
 800fdd0:	781b      	ldrb	r3, [r3, #0]
 800fdd2:	061a      	lsls	r2, r3, #24
 800fdd4:	4b09      	ldr	r3, [pc, #36]	; (800fdfc <VL53L0X_RdDWord+0x74>)
 800fdd6:	785b      	ldrb	r3, [r3, #1]
 800fdd8:	041b      	lsls	r3, r3, #16
 800fdda:	441a      	add	r2, r3
 800fddc:	4b07      	ldr	r3, [pc, #28]	; (800fdfc <VL53L0X_RdDWord+0x74>)
 800fdde:	789b      	ldrb	r3, [r3, #2]
 800fde0:	021b      	lsls	r3, r3, #8
 800fde2:	4413      	add	r3, r2
 800fde4:	4a05      	ldr	r2, [pc, #20]	; (800fdfc <VL53L0X_RdDWord+0x74>)
 800fde6:	78d2      	ldrb	r2, [r2, #3]
 800fde8:	441a      	add	r2, r3
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800fdee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fdf2:	4618      	mov	r0, r3
 800fdf4:	3718      	adds	r7, #24
 800fdf6:	46bd      	mov	sp, r7
 800fdf8:	bd80      	pop	{r7, pc}
 800fdfa:	bf00      	nop
 800fdfc:	20000728 	.word	0x20000728

0800fe00 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800fe00:	b580      	push	{r7, lr}
 800fe02:	b084      	sub	sp, #16
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800fe08:	2300      	movs	r3, #0
 800fe0a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800fe0c:	2002      	movs	r0, #2
 800fe0e:	f7f3 f9d9 	bl	80031c4 <HAL_Delay>
    return status;
 800fe12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fe16:	4618      	mov	r0, r3
 800fe18:	3710      	adds	r7, #16
 800fe1a:	46bd      	mov	sp, r7
 800fe1c:	bd80      	pop	{r7, pc}
	...

0800fe20 <__errno>:
 800fe20:	4b01      	ldr	r3, [pc, #4]	; (800fe28 <__errno+0x8>)
 800fe22:	6818      	ldr	r0, [r3, #0]
 800fe24:	4770      	bx	lr
 800fe26:	bf00      	nop
 800fe28:	200002c8 	.word	0x200002c8

0800fe2c <__libc_init_array>:
 800fe2c:	b570      	push	{r4, r5, r6, lr}
 800fe2e:	4d0d      	ldr	r5, [pc, #52]	; (800fe64 <__libc_init_array+0x38>)
 800fe30:	4c0d      	ldr	r4, [pc, #52]	; (800fe68 <__libc_init_array+0x3c>)
 800fe32:	1b64      	subs	r4, r4, r5
 800fe34:	10a4      	asrs	r4, r4, #2
 800fe36:	2600      	movs	r6, #0
 800fe38:	42a6      	cmp	r6, r4
 800fe3a:	d109      	bne.n	800fe50 <__libc_init_array+0x24>
 800fe3c:	4d0b      	ldr	r5, [pc, #44]	; (800fe6c <__libc_init_array+0x40>)
 800fe3e:	4c0c      	ldr	r4, [pc, #48]	; (800fe70 <__libc_init_array+0x44>)
 800fe40:	f005 f8d0 	bl	8014fe4 <_init>
 800fe44:	1b64      	subs	r4, r4, r5
 800fe46:	10a4      	asrs	r4, r4, #2
 800fe48:	2600      	movs	r6, #0
 800fe4a:	42a6      	cmp	r6, r4
 800fe4c:	d105      	bne.n	800fe5a <__libc_init_array+0x2e>
 800fe4e:	bd70      	pop	{r4, r5, r6, pc}
 800fe50:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe54:	4798      	blx	r3
 800fe56:	3601      	adds	r6, #1
 800fe58:	e7ee      	b.n	800fe38 <__libc_init_array+0xc>
 800fe5a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe5e:	4798      	blx	r3
 800fe60:	3601      	adds	r6, #1
 800fe62:	e7f2      	b.n	800fe4a <__libc_init_array+0x1e>
 800fe64:	080159ec 	.word	0x080159ec
 800fe68:	080159ec 	.word	0x080159ec
 800fe6c:	080159ec 	.word	0x080159ec
 800fe70:	080159f0 	.word	0x080159f0

0800fe74 <memcpy>:
 800fe74:	440a      	add	r2, r1
 800fe76:	4291      	cmp	r1, r2
 800fe78:	f100 33ff 	add.w	r3, r0, #4294967295
 800fe7c:	d100      	bne.n	800fe80 <memcpy+0xc>
 800fe7e:	4770      	bx	lr
 800fe80:	b510      	push	{r4, lr}
 800fe82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fe8a:	4291      	cmp	r1, r2
 800fe8c:	d1f9      	bne.n	800fe82 <memcpy+0xe>
 800fe8e:	bd10      	pop	{r4, pc}

0800fe90 <memset>:
 800fe90:	4402      	add	r2, r0
 800fe92:	4603      	mov	r3, r0
 800fe94:	4293      	cmp	r3, r2
 800fe96:	d100      	bne.n	800fe9a <memset+0xa>
 800fe98:	4770      	bx	lr
 800fe9a:	f803 1b01 	strb.w	r1, [r3], #1
 800fe9e:	e7f9      	b.n	800fe94 <memset+0x4>

0800fea0 <__cvt>:
 800fea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fea4:	ec55 4b10 	vmov	r4, r5, d0
 800fea8:	2d00      	cmp	r5, #0
 800feaa:	460e      	mov	r6, r1
 800feac:	4619      	mov	r1, r3
 800feae:	462b      	mov	r3, r5
 800feb0:	bfbb      	ittet	lt
 800feb2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800feb6:	461d      	movlt	r5, r3
 800feb8:	2300      	movge	r3, #0
 800feba:	232d      	movlt	r3, #45	; 0x2d
 800febc:	700b      	strb	r3, [r1, #0]
 800febe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fec0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fec4:	4691      	mov	r9, r2
 800fec6:	f023 0820 	bic.w	r8, r3, #32
 800feca:	bfbc      	itt	lt
 800fecc:	4622      	movlt	r2, r4
 800fece:	4614      	movlt	r4, r2
 800fed0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fed4:	d005      	beq.n	800fee2 <__cvt+0x42>
 800fed6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800feda:	d100      	bne.n	800fede <__cvt+0x3e>
 800fedc:	3601      	adds	r6, #1
 800fede:	2102      	movs	r1, #2
 800fee0:	e000      	b.n	800fee4 <__cvt+0x44>
 800fee2:	2103      	movs	r1, #3
 800fee4:	ab03      	add	r3, sp, #12
 800fee6:	9301      	str	r3, [sp, #4]
 800fee8:	ab02      	add	r3, sp, #8
 800feea:	9300      	str	r3, [sp, #0]
 800feec:	ec45 4b10 	vmov	d0, r4, r5
 800fef0:	4653      	mov	r3, sl
 800fef2:	4632      	mov	r2, r6
 800fef4:	f001 fe60 	bl	8011bb8 <_dtoa_r>
 800fef8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fefc:	4607      	mov	r7, r0
 800fefe:	d102      	bne.n	800ff06 <__cvt+0x66>
 800ff00:	f019 0f01 	tst.w	r9, #1
 800ff04:	d022      	beq.n	800ff4c <__cvt+0xac>
 800ff06:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ff0a:	eb07 0906 	add.w	r9, r7, r6
 800ff0e:	d110      	bne.n	800ff32 <__cvt+0x92>
 800ff10:	783b      	ldrb	r3, [r7, #0]
 800ff12:	2b30      	cmp	r3, #48	; 0x30
 800ff14:	d10a      	bne.n	800ff2c <__cvt+0x8c>
 800ff16:	2200      	movs	r2, #0
 800ff18:	2300      	movs	r3, #0
 800ff1a:	4620      	mov	r0, r4
 800ff1c:	4629      	mov	r1, r5
 800ff1e:	f7f0 fdf3 	bl	8000b08 <__aeabi_dcmpeq>
 800ff22:	b918      	cbnz	r0, 800ff2c <__cvt+0x8c>
 800ff24:	f1c6 0601 	rsb	r6, r6, #1
 800ff28:	f8ca 6000 	str.w	r6, [sl]
 800ff2c:	f8da 3000 	ldr.w	r3, [sl]
 800ff30:	4499      	add	r9, r3
 800ff32:	2200      	movs	r2, #0
 800ff34:	2300      	movs	r3, #0
 800ff36:	4620      	mov	r0, r4
 800ff38:	4629      	mov	r1, r5
 800ff3a:	f7f0 fde5 	bl	8000b08 <__aeabi_dcmpeq>
 800ff3e:	b108      	cbz	r0, 800ff44 <__cvt+0xa4>
 800ff40:	f8cd 900c 	str.w	r9, [sp, #12]
 800ff44:	2230      	movs	r2, #48	; 0x30
 800ff46:	9b03      	ldr	r3, [sp, #12]
 800ff48:	454b      	cmp	r3, r9
 800ff4a:	d307      	bcc.n	800ff5c <__cvt+0xbc>
 800ff4c:	9b03      	ldr	r3, [sp, #12]
 800ff4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ff50:	1bdb      	subs	r3, r3, r7
 800ff52:	4638      	mov	r0, r7
 800ff54:	6013      	str	r3, [r2, #0]
 800ff56:	b004      	add	sp, #16
 800ff58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff5c:	1c59      	adds	r1, r3, #1
 800ff5e:	9103      	str	r1, [sp, #12]
 800ff60:	701a      	strb	r2, [r3, #0]
 800ff62:	e7f0      	b.n	800ff46 <__cvt+0xa6>

0800ff64 <__exponent>:
 800ff64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff66:	4603      	mov	r3, r0
 800ff68:	2900      	cmp	r1, #0
 800ff6a:	bfb8      	it	lt
 800ff6c:	4249      	neglt	r1, r1
 800ff6e:	f803 2b02 	strb.w	r2, [r3], #2
 800ff72:	bfb4      	ite	lt
 800ff74:	222d      	movlt	r2, #45	; 0x2d
 800ff76:	222b      	movge	r2, #43	; 0x2b
 800ff78:	2909      	cmp	r1, #9
 800ff7a:	7042      	strb	r2, [r0, #1]
 800ff7c:	dd2a      	ble.n	800ffd4 <__exponent+0x70>
 800ff7e:	f10d 0407 	add.w	r4, sp, #7
 800ff82:	46a4      	mov	ip, r4
 800ff84:	270a      	movs	r7, #10
 800ff86:	46a6      	mov	lr, r4
 800ff88:	460a      	mov	r2, r1
 800ff8a:	fb91 f6f7 	sdiv	r6, r1, r7
 800ff8e:	fb07 1516 	mls	r5, r7, r6, r1
 800ff92:	3530      	adds	r5, #48	; 0x30
 800ff94:	2a63      	cmp	r2, #99	; 0x63
 800ff96:	f104 34ff 	add.w	r4, r4, #4294967295
 800ff9a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ff9e:	4631      	mov	r1, r6
 800ffa0:	dcf1      	bgt.n	800ff86 <__exponent+0x22>
 800ffa2:	3130      	adds	r1, #48	; 0x30
 800ffa4:	f1ae 0502 	sub.w	r5, lr, #2
 800ffa8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ffac:	1c44      	adds	r4, r0, #1
 800ffae:	4629      	mov	r1, r5
 800ffb0:	4561      	cmp	r1, ip
 800ffb2:	d30a      	bcc.n	800ffca <__exponent+0x66>
 800ffb4:	f10d 0209 	add.w	r2, sp, #9
 800ffb8:	eba2 020e 	sub.w	r2, r2, lr
 800ffbc:	4565      	cmp	r5, ip
 800ffbe:	bf88      	it	hi
 800ffc0:	2200      	movhi	r2, #0
 800ffc2:	4413      	add	r3, r2
 800ffc4:	1a18      	subs	r0, r3, r0
 800ffc6:	b003      	add	sp, #12
 800ffc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ffca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ffce:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ffd2:	e7ed      	b.n	800ffb0 <__exponent+0x4c>
 800ffd4:	2330      	movs	r3, #48	; 0x30
 800ffd6:	3130      	adds	r1, #48	; 0x30
 800ffd8:	7083      	strb	r3, [r0, #2]
 800ffda:	70c1      	strb	r1, [r0, #3]
 800ffdc:	1d03      	adds	r3, r0, #4
 800ffde:	e7f1      	b.n	800ffc4 <__exponent+0x60>

0800ffe0 <_printf_float>:
 800ffe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffe4:	ed2d 8b02 	vpush	{d8}
 800ffe8:	b08d      	sub	sp, #52	; 0x34
 800ffea:	460c      	mov	r4, r1
 800ffec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800fff0:	4616      	mov	r6, r2
 800fff2:	461f      	mov	r7, r3
 800fff4:	4605      	mov	r5, r0
 800fff6:	f002 ff3d 	bl	8012e74 <_localeconv_r>
 800fffa:	f8d0 a000 	ldr.w	sl, [r0]
 800fffe:	4650      	mov	r0, sl
 8010000:	f7f0 f906 	bl	8000210 <strlen>
 8010004:	2300      	movs	r3, #0
 8010006:	930a      	str	r3, [sp, #40]	; 0x28
 8010008:	6823      	ldr	r3, [r4, #0]
 801000a:	9305      	str	r3, [sp, #20]
 801000c:	f8d8 3000 	ldr.w	r3, [r8]
 8010010:	f894 b018 	ldrb.w	fp, [r4, #24]
 8010014:	3307      	adds	r3, #7
 8010016:	f023 0307 	bic.w	r3, r3, #7
 801001a:	f103 0208 	add.w	r2, r3, #8
 801001e:	f8c8 2000 	str.w	r2, [r8]
 8010022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010026:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801002a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801002e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010032:	9307      	str	r3, [sp, #28]
 8010034:	f8cd 8018 	str.w	r8, [sp, #24]
 8010038:	ee08 0a10 	vmov	s16, r0
 801003c:	4b9f      	ldr	r3, [pc, #636]	; (80102bc <_printf_float+0x2dc>)
 801003e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010042:	f04f 32ff 	mov.w	r2, #4294967295
 8010046:	f7f0 fd91 	bl	8000b6c <__aeabi_dcmpun>
 801004a:	bb88      	cbnz	r0, 80100b0 <_printf_float+0xd0>
 801004c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010050:	4b9a      	ldr	r3, [pc, #616]	; (80102bc <_printf_float+0x2dc>)
 8010052:	f04f 32ff 	mov.w	r2, #4294967295
 8010056:	f7f0 fd6b 	bl	8000b30 <__aeabi_dcmple>
 801005a:	bb48      	cbnz	r0, 80100b0 <_printf_float+0xd0>
 801005c:	2200      	movs	r2, #0
 801005e:	2300      	movs	r3, #0
 8010060:	4640      	mov	r0, r8
 8010062:	4649      	mov	r1, r9
 8010064:	f7f0 fd5a 	bl	8000b1c <__aeabi_dcmplt>
 8010068:	b110      	cbz	r0, 8010070 <_printf_float+0x90>
 801006a:	232d      	movs	r3, #45	; 0x2d
 801006c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010070:	4b93      	ldr	r3, [pc, #588]	; (80102c0 <_printf_float+0x2e0>)
 8010072:	4894      	ldr	r0, [pc, #592]	; (80102c4 <_printf_float+0x2e4>)
 8010074:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010078:	bf94      	ite	ls
 801007a:	4698      	movls	r8, r3
 801007c:	4680      	movhi	r8, r0
 801007e:	2303      	movs	r3, #3
 8010080:	6123      	str	r3, [r4, #16]
 8010082:	9b05      	ldr	r3, [sp, #20]
 8010084:	f023 0204 	bic.w	r2, r3, #4
 8010088:	6022      	str	r2, [r4, #0]
 801008a:	f04f 0900 	mov.w	r9, #0
 801008e:	9700      	str	r7, [sp, #0]
 8010090:	4633      	mov	r3, r6
 8010092:	aa0b      	add	r2, sp, #44	; 0x2c
 8010094:	4621      	mov	r1, r4
 8010096:	4628      	mov	r0, r5
 8010098:	f000 f9d8 	bl	801044c <_printf_common>
 801009c:	3001      	adds	r0, #1
 801009e:	f040 8090 	bne.w	80101c2 <_printf_float+0x1e2>
 80100a2:	f04f 30ff 	mov.w	r0, #4294967295
 80100a6:	b00d      	add	sp, #52	; 0x34
 80100a8:	ecbd 8b02 	vpop	{d8}
 80100ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100b0:	4642      	mov	r2, r8
 80100b2:	464b      	mov	r3, r9
 80100b4:	4640      	mov	r0, r8
 80100b6:	4649      	mov	r1, r9
 80100b8:	f7f0 fd58 	bl	8000b6c <__aeabi_dcmpun>
 80100bc:	b140      	cbz	r0, 80100d0 <_printf_float+0xf0>
 80100be:	464b      	mov	r3, r9
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	bfbc      	itt	lt
 80100c4:	232d      	movlt	r3, #45	; 0x2d
 80100c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80100ca:	487f      	ldr	r0, [pc, #508]	; (80102c8 <_printf_float+0x2e8>)
 80100cc:	4b7f      	ldr	r3, [pc, #508]	; (80102cc <_printf_float+0x2ec>)
 80100ce:	e7d1      	b.n	8010074 <_printf_float+0x94>
 80100d0:	6863      	ldr	r3, [r4, #4]
 80100d2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80100d6:	9206      	str	r2, [sp, #24]
 80100d8:	1c5a      	adds	r2, r3, #1
 80100da:	d13f      	bne.n	801015c <_printf_float+0x17c>
 80100dc:	2306      	movs	r3, #6
 80100de:	6063      	str	r3, [r4, #4]
 80100e0:	9b05      	ldr	r3, [sp, #20]
 80100e2:	6861      	ldr	r1, [r4, #4]
 80100e4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80100e8:	2300      	movs	r3, #0
 80100ea:	9303      	str	r3, [sp, #12]
 80100ec:	ab0a      	add	r3, sp, #40	; 0x28
 80100ee:	e9cd b301 	strd	fp, r3, [sp, #4]
 80100f2:	ab09      	add	r3, sp, #36	; 0x24
 80100f4:	ec49 8b10 	vmov	d0, r8, r9
 80100f8:	9300      	str	r3, [sp, #0]
 80100fa:	6022      	str	r2, [r4, #0]
 80100fc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8010100:	4628      	mov	r0, r5
 8010102:	f7ff fecd 	bl	800fea0 <__cvt>
 8010106:	9b06      	ldr	r3, [sp, #24]
 8010108:	9909      	ldr	r1, [sp, #36]	; 0x24
 801010a:	2b47      	cmp	r3, #71	; 0x47
 801010c:	4680      	mov	r8, r0
 801010e:	d108      	bne.n	8010122 <_printf_float+0x142>
 8010110:	1cc8      	adds	r0, r1, #3
 8010112:	db02      	blt.n	801011a <_printf_float+0x13a>
 8010114:	6863      	ldr	r3, [r4, #4]
 8010116:	4299      	cmp	r1, r3
 8010118:	dd41      	ble.n	801019e <_printf_float+0x1be>
 801011a:	f1ab 0b02 	sub.w	fp, fp, #2
 801011e:	fa5f fb8b 	uxtb.w	fp, fp
 8010122:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010126:	d820      	bhi.n	801016a <_printf_float+0x18a>
 8010128:	3901      	subs	r1, #1
 801012a:	465a      	mov	r2, fp
 801012c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8010130:	9109      	str	r1, [sp, #36]	; 0x24
 8010132:	f7ff ff17 	bl	800ff64 <__exponent>
 8010136:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010138:	1813      	adds	r3, r2, r0
 801013a:	2a01      	cmp	r2, #1
 801013c:	4681      	mov	r9, r0
 801013e:	6123      	str	r3, [r4, #16]
 8010140:	dc02      	bgt.n	8010148 <_printf_float+0x168>
 8010142:	6822      	ldr	r2, [r4, #0]
 8010144:	07d2      	lsls	r2, r2, #31
 8010146:	d501      	bpl.n	801014c <_printf_float+0x16c>
 8010148:	3301      	adds	r3, #1
 801014a:	6123      	str	r3, [r4, #16]
 801014c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8010150:	2b00      	cmp	r3, #0
 8010152:	d09c      	beq.n	801008e <_printf_float+0xae>
 8010154:	232d      	movs	r3, #45	; 0x2d
 8010156:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801015a:	e798      	b.n	801008e <_printf_float+0xae>
 801015c:	9a06      	ldr	r2, [sp, #24]
 801015e:	2a47      	cmp	r2, #71	; 0x47
 8010160:	d1be      	bne.n	80100e0 <_printf_float+0x100>
 8010162:	2b00      	cmp	r3, #0
 8010164:	d1bc      	bne.n	80100e0 <_printf_float+0x100>
 8010166:	2301      	movs	r3, #1
 8010168:	e7b9      	b.n	80100de <_printf_float+0xfe>
 801016a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801016e:	d118      	bne.n	80101a2 <_printf_float+0x1c2>
 8010170:	2900      	cmp	r1, #0
 8010172:	6863      	ldr	r3, [r4, #4]
 8010174:	dd0b      	ble.n	801018e <_printf_float+0x1ae>
 8010176:	6121      	str	r1, [r4, #16]
 8010178:	b913      	cbnz	r3, 8010180 <_printf_float+0x1a0>
 801017a:	6822      	ldr	r2, [r4, #0]
 801017c:	07d0      	lsls	r0, r2, #31
 801017e:	d502      	bpl.n	8010186 <_printf_float+0x1a6>
 8010180:	3301      	adds	r3, #1
 8010182:	440b      	add	r3, r1
 8010184:	6123      	str	r3, [r4, #16]
 8010186:	65a1      	str	r1, [r4, #88]	; 0x58
 8010188:	f04f 0900 	mov.w	r9, #0
 801018c:	e7de      	b.n	801014c <_printf_float+0x16c>
 801018e:	b913      	cbnz	r3, 8010196 <_printf_float+0x1b6>
 8010190:	6822      	ldr	r2, [r4, #0]
 8010192:	07d2      	lsls	r2, r2, #31
 8010194:	d501      	bpl.n	801019a <_printf_float+0x1ba>
 8010196:	3302      	adds	r3, #2
 8010198:	e7f4      	b.n	8010184 <_printf_float+0x1a4>
 801019a:	2301      	movs	r3, #1
 801019c:	e7f2      	b.n	8010184 <_printf_float+0x1a4>
 801019e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80101a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101a4:	4299      	cmp	r1, r3
 80101a6:	db05      	blt.n	80101b4 <_printf_float+0x1d4>
 80101a8:	6823      	ldr	r3, [r4, #0]
 80101aa:	6121      	str	r1, [r4, #16]
 80101ac:	07d8      	lsls	r0, r3, #31
 80101ae:	d5ea      	bpl.n	8010186 <_printf_float+0x1a6>
 80101b0:	1c4b      	adds	r3, r1, #1
 80101b2:	e7e7      	b.n	8010184 <_printf_float+0x1a4>
 80101b4:	2900      	cmp	r1, #0
 80101b6:	bfd4      	ite	le
 80101b8:	f1c1 0202 	rsble	r2, r1, #2
 80101bc:	2201      	movgt	r2, #1
 80101be:	4413      	add	r3, r2
 80101c0:	e7e0      	b.n	8010184 <_printf_float+0x1a4>
 80101c2:	6823      	ldr	r3, [r4, #0]
 80101c4:	055a      	lsls	r2, r3, #21
 80101c6:	d407      	bmi.n	80101d8 <_printf_float+0x1f8>
 80101c8:	6923      	ldr	r3, [r4, #16]
 80101ca:	4642      	mov	r2, r8
 80101cc:	4631      	mov	r1, r6
 80101ce:	4628      	mov	r0, r5
 80101d0:	47b8      	blx	r7
 80101d2:	3001      	adds	r0, #1
 80101d4:	d12c      	bne.n	8010230 <_printf_float+0x250>
 80101d6:	e764      	b.n	80100a2 <_printf_float+0xc2>
 80101d8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80101dc:	f240 80e0 	bls.w	80103a0 <_printf_float+0x3c0>
 80101e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80101e4:	2200      	movs	r2, #0
 80101e6:	2300      	movs	r3, #0
 80101e8:	f7f0 fc8e 	bl	8000b08 <__aeabi_dcmpeq>
 80101ec:	2800      	cmp	r0, #0
 80101ee:	d034      	beq.n	801025a <_printf_float+0x27a>
 80101f0:	4a37      	ldr	r2, [pc, #220]	; (80102d0 <_printf_float+0x2f0>)
 80101f2:	2301      	movs	r3, #1
 80101f4:	4631      	mov	r1, r6
 80101f6:	4628      	mov	r0, r5
 80101f8:	47b8      	blx	r7
 80101fa:	3001      	adds	r0, #1
 80101fc:	f43f af51 	beq.w	80100a2 <_printf_float+0xc2>
 8010200:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010204:	429a      	cmp	r2, r3
 8010206:	db02      	blt.n	801020e <_printf_float+0x22e>
 8010208:	6823      	ldr	r3, [r4, #0]
 801020a:	07d8      	lsls	r0, r3, #31
 801020c:	d510      	bpl.n	8010230 <_printf_float+0x250>
 801020e:	ee18 3a10 	vmov	r3, s16
 8010212:	4652      	mov	r2, sl
 8010214:	4631      	mov	r1, r6
 8010216:	4628      	mov	r0, r5
 8010218:	47b8      	blx	r7
 801021a:	3001      	adds	r0, #1
 801021c:	f43f af41 	beq.w	80100a2 <_printf_float+0xc2>
 8010220:	f04f 0800 	mov.w	r8, #0
 8010224:	f104 091a 	add.w	r9, r4, #26
 8010228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801022a:	3b01      	subs	r3, #1
 801022c:	4543      	cmp	r3, r8
 801022e:	dc09      	bgt.n	8010244 <_printf_float+0x264>
 8010230:	6823      	ldr	r3, [r4, #0]
 8010232:	079b      	lsls	r3, r3, #30
 8010234:	f100 8105 	bmi.w	8010442 <_printf_float+0x462>
 8010238:	68e0      	ldr	r0, [r4, #12]
 801023a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801023c:	4298      	cmp	r0, r3
 801023e:	bfb8      	it	lt
 8010240:	4618      	movlt	r0, r3
 8010242:	e730      	b.n	80100a6 <_printf_float+0xc6>
 8010244:	2301      	movs	r3, #1
 8010246:	464a      	mov	r2, r9
 8010248:	4631      	mov	r1, r6
 801024a:	4628      	mov	r0, r5
 801024c:	47b8      	blx	r7
 801024e:	3001      	adds	r0, #1
 8010250:	f43f af27 	beq.w	80100a2 <_printf_float+0xc2>
 8010254:	f108 0801 	add.w	r8, r8, #1
 8010258:	e7e6      	b.n	8010228 <_printf_float+0x248>
 801025a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801025c:	2b00      	cmp	r3, #0
 801025e:	dc39      	bgt.n	80102d4 <_printf_float+0x2f4>
 8010260:	4a1b      	ldr	r2, [pc, #108]	; (80102d0 <_printf_float+0x2f0>)
 8010262:	2301      	movs	r3, #1
 8010264:	4631      	mov	r1, r6
 8010266:	4628      	mov	r0, r5
 8010268:	47b8      	blx	r7
 801026a:	3001      	adds	r0, #1
 801026c:	f43f af19 	beq.w	80100a2 <_printf_float+0xc2>
 8010270:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010274:	4313      	orrs	r3, r2
 8010276:	d102      	bne.n	801027e <_printf_float+0x29e>
 8010278:	6823      	ldr	r3, [r4, #0]
 801027a:	07d9      	lsls	r1, r3, #31
 801027c:	d5d8      	bpl.n	8010230 <_printf_float+0x250>
 801027e:	ee18 3a10 	vmov	r3, s16
 8010282:	4652      	mov	r2, sl
 8010284:	4631      	mov	r1, r6
 8010286:	4628      	mov	r0, r5
 8010288:	47b8      	blx	r7
 801028a:	3001      	adds	r0, #1
 801028c:	f43f af09 	beq.w	80100a2 <_printf_float+0xc2>
 8010290:	f04f 0900 	mov.w	r9, #0
 8010294:	f104 0a1a 	add.w	sl, r4, #26
 8010298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801029a:	425b      	negs	r3, r3
 801029c:	454b      	cmp	r3, r9
 801029e:	dc01      	bgt.n	80102a4 <_printf_float+0x2c4>
 80102a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102a2:	e792      	b.n	80101ca <_printf_float+0x1ea>
 80102a4:	2301      	movs	r3, #1
 80102a6:	4652      	mov	r2, sl
 80102a8:	4631      	mov	r1, r6
 80102aa:	4628      	mov	r0, r5
 80102ac:	47b8      	blx	r7
 80102ae:	3001      	adds	r0, #1
 80102b0:	f43f aef7 	beq.w	80100a2 <_printf_float+0xc2>
 80102b4:	f109 0901 	add.w	r9, r9, #1
 80102b8:	e7ee      	b.n	8010298 <_printf_float+0x2b8>
 80102ba:	bf00      	nop
 80102bc:	7fefffff 	.word	0x7fefffff
 80102c0:	08015530 	.word	0x08015530
 80102c4:	08015534 	.word	0x08015534
 80102c8:	0801553c 	.word	0x0801553c
 80102cc:	08015538 	.word	0x08015538
 80102d0:	08015931 	.word	0x08015931
 80102d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80102d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80102d8:	429a      	cmp	r2, r3
 80102da:	bfa8      	it	ge
 80102dc:	461a      	movge	r2, r3
 80102de:	2a00      	cmp	r2, #0
 80102e0:	4691      	mov	r9, r2
 80102e2:	dc37      	bgt.n	8010354 <_printf_float+0x374>
 80102e4:	f04f 0b00 	mov.w	fp, #0
 80102e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80102ec:	f104 021a 	add.w	r2, r4, #26
 80102f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80102f2:	9305      	str	r3, [sp, #20]
 80102f4:	eba3 0309 	sub.w	r3, r3, r9
 80102f8:	455b      	cmp	r3, fp
 80102fa:	dc33      	bgt.n	8010364 <_printf_float+0x384>
 80102fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010300:	429a      	cmp	r2, r3
 8010302:	db3b      	blt.n	801037c <_printf_float+0x39c>
 8010304:	6823      	ldr	r3, [r4, #0]
 8010306:	07da      	lsls	r2, r3, #31
 8010308:	d438      	bmi.n	801037c <_printf_float+0x39c>
 801030a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801030c:	9a05      	ldr	r2, [sp, #20]
 801030e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010310:	1a9a      	subs	r2, r3, r2
 8010312:	eba3 0901 	sub.w	r9, r3, r1
 8010316:	4591      	cmp	r9, r2
 8010318:	bfa8      	it	ge
 801031a:	4691      	movge	r9, r2
 801031c:	f1b9 0f00 	cmp.w	r9, #0
 8010320:	dc35      	bgt.n	801038e <_printf_float+0x3ae>
 8010322:	f04f 0800 	mov.w	r8, #0
 8010326:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801032a:	f104 0a1a 	add.w	sl, r4, #26
 801032e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010332:	1a9b      	subs	r3, r3, r2
 8010334:	eba3 0309 	sub.w	r3, r3, r9
 8010338:	4543      	cmp	r3, r8
 801033a:	f77f af79 	ble.w	8010230 <_printf_float+0x250>
 801033e:	2301      	movs	r3, #1
 8010340:	4652      	mov	r2, sl
 8010342:	4631      	mov	r1, r6
 8010344:	4628      	mov	r0, r5
 8010346:	47b8      	blx	r7
 8010348:	3001      	adds	r0, #1
 801034a:	f43f aeaa 	beq.w	80100a2 <_printf_float+0xc2>
 801034e:	f108 0801 	add.w	r8, r8, #1
 8010352:	e7ec      	b.n	801032e <_printf_float+0x34e>
 8010354:	4613      	mov	r3, r2
 8010356:	4631      	mov	r1, r6
 8010358:	4642      	mov	r2, r8
 801035a:	4628      	mov	r0, r5
 801035c:	47b8      	blx	r7
 801035e:	3001      	adds	r0, #1
 8010360:	d1c0      	bne.n	80102e4 <_printf_float+0x304>
 8010362:	e69e      	b.n	80100a2 <_printf_float+0xc2>
 8010364:	2301      	movs	r3, #1
 8010366:	4631      	mov	r1, r6
 8010368:	4628      	mov	r0, r5
 801036a:	9205      	str	r2, [sp, #20]
 801036c:	47b8      	blx	r7
 801036e:	3001      	adds	r0, #1
 8010370:	f43f ae97 	beq.w	80100a2 <_printf_float+0xc2>
 8010374:	9a05      	ldr	r2, [sp, #20]
 8010376:	f10b 0b01 	add.w	fp, fp, #1
 801037a:	e7b9      	b.n	80102f0 <_printf_float+0x310>
 801037c:	ee18 3a10 	vmov	r3, s16
 8010380:	4652      	mov	r2, sl
 8010382:	4631      	mov	r1, r6
 8010384:	4628      	mov	r0, r5
 8010386:	47b8      	blx	r7
 8010388:	3001      	adds	r0, #1
 801038a:	d1be      	bne.n	801030a <_printf_float+0x32a>
 801038c:	e689      	b.n	80100a2 <_printf_float+0xc2>
 801038e:	9a05      	ldr	r2, [sp, #20]
 8010390:	464b      	mov	r3, r9
 8010392:	4442      	add	r2, r8
 8010394:	4631      	mov	r1, r6
 8010396:	4628      	mov	r0, r5
 8010398:	47b8      	blx	r7
 801039a:	3001      	adds	r0, #1
 801039c:	d1c1      	bne.n	8010322 <_printf_float+0x342>
 801039e:	e680      	b.n	80100a2 <_printf_float+0xc2>
 80103a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80103a2:	2a01      	cmp	r2, #1
 80103a4:	dc01      	bgt.n	80103aa <_printf_float+0x3ca>
 80103a6:	07db      	lsls	r3, r3, #31
 80103a8:	d538      	bpl.n	801041c <_printf_float+0x43c>
 80103aa:	2301      	movs	r3, #1
 80103ac:	4642      	mov	r2, r8
 80103ae:	4631      	mov	r1, r6
 80103b0:	4628      	mov	r0, r5
 80103b2:	47b8      	blx	r7
 80103b4:	3001      	adds	r0, #1
 80103b6:	f43f ae74 	beq.w	80100a2 <_printf_float+0xc2>
 80103ba:	ee18 3a10 	vmov	r3, s16
 80103be:	4652      	mov	r2, sl
 80103c0:	4631      	mov	r1, r6
 80103c2:	4628      	mov	r0, r5
 80103c4:	47b8      	blx	r7
 80103c6:	3001      	adds	r0, #1
 80103c8:	f43f ae6b 	beq.w	80100a2 <_printf_float+0xc2>
 80103cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80103d0:	2200      	movs	r2, #0
 80103d2:	2300      	movs	r3, #0
 80103d4:	f7f0 fb98 	bl	8000b08 <__aeabi_dcmpeq>
 80103d8:	b9d8      	cbnz	r0, 8010412 <_printf_float+0x432>
 80103da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80103dc:	f108 0201 	add.w	r2, r8, #1
 80103e0:	3b01      	subs	r3, #1
 80103e2:	4631      	mov	r1, r6
 80103e4:	4628      	mov	r0, r5
 80103e6:	47b8      	blx	r7
 80103e8:	3001      	adds	r0, #1
 80103ea:	d10e      	bne.n	801040a <_printf_float+0x42a>
 80103ec:	e659      	b.n	80100a2 <_printf_float+0xc2>
 80103ee:	2301      	movs	r3, #1
 80103f0:	4652      	mov	r2, sl
 80103f2:	4631      	mov	r1, r6
 80103f4:	4628      	mov	r0, r5
 80103f6:	47b8      	blx	r7
 80103f8:	3001      	adds	r0, #1
 80103fa:	f43f ae52 	beq.w	80100a2 <_printf_float+0xc2>
 80103fe:	f108 0801 	add.w	r8, r8, #1
 8010402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010404:	3b01      	subs	r3, #1
 8010406:	4543      	cmp	r3, r8
 8010408:	dcf1      	bgt.n	80103ee <_printf_float+0x40e>
 801040a:	464b      	mov	r3, r9
 801040c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010410:	e6dc      	b.n	80101cc <_printf_float+0x1ec>
 8010412:	f04f 0800 	mov.w	r8, #0
 8010416:	f104 0a1a 	add.w	sl, r4, #26
 801041a:	e7f2      	b.n	8010402 <_printf_float+0x422>
 801041c:	2301      	movs	r3, #1
 801041e:	4642      	mov	r2, r8
 8010420:	e7df      	b.n	80103e2 <_printf_float+0x402>
 8010422:	2301      	movs	r3, #1
 8010424:	464a      	mov	r2, r9
 8010426:	4631      	mov	r1, r6
 8010428:	4628      	mov	r0, r5
 801042a:	47b8      	blx	r7
 801042c:	3001      	adds	r0, #1
 801042e:	f43f ae38 	beq.w	80100a2 <_printf_float+0xc2>
 8010432:	f108 0801 	add.w	r8, r8, #1
 8010436:	68e3      	ldr	r3, [r4, #12]
 8010438:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801043a:	1a5b      	subs	r3, r3, r1
 801043c:	4543      	cmp	r3, r8
 801043e:	dcf0      	bgt.n	8010422 <_printf_float+0x442>
 8010440:	e6fa      	b.n	8010238 <_printf_float+0x258>
 8010442:	f04f 0800 	mov.w	r8, #0
 8010446:	f104 0919 	add.w	r9, r4, #25
 801044a:	e7f4      	b.n	8010436 <_printf_float+0x456>

0801044c <_printf_common>:
 801044c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010450:	4616      	mov	r6, r2
 8010452:	4699      	mov	r9, r3
 8010454:	688a      	ldr	r2, [r1, #8]
 8010456:	690b      	ldr	r3, [r1, #16]
 8010458:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801045c:	4293      	cmp	r3, r2
 801045e:	bfb8      	it	lt
 8010460:	4613      	movlt	r3, r2
 8010462:	6033      	str	r3, [r6, #0]
 8010464:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010468:	4607      	mov	r7, r0
 801046a:	460c      	mov	r4, r1
 801046c:	b10a      	cbz	r2, 8010472 <_printf_common+0x26>
 801046e:	3301      	adds	r3, #1
 8010470:	6033      	str	r3, [r6, #0]
 8010472:	6823      	ldr	r3, [r4, #0]
 8010474:	0699      	lsls	r1, r3, #26
 8010476:	bf42      	ittt	mi
 8010478:	6833      	ldrmi	r3, [r6, #0]
 801047a:	3302      	addmi	r3, #2
 801047c:	6033      	strmi	r3, [r6, #0]
 801047e:	6825      	ldr	r5, [r4, #0]
 8010480:	f015 0506 	ands.w	r5, r5, #6
 8010484:	d106      	bne.n	8010494 <_printf_common+0x48>
 8010486:	f104 0a19 	add.w	sl, r4, #25
 801048a:	68e3      	ldr	r3, [r4, #12]
 801048c:	6832      	ldr	r2, [r6, #0]
 801048e:	1a9b      	subs	r3, r3, r2
 8010490:	42ab      	cmp	r3, r5
 8010492:	dc26      	bgt.n	80104e2 <_printf_common+0x96>
 8010494:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010498:	1e13      	subs	r3, r2, #0
 801049a:	6822      	ldr	r2, [r4, #0]
 801049c:	bf18      	it	ne
 801049e:	2301      	movne	r3, #1
 80104a0:	0692      	lsls	r2, r2, #26
 80104a2:	d42b      	bmi.n	80104fc <_printf_common+0xb0>
 80104a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80104a8:	4649      	mov	r1, r9
 80104aa:	4638      	mov	r0, r7
 80104ac:	47c0      	blx	r8
 80104ae:	3001      	adds	r0, #1
 80104b0:	d01e      	beq.n	80104f0 <_printf_common+0xa4>
 80104b2:	6823      	ldr	r3, [r4, #0]
 80104b4:	68e5      	ldr	r5, [r4, #12]
 80104b6:	6832      	ldr	r2, [r6, #0]
 80104b8:	f003 0306 	and.w	r3, r3, #6
 80104bc:	2b04      	cmp	r3, #4
 80104be:	bf08      	it	eq
 80104c0:	1aad      	subeq	r5, r5, r2
 80104c2:	68a3      	ldr	r3, [r4, #8]
 80104c4:	6922      	ldr	r2, [r4, #16]
 80104c6:	bf0c      	ite	eq
 80104c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80104cc:	2500      	movne	r5, #0
 80104ce:	4293      	cmp	r3, r2
 80104d0:	bfc4      	itt	gt
 80104d2:	1a9b      	subgt	r3, r3, r2
 80104d4:	18ed      	addgt	r5, r5, r3
 80104d6:	2600      	movs	r6, #0
 80104d8:	341a      	adds	r4, #26
 80104da:	42b5      	cmp	r5, r6
 80104dc:	d11a      	bne.n	8010514 <_printf_common+0xc8>
 80104de:	2000      	movs	r0, #0
 80104e0:	e008      	b.n	80104f4 <_printf_common+0xa8>
 80104e2:	2301      	movs	r3, #1
 80104e4:	4652      	mov	r2, sl
 80104e6:	4649      	mov	r1, r9
 80104e8:	4638      	mov	r0, r7
 80104ea:	47c0      	blx	r8
 80104ec:	3001      	adds	r0, #1
 80104ee:	d103      	bne.n	80104f8 <_printf_common+0xac>
 80104f0:	f04f 30ff 	mov.w	r0, #4294967295
 80104f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104f8:	3501      	adds	r5, #1
 80104fa:	e7c6      	b.n	801048a <_printf_common+0x3e>
 80104fc:	18e1      	adds	r1, r4, r3
 80104fe:	1c5a      	adds	r2, r3, #1
 8010500:	2030      	movs	r0, #48	; 0x30
 8010502:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010506:	4422      	add	r2, r4
 8010508:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801050c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010510:	3302      	adds	r3, #2
 8010512:	e7c7      	b.n	80104a4 <_printf_common+0x58>
 8010514:	2301      	movs	r3, #1
 8010516:	4622      	mov	r2, r4
 8010518:	4649      	mov	r1, r9
 801051a:	4638      	mov	r0, r7
 801051c:	47c0      	blx	r8
 801051e:	3001      	adds	r0, #1
 8010520:	d0e6      	beq.n	80104f0 <_printf_common+0xa4>
 8010522:	3601      	adds	r6, #1
 8010524:	e7d9      	b.n	80104da <_printf_common+0x8e>
	...

08010528 <_printf_i>:
 8010528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801052c:	7e0f      	ldrb	r7, [r1, #24]
 801052e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010530:	2f78      	cmp	r7, #120	; 0x78
 8010532:	4691      	mov	r9, r2
 8010534:	4680      	mov	r8, r0
 8010536:	460c      	mov	r4, r1
 8010538:	469a      	mov	sl, r3
 801053a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801053e:	d807      	bhi.n	8010550 <_printf_i+0x28>
 8010540:	2f62      	cmp	r7, #98	; 0x62
 8010542:	d80a      	bhi.n	801055a <_printf_i+0x32>
 8010544:	2f00      	cmp	r7, #0
 8010546:	f000 80d8 	beq.w	80106fa <_printf_i+0x1d2>
 801054a:	2f58      	cmp	r7, #88	; 0x58
 801054c:	f000 80a3 	beq.w	8010696 <_printf_i+0x16e>
 8010550:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010554:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010558:	e03a      	b.n	80105d0 <_printf_i+0xa8>
 801055a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801055e:	2b15      	cmp	r3, #21
 8010560:	d8f6      	bhi.n	8010550 <_printf_i+0x28>
 8010562:	a101      	add	r1, pc, #4	; (adr r1, 8010568 <_printf_i+0x40>)
 8010564:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010568:	080105c1 	.word	0x080105c1
 801056c:	080105d5 	.word	0x080105d5
 8010570:	08010551 	.word	0x08010551
 8010574:	08010551 	.word	0x08010551
 8010578:	08010551 	.word	0x08010551
 801057c:	08010551 	.word	0x08010551
 8010580:	080105d5 	.word	0x080105d5
 8010584:	08010551 	.word	0x08010551
 8010588:	08010551 	.word	0x08010551
 801058c:	08010551 	.word	0x08010551
 8010590:	08010551 	.word	0x08010551
 8010594:	080106e1 	.word	0x080106e1
 8010598:	08010605 	.word	0x08010605
 801059c:	080106c3 	.word	0x080106c3
 80105a0:	08010551 	.word	0x08010551
 80105a4:	08010551 	.word	0x08010551
 80105a8:	08010703 	.word	0x08010703
 80105ac:	08010551 	.word	0x08010551
 80105b0:	08010605 	.word	0x08010605
 80105b4:	08010551 	.word	0x08010551
 80105b8:	08010551 	.word	0x08010551
 80105bc:	080106cb 	.word	0x080106cb
 80105c0:	682b      	ldr	r3, [r5, #0]
 80105c2:	1d1a      	adds	r2, r3, #4
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	602a      	str	r2, [r5, #0]
 80105c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80105cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80105d0:	2301      	movs	r3, #1
 80105d2:	e0a3      	b.n	801071c <_printf_i+0x1f4>
 80105d4:	6820      	ldr	r0, [r4, #0]
 80105d6:	6829      	ldr	r1, [r5, #0]
 80105d8:	0606      	lsls	r6, r0, #24
 80105da:	f101 0304 	add.w	r3, r1, #4
 80105de:	d50a      	bpl.n	80105f6 <_printf_i+0xce>
 80105e0:	680e      	ldr	r6, [r1, #0]
 80105e2:	602b      	str	r3, [r5, #0]
 80105e4:	2e00      	cmp	r6, #0
 80105e6:	da03      	bge.n	80105f0 <_printf_i+0xc8>
 80105e8:	232d      	movs	r3, #45	; 0x2d
 80105ea:	4276      	negs	r6, r6
 80105ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80105f0:	485e      	ldr	r0, [pc, #376]	; (801076c <_printf_i+0x244>)
 80105f2:	230a      	movs	r3, #10
 80105f4:	e019      	b.n	801062a <_printf_i+0x102>
 80105f6:	680e      	ldr	r6, [r1, #0]
 80105f8:	602b      	str	r3, [r5, #0]
 80105fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80105fe:	bf18      	it	ne
 8010600:	b236      	sxthne	r6, r6
 8010602:	e7ef      	b.n	80105e4 <_printf_i+0xbc>
 8010604:	682b      	ldr	r3, [r5, #0]
 8010606:	6820      	ldr	r0, [r4, #0]
 8010608:	1d19      	adds	r1, r3, #4
 801060a:	6029      	str	r1, [r5, #0]
 801060c:	0601      	lsls	r1, r0, #24
 801060e:	d501      	bpl.n	8010614 <_printf_i+0xec>
 8010610:	681e      	ldr	r6, [r3, #0]
 8010612:	e002      	b.n	801061a <_printf_i+0xf2>
 8010614:	0646      	lsls	r6, r0, #25
 8010616:	d5fb      	bpl.n	8010610 <_printf_i+0xe8>
 8010618:	881e      	ldrh	r6, [r3, #0]
 801061a:	4854      	ldr	r0, [pc, #336]	; (801076c <_printf_i+0x244>)
 801061c:	2f6f      	cmp	r7, #111	; 0x6f
 801061e:	bf0c      	ite	eq
 8010620:	2308      	moveq	r3, #8
 8010622:	230a      	movne	r3, #10
 8010624:	2100      	movs	r1, #0
 8010626:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801062a:	6865      	ldr	r5, [r4, #4]
 801062c:	60a5      	str	r5, [r4, #8]
 801062e:	2d00      	cmp	r5, #0
 8010630:	bfa2      	ittt	ge
 8010632:	6821      	ldrge	r1, [r4, #0]
 8010634:	f021 0104 	bicge.w	r1, r1, #4
 8010638:	6021      	strge	r1, [r4, #0]
 801063a:	b90e      	cbnz	r6, 8010640 <_printf_i+0x118>
 801063c:	2d00      	cmp	r5, #0
 801063e:	d04d      	beq.n	80106dc <_printf_i+0x1b4>
 8010640:	4615      	mov	r5, r2
 8010642:	fbb6 f1f3 	udiv	r1, r6, r3
 8010646:	fb03 6711 	mls	r7, r3, r1, r6
 801064a:	5dc7      	ldrb	r7, [r0, r7]
 801064c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010650:	4637      	mov	r7, r6
 8010652:	42bb      	cmp	r3, r7
 8010654:	460e      	mov	r6, r1
 8010656:	d9f4      	bls.n	8010642 <_printf_i+0x11a>
 8010658:	2b08      	cmp	r3, #8
 801065a:	d10b      	bne.n	8010674 <_printf_i+0x14c>
 801065c:	6823      	ldr	r3, [r4, #0]
 801065e:	07de      	lsls	r6, r3, #31
 8010660:	d508      	bpl.n	8010674 <_printf_i+0x14c>
 8010662:	6923      	ldr	r3, [r4, #16]
 8010664:	6861      	ldr	r1, [r4, #4]
 8010666:	4299      	cmp	r1, r3
 8010668:	bfde      	ittt	le
 801066a:	2330      	movle	r3, #48	; 0x30
 801066c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010670:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010674:	1b52      	subs	r2, r2, r5
 8010676:	6122      	str	r2, [r4, #16]
 8010678:	f8cd a000 	str.w	sl, [sp]
 801067c:	464b      	mov	r3, r9
 801067e:	aa03      	add	r2, sp, #12
 8010680:	4621      	mov	r1, r4
 8010682:	4640      	mov	r0, r8
 8010684:	f7ff fee2 	bl	801044c <_printf_common>
 8010688:	3001      	adds	r0, #1
 801068a:	d14c      	bne.n	8010726 <_printf_i+0x1fe>
 801068c:	f04f 30ff 	mov.w	r0, #4294967295
 8010690:	b004      	add	sp, #16
 8010692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010696:	4835      	ldr	r0, [pc, #212]	; (801076c <_printf_i+0x244>)
 8010698:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801069c:	6829      	ldr	r1, [r5, #0]
 801069e:	6823      	ldr	r3, [r4, #0]
 80106a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80106a4:	6029      	str	r1, [r5, #0]
 80106a6:	061d      	lsls	r5, r3, #24
 80106a8:	d514      	bpl.n	80106d4 <_printf_i+0x1ac>
 80106aa:	07df      	lsls	r7, r3, #31
 80106ac:	bf44      	itt	mi
 80106ae:	f043 0320 	orrmi.w	r3, r3, #32
 80106b2:	6023      	strmi	r3, [r4, #0]
 80106b4:	b91e      	cbnz	r6, 80106be <_printf_i+0x196>
 80106b6:	6823      	ldr	r3, [r4, #0]
 80106b8:	f023 0320 	bic.w	r3, r3, #32
 80106bc:	6023      	str	r3, [r4, #0]
 80106be:	2310      	movs	r3, #16
 80106c0:	e7b0      	b.n	8010624 <_printf_i+0xfc>
 80106c2:	6823      	ldr	r3, [r4, #0]
 80106c4:	f043 0320 	orr.w	r3, r3, #32
 80106c8:	6023      	str	r3, [r4, #0]
 80106ca:	2378      	movs	r3, #120	; 0x78
 80106cc:	4828      	ldr	r0, [pc, #160]	; (8010770 <_printf_i+0x248>)
 80106ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80106d2:	e7e3      	b.n	801069c <_printf_i+0x174>
 80106d4:	0659      	lsls	r1, r3, #25
 80106d6:	bf48      	it	mi
 80106d8:	b2b6      	uxthmi	r6, r6
 80106da:	e7e6      	b.n	80106aa <_printf_i+0x182>
 80106dc:	4615      	mov	r5, r2
 80106de:	e7bb      	b.n	8010658 <_printf_i+0x130>
 80106e0:	682b      	ldr	r3, [r5, #0]
 80106e2:	6826      	ldr	r6, [r4, #0]
 80106e4:	6961      	ldr	r1, [r4, #20]
 80106e6:	1d18      	adds	r0, r3, #4
 80106e8:	6028      	str	r0, [r5, #0]
 80106ea:	0635      	lsls	r5, r6, #24
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	d501      	bpl.n	80106f4 <_printf_i+0x1cc>
 80106f0:	6019      	str	r1, [r3, #0]
 80106f2:	e002      	b.n	80106fa <_printf_i+0x1d2>
 80106f4:	0670      	lsls	r0, r6, #25
 80106f6:	d5fb      	bpl.n	80106f0 <_printf_i+0x1c8>
 80106f8:	8019      	strh	r1, [r3, #0]
 80106fa:	2300      	movs	r3, #0
 80106fc:	6123      	str	r3, [r4, #16]
 80106fe:	4615      	mov	r5, r2
 8010700:	e7ba      	b.n	8010678 <_printf_i+0x150>
 8010702:	682b      	ldr	r3, [r5, #0]
 8010704:	1d1a      	adds	r2, r3, #4
 8010706:	602a      	str	r2, [r5, #0]
 8010708:	681d      	ldr	r5, [r3, #0]
 801070a:	6862      	ldr	r2, [r4, #4]
 801070c:	2100      	movs	r1, #0
 801070e:	4628      	mov	r0, r5
 8010710:	f7ef fd86 	bl	8000220 <memchr>
 8010714:	b108      	cbz	r0, 801071a <_printf_i+0x1f2>
 8010716:	1b40      	subs	r0, r0, r5
 8010718:	6060      	str	r0, [r4, #4]
 801071a:	6863      	ldr	r3, [r4, #4]
 801071c:	6123      	str	r3, [r4, #16]
 801071e:	2300      	movs	r3, #0
 8010720:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010724:	e7a8      	b.n	8010678 <_printf_i+0x150>
 8010726:	6923      	ldr	r3, [r4, #16]
 8010728:	462a      	mov	r2, r5
 801072a:	4649      	mov	r1, r9
 801072c:	4640      	mov	r0, r8
 801072e:	47d0      	blx	sl
 8010730:	3001      	adds	r0, #1
 8010732:	d0ab      	beq.n	801068c <_printf_i+0x164>
 8010734:	6823      	ldr	r3, [r4, #0]
 8010736:	079b      	lsls	r3, r3, #30
 8010738:	d413      	bmi.n	8010762 <_printf_i+0x23a>
 801073a:	68e0      	ldr	r0, [r4, #12]
 801073c:	9b03      	ldr	r3, [sp, #12]
 801073e:	4298      	cmp	r0, r3
 8010740:	bfb8      	it	lt
 8010742:	4618      	movlt	r0, r3
 8010744:	e7a4      	b.n	8010690 <_printf_i+0x168>
 8010746:	2301      	movs	r3, #1
 8010748:	4632      	mov	r2, r6
 801074a:	4649      	mov	r1, r9
 801074c:	4640      	mov	r0, r8
 801074e:	47d0      	blx	sl
 8010750:	3001      	adds	r0, #1
 8010752:	d09b      	beq.n	801068c <_printf_i+0x164>
 8010754:	3501      	adds	r5, #1
 8010756:	68e3      	ldr	r3, [r4, #12]
 8010758:	9903      	ldr	r1, [sp, #12]
 801075a:	1a5b      	subs	r3, r3, r1
 801075c:	42ab      	cmp	r3, r5
 801075e:	dcf2      	bgt.n	8010746 <_printf_i+0x21e>
 8010760:	e7eb      	b.n	801073a <_printf_i+0x212>
 8010762:	2500      	movs	r5, #0
 8010764:	f104 0619 	add.w	r6, r4, #25
 8010768:	e7f5      	b.n	8010756 <_printf_i+0x22e>
 801076a:	bf00      	nop
 801076c:	08015540 	.word	0x08015540
 8010770:	08015551 	.word	0x08015551

08010774 <_scanf_float>:
 8010774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010778:	b087      	sub	sp, #28
 801077a:	4617      	mov	r7, r2
 801077c:	9303      	str	r3, [sp, #12]
 801077e:	688b      	ldr	r3, [r1, #8]
 8010780:	1e5a      	subs	r2, r3, #1
 8010782:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8010786:	bf83      	ittte	hi
 8010788:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801078c:	195b      	addhi	r3, r3, r5
 801078e:	9302      	strhi	r3, [sp, #8]
 8010790:	2300      	movls	r3, #0
 8010792:	bf86      	itte	hi
 8010794:	f240 135d 	movwhi	r3, #349	; 0x15d
 8010798:	608b      	strhi	r3, [r1, #8]
 801079a:	9302      	strls	r3, [sp, #8]
 801079c:	680b      	ldr	r3, [r1, #0]
 801079e:	468b      	mov	fp, r1
 80107a0:	2500      	movs	r5, #0
 80107a2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80107a6:	f84b 3b1c 	str.w	r3, [fp], #28
 80107aa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80107ae:	4680      	mov	r8, r0
 80107b0:	460c      	mov	r4, r1
 80107b2:	465e      	mov	r6, fp
 80107b4:	46aa      	mov	sl, r5
 80107b6:	46a9      	mov	r9, r5
 80107b8:	9501      	str	r5, [sp, #4]
 80107ba:	68a2      	ldr	r2, [r4, #8]
 80107bc:	b152      	cbz	r2, 80107d4 <_scanf_float+0x60>
 80107be:	683b      	ldr	r3, [r7, #0]
 80107c0:	781b      	ldrb	r3, [r3, #0]
 80107c2:	2b4e      	cmp	r3, #78	; 0x4e
 80107c4:	d864      	bhi.n	8010890 <_scanf_float+0x11c>
 80107c6:	2b40      	cmp	r3, #64	; 0x40
 80107c8:	d83c      	bhi.n	8010844 <_scanf_float+0xd0>
 80107ca:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80107ce:	b2c8      	uxtb	r0, r1
 80107d0:	280e      	cmp	r0, #14
 80107d2:	d93a      	bls.n	801084a <_scanf_float+0xd6>
 80107d4:	f1b9 0f00 	cmp.w	r9, #0
 80107d8:	d003      	beq.n	80107e2 <_scanf_float+0x6e>
 80107da:	6823      	ldr	r3, [r4, #0]
 80107dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80107e0:	6023      	str	r3, [r4, #0]
 80107e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80107e6:	f1ba 0f01 	cmp.w	sl, #1
 80107ea:	f200 8113 	bhi.w	8010a14 <_scanf_float+0x2a0>
 80107ee:	455e      	cmp	r6, fp
 80107f0:	f200 8105 	bhi.w	80109fe <_scanf_float+0x28a>
 80107f4:	2501      	movs	r5, #1
 80107f6:	4628      	mov	r0, r5
 80107f8:	b007      	add	sp, #28
 80107fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107fe:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8010802:	2a0d      	cmp	r2, #13
 8010804:	d8e6      	bhi.n	80107d4 <_scanf_float+0x60>
 8010806:	a101      	add	r1, pc, #4	; (adr r1, 801080c <_scanf_float+0x98>)
 8010808:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801080c:	0801094b 	.word	0x0801094b
 8010810:	080107d5 	.word	0x080107d5
 8010814:	080107d5 	.word	0x080107d5
 8010818:	080107d5 	.word	0x080107d5
 801081c:	080109ab 	.word	0x080109ab
 8010820:	08010983 	.word	0x08010983
 8010824:	080107d5 	.word	0x080107d5
 8010828:	080107d5 	.word	0x080107d5
 801082c:	08010959 	.word	0x08010959
 8010830:	080107d5 	.word	0x080107d5
 8010834:	080107d5 	.word	0x080107d5
 8010838:	080107d5 	.word	0x080107d5
 801083c:	080107d5 	.word	0x080107d5
 8010840:	08010911 	.word	0x08010911
 8010844:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8010848:	e7db      	b.n	8010802 <_scanf_float+0x8e>
 801084a:	290e      	cmp	r1, #14
 801084c:	d8c2      	bhi.n	80107d4 <_scanf_float+0x60>
 801084e:	a001      	add	r0, pc, #4	; (adr r0, 8010854 <_scanf_float+0xe0>)
 8010850:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8010854:	08010903 	.word	0x08010903
 8010858:	080107d5 	.word	0x080107d5
 801085c:	08010903 	.word	0x08010903
 8010860:	08010997 	.word	0x08010997
 8010864:	080107d5 	.word	0x080107d5
 8010868:	080108b1 	.word	0x080108b1
 801086c:	080108ed 	.word	0x080108ed
 8010870:	080108ed 	.word	0x080108ed
 8010874:	080108ed 	.word	0x080108ed
 8010878:	080108ed 	.word	0x080108ed
 801087c:	080108ed 	.word	0x080108ed
 8010880:	080108ed 	.word	0x080108ed
 8010884:	080108ed 	.word	0x080108ed
 8010888:	080108ed 	.word	0x080108ed
 801088c:	080108ed 	.word	0x080108ed
 8010890:	2b6e      	cmp	r3, #110	; 0x6e
 8010892:	d809      	bhi.n	80108a8 <_scanf_float+0x134>
 8010894:	2b60      	cmp	r3, #96	; 0x60
 8010896:	d8b2      	bhi.n	80107fe <_scanf_float+0x8a>
 8010898:	2b54      	cmp	r3, #84	; 0x54
 801089a:	d077      	beq.n	801098c <_scanf_float+0x218>
 801089c:	2b59      	cmp	r3, #89	; 0x59
 801089e:	d199      	bne.n	80107d4 <_scanf_float+0x60>
 80108a0:	2d07      	cmp	r5, #7
 80108a2:	d197      	bne.n	80107d4 <_scanf_float+0x60>
 80108a4:	2508      	movs	r5, #8
 80108a6:	e029      	b.n	80108fc <_scanf_float+0x188>
 80108a8:	2b74      	cmp	r3, #116	; 0x74
 80108aa:	d06f      	beq.n	801098c <_scanf_float+0x218>
 80108ac:	2b79      	cmp	r3, #121	; 0x79
 80108ae:	e7f6      	b.n	801089e <_scanf_float+0x12a>
 80108b0:	6821      	ldr	r1, [r4, #0]
 80108b2:	05c8      	lsls	r0, r1, #23
 80108b4:	d51a      	bpl.n	80108ec <_scanf_float+0x178>
 80108b6:	9b02      	ldr	r3, [sp, #8]
 80108b8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80108bc:	6021      	str	r1, [r4, #0]
 80108be:	f109 0901 	add.w	r9, r9, #1
 80108c2:	b11b      	cbz	r3, 80108cc <_scanf_float+0x158>
 80108c4:	3b01      	subs	r3, #1
 80108c6:	3201      	adds	r2, #1
 80108c8:	9302      	str	r3, [sp, #8]
 80108ca:	60a2      	str	r2, [r4, #8]
 80108cc:	68a3      	ldr	r3, [r4, #8]
 80108ce:	3b01      	subs	r3, #1
 80108d0:	60a3      	str	r3, [r4, #8]
 80108d2:	6923      	ldr	r3, [r4, #16]
 80108d4:	3301      	adds	r3, #1
 80108d6:	6123      	str	r3, [r4, #16]
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	3b01      	subs	r3, #1
 80108dc:	2b00      	cmp	r3, #0
 80108de:	607b      	str	r3, [r7, #4]
 80108e0:	f340 8084 	ble.w	80109ec <_scanf_float+0x278>
 80108e4:	683b      	ldr	r3, [r7, #0]
 80108e6:	3301      	adds	r3, #1
 80108e8:	603b      	str	r3, [r7, #0]
 80108ea:	e766      	b.n	80107ba <_scanf_float+0x46>
 80108ec:	eb1a 0f05 	cmn.w	sl, r5
 80108f0:	f47f af70 	bne.w	80107d4 <_scanf_float+0x60>
 80108f4:	6822      	ldr	r2, [r4, #0]
 80108f6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80108fa:	6022      	str	r2, [r4, #0]
 80108fc:	f806 3b01 	strb.w	r3, [r6], #1
 8010900:	e7e4      	b.n	80108cc <_scanf_float+0x158>
 8010902:	6822      	ldr	r2, [r4, #0]
 8010904:	0610      	lsls	r0, r2, #24
 8010906:	f57f af65 	bpl.w	80107d4 <_scanf_float+0x60>
 801090a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801090e:	e7f4      	b.n	80108fa <_scanf_float+0x186>
 8010910:	f1ba 0f00 	cmp.w	sl, #0
 8010914:	d10e      	bne.n	8010934 <_scanf_float+0x1c0>
 8010916:	f1b9 0f00 	cmp.w	r9, #0
 801091a:	d10e      	bne.n	801093a <_scanf_float+0x1c6>
 801091c:	6822      	ldr	r2, [r4, #0]
 801091e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8010922:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8010926:	d108      	bne.n	801093a <_scanf_float+0x1c6>
 8010928:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801092c:	6022      	str	r2, [r4, #0]
 801092e:	f04f 0a01 	mov.w	sl, #1
 8010932:	e7e3      	b.n	80108fc <_scanf_float+0x188>
 8010934:	f1ba 0f02 	cmp.w	sl, #2
 8010938:	d055      	beq.n	80109e6 <_scanf_float+0x272>
 801093a:	2d01      	cmp	r5, #1
 801093c:	d002      	beq.n	8010944 <_scanf_float+0x1d0>
 801093e:	2d04      	cmp	r5, #4
 8010940:	f47f af48 	bne.w	80107d4 <_scanf_float+0x60>
 8010944:	3501      	adds	r5, #1
 8010946:	b2ed      	uxtb	r5, r5
 8010948:	e7d8      	b.n	80108fc <_scanf_float+0x188>
 801094a:	f1ba 0f01 	cmp.w	sl, #1
 801094e:	f47f af41 	bne.w	80107d4 <_scanf_float+0x60>
 8010952:	f04f 0a02 	mov.w	sl, #2
 8010956:	e7d1      	b.n	80108fc <_scanf_float+0x188>
 8010958:	b97d      	cbnz	r5, 801097a <_scanf_float+0x206>
 801095a:	f1b9 0f00 	cmp.w	r9, #0
 801095e:	f47f af3c 	bne.w	80107da <_scanf_float+0x66>
 8010962:	6822      	ldr	r2, [r4, #0]
 8010964:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8010968:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801096c:	f47f af39 	bne.w	80107e2 <_scanf_float+0x6e>
 8010970:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8010974:	6022      	str	r2, [r4, #0]
 8010976:	2501      	movs	r5, #1
 8010978:	e7c0      	b.n	80108fc <_scanf_float+0x188>
 801097a:	2d03      	cmp	r5, #3
 801097c:	d0e2      	beq.n	8010944 <_scanf_float+0x1d0>
 801097e:	2d05      	cmp	r5, #5
 8010980:	e7de      	b.n	8010940 <_scanf_float+0x1cc>
 8010982:	2d02      	cmp	r5, #2
 8010984:	f47f af26 	bne.w	80107d4 <_scanf_float+0x60>
 8010988:	2503      	movs	r5, #3
 801098a:	e7b7      	b.n	80108fc <_scanf_float+0x188>
 801098c:	2d06      	cmp	r5, #6
 801098e:	f47f af21 	bne.w	80107d4 <_scanf_float+0x60>
 8010992:	2507      	movs	r5, #7
 8010994:	e7b2      	b.n	80108fc <_scanf_float+0x188>
 8010996:	6822      	ldr	r2, [r4, #0]
 8010998:	0591      	lsls	r1, r2, #22
 801099a:	f57f af1b 	bpl.w	80107d4 <_scanf_float+0x60>
 801099e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80109a2:	6022      	str	r2, [r4, #0]
 80109a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80109a8:	e7a8      	b.n	80108fc <_scanf_float+0x188>
 80109aa:	6822      	ldr	r2, [r4, #0]
 80109ac:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80109b0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80109b4:	d006      	beq.n	80109c4 <_scanf_float+0x250>
 80109b6:	0550      	lsls	r0, r2, #21
 80109b8:	f57f af0c 	bpl.w	80107d4 <_scanf_float+0x60>
 80109bc:	f1b9 0f00 	cmp.w	r9, #0
 80109c0:	f43f af0f 	beq.w	80107e2 <_scanf_float+0x6e>
 80109c4:	0591      	lsls	r1, r2, #22
 80109c6:	bf58      	it	pl
 80109c8:	9901      	ldrpl	r1, [sp, #4]
 80109ca:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80109ce:	bf58      	it	pl
 80109d0:	eba9 0101 	subpl.w	r1, r9, r1
 80109d4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80109d8:	bf58      	it	pl
 80109da:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80109de:	6022      	str	r2, [r4, #0]
 80109e0:	f04f 0900 	mov.w	r9, #0
 80109e4:	e78a      	b.n	80108fc <_scanf_float+0x188>
 80109e6:	f04f 0a03 	mov.w	sl, #3
 80109ea:	e787      	b.n	80108fc <_scanf_float+0x188>
 80109ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80109f0:	4639      	mov	r1, r7
 80109f2:	4640      	mov	r0, r8
 80109f4:	4798      	blx	r3
 80109f6:	2800      	cmp	r0, #0
 80109f8:	f43f aedf 	beq.w	80107ba <_scanf_float+0x46>
 80109fc:	e6ea      	b.n	80107d4 <_scanf_float+0x60>
 80109fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010a02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010a06:	463a      	mov	r2, r7
 8010a08:	4640      	mov	r0, r8
 8010a0a:	4798      	blx	r3
 8010a0c:	6923      	ldr	r3, [r4, #16]
 8010a0e:	3b01      	subs	r3, #1
 8010a10:	6123      	str	r3, [r4, #16]
 8010a12:	e6ec      	b.n	80107ee <_scanf_float+0x7a>
 8010a14:	1e6b      	subs	r3, r5, #1
 8010a16:	2b06      	cmp	r3, #6
 8010a18:	d825      	bhi.n	8010a66 <_scanf_float+0x2f2>
 8010a1a:	2d02      	cmp	r5, #2
 8010a1c:	d836      	bhi.n	8010a8c <_scanf_float+0x318>
 8010a1e:	455e      	cmp	r6, fp
 8010a20:	f67f aee8 	bls.w	80107f4 <_scanf_float+0x80>
 8010a24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010a28:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010a2c:	463a      	mov	r2, r7
 8010a2e:	4640      	mov	r0, r8
 8010a30:	4798      	blx	r3
 8010a32:	6923      	ldr	r3, [r4, #16]
 8010a34:	3b01      	subs	r3, #1
 8010a36:	6123      	str	r3, [r4, #16]
 8010a38:	e7f1      	b.n	8010a1e <_scanf_float+0x2aa>
 8010a3a:	9802      	ldr	r0, [sp, #8]
 8010a3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010a40:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8010a44:	9002      	str	r0, [sp, #8]
 8010a46:	463a      	mov	r2, r7
 8010a48:	4640      	mov	r0, r8
 8010a4a:	4798      	blx	r3
 8010a4c:	6923      	ldr	r3, [r4, #16]
 8010a4e:	3b01      	subs	r3, #1
 8010a50:	6123      	str	r3, [r4, #16]
 8010a52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010a56:	fa5f fa8a 	uxtb.w	sl, sl
 8010a5a:	f1ba 0f02 	cmp.w	sl, #2
 8010a5e:	d1ec      	bne.n	8010a3a <_scanf_float+0x2c6>
 8010a60:	3d03      	subs	r5, #3
 8010a62:	b2ed      	uxtb	r5, r5
 8010a64:	1b76      	subs	r6, r6, r5
 8010a66:	6823      	ldr	r3, [r4, #0]
 8010a68:	05da      	lsls	r2, r3, #23
 8010a6a:	d52f      	bpl.n	8010acc <_scanf_float+0x358>
 8010a6c:	055b      	lsls	r3, r3, #21
 8010a6e:	d510      	bpl.n	8010a92 <_scanf_float+0x31e>
 8010a70:	455e      	cmp	r6, fp
 8010a72:	f67f aebf 	bls.w	80107f4 <_scanf_float+0x80>
 8010a76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010a7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010a7e:	463a      	mov	r2, r7
 8010a80:	4640      	mov	r0, r8
 8010a82:	4798      	blx	r3
 8010a84:	6923      	ldr	r3, [r4, #16]
 8010a86:	3b01      	subs	r3, #1
 8010a88:	6123      	str	r3, [r4, #16]
 8010a8a:	e7f1      	b.n	8010a70 <_scanf_float+0x2fc>
 8010a8c:	46aa      	mov	sl, r5
 8010a8e:	9602      	str	r6, [sp, #8]
 8010a90:	e7df      	b.n	8010a52 <_scanf_float+0x2de>
 8010a92:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8010a96:	6923      	ldr	r3, [r4, #16]
 8010a98:	2965      	cmp	r1, #101	; 0x65
 8010a9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8010a9e:	f106 35ff 	add.w	r5, r6, #4294967295
 8010aa2:	6123      	str	r3, [r4, #16]
 8010aa4:	d00c      	beq.n	8010ac0 <_scanf_float+0x34c>
 8010aa6:	2945      	cmp	r1, #69	; 0x45
 8010aa8:	d00a      	beq.n	8010ac0 <_scanf_float+0x34c>
 8010aaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010aae:	463a      	mov	r2, r7
 8010ab0:	4640      	mov	r0, r8
 8010ab2:	4798      	blx	r3
 8010ab4:	6923      	ldr	r3, [r4, #16]
 8010ab6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8010aba:	3b01      	subs	r3, #1
 8010abc:	1eb5      	subs	r5, r6, #2
 8010abe:	6123      	str	r3, [r4, #16]
 8010ac0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010ac4:	463a      	mov	r2, r7
 8010ac6:	4640      	mov	r0, r8
 8010ac8:	4798      	blx	r3
 8010aca:	462e      	mov	r6, r5
 8010acc:	6825      	ldr	r5, [r4, #0]
 8010ace:	f015 0510 	ands.w	r5, r5, #16
 8010ad2:	d159      	bne.n	8010b88 <_scanf_float+0x414>
 8010ad4:	7035      	strb	r5, [r6, #0]
 8010ad6:	6823      	ldr	r3, [r4, #0]
 8010ad8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8010adc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010ae0:	d11b      	bne.n	8010b1a <_scanf_float+0x3a6>
 8010ae2:	9b01      	ldr	r3, [sp, #4]
 8010ae4:	454b      	cmp	r3, r9
 8010ae6:	eba3 0209 	sub.w	r2, r3, r9
 8010aea:	d123      	bne.n	8010b34 <_scanf_float+0x3c0>
 8010aec:	2200      	movs	r2, #0
 8010aee:	4659      	mov	r1, fp
 8010af0:	4640      	mov	r0, r8
 8010af2:	f000 ff27 	bl	8011944 <_strtod_r>
 8010af6:	6822      	ldr	r2, [r4, #0]
 8010af8:	9b03      	ldr	r3, [sp, #12]
 8010afa:	f012 0f02 	tst.w	r2, #2
 8010afe:	ec57 6b10 	vmov	r6, r7, d0
 8010b02:	681b      	ldr	r3, [r3, #0]
 8010b04:	d021      	beq.n	8010b4a <_scanf_float+0x3d6>
 8010b06:	9903      	ldr	r1, [sp, #12]
 8010b08:	1d1a      	adds	r2, r3, #4
 8010b0a:	600a      	str	r2, [r1, #0]
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	e9c3 6700 	strd	r6, r7, [r3]
 8010b12:	68e3      	ldr	r3, [r4, #12]
 8010b14:	3301      	adds	r3, #1
 8010b16:	60e3      	str	r3, [r4, #12]
 8010b18:	e66d      	b.n	80107f6 <_scanf_float+0x82>
 8010b1a:	9b04      	ldr	r3, [sp, #16]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d0e5      	beq.n	8010aec <_scanf_float+0x378>
 8010b20:	9905      	ldr	r1, [sp, #20]
 8010b22:	230a      	movs	r3, #10
 8010b24:	462a      	mov	r2, r5
 8010b26:	3101      	adds	r1, #1
 8010b28:	4640      	mov	r0, r8
 8010b2a:	f000 ff93 	bl	8011a54 <_strtol_r>
 8010b2e:	9b04      	ldr	r3, [sp, #16]
 8010b30:	9e05      	ldr	r6, [sp, #20]
 8010b32:	1ac2      	subs	r2, r0, r3
 8010b34:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8010b38:	429e      	cmp	r6, r3
 8010b3a:	bf28      	it	cs
 8010b3c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8010b40:	4912      	ldr	r1, [pc, #72]	; (8010b8c <_scanf_float+0x418>)
 8010b42:	4630      	mov	r0, r6
 8010b44:	f000 f82c 	bl	8010ba0 <siprintf>
 8010b48:	e7d0      	b.n	8010aec <_scanf_float+0x378>
 8010b4a:	9903      	ldr	r1, [sp, #12]
 8010b4c:	f012 0f04 	tst.w	r2, #4
 8010b50:	f103 0204 	add.w	r2, r3, #4
 8010b54:	600a      	str	r2, [r1, #0]
 8010b56:	d1d9      	bne.n	8010b0c <_scanf_float+0x398>
 8010b58:	f8d3 8000 	ldr.w	r8, [r3]
 8010b5c:	ee10 2a10 	vmov	r2, s0
 8010b60:	ee10 0a10 	vmov	r0, s0
 8010b64:	463b      	mov	r3, r7
 8010b66:	4639      	mov	r1, r7
 8010b68:	f7f0 f800 	bl	8000b6c <__aeabi_dcmpun>
 8010b6c:	b128      	cbz	r0, 8010b7a <_scanf_float+0x406>
 8010b6e:	4808      	ldr	r0, [pc, #32]	; (8010b90 <_scanf_float+0x41c>)
 8010b70:	f000 f810 	bl	8010b94 <nanf>
 8010b74:	ed88 0a00 	vstr	s0, [r8]
 8010b78:	e7cb      	b.n	8010b12 <_scanf_float+0x39e>
 8010b7a:	4630      	mov	r0, r6
 8010b7c:	4639      	mov	r1, r7
 8010b7e:	f7f0 f853 	bl	8000c28 <__aeabi_d2f>
 8010b82:	f8c8 0000 	str.w	r0, [r8]
 8010b86:	e7c4      	b.n	8010b12 <_scanf_float+0x39e>
 8010b88:	2500      	movs	r5, #0
 8010b8a:	e634      	b.n	80107f6 <_scanf_float+0x82>
 8010b8c:	08015562 	.word	0x08015562
 8010b90:	08015983 	.word	0x08015983

08010b94 <nanf>:
 8010b94:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010b9c <nanf+0x8>
 8010b98:	4770      	bx	lr
 8010b9a:	bf00      	nop
 8010b9c:	7fc00000 	.word	0x7fc00000

08010ba0 <siprintf>:
 8010ba0:	b40e      	push	{r1, r2, r3}
 8010ba2:	b500      	push	{lr}
 8010ba4:	b09c      	sub	sp, #112	; 0x70
 8010ba6:	ab1d      	add	r3, sp, #116	; 0x74
 8010ba8:	9002      	str	r0, [sp, #8]
 8010baa:	9006      	str	r0, [sp, #24]
 8010bac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010bb0:	4809      	ldr	r0, [pc, #36]	; (8010bd8 <siprintf+0x38>)
 8010bb2:	9107      	str	r1, [sp, #28]
 8010bb4:	9104      	str	r1, [sp, #16]
 8010bb6:	4909      	ldr	r1, [pc, #36]	; (8010bdc <siprintf+0x3c>)
 8010bb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8010bbc:	9105      	str	r1, [sp, #20]
 8010bbe:	6800      	ldr	r0, [r0, #0]
 8010bc0:	9301      	str	r3, [sp, #4]
 8010bc2:	a902      	add	r1, sp, #8
 8010bc4:	f002 ff9a 	bl	8013afc <_svfiprintf_r>
 8010bc8:	9b02      	ldr	r3, [sp, #8]
 8010bca:	2200      	movs	r2, #0
 8010bcc:	701a      	strb	r2, [r3, #0]
 8010bce:	b01c      	add	sp, #112	; 0x70
 8010bd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8010bd4:	b003      	add	sp, #12
 8010bd6:	4770      	bx	lr
 8010bd8:	200002c8 	.word	0x200002c8
 8010bdc:	ffff0208 	.word	0xffff0208

08010be0 <siscanf>:
 8010be0:	b40e      	push	{r1, r2, r3}
 8010be2:	b510      	push	{r4, lr}
 8010be4:	b09f      	sub	sp, #124	; 0x7c
 8010be6:	ac21      	add	r4, sp, #132	; 0x84
 8010be8:	f44f 7101 	mov.w	r1, #516	; 0x204
 8010bec:	f854 2b04 	ldr.w	r2, [r4], #4
 8010bf0:	9201      	str	r2, [sp, #4]
 8010bf2:	f8ad 101c 	strh.w	r1, [sp, #28]
 8010bf6:	9004      	str	r0, [sp, #16]
 8010bf8:	9008      	str	r0, [sp, #32]
 8010bfa:	f7ef fb09 	bl	8000210 <strlen>
 8010bfe:	4b0c      	ldr	r3, [pc, #48]	; (8010c30 <siscanf+0x50>)
 8010c00:	9005      	str	r0, [sp, #20]
 8010c02:	9009      	str	r0, [sp, #36]	; 0x24
 8010c04:	930d      	str	r3, [sp, #52]	; 0x34
 8010c06:	480b      	ldr	r0, [pc, #44]	; (8010c34 <siscanf+0x54>)
 8010c08:	9a01      	ldr	r2, [sp, #4]
 8010c0a:	6800      	ldr	r0, [r0, #0]
 8010c0c:	9403      	str	r4, [sp, #12]
 8010c0e:	2300      	movs	r3, #0
 8010c10:	9311      	str	r3, [sp, #68]	; 0x44
 8010c12:	9316      	str	r3, [sp, #88]	; 0x58
 8010c14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010c18:	f8ad 301e 	strh.w	r3, [sp, #30]
 8010c1c:	a904      	add	r1, sp, #16
 8010c1e:	4623      	mov	r3, r4
 8010c20:	f003 f8c6 	bl	8013db0 <__ssvfiscanf_r>
 8010c24:	b01f      	add	sp, #124	; 0x7c
 8010c26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c2a:	b003      	add	sp, #12
 8010c2c:	4770      	bx	lr
 8010c2e:	bf00      	nop
 8010c30:	08010c5b 	.word	0x08010c5b
 8010c34:	200002c8 	.word	0x200002c8

08010c38 <__sread>:
 8010c38:	b510      	push	{r4, lr}
 8010c3a:	460c      	mov	r4, r1
 8010c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c40:	f003 fb80 	bl	8014344 <_read_r>
 8010c44:	2800      	cmp	r0, #0
 8010c46:	bfab      	itete	ge
 8010c48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010c4a:	89a3      	ldrhlt	r3, [r4, #12]
 8010c4c:	181b      	addge	r3, r3, r0
 8010c4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010c52:	bfac      	ite	ge
 8010c54:	6563      	strge	r3, [r4, #84]	; 0x54
 8010c56:	81a3      	strhlt	r3, [r4, #12]
 8010c58:	bd10      	pop	{r4, pc}

08010c5a <__seofread>:
 8010c5a:	2000      	movs	r0, #0
 8010c5c:	4770      	bx	lr

08010c5e <__swrite>:
 8010c5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c62:	461f      	mov	r7, r3
 8010c64:	898b      	ldrh	r3, [r1, #12]
 8010c66:	05db      	lsls	r3, r3, #23
 8010c68:	4605      	mov	r5, r0
 8010c6a:	460c      	mov	r4, r1
 8010c6c:	4616      	mov	r6, r2
 8010c6e:	d505      	bpl.n	8010c7c <__swrite+0x1e>
 8010c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c74:	2302      	movs	r3, #2
 8010c76:	2200      	movs	r2, #0
 8010c78:	f002 f900 	bl	8012e7c <_lseek_r>
 8010c7c:	89a3      	ldrh	r3, [r4, #12]
 8010c7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010c82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010c86:	81a3      	strh	r3, [r4, #12]
 8010c88:	4632      	mov	r2, r6
 8010c8a:	463b      	mov	r3, r7
 8010c8c:	4628      	mov	r0, r5
 8010c8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010c92:	f000 bee1 	b.w	8011a58 <_write_r>

08010c96 <__sseek>:
 8010c96:	b510      	push	{r4, lr}
 8010c98:	460c      	mov	r4, r1
 8010c9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c9e:	f002 f8ed 	bl	8012e7c <_lseek_r>
 8010ca2:	1c43      	adds	r3, r0, #1
 8010ca4:	89a3      	ldrh	r3, [r4, #12]
 8010ca6:	bf15      	itete	ne
 8010ca8:	6560      	strne	r0, [r4, #84]	; 0x54
 8010caa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010cae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010cb2:	81a3      	strheq	r3, [r4, #12]
 8010cb4:	bf18      	it	ne
 8010cb6:	81a3      	strhne	r3, [r4, #12]
 8010cb8:	bd10      	pop	{r4, pc}

08010cba <__sclose>:
 8010cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010cbe:	f000 bedd 	b.w	8011a7c <_close_r>

08010cc2 <strcpy>:
 8010cc2:	4603      	mov	r3, r0
 8010cc4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010cc8:	f803 2b01 	strb.w	r2, [r3], #1
 8010ccc:	2a00      	cmp	r2, #0
 8010cce:	d1f9      	bne.n	8010cc4 <strcpy+0x2>
 8010cd0:	4770      	bx	lr

08010cd2 <strncmp>:
 8010cd2:	b510      	push	{r4, lr}
 8010cd4:	b17a      	cbz	r2, 8010cf6 <strncmp+0x24>
 8010cd6:	4603      	mov	r3, r0
 8010cd8:	3901      	subs	r1, #1
 8010cda:	1884      	adds	r4, r0, r2
 8010cdc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010ce0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010ce4:	4290      	cmp	r0, r2
 8010ce6:	d101      	bne.n	8010cec <strncmp+0x1a>
 8010ce8:	42a3      	cmp	r3, r4
 8010cea:	d101      	bne.n	8010cf0 <strncmp+0x1e>
 8010cec:	1a80      	subs	r0, r0, r2
 8010cee:	bd10      	pop	{r4, pc}
 8010cf0:	2800      	cmp	r0, #0
 8010cf2:	d1f3      	bne.n	8010cdc <strncmp+0xa>
 8010cf4:	e7fa      	b.n	8010cec <strncmp+0x1a>
 8010cf6:	4610      	mov	r0, r2
 8010cf8:	e7f9      	b.n	8010cee <strncmp+0x1c>

08010cfa <sulp>:
 8010cfa:	b570      	push	{r4, r5, r6, lr}
 8010cfc:	4604      	mov	r4, r0
 8010cfe:	460d      	mov	r5, r1
 8010d00:	ec45 4b10 	vmov	d0, r4, r5
 8010d04:	4616      	mov	r6, r2
 8010d06:	f002 fc57 	bl	80135b8 <__ulp>
 8010d0a:	ec51 0b10 	vmov	r0, r1, d0
 8010d0e:	b17e      	cbz	r6, 8010d30 <sulp+0x36>
 8010d10:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010d14:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	dd09      	ble.n	8010d30 <sulp+0x36>
 8010d1c:	051b      	lsls	r3, r3, #20
 8010d1e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8010d22:	2400      	movs	r4, #0
 8010d24:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8010d28:	4622      	mov	r2, r4
 8010d2a:	462b      	mov	r3, r5
 8010d2c:	f7ef fc84 	bl	8000638 <__aeabi_dmul>
 8010d30:	bd70      	pop	{r4, r5, r6, pc}
 8010d32:	0000      	movs	r0, r0
 8010d34:	0000      	movs	r0, r0
	...

08010d38 <_strtod_l>:
 8010d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d3c:	ed2d 8b02 	vpush	{d8}
 8010d40:	b09d      	sub	sp, #116	; 0x74
 8010d42:	461f      	mov	r7, r3
 8010d44:	2300      	movs	r3, #0
 8010d46:	9318      	str	r3, [sp, #96]	; 0x60
 8010d48:	4ba2      	ldr	r3, [pc, #648]	; (8010fd4 <_strtod_l+0x29c>)
 8010d4a:	9213      	str	r2, [sp, #76]	; 0x4c
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	9305      	str	r3, [sp, #20]
 8010d50:	4604      	mov	r4, r0
 8010d52:	4618      	mov	r0, r3
 8010d54:	4688      	mov	r8, r1
 8010d56:	f7ef fa5b 	bl	8000210 <strlen>
 8010d5a:	f04f 0a00 	mov.w	sl, #0
 8010d5e:	4605      	mov	r5, r0
 8010d60:	f04f 0b00 	mov.w	fp, #0
 8010d64:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8010d68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010d6a:	781a      	ldrb	r2, [r3, #0]
 8010d6c:	2a2b      	cmp	r2, #43	; 0x2b
 8010d6e:	d04e      	beq.n	8010e0e <_strtod_l+0xd6>
 8010d70:	d83b      	bhi.n	8010dea <_strtod_l+0xb2>
 8010d72:	2a0d      	cmp	r2, #13
 8010d74:	d834      	bhi.n	8010de0 <_strtod_l+0xa8>
 8010d76:	2a08      	cmp	r2, #8
 8010d78:	d834      	bhi.n	8010de4 <_strtod_l+0xac>
 8010d7a:	2a00      	cmp	r2, #0
 8010d7c:	d03e      	beq.n	8010dfc <_strtod_l+0xc4>
 8010d7e:	2300      	movs	r3, #0
 8010d80:	930a      	str	r3, [sp, #40]	; 0x28
 8010d82:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8010d84:	7833      	ldrb	r3, [r6, #0]
 8010d86:	2b30      	cmp	r3, #48	; 0x30
 8010d88:	f040 80b0 	bne.w	8010eec <_strtod_l+0x1b4>
 8010d8c:	7873      	ldrb	r3, [r6, #1]
 8010d8e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010d92:	2b58      	cmp	r3, #88	; 0x58
 8010d94:	d168      	bne.n	8010e68 <_strtod_l+0x130>
 8010d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d98:	9301      	str	r3, [sp, #4]
 8010d9a:	ab18      	add	r3, sp, #96	; 0x60
 8010d9c:	9702      	str	r7, [sp, #8]
 8010d9e:	9300      	str	r3, [sp, #0]
 8010da0:	4a8d      	ldr	r2, [pc, #564]	; (8010fd8 <_strtod_l+0x2a0>)
 8010da2:	ab19      	add	r3, sp, #100	; 0x64
 8010da4:	a917      	add	r1, sp, #92	; 0x5c
 8010da6:	4620      	mov	r0, r4
 8010da8:	f001 fd5c 	bl	8012864 <__gethex>
 8010dac:	f010 0707 	ands.w	r7, r0, #7
 8010db0:	4605      	mov	r5, r0
 8010db2:	d005      	beq.n	8010dc0 <_strtod_l+0x88>
 8010db4:	2f06      	cmp	r7, #6
 8010db6:	d12c      	bne.n	8010e12 <_strtod_l+0xda>
 8010db8:	3601      	adds	r6, #1
 8010dba:	2300      	movs	r3, #0
 8010dbc:	9617      	str	r6, [sp, #92]	; 0x5c
 8010dbe:	930a      	str	r3, [sp, #40]	; 0x28
 8010dc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	f040 8590 	bne.w	80118e8 <_strtod_l+0xbb0>
 8010dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010dca:	b1eb      	cbz	r3, 8010e08 <_strtod_l+0xd0>
 8010dcc:	4652      	mov	r2, sl
 8010dce:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010dd2:	ec43 2b10 	vmov	d0, r2, r3
 8010dd6:	b01d      	add	sp, #116	; 0x74
 8010dd8:	ecbd 8b02 	vpop	{d8}
 8010ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010de0:	2a20      	cmp	r2, #32
 8010de2:	d1cc      	bne.n	8010d7e <_strtod_l+0x46>
 8010de4:	3301      	adds	r3, #1
 8010de6:	9317      	str	r3, [sp, #92]	; 0x5c
 8010de8:	e7be      	b.n	8010d68 <_strtod_l+0x30>
 8010dea:	2a2d      	cmp	r2, #45	; 0x2d
 8010dec:	d1c7      	bne.n	8010d7e <_strtod_l+0x46>
 8010dee:	2201      	movs	r2, #1
 8010df0:	920a      	str	r2, [sp, #40]	; 0x28
 8010df2:	1c5a      	adds	r2, r3, #1
 8010df4:	9217      	str	r2, [sp, #92]	; 0x5c
 8010df6:	785b      	ldrb	r3, [r3, #1]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d1c2      	bne.n	8010d82 <_strtod_l+0x4a>
 8010dfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010dfe:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	f040 856e 	bne.w	80118e4 <_strtod_l+0xbac>
 8010e08:	4652      	mov	r2, sl
 8010e0a:	465b      	mov	r3, fp
 8010e0c:	e7e1      	b.n	8010dd2 <_strtod_l+0x9a>
 8010e0e:	2200      	movs	r2, #0
 8010e10:	e7ee      	b.n	8010df0 <_strtod_l+0xb8>
 8010e12:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8010e14:	b13a      	cbz	r2, 8010e26 <_strtod_l+0xee>
 8010e16:	2135      	movs	r1, #53	; 0x35
 8010e18:	a81a      	add	r0, sp, #104	; 0x68
 8010e1a:	f002 fcd8 	bl	80137ce <__copybits>
 8010e1e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010e20:	4620      	mov	r0, r4
 8010e22:	f002 f897 	bl	8012f54 <_Bfree>
 8010e26:	3f01      	subs	r7, #1
 8010e28:	2f04      	cmp	r7, #4
 8010e2a:	d806      	bhi.n	8010e3a <_strtod_l+0x102>
 8010e2c:	e8df f007 	tbb	[pc, r7]
 8010e30:	1714030a 	.word	0x1714030a
 8010e34:	0a          	.byte	0x0a
 8010e35:	00          	.byte	0x00
 8010e36:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8010e3a:	0728      	lsls	r0, r5, #28
 8010e3c:	d5c0      	bpl.n	8010dc0 <_strtod_l+0x88>
 8010e3e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8010e42:	e7bd      	b.n	8010dc0 <_strtod_l+0x88>
 8010e44:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8010e48:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010e4a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010e4e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010e52:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010e56:	e7f0      	b.n	8010e3a <_strtod_l+0x102>
 8010e58:	f8df b180 	ldr.w	fp, [pc, #384]	; 8010fdc <_strtod_l+0x2a4>
 8010e5c:	e7ed      	b.n	8010e3a <_strtod_l+0x102>
 8010e5e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8010e62:	f04f 3aff 	mov.w	sl, #4294967295
 8010e66:	e7e8      	b.n	8010e3a <_strtod_l+0x102>
 8010e68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010e6a:	1c5a      	adds	r2, r3, #1
 8010e6c:	9217      	str	r2, [sp, #92]	; 0x5c
 8010e6e:	785b      	ldrb	r3, [r3, #1]
 8010e70:	2b30      	cmp	r3, #48	; 0x30
 8010e72:	d0f9      	beq.n	8010e68 <_strtod_l+0x130>
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d0a3      	beq.n	8010dc0 <_strtod_l+0x88>
 8010e78:	2301      	movs	r3, #1
 8010e7a:	f04f 0900 	mov.w	r9, #0
 8010e7e:	9304      	str	r3, [sp, #16]
 8010e80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010e82:	9308      	str	r3, [sp, #32]
 8010e84:	f8cd 901c 	str.w	r9, [sp, #28]
 8010e88:	464f      	mov	r7, r9
 8010e8a:	220a      	movs	r2, #10
 8010e8c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8010e8e:	7806      	ldrb	r6, [r0, #0]
 8010e90:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8010e94:	b2d9      	uxtb	r1, r3
 8010e96:	2909      	cmp	r1, #9
 8010e98:	d92a      	bls.n	8010ef0 <_strtod_l+0x1b8>
 8010e9a:	9905      	ldr	r1, [sp, #20]
 8010e9c:	462a      	mov	r2, r5
 8010e9e:	f7ff ff18 	bl	8010cd2 <strncmp>
 8010ea2:	b398      	cbz	r0, 8010f0c <_strtod_l+0x1d4>
 8010ea4:	2000      	movs	r0, #0
 8010ea6:	4632      	mov	r2, r6
 8010ea8:	463d      	mov	r5, r7
 8010eaa:	9005      	str	r0, [sp, #20]
 8010eac:	4603      	mov	r3, r0
 8010eae:	2a65      	cmp	r2, #101	; 0x65
 8010eb0:	d001      	beq.n	8010eb6 <_strtod_l+0x17e>
 8010eb2:	2a45      	cmp	r2, #69	; 0x45
 8010eb4:	d118      	bne.n	8010ee8 <_strtod_l+0x1b0>
 8010eb6:	b91d      	cbnz	r5, 8010ec0 <_strtod_l+0x188>
 8010eb8:	9a04      	ldr	r2, [sp, #16]
 8010eba:	4302      	orrs	r2, r0
 8010ebc:	d09e      	beq.n	8010dfc <_strtod_l+0xc4>
 8010ebe:	2500      	movs	r5, #0
 8010ec0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8010ec4:	f108 0201 	add.w	r2, r8, #1
 8010ec8:	9217      	str	r2, [sp, #92]	; 0x5c
 8010eca:	f898 2001 	ldrb.w	r2, [r8, #1]
 8010ece:	2a2b      	cmp	r2, #43	; 0x2b
 8010ed0:	d075      	beq.n	8010fbe <_strtod_l+0x286>
 8010ed2:	2a2d      	cmp	r2, #45	; 0x2d
 8010ed4:	d07b      	beq.n	8010fce <_strtod_l+0x296>
 8010ed6:	f04f 0c00 	mov.w	ip, #0
 8010eda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8010ede:	2909      	cmp	r1, #9
 8010ee0:	f240 8082 	bls.w	8010fe8 <_strtod_l+0x2b0>
 8010ee4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8010ee8:	2600      	movs	r6, #0
 8010eea:	e09d      	b.n	8011028 <_strtod_l+0x2f0>
 8010eec:	2300      	movs	r3, #0
 8010eee:	e7c4      	b.n	8010e7a <_strtod_l+0x142>
 8010ef0:	2f08      	cmp	r7, #8
 8010ef2:	bfd8      	it	le
 8010ef4:	9907      	ldrle	r1, [sp, #28]
 8010ef6:	f100 0001 	add.w	r0, r0, #1
 8010efa:	bfda      	itte	le
 8010efc:	fb02 3301 	mlale	r3, r2, r1, r3
 8010f00:	9307      	strle	r3, [sp, #28]
 8010f02:	fb02 3909 	mlagt	r9, r2, r9, r3
 8010f06:	3701      	adds	r7, #1
 8010f08:	9017      	str	r0, [sp, #92]	; 0x5c
 8010f0a:	e7bf      	b.n	8010e8c <_strtod_l+0x154>
 8010f0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010f0e:	195a      	adds	r2, r3, r5
 8010f10:	9217      	str	r2, [sp, #92]	; 0x5c
 8010f12:	5d5a      	ldrb	r2, [r3, r5]
 8010f14:	2f00      	cmp	r7, #0
 8010f16:	d037      	beq.n	8010f88 <_strtod_l+0x250>
 8010f18:	9005      	str	r0, [sp, #20]
 8010f1a:	463d      	mov	r5, r7
 8010f1c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8010f20:	2b09      	cmp	r3, #9
 8010f22:	d912      	bls.n	8010f4a <_strtod_l+0x212>
 8010f24:	2301      	movs	r3, #1
 8010f26:	e7c2      	b.n	8010eae <_strtod_l+0x176>
 8010f28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010f2a:	1c5a      	adds	r2, r3, #1
 8010f2c:	9217      	str	r2, [sp, #92]	; 0x5c
 8010f2e:	785a      	ldrb	r2, [r3, #1]
 8010f30:	3001      	adds	r0, #1
 8010f32:	2a30      	cmp	r2, #48	; 0x30
 8010f34:	d0f8      	beq.n	8010f28 <_strtod_l+0x1f0>
 8010f36:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8010f3a:	2b08      	cmp	r3, #8
 8010f3c:	f200 84d9 	bhi.w	80118f2 <_strtod_l+0xbba>
 8010f40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010f42:	9005      	str	r0, [sp, #20]
 8010f44:	2000      	movs	r0, #0
 8010f46:	9308      	str	r3, [sp, #32]
 8010f48:	4605      	mov	r5, r0
 8010f4a:	3a30      	subs	r2, #48	; 0x30
 8010f4c:	f100 0301 	add.w	r3, r0, #1
 8010f50:	d014      	beq.n	8010f7c <_strtod_l+0x244>
 8010f52:	9905      	ldr	r1, [sp, #20]
 8010f54:	4419      	add	r1, r3
 8010f56:	9105      	str	r1, [sp, #20]
 8010f58:	462b      	mov	r3, r5
 8010f5a:	eb00 0e05 	add.w	lr, r0, r5
 8010f5e:	210a      	movs	r1, #10
 8010f60:	4573      	cmp	r3, lr
 8010f62:	d113      	bne.n	8010f8c <_strtod_l+0x254>
 8010f64:	182b      	adds	r3, r5, r0
 8010f66:	2b08      	cmp	r3, #8
 8010f68:	f105 0501 	add.w	r5, r5, #1
 8010f6c:	4405      	add	r5, r0
 8010f6e:	dc1c      	bgt.n	8010faa <_strtod_l+0x272>
 8010f70:	9907      	ldr	r1, [sp, #28]
 8010f72:	230a      	movs	r3, #10
 8010f74:	fb03 2301 	mla	r3, r3, r1, r2
 8010f78:	9307      	str	r3, [sp, #28]
 8010f7a:	2300      	movs	r3, #0
 8010f7c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010f7e:	1c51      	adds	r1, r2, #1
 8010f80:	9117      	str	r1, [sp, #92]	; 0x5c
 8010f82:	7852      	ldrb	r2, [r2, #1]
 8010f84:	4618      	mov	r0, r3
 8010f86:	e7c9      	b.n	8010f1c <_strtod_l+0x1e4>
 8010f88:	4638      	mov	r0, r7
 8010f8a:	e7d2      	b.n	8010f32 <_strtod_l+0x1fa>
 8010f8c:	2b08      	cmp	r3, #8
 8010f8e:	dc04      	bgt.n	8010f9a <_strtod_l+0x262>
 8010f90:	9e07      	ldr	r6, [sp, #28]
 8010f92:	434e      	muls	r6, r1
 8010f94:	9607      	str	r6, [sp, #28]
 8010f96:	3301      	adds	r3, #1
 8010f98:	e7e2      	b.n	8010f60 <_strtod_l+0x228>
 8010f9a:	f103 0c01 	add.w	ip, r3, #1
 8010f9e:	f1bc 0f10 	cmp.w	ip, #16
 8010fa2:	bfd8      	it	le
 8010fa4:	fb01 f909 	mulle.w	r9, r1, r9
 8010fa8:	e7f5      	b.n	8010f96 <_strtod_l+0x25e>
 8010faa:	2d10      	cmp	r5, #16
 8010fac:	bfdc      	itt	le
 8010fae:	230a      	movle	r3, #10
 8010fb0:	fb03 2909 	mlale	r9, r3, r9, r2
 8010fb4:	e7e1      	b.n	8010f7a <_strtod_l+0x242>
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	9305      	str	r3, [sp, #20]
 8010fba:	2301      	movs	r3, #1
 8010fbc:	e77c      	b.n	8010eb8 <_strtod_l+0x180>
 8010fbe:	f04f 0c00 	mov.w	ip, #0
 8010fc2:	f108 0202 	add.w	r2, r8, #2
 8010fc6:	9217      	str	r2, [sp, #92]	; 0x5c
 8010fc8:	f898 2002 	ldrb.w	r2, [r8, #2]
 8010fcc:	e785      	b.n	8010eda <_strtod_l+0x1a2>
 8010fce:	f04f 0c01 	mov.w	ip, #1
 8010fd2:	e7f6      	b.n	8010fc2 <_strtod_l+0x28a>
 8010fd4:	080157b0 	.word	0x080157b0
 8010fd8:	08015568 	.word	0x08015568
 8010fdc:	7ff00000 	.word	0x7ff00000
 8010fe0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010fe2:	1c51      	adds	r1, r2, #1
 8010fe4:	9117      	str	r1, [sp, #92]	; 0x5c
 8010fe6:	7852      	ldrb	r2, [r2, #1]
 8010fe8:	2a30      	cmp	r2, #48	; 0x30
 8010fea:	d0f9      	beq.n	8010fe0 <_strtod_l+0x2a8>
 8010fec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8010ff0:	2908      	cmp	r1, #8
 8010ff2:	f63f af79 	bhi.w	8010ee8 <_strtod_l+0x1b0>
 8010ff6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8010ffa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010ffc:	9206      	str	r2, [sp, #24]
 8010ffe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8011000:	1c51      	adds	r1, r2, #1
 8011002:	9117      	str	r1, [sp, #92]	; 0x5c
 8011004:	7852      	ldrb	r2, [r2, #1]
 8011006:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 801100a:	2e09      	cmp	r6, #9
 801100c:	d937      	bls.n	801107e <_strtod_l+0x346>
 801100e:	9e06      	ldr	r6, [sp, #24]
 8011010:	1b89      	subs	r1, r1, r6
 8011012:	2908      	cmp	r1, #8
 8011014:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8011018:	dc02      	bgt.n	8011020 <_strtod_l+0x2e8>
 801101a:	4576      	cmp	r6, lr
 801101c:	bfa8      	it	ge
 801101e:	4676      	movge	r6, lr
 8011020:	f1bc 0f00 	cmp.w	ip, #0
 8011024:	d000      	beq.n	8011028 <_strtod_l+0x2f0>
 8011026:	4276      	negs	r6, r6
 8011028:	2d00      	cmp	r5, #0
 801102a:	d14d      	bne.n	80110c8 <_strtod_l+0x390>
 801102c:	9904      	ldr	r1, [sp, #16]
 801102e:	4301      	orrs	r1, r0
 8011030:	f47f aec6 	bne.w	8010dc0 <_strtod_l+0x88>
 8011034:	2b00      	cmp	r3, #0
 8011036:	f47f aee1 	bne.w	8010dfc <_strtod_l+0xc4>
 801103a:	2a69      	cmp	r2, #105	; 0x69
 801103c:	d027      	beq.n	801108e <_strtod_l+0x356>
 801103e:	dc24      	bgt.n	801108a <_strtod_l+0x352>
 8011040:	2a49      	cmp	r2, #73	; 0x49
 8011042:	d024      	beq.n	801108e <_strtod_l+0x356>
 8011044:	2a4e      	cmp	r2, #78	; 0x4e
 8011046:	f47f aed9 	bne.w	8010dfc <_strtod_l+0xc4>
 801104a:	499f      	ldr	r1, [pc, #636]	; (80112c8 <_strtod_l+0x590>)
 801104c:	a817      	add	r0, sp, #92	; 0x5c
 801104e:	f001 fe61 	bl	8012d14 <__match>
 8011052:	2800      	cmp	r0, #0
 8011054:	f43f aed2 	beq.w	8010dfc <_strtod_l+0xc4>
 8011058:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801105a:	781b      	ldrb	r3, [r3, #0]
 801105c:	2b28      	cmp	r3, #40	; 0x28
 801105e:	d12d      	bne.n	80110bc <_strtod_l+0x384>
 8011060:	499a      	ldr	r1, [pc, #616]	; (80112cc <_strtod_l+0x594>)
 8011062:	aa1a      	add	r2, sp, #104	; 0x68
 8011064:	a817      	add	r0, sp, #92	; 0x5c
 8011066:	f001 fe69 	bl	8012d3c <__hexnan>
 801106a:	2805      	cmp	r0, #5
 801106c:	d126      	bne.n	80110bc <_strtod_l+0x384>
 801106e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011070:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8011074:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8011078:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801107c:	e6a0      	b.n	8010dc0 <_strtod_l+0x88>
 801107e:	210a      	movs	r1, #10
 8011080:	fb01 2e0e 	mla	lr, r1, lr, r2
 8011084:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8011088:	e7b9      	b.n	8010ffe <_strtod_l+0x2c6>
 801108a:	2a6e      	cmp	r2, #110	; 0x6e
 801108c:	e7db      	b.n	8011046 <_strtod_l+0x30e>
 801108e:	4990      	ldr	r1, [pc, #576]	; (80112d0 <_strtod_l+0x598>)
 8011090:	a817      	add	r0, sp, #92	; 0x5c
 8011092:	f001 fe3f 	bl	8012d14 <__match>
 8011096:	2800      	cmp	r0, #0
 8011098:	f43f aeb0 	beq.w	8010dfc <_strtod_l+0xc4>
 801109c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801109e:	498d      	ldr	r1, [pc, #564]	; (80112d4 <_strtod_l+0x59c>)
 80110a0:	3b01      	subs	r3, #1
 80110a2:	a817      	add	r0, sp, #92	; 0x5c
 80110a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80110a6:	f001 fe35 	bl	8012d14 <__match>
 80110aa:	b910      	cbnz	r0, 80110b2 <_strtod_l+0x37a>
 80110ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80110ae:	3301      	adds	r3, #1
 80110b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80110b2:	f8df b230 	ldr.w	fp, [pc, #560]	; 80112e4 <_strtod_l+0x5ac>
 80110b6:	f04f 0a00 	mov.w	sl, #0
 80110ba:	e681      	b.n	8010dc0 <_strtod_l+0x88>
 80110bc:	4886      	ldr	r0, [pc, #536]	; (80112d8 <_strtod_l+0x5a0>)
 80110be:	f003 f953 	bl	8014368 <nan>
 80110c2:	ec5b ab10 	vmov	sl, fp, d0
 80110c6:	e67b      	b.n	8010dc0 <_strtod_l+0x88>
 80110c8:	9b05      	ldr	r3, [sp, #20]
 80110ca:	9807      	ldr	r0, [sp, #28]
 80110cc:	1af3      	subs	r3, r6, r3
 80110ce:	2f00      	cmp	r7, #0
 80110d0:	bf08      	it	eq
 80110d2:	462f      	moveq	r7, r5
 80110d4:	2d10      	cmp	r5, #16
 80110d6:	9306      	str	r3, [sp, #24]
 80110d8:	46a8      	mov	r8, r5
 80110da:	bfa8      	it	ge
 80110dc:	f04f 0810 	movge.w	r8, #16
 80110e0:	f7ef fa30 	bl	8000544 <__aeabi_ui2d>
 80110e4:	2d09      	cmp	r5, #9
 80110e6:	4682      	mov	sl, r0
 80110e8:	468b      	mov	fp, r1
 80110ea:	dd13      	ble.n	8011114 <_strtod_l+0x3dc>
 80110ec:	4b7b      	ldr	r3, [pc, #492]	; (80112dc <_strtod_l+0x5a4>)
 80110ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80110f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80110f6:	f7ef fa9f 	bl	8000638 <__aeabi_dmul>
 80110fa:	4682      	mov	sl, r0
 80110fc:	4648      	mov	r0, r9
 80110fe:	468b      	mov	fp, r1
 8011100:	f7ef fa20 	bl	8000544 <__aeabi_ui2d>
 8011104:	4602      	mov	r2, r0
 8011106:	460b      	mov	r3, r1
 8011108:	4650      	mov	r0, sl
 801110a:	4659      	mov	r1, fp
 801110c:	f7ef f8de 	bl	80002cc <__adddf3>
 8011110:	4682      	mov	sl, r0
 8011112:	468b      	mov	fp, r1
 8011114:	2d0f      	cmp	r5, #15
 8011116:	dc38      	bgt.n	801118a <_strtod_l+0x452>
 8011118:	9b06      	ldr	r3, [sp, #24]
 801111a:	2b00      	cmp	r3, #0
 801111c:	f43f ae50 	beq.w	8010dc0 <_strtod_l+0x88>
 8011120:	dd24      	ble.n	801116c <_strtod_l+0x434>
 8011122:	2b16      	cmp	r3, #22
 8011124:	dc0b      	bgt.n	801113e <_strtod_l+0x406>
 8011126:	496d      	ldr	r1, [pc, #436]	; (80112dc <_strtod_l+0x5a4>)
 8011128:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801112c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011130:	4652      	mov	r2, sl
 8011132:	465b      	mov	r3, fp
 8011134:	f7ef fa80 	bl	8000638 <__aeabi_dmul>
 8011138:	4682      	mov	sl, r0
 801113a:	468b      	mov	fp, r1
 801113c:	e640      	b.n	8010dc0 <_strtod_l+0x88>
 801113e:	9a06      	ldr	r2, [sp, #24]
 8011140:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8011144:	4293      	cmp	r3, r2
 8011146:	db20      	blt.n	801118a <_strtod_l+0x452>
 8011148:	4c64      	ldr	r4, [pc, #400]	; (80112dc <_strtod_l+0x5a4>)
 801114a:	f1c5 050f 	rsb	r5, r5, #15
 801114e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8011152:	4652      	mov	r2, sl
 8011154:	465b      	mov	r3, fp
 8011156:	e9d1 0100 	ldrd	r0, r1, [r1]
 801115a:	f7ef fa6d 	bl	8000638 <__aeabi_dmul>
 801115e:	9b06      	ldr	r3, [sp, #24]
 8011160:	1b5d      	subs	r5, r3, r5
 8011162:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8011166:	e9d4 2300 	ldrd	r2, r3, [r4]
 801116a:	e7e3      	b.n	8011134 <_strtod_l+0x3fc>
 801116c:	9b06      	ldr	r3, [sp, #24]
 801116e:	3316      	adds	r3, #22
 8011170:	db0b      	blt.n	801118a <_strtod_l+0x452>
 8011172:	9b05      	ldr	r3, [sp, #20]
 8011174:	1b9e      	subs	r6, r3, r6
 8011176:	4b59      	ldr	r3, [pc, #356]	; (80112dc <_strtod_l+0x5a4>)
 8011178:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 801117c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011180:	4650      	mov	r0, sl
 8011182:	4659      	mov	r1, fp
 8011184:	f7ef fb82 	bl	800088c <__aeabi_ddiv>
 8011188:	e7d6      	b.n	8011138 <_strtod_l+0x400>
 801118a:	9b06      	ldr	r3, [sp, #24]
 801118c:	eba5 0808 	sub.w	r8, r5, r8
 8011190:	4498      	add	r8, r3
 8011192:	f1b8 0f00 	cmp.w	r8, #0
 8011196:	dd74      	ble.n	8011282 <_strtod_l+0x54a>
 8011198:	f018 030f 	ands.w	r3, r8, #15
 801119c:	d00a      	beq.n	80111b4 <_strtod_l+0x47c>
 801119e:	494f      	ldr	r1, [pc, #316]	; (80112dc <_strtod_l+0x5a4>)
 80111a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80111a4:	4652      	mov	r2, sl
 80111a6:	465b      	mov	r3, fp
 80111a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80111ac:	f7ef fa44 	bl	8000638 <__aeabi_dmul>
 80111b0:	4682      	mov	sl, r0
 80111b2:	468b      	mov	fp, r1
 80111b4:	f038 080f 	bics.w	r8, r8, #15
 80111b8:	d04f      	beq.n	801125a <_strtod_l+0x522>
 80111ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80111be:	dd22      	ble.n	8011206 <_strtod_l+0x4ce>
 80111c0:	2500      	movs	r5, #0
 80111c2:	462e      	mov	r6, r5
 80111c4:	9507      	str	r5, [sp, #28]
 80111c6:	9505      	str	r5, [sp, #20]
 80111c8:	2322      	movs	r3, #34	; 0x22
 80111ca:	f8df b118 	ldr.w	fp, [pc, #280]	; 80112e4 <_strtod_l+0x5ac>
 80111ce:	6023      	str	r3, [r4, #0]
 80111d0:	f04f 0a00 	mov.w	sl, #0
 80111d4:	9b07      	ldr	r3, [sp, #28]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	f43f adf2 	beq.w	8010dc0 <_strtod_l+0x88>
 80111dc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80111de:	4620      	mov	r0, r4
 80111e0:	f001 feb8 	bl	8012f54 <_Bfree>
 80111e4:	9905      	ldr	r1, [sp, #20]
 80111e6:	4620      	mov	r0, r4
 80111e8:	f001 feb4 	bl	8012f54 <_Bfree>
 80111ec:	4631      	mov	r1, r6
 80111ee:	4620      	mov	r0, r4
 80111f0:	f001 feb0 	bl	8012f54 <_Bfree>
 80111f4:	9907      	ldr	r1, [sp, #28]
 80111f6:	4620      	mov	r0, r4
 80111f8:	f001 feac 	bl	8012f54 <_Bfree>
 80111fc:	4629      	mov	r1, r5
 80111fe:	4620      	mov	r0, r4
 8011200:	f001 fea8 	bl	8012f54 <_Bfree>
 8011204:	e5dc      	b.n	8010dc0 <_strtod_l+0x88>
 8011206:	4b36      	ldr	r3, [pc, #216]	; (80112e0 <_strtod_l+0x5a8>)
 8011208:	9304      	str	r3, [sp, #16]
 801120a:	2300      	movs	r3, #0
 801120c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8011210:	4650      	mov	r0, sl
 8011212:	4659      	mov	r1, fp
 8011214:	4699      	mov	r9, r3
 8011216:	f1b8 0f01 	cmp.w	r8, #1
 801121a:	dc21      	bgt.n	8011260 <_strtod_l+0x528>
 801121c:	b10b      	cbz	r3, 8011222 <_strtod_l+0x4ea>
 801121e:	4682      	mov	sl, r0
 8011220:	468b      	mov	fp, r1
 8011222:	4b2f      	ldr	r3, [pc, #188]	; (80112e0 <_strtod_l+0x5a8>)
 8011224:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8011228:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801122c:	4652      	mov	r2, sl
 801122e:	465b      	mov	r3, fp
 8011230:	e9d9 0100 	ldrd	r0, r1, [r9]
 8011234:	f7ef fa00 	bl	8000638 <__aeabi_dmul>
 8011238:	4b2a      	ldr	r3, [pc, #168]	; (80112e4 <_strtod_l+0x5ac>)
 801123a:	460a      	mov	r2, r1
 801123c:	400b      	ands	r3, r1
 801123e:	492a      	ldr	r1, [pc, #168]	; (80112e8 <_strtod_l+0x5b0>)
 8011240:	428b      	cmp	r3, r1
 8011242:	4682      	mov	sl, r0
 8011244:	d8bc      	bhi.n	80111c0 <_strtod_l+0x488>
 8011246:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801124a:	428b      	cmp	r3, r1
 801124c:	bf86      	itte	hi
 801124e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80112ec <_strtod_l+0x5b4>
 8011252:	f04f 3aff 	movhi.w	sl, #4294967295
 8011256:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801125a:	2300      	movs	r3, #0
 801125c:	9304      	str	r3, [sp, #16]
 801125e:	e084      	b.n	801136a <_strtod_l+0x632>
 8011260:	f018 0f01 	tst.w	r8, #1
 8011264:	d005      	beq.n	8011272 <_strtod_l+0x53a>
 8011266:	9b04      	ldr	r3, [sp, #16]
 8011268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801126c:	f7ef f9e4 	bl	8000638 <__aeabi_dmul>
 8011270:	2301      	movs	r3, #1
 8011272:	9a04      	ldr	r2, [sp, #16]
 8011274:	3208      	adds	r2, #8
 8011276:	f109 0901 	add.w	r9, r9, #1
 801127a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801127e:	9204      	str	r2, [sp, #16]
 8011280:	e7c9      	b.n	8011216 <_strtod_l+0x4de>
 8011282:	d0ea      	beq.n	801125a <_strtod_l+0x522>
 8011284:	f1c8 0800 	rsb	r8, r8, #0
 8011288:	f018 020f 	ands.w	r2, r8, #15
 801128c:	d00a      	beq.n	80112a4 <_strtod_l+0x56c>
 801128e:	4b13      	ldr	r3, [pc, #76]	; (80112dc <_strtod_l+0x5a4>)
 8011290:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011294:	4650      	mov	r0, sl
 8011296:	4659      	mov	r1, fp
 8011298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801129c:	f7ef faf6 	bl	800088c <__aeabi_ddiv>
 80112a0:	4682      	mov	sl, r0
 80112a2:	468b      	mov	fp, r1
 80112a4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80112a8:	d0d7      	beq.n	801125a <_strtod_l+0x522>
 80112aa:	f1b8 0f1f 	cmp.w	r8, #31
 80112ae:	dd1f      	ble.n	80112f0 <_strtod_l+0x5b8>
 80112b0:	2500      	movs	r5, #0
 80112b2:	462e      	mov	r6, r5
 80112b4:	9507      	str	r5, [sp, #28]
 80112b6:	9505      	str	r5, [sp, #20]
 80112b8:	2322      	movs	r3, #34	; 0x22
 80112ba:	f04f 0a00 	mov.w	sl, #0
 80112be:	f04f 0b00 	mov.w	fp, #0
 80112c2:	6023      	str	r3, [r4, #0]
 80112c4:	e786      	b.n	80111d4 <_strtod_l+0x49c>
 80112c6:	bf00      	nop
 80112c8:	0801553d 	.word	0x0801553d
 80112cc:	0801557c 	.word	0x0801557c
 80112d0:	08015535 	.word	0x08015535
 80112d4:	080156bc 	.word	0x080156bc
 80112d8:	08015983 	.word	0x08015983
 80112dc:	08015848 	.word	0x08015848
 80112e0:	08015820 	.word	0x08015820
 80112e4:	7ff00000 	.word	0x7ff00000
 80112e8:	7ca00000 	.word	0x7ca00000
 80112ec:	7fefffff 	.word	0x7fefffff
 80112f0:	f018 0310 	ands.w	r3, r8, #16
 80112f4:	bf18      	it	ne
 80112f6:	236a      	movne	r3, #106	; 0x6a
 80112f8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80116a8 <_strtod_l+0x970>
 80112fc:	9304      	str	r3, [sp, #16]
 80112fe:	4650      	mov	r0, sl
 8011300:	4659      	mov	r1, fp
 8011302:	2300      	movs	r3, #0
 8011304:	f018 0f01 	tst.w	r8, #1
 8011308:	d004      	beq.n	8011314 <_strtod_l+0x5dc>
 801130a:	e9d9 2300 	ldrd	r2, r3, [r9]
 801130e:	f7ef f993 	bl	8000638 <__aeabi_dmul>
 8011312:	2301      	movs	r3, #1
 8011314:	ea5f 0868 	movs.w	r8, r8, asr #1
 8011318:	f109 0908 	add.w	r9, r9, #8
 801131c:	d1f2      	bne.n	8011304 <_strtod_l+0x5cc>
 801131e:	b10b      	cbz	r3, 8011324 <_strtod_l+0x5ec>
 8011320:	4682      	mov	sl, r0
 8011322:	468b      	mov	fp, r1
 8011324:	9b04      	ldr	r3, [sp, #16]
 8011326:	b1c3      	cbz	r3, 801135a <_strtod_l+0x622>
 8011328:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801132c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8011330:	2b00      	cmp	r3, #0
 8011332:	4659      	mov	r1, fp
 8011334:	dd11      	ble.n	801135a <_strtod_l+0x622>
 8011336:	2b1f      	cmp	r3, #31
 8011338:	f340 8124 	ble.w	8011584 <_strtod_l+0x84c>
 801133c:	2b34      	cmp	r3, #52	; 0x34
 801133e:	bfde      	ittt	le
 8011340:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8011344:	f04f 33ff 	movle.w	r3, #4294967295
 8011348:	fa03 f202 	lslle.w	r2, r3, r2
 801134c:	f04f 0a00 	mov.w	sl, #0
 8011350:	bfcc      	ite	gt
 8011352:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8011356:	ea02 0b01 	andle.w	fp, r2, r1
 801135a:	2200      	movs	r2, #0
 801135c:	2300      	movs	r3, #0
 801135e:	4650      	mov	r0, sl
 8011360:	4659      	mov	r1, fp
 8011362:	f7ef fbd1 	bl	8000b08 <__aeabi_dcmpeq>
 8011366:	2800      	cmp	r0, #0
 8011368:	d1a2      	bne.n	80112b0 <_strtod_l+0x578>
 801136a:	9b07      	ldr	r3, [sp, #28]
 801136c:	9300      	str	r3, [sp, #0]
 801136e:	9908      	ldr	r1, [sp, #32]
 8011370:	462b      	mov	r3, r5
 8011372:	463a      	mov	r2, r7
 8011374:	4620      	mov	r0, r4
 8011376:	f001 fe55 	bl	8013024 <__s2b>
 801137a:	9007      	str	r0, [sp, #28]
 801137c:	2800      	cmp	r0, #0
 801137e:	f43f af1f 	beq.w	80111c0 <_strtod_l+0x488>
 8011382:	9b05      	ldr	r3, [sp, #20]
 8011384:	1b9e      	subs	r6, r3, r6
 8011386:	9b06      	ldr	r3, [sp, #24]
 8011388:	2b00      	cmp	r3, #0
 801138a:	bfb4      	ite	lt
 801138c:	4633      	movlt	r3, r6
 801138e:	2300      	movge	r3, #0
 8011390:	930c      	str	r3, [sp, #48]	; 0x30
 8011392:	9b06      	ldr	r3, [sp, #24]
 8011394:	2500      	movs	r5, #0
 8011396:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801139a:	9312      	str	r3, [sp, #72]	; 0x48
 801139c:	462e      	mov	r6, r5
 801139e:	9b07      	ldr	r3, [sp, #28]
 80113a0:	4620      	mov	r0, r4
 80113a2:	6859      	ldr	r1, [r3, #4]
 80113a4:	f001 fd96 	bl	8012ed4 <_Balloc>
 80113a8:	9005      	str	r0, [sp, #20]
 80113aa:	2800      	cmp	r0, #0
 80113ac:	f43f af0c 	beq.w	80111c8 <_strtod_l+0x490>
 80113b0:	9b07      	ldr	r3, [sp, #28]
 80113b2:	691a      	ldr	r2, [r3, #16]
 80113b4:	3202      	adds	r2, #2
 80113b6:	f103 010c 	add.w	r1, r3, #12
 80113ba:	0092      	lsls	r2, r2, #2
 80113bc:	300c      	adds	r0, #12
 80113be:	f7fe fd59 	bl	800fe74 <memcpy>
 80113c2:	ec4b ab10 	vmov	d0, sl, fp
 80113c6:	aa1a      	add	r2, sp, #104	; 0x68
 80113c8:	a919      	add	r1, sp, #100	; 0x64
 80113ca:	4620      	mov	r0, r4
 80113cc:	f002 f970 	bl	80136b0 <__d2b>
 80113d0:	ec4b ab18 	vmov	d8, sl, fp
 80113d4:	9018      	str	r0, [sp, #96]	; 0x60
 80113d6:	2800      	cmp	r0, #0
 80113d8:	f43f aef6 	beq.w	80111c8 <_strtod_l+0x490>
 80113dc:	2101      	movs	r1, #1
 80113de:	4620      	mov	r0, r4
 80113e0:	f001 feba 	bl	8013158 <__i2b>
 80113e4:	4606      	mov	r6, r0
 80113e6:	2800      	cmp	r0, #0
 80113e8:	f43f aeee 	beq.w	80111c8 <_strtod_l+0x490>
 80113ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80113ee:	9904      	ldr	r1, [sp, #16]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	bfab      	itete	ge
 80113f4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80113f6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80113f8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80113fa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80113fe:	bfac      	ite	ge
 8011400:	eb03 0902 	addge.w	r9, r3, r2
 8011404:	1ad7      	sublt	r7, r2, r3
 8011406:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8011408:	eba3 0801 	sub.w	r8, r3, r1
 801140c:	4490      	add	r8, r2
 801140e:	4ba1      	ldr	r3, [pc, #644]	; (8011694 <_strtod_l+0x95c>)
 8011410:	f108 38ff 	add.w	r8, r8, #4294967295
 8011414:	4598      	cmp	r8, r3
 8011416:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801141a:	f280 80c7 	bge.w	80115ac <_strtod_l+0x874>
 801141e:	eba3 0308 	sub.w	r3, r3, r8
 8011422:	2b1f      	cmp	r3, #31
 8011424:	eba2 0203 	sub.w	r2, r2, r3
 8011428:	f04f 0101 	mov.w	r1, #1
 801142c:	f300 80b1 	bgt.w	8011592 <_strtod_l+0x85a>
 8011430:	fa01 f303 	lsl.w	r3, r1, r3
 8011434:	930d      	str	r3, [sp, #52]	; 0x34
 8011436:	2300      	movs	r3, #0
 8011438:	9308      	str	r3, [sp, #32]
 801143a:	eb09 0802 	add.w	r8, r9, r2
 801143e:	9b04      	ldr	r3, [sp, #16]
 8011440:	45c1      	cmp	r9, r8
 8011442:	4417      	add	r7, r2
 8011444:	441f      	add	r7, r3
 8011446:	464b      	mov	r3, r9
 8011448:	bfa8      	it	ge
 801144a:	4643      	movge	r3, r8
 801144c:	42bb      	cmp	r3, r7
 801144e:	bfa8      	it	ge
 8011450:	463b      	movge	r3, r7
 8011452:	2b00      	cmp	r3, #0
 8011454:	bfc2      	ittt	gt
 8011456:	eba8 0803 	subgt.w	r8, r8, r3
 801145a:	1aff      	subgt	r7, r7, r3
 801145c:	eba9 0903 	subgt.w	r9, r9, r3
 8011460:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011462:	2b00      	cmp	r3, #0
 8011464:	dd17      	ble.n	8011496 <_strtod_l+0x75e>
 8011466:	4631      	mov	r1, r6
 8011468:	461a      	mov	r2, r3
 801146a:	4620      	mov	r0, r4
 801146c:	f001 ff34 	bl	80132d8 <__pow5mult>
 8011470:	4606      	mov	r6, r0
 8011472:	2800      	cmp	r0, #0
 8011474:	f43f aea8 	beq.w	80111c8 <_strtod_l+0x490>
 8011478:	4601      	mov	r1, r0
 801147a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801147c:	4620      	mov	r0, r4
 801147e:	f001 fe81 	bl	8013184 <__multiply>
 8011482:	900b      	str	r0, [sp, #44]	; 0x2c
 8011484:	2800      	cmp	r0, #0
 8011486:	f43f ae9f 	beq.w	80111c8 <_strtod_l+0x490>
 801148a:	9918      	ldr	r1, [sp, #96]	; 0x60
 801148c:	4620      	mov	r0, r4
 801148e:	f001 fd61 	bl	8012f54 <_Bfree>
 8011492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011494:	9318      	str	r3, [sp, #96]	; 0x60
 8011496:	f1b8 0f00 	cmp.w	r8, #0
 801149a:	f300 808c 	bgt.w	80115b6 <_strtod_l+0x87e>
 801149e:	9b06      	ldr	r3, [sp, #24]
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	dd08      	ble.n	80114b6 <_strtod_l+0x77e>
 80114a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80114a6:	9905      	ldr	r1, [sp, #20]
 80114a8:	4620      	mov	r0, r4
 80114aa:	f001 ff15 	bl	80132d8 <__pow5mult>
 80114ae:	9005      	str	r0, [sp, #20]
 80114b0:	2800      	cmp	r0, #0
 80114b2:	f43f ae89 	beq.w	80111c8 <_strtod_l+0x490>
 80114b6:	2f00      	cmp	r7, #0
 80114b8:	dd08      	ble.n	80114cc <_strtod_l+0x794>
 80114ba:	9905      	ldr	r1, [sp, #20]
 80114bc:	463a      	mov	r2, r7
 80114be:	4620      	mov	r0, r4
 80114c0:	f001 ff64 	bl	801338c <__lshift>
 80114c4:	9005      	str	r0, [sp, #20]
 80114c6:	2800      	cmp	r0, #0
 80114c8:	f43f ae7e 	beq.w	80111c8 <_strtod_l+0x490>
 80114cc:	f1b9 0f00 	cmp.w	r9, #0
 80114d0:	dd08      	ble.n	80114e4 <_strtod_l+0x7ac>
 80114d2:	4631      	mov	r1, r6
 80114d4:	464a      	mov	r2, r9
 80114d6:	4620      	mov	r0, r4
 80114d8:	f001 ff58 	bl	801338c <__lshift>
 80114dc:	4606      	mov	r6, r0
 80114de:	2800      	cmp	r0, #0
 80114e0:	f43f ae72 	beq.w	80111c8 <_strtod_l+0x490>
 80114e4:	9a05      	ldr	r2, [sp, #20]
 80114e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80114e8:	4620      	mov	r0, r4
 80114ea:	f001 ffdb 	bl	80134a4 <__mdiff>
 80114ee:	4605      	mov	r5, r0
 80114f0:	2800      	cmp	r0, #0
 80114f2:	f43f ae69 	beq.w	80111c8 <_strtod_l+0x490>
 80114f6:	68c3      	ldr	r3, [r0, #12]
 80114f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80114fa:	2300      	movs	r3, #0
 80114fc:	60c3      	str	r3, [r0, #12]
 80114fe:	4631      	mov	r1, r6
 8011500:	f001 ffb4 	bl	801346c <__mcmp>
 8011504:	2800      	cmp	r0, #0
 8011506:	da60      	bge.n	80115ca <_strtod_l+0x892>
 8011508:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801150a:	ea53 030a 	orrs.w	r3, r3, sl
 801150e:	f040 8082 	bne.w	8011616 <_strtod_l+0x8de>
 8011512:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011516:	2b00      	cmp	r3, #0
 8011518:	d17d      	bne.n	8011616 <_strtod_l+0x8de>
 801151a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801151e:	0d1b      	lsrs	r3, r3, #20
 8011520:	051b      	lsls	r3, r3, #20
 8011522:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8011526:	d976      	bls.n	8011616 <_strtod_l+0x8de>
 8011528:	696b      	ldr	r3, [r5, #20]
 801152a:	b913      	cbnz	r3, 8011532 <_strtod_l+0x7fa>
 801152c:	692b      	ldr	r3, [r5, #16]
 801152e:	2b01      	cmp	r3, #1
 8011530:	dd71      	ble.n	8011616 <_strtod_l+0x8de>
 8011532:	4629      	mov	r1, r5
 8011534:	2201      	movs	r2, #1
 8011536:	4620      	mov	r0, r4
 8011538:	f001 ff28 	bl	801338c <__lshift>
 801153c:	4631      	mov	r1, r6
 801153e:	4605      	mov	r5, r0
 8011540:	f001 ff94 	bl	801346c <__mcmp>
 8011544:	2800      	cmp	r0, #0
 8011546:	dd66      	ble.n	8011616 <_strtod_l+0x8de>
 8011548:	9904      	ldr	r1, [sp, #16]
 801154a:	4a53      	ldr	r2, [pc, #332]	; (8011698 <_strtod_l+0x960>)
 801154c:	465b      	mov	r3, fp
 801154e:	2900      	cmp	r1, #0
 8011550:	f000 8081 	beq.w	8011656 <_strtod_l+0x91e>
 8011554:	ea02 010b 	and.w	r1, r2, fp
 8011558:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801155c:	dc7b      	bgt.n	8011656 <_strtod_l+0x91e>
 801155e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8011562:	f77f aea9 	ble.w	80112b8 <_strtod_l+0x580>
 8011566:	4b4d      	ldr	r3, [pc, #308]	; (801169c <_strtod_l+0x964>)
 8011568:	4650      	mov	r0, sl
 801156a:	4659      	mov	r1, fp
 801156c:	2200      	movs	r2, #0
 801156e:	f7ef f863 	bl	8000638 <__aeabi_dmul>
 8011572:	460b      	mov	r3, r1
 8011574:	4303      	orrs	r3, r0
 8011576:	bf08      	it	eq
 8011578:	2322      	moveq	r3, #34	; 0x22
 801157a:	4682      	mov	sl, r0
 801157c:	468b      	mov	fp, r1
 801157e:	bf08      	it	eq
 8011580:	6023      	streq	r3, [r4, #0]
 8011582:	e62b      	b.n	80111dc <_strtod_l+0x4a4>
 8011584:	f04f 32ff 	mov.w	r2, #4294967295
 8011588:	fa02 f303 	lsl.w	r3, r2, r3
 801158c:	ea03 0a0a 	and.w	sl, r3, sl
 8011590:	e6e3      	b.n	801135a <_strtod_l+0x622>
 8011592:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8011596:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801159a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801159e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80115a2:	fa01 f308 	lsl.w	r3, r1, r8
 80115a6:	9308      	str	r3, [sp, #32]
 80115a8:	910d      	str	r1, [sp, #52]	; 0x34
 80115aa:	e746      	b.n	801143a <_strtod_l+0x702>
 80115ac:	2300      	movs	r3, #0
 80115ae:	9308      	str	r3, [sp, #32]
 80115b0:	2301      	movs	r3, #1
 80115b2:	930d      	str	r3, [sp, #52]	; 0x34
 80115b4:	e741      	b.n	801143a <_strtod_l+0x702>
 80115b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80115b8:	4642      	mov	r2, r8
 80115ba:	4620      	mov	r0, r4
 80115bc:	f001 fee6 	bl	801338c <__lshift>
 80115c0:	9018      	str	r0, [sp, #96]	; 0x60
 80115c2:	2800      	cmp	r0, #0
 80115c4:	f47f af6b 	bne.w	801149e <_strtod_l+0x766>
 80115c8:	e5fe      	b.n	80111c8 <_strtod_l+0x490>
 80115ca:	465f      	mov	r7, fp
 80115cc:	d16e      	bne.n	80116ac <_strtod_l+0x974>
 80115ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80115d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80115d4:	b342      	cbz	r2, 8011628 <_strtod_l+0x8f0>
 80115d6:	4a32      	ldr	r2, [pc, #200]	; (80116a0 <_strtod_l+0x968>)
 80115d8:	4293      	cmp	r3, r2
 80115da:	d128      	bne.n	801162e <_strtod_l+0x8f6>
 80115dc:	9b04      	ldr	r3, [sp, #16]
 80115de:	4651      	mov	r1, sl
 80115e0:	b1eb      	cbz	r3, 801161e <_strtod_l+0x8e6>
 80115e2:	4b2d      	ldr	r3, [pc, #180]	; (8011698 <_strtod_l+0x960>)
 80115e4:	403b      	ands	r3, r7
 80115e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80115ea:	f04f 32ff 	mov.w	r2, #4294967295
 80115ee:	d819      	bhi.n	8011624 <_strtod_l+0x8ec>
 80115f0:	0d1b      	lsrs	r3, r3, #20
 80115f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80115f6:	fa02 f303 	lsl.w	r3, r2, r3
 80115fa:	4299      	cmp	r1, r3
 80115fc:	d117      	bne.n	801162e <_strtod_l+0x8f6>
 80115fe:	4b29      	ldr	r3, [pc, #164]	; (80116a4 <_strtod_l+0x96c>)
 8011600:	429f      	cmp	r7, r3
 8011602:	d102      	bne.n	801160a <_strtod_l+0x8d2>
 8011604:	3101      	adds	r1, #1
 8011606:	f43f addf 	beq.w	80111c8 <_strtod_l+0x490>
 801160a:	4b23      	ldr	r3, [pc, #140]	; (8011698 <_strtod_l+0x960>)
 801160c:	403b      	ands	r3, r7
 801160e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8011612:	f04f 0a00 	mov.w	sl, #0
 8011616:	9b04      	ldr	r3, [sp, #16]
 8011618:	2b00      	cmp	r3, #0
 801161a:	d1a4      	bne.n	8011566 <_strtod_l+0x82e>
 801161c:	e5de      	b.n	80111dc <_strtod_l+0x4a4>
 801161e:	f04f 33ff 	mov.w	r3, #4294967295
 8011622:	e7ea      	b.n	80115fa <_strtod_l+0x8c2>
 8011624:	4613      	mov	r3, r2
 8011626:	e7e8      	b.n	80115fa <_strtod_l+0x8c2>
 8011628:	ea53 030a 	orrs.w	r3, r3, sl
 801162c:	d08c      	beq.n	8011548 <_strtod_l+0x810>
 801162e:	9b08      	ldr	r3, [sp, #32]
 8011630:	b1db      	cbz	r3, 801166a <_strtod_l+0x932>
 8011632:	423b      	tst	r3, r7
 8011634:	d0ef      	beq.n	8011616 <_strtod_l+0x8de>
 8011636:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011638:	9a04      	ldr	r2, [sp, #16]
 801163a:	4650      	mov	r0, sl
 801163c:	4659      	mov	r1, fp
 801163e:	b1c3      	cbz	r3, 8011672 <_strtod_l+0x93a>
 8011640:	f7ff fb5b 	bl	8010cfa <sulp>
 8011644:	4602      	mov	r2, r0
 8011646:	460b      	mov	r3, r1
 8011648:	ec51 0b18 	vmov	r0, r1, d8
 801164c:	f7ee fe3e 	bl	80002cc <__adddf3>
 8011650:	4682      	mov	sl, r0
 8011652:	468b      	mov	fp, r1
 8011654:	e7df      	b.n	8011616 <_strtod_l+0x8de>
 8011656:	4013      	ands	r3, r2
 8011658:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801165c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011660:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011664:	f04f 3aff 	mov.w	sl, #4294967295
 8011668:	e7d5      	b.n	8011616 <_strtod_l+0x8de>
 801166a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801166c:	ea13 0f0a 	tst.w	r3, sl
 8011670:	e7e0      	b.n	8011634 <_strtod_l+0x8fc>
 8011672:	f7ff fb42 	bl	8010cfa <sulp>
 8011676:	4602      	mov	r2, r0
 8011678:	460b      	mov	r3, r1
 801167a:	ec51 0b18 	vmov	r0, r1, d8
 801167e:	f7ee fe23 	bl	80002c8 <__aeabi_dsub>
 8011682:	2200      	movs	r2, #0
 8011684:	2300      	movs	r3, #0
 8011686:	4682      	mov	sl, r0
 8011688:	468b      	mov	fp, r1
 801168a:	f7ef fa3d 	bl	8000b08 <__aeabi_dcmpeq>
 801168e:	2800      	cmp	r0, #0
 8011690:	d0c1      	beq.n	8011616 <_strtod_l+0x8de>
 8011692:	e611      	b.n	80112b8 <_strtod_l+0x580>
 8011694:	fffffc02 	.word	0xfffffc02
 8011698:	7ff00000 	.word	0x7ff00000
 801169c:	39500000 	.word	0x39500000
 80116a0:	000fffff 	.word	0x000fffff
 80116a4:	7fefffff 	.word	0x7fefffff
 80116a8:	08015590 	.word	0x08015590
 80116ac:	4631      	mov	r1, r6
 80116ae:	4628      	mov	r0, r5
 80116b0:	f002 f85a 	bl	8013768 <__ratio>
 80116b4:	ec59 8b10 	vmov	r8, r9, d0
 80116b8:	ee10 0a10 	vmov	r0, s0
 80116bc:	2200      	movs	r2, #0
 80116be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80116c2:	4649      	mov	r1, r9
 80116c4:	f7ef fa34 	bl	8000b30 <__aeabi_dcmple>
 80116c8:	2800      	cmp	r0, #0
 80116ca:	d07a      	beq.n	80117c2 <_strtod_l+0xa8a>
 80116cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d04a      	beq.n	8011768 <_strtod_l+0xa30>
 80116d2:	4b95      	ldr	r3, [pc, #596]	; (8011928 <_strtod_l+0xbf0>)
 80116d4:	2200      	movs	r2, #0
 80116d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80116da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8011928 <_strtod_l+0xbf0>
 80116de:	f04f 0800 	mov.w	r8, #0
 80116e2:	4b92      	ldr	r3, [pc, #584]	; (801192c <_strtod_l+0xbf4>)
 80116e4:	403b      	ands	r3, r7
 80116e6:	930d      	str	r3, [sp, #52]	; 0x34
 80116e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80116ea:	4b91      	ldr	r3, [pc, #580]	; (8011930 <_strtod_l+0xbf8>)
 80116ec:	429a      	cmp	r2, r3
 80116ee:	f040 80b0 	bne.w	8011852 <_strtod_l+0xb1a>
 80116f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80116f6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80116fa:	ec4b ab10 	vmov	d0, sl, fp
 80116fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011702:	f001 ff59 	bl	80135b8 <__ulp>
 8011706:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801170a:	ec53 2b10 	vmov	r2, r3, d0
 801170e:	f7ee ff93 	bl	8000638 <__aeabi_dmul>
 8011712:	4652      	mov	r2, sl
 8011714:	465b      	mov	r3, fp
 8011716:	f7ee fdd9 	bl	80002cc <__adddf3>
 801171a:	460b      	mov	r3, r1
 801171c:	4983      	ldr	r1, [pc, #524]	; (801192c <_strtod_l+0xbf4>)
 801171e:	4a85      	ldr	r2, [pc, #532]	; (8011934 <_strtod_l+0xbfc>)
 8011720:	4019      	ands	r1, r3
 8011722:	4291      	cmp	r1, r2
 8011724:	4682      	mov	sl, r0
 8011726:	d960      	bls.n	80117ea <_strtod_l+0xab2>
 8011728:	ee18 3a90 	vmov	r3, s17
 801172c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8011730:	4293      	cmp	r3, r2
 8011732:	d104      	bne.n	801173e <_strtod_l+0xa06>
 8011734:	ee18 3a10 	vmov	r3, s16
 8011738:	3301      	adds	r3, #1
 801173a:	f43f ad45 	beq.w	80111c8 <_strtod_l+0x490>
 801173e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8011940 <_strtod_l+0xc08>
 8011742:	f04f 3aff 	mov.w	sl, #4294967295
 8011746:	9918      	ldr	r1, [sp, #96]	; 0x60
 8011748:	4620      	mov	r0, r4
 801174a:	f001 fc03 	bl	8012f54 <_Bfree>
 801174e:	9905      	ldr	r1, [sp, #20]
 8011750:	4620      	mov	r0, r4
 8011752:	f001 fbff 	bl	8012f54 <_Bfree>
 8011756:	4631      	mov	r1, r6
 8011758:	4620      	mov	r0, r4
 801175a:	f001 fbfb 	bl	8012f54 <_Bfree>
 801175e:	4629      	mov	r1, r5
 8011760:	4620      	mov	r0, r4
 8011762:	f001 fbf7 	bl	8012f54 <_Bfree>
 8011766:	e61a      	b.n	801139e <_strtod_l+0x666>
 8011768:	f1ba 0f00 	cmp.w	sl, #0
 801176c:	d11b      	bne.n	80117a6 <_strtod_l+0xa6e>
 801176e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011772:	b9f3      	cbnz	r3, 80117b2 <_strtod_l+0xa7a>
 8011774:	4b6c      	ldr	r3, [pc, #432]	; (8011928 <_strtod_l+0xbf0>)
 8011776:	2200      	movs	r2, #0
 8011778:	4640      	mov	r0, r8
 801177a:	4649      	mov	r1, r9
 801177c:	f7ef f9ce 	bl	8000b1c <__aeabi_dcmplt>
 8011780:	b9d0      	cbnz	r0, 80117b8 <_strtod_l+0xa80>
 8011782:	4640      	mov	r0, r8
 8011784:	4649      	mov	r1, r9
 8011786:	4b6c      	ldr	r3, [pc, #432]	; (8011938 <_strtod_l+0xc00>)
 8011788:	2200      	movs	r2, #0
 801178a:	f7ee ff55 	bl	8000638 <__aeabi_dmul>
 801178e:	4680      	mov	r8, r0
 8011790:	4689      	mov	r9, r1
 8011792:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011796:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 801179a:	9315      	str	r3, [sp, #84]	; 0x54
 801179c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80117a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80117a4:	e79d      	b.n	80116e2 <_strtod_l+0x9aa>
 80117a6:	f1ba 0f01 	cmp.w	sl, #1
 80117aa:	d102      	bne.n	80117b2 <_strtod_l+0xa7a>
 80117ac:	2f00      	cmp	r7, #0
 80117ae:	f43f ad83 	beq.w	80112b8 <_strtod_l+0x580>
 80117b2:	4b62      	ldr	r3, [pc, #392]	; (801193c <_strtod_l+0xc04>)
 80117b4:	2200      	movs	r2, #0
 80117b6:	e78e      	b.n	80116d6 <_strtod_l+0x99e>
 80117b8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8011938 <_strtod_l+0xc00>
 80117bc:	f04f 0800 	mov.w	r8, #0
 80117c0:	e7e7      	b.n	8011792 <_strtod_l+0xa5a>
 80117c2:	4b5d      	ldr	r3, [pc, #372]	; (8011938 <_strtod_l+0xc00>)
 80117c4:	4640      	mov	r0, r8
 80117c6:	4649      	mov	r1, r9
 80117c8:	2200      	movs	r2, #0
 80117ca:	f7ee ff35 	bl	8000638 <__aeabi_dmul>
 80117ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117d0:	4680      	mov	r8, r0
 80117d2:	4689      	mov	r9, r1
 80117d4:	b933      	cbnz	r3, 80117e4 <_strtod_l+0xaac>
 80117d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80117da:	900e      	str	r0, [sp, #56]	; 0x38
 80117dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80117de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80117e2:	e7dd      	b.n	80117a0 <_strtod_l+0xa68>
 80117e4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80117e8:	e7f9      	b.n	80117de <_strtod_l+0xaa6>
 80117ea:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80117ee:	9b04      	ldr	r3, [sp, #16]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d1a8      	bne.n	8011746 <_strtod_l+0xa0e>
 80117f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80117f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80117fa:	0d1b      	lsrs	r3, r3, #20
 80117fc:	051b      	lsls	r3, r3, #20
 80117fe:	429a      	cmp	r2, r3
 8011800:	d1a1      	bne.n	8011746 <_strtod_l+0xa0e>
 8011802:	4640      	mov	r0, r8
 8011804:	4649      	mov	r1, r9
 8011806:	f7ef fa77 	bl	8000cf8 <__aeabi_d2lz>
 801180a:	f7ee fee7 	bl	80005dc <__aeabi_l2d>
 801180e:	4602      	mov	r2, r0
 8011810:	460b      	mov	r3, r1
 8011812:	4640      	mov	r0, r8
 8011814:	4649      	mov	r1, r9
 8011816:	f7ee fd57 	bl	80002c8 <__aeabi_dsub>
 801181a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801181c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011820:	ea43 030a 	orr.w	r3, r3, sl
 8011824:	4313      	orrs	r3, r2
 8011826:	4680      	mov	r8, r0
 8011828:	4689      	mov	r9, r1
 801182a:	d055      	beq.n	80118d8 <_strtod_l+0xba0>
 801182c:	a336      	add	r3, pc, #216	; (adr r3, 8011908 <_strtod_l+0xbd0>)
 801182e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011832:	f7ef f973 	bl	8000b1c <__aeabi_dcmplt>
 8011836:	2800      	cmp	r0, #0
 8011838:	f47f acd0 	bne.w	80111dc <_strtod_l+0x4a4>
 801183c:	a334      	add	r3, pc, #208	; (adr r3, 8011910 <_strtod_l+0xbd8>)
 801183e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011842:	4640      	mov	r0, r8
 8011844:	4649      	mov	r1, r9
 8011846:	f7ef f987 	bl	8000b58 <__aeabi_dcmpgt>
 801184a:	2800      	cmp	r0, #0
 801184c:	f43f af7b 	beq.w	8011746 <_strtod_l+0xa0e>
 8011850:	e4c4      	b.n	80111dc <_strtod_l+0x4a4>
 8011852:	9b04      	ldr	r3, [sp, #16]
 8011854:	b333      	cbz	r3, 80118a4 <_strtod_l+0xb6c>
 8011856:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011858:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801185c:	d822      	bhi.n	80118a4 <_strtod_l+0xb6c>
 801185e:	a32e      	add	r3, pc, #184	; (adr r3, 8011918 <_strtod_l+0xbe0>)
 8011860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011864:	4640      	mov	r0, r8
 8011866:	4649      	mov	r1, r9
 8011868:	f7ef f962 	bl	8000b30 <__aeabi_dcmple>
 801186c:	b1a0      	cbz	r0, 8011898 <_strtod_l+0xb60>
 801186e:	4649      	mov	r1, r9
 8011870:	4640      	mov	r0, r8
 8011872:	f7ef f9b9 	bl	8000be8 <__aeabi_d2uiz>
 8011876:	2801      	cmp	r0, #1
 8011878:	bf38      	it	cc
 801187a:	2001      	movcc	r0, #1
 801187c:	f7ee fe62 	bl	8000544 <__aeabi_ui2d>
 8011880:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011882:	4680      	mov	r8, r0
 8011884:	4689      	mov	r9, r1
 8011886:	bb23      	cbnz	r3, 80118d2 <_strtod_l+0xb9a>
 8011888:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801188c:	9010      	str	r0, [sp, #64]	; 0x40
 801188e:	9311      	str	r3, [sp, #68]	; 0x44
 8011890:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011894:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801189a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801189c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80118a0:	1a9b      	subs	r3, r3, r2
 80118a2:	9309      	str	r3, [sp, #36]	; 0x24
 80118a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80118a8:	eeb0 0a48 	vmov.f32	s0, s16
 80118ac:	eef0 0a68 	vmov.f32	s1, s17
 80118b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80118b4:	f001 fe80 	bl	80135b8 <__ulp>
 80118b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80118bc:	ec53 2b10 	vmov	r2, r3, d0
 80118c0:	f7ee feba 	bl	8000638 <__aeabi_dmul>
 80118c4:	ec53 2b18 	vmov	r2, r3, d8
 80118c8:	f7ee fd00 	bl	80002cc <__adddf3>
 80118cc:	4682      	mov	sl, r0
 80118ce:	468b      	mov	fp, r1
 80118d0:	e78d      	b.n	80117ee <_strtod_l+0xab6>
 80118d2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80118d6:	e7db      	b.n	8011890 <_strtod_l+0xb58>
 80118d8:	a311      	add	r3, pc, #68	; (adr r3, 8011920 <_strtod_l+0xbe8>)
 80118da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118de:	f7ef f91d 	bl	8000b1c <__aeabi_dcmplt>
 80118e2:	e7b2      	b.n	801184a <_strtod_l+0xb12>
 80118e4:	2300      	movs	r3, #0
 80118e6:	930a      	str	r3, [sp, #40]	; 0x28
 80118e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80118ea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80118ec:	6013      	str	r3, [r2, #0]
 80118ee:	f7ff ba6b 	b.w	8010dc8 <_strtod_l+0x90>
 80118f2:	2a65      	cmp	r2, #101	; 0x65
 80118f4:	f43f ab5f 	beq.w	8010fb6 <_strtod_l+0x27e>
 80118f8:	2a45      	cmp	r2, #69	; 0x45
 80118fa:	f43f ab5c 	beq.w	8010fb6 <_strtod_l+0x27e>
 80118fe:	2301      	movs	r3, #1
 8011900:	f7ff bb94 	b.w	801102c <_strtod_l+0x2f4>
 8011904:	f3af 8000 	nop.w
 8011908:	94a03595 	.word	0x94a03595
 801190c:	3fdfffff 	.word	0x3fdfffff
 8011910:	35afe535 	.word	0x35afe535
 8011914:	3fe00000 	.word	0x3fe00000
 8011918:	ffc00000 	.word	0xffc00000
 801191c:	41dfffff 	.word	0x41dfffff
 8011920:	94a03595 	.word	0x94a03595
 8011924:	3fcfffff 	.word	0x3fcfffff
 8011928:	3ff00000 	.word	0x3ff00000
 801192c:	7ff00000 	.word	0x7ff00000
 8011930:	7fe00000 	.word	0x7fe00000
 8011934:	7c9fffff 	.word	0x7c9fffff
 8011938:	3fe00000 	.word	0x3fe00000
 801193c:	bff00000 	.word	0xbff00000
 8011940:	7fefffff 	.word	0x7fefffff

08011944 <_strtod_r>:
 8011944:	4b01      	ldr	r3, [pc, #4]	; (801194c <_strtod_r+0x8>)
 8011946:	f7ff b9f7 	b.w	8010d38 <_strtod_l>
 801194a:	bf00      	nop
 801194c:	20000330 	.word	0x20000330

08011950 <_strtol_l.constprop.0>:
 8011950:	2b01      	cmp	r3, #1
 8011952:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011956:	d001      	beq.n	801195c <_strtol_l.constprop.0+0xc>
 8011958:	2b24      	cmp	r3, #36	; 0x24
 801195a:	d906      	bls.n	801196a <_strtol_l.constprop.0+0x1a>
 801195c:	f7fe fa60 	bl	800fe20 <__errno>
 8011960:	2316      	movs	r3, #22
 8011962:	6003      	str	r3, [r0, #0]
 8011964:	2000      	movs	r0, #0
 8011966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801196a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8011a50 <_strtol_l.constprop.0+0x100>
 801196e:	460d      	mov	r5, r1
 8011970:	462e      	mov	r6, r5
 8011972:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011976:	f814 700c 	ldrb.w	r7, [r4, ip]
 801197a:	f017 0708 	ands.w	r7, r7, #8
 801197e:	d1f7      	bne.n	8011970 <_strtol_l.constprop.0+0x20>
 8011980:	2c2d      	cmp	r4, #45	; 0x2d
 8011982:	d132      	bne.n	80119ea <_strtol_l.constprop.0+0x9a>
 8011984:	782c      	ldrb	r4, [r5, #0]
 8011986:	2701      	movs	r7, #1
 8011988:	1cb5      	adds	r5, r6, #2
 801198a:	2b00      	cmp	r3, #0
 801198c:	d05b      	beq.n	8011a46 <_strtol_l.constprop.0+0xf6>
 801198e:	2b10      	cmp	r3, #16
 8011990:	d109      	bne.n	80119a6 <_strtol_l.constprop.0+0x56>
 8011992:	2c30      	cmp	r4, #48	; 0x30
 8011994:	d107      	bne.n	80119a6 <_strtol_l.constprop.0+0x56>
 8011996:	782c      	ldrb	r4, [r5, #0]
 8011998:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801199c:	2c58      	cmp	r4, #88	; 0x58
 801199e:	d14d      	bne.n	8011a3c <_strtol_l.constprop.0+0xec>
 80119a0:	786c      	ldrb	r4, [r5, #1]
 80119a2:	2310      	movs	r3, #16
 80119a4:	3502      	adds	r5, #2
 80119a6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80119aa:	f108 38ff 	add.w	r8, r8, #4294967295
 80119ae:	f04f 0c00 	mov.w	ip, #0
 80119b2:	fbb8 f9f3 	udiv	r9, r8, r3
 80119b6:	4666      	mov	r6, ip
 80119b8:	fb03 8a19 	mls	sl, r3, r9, r8
 80119bc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80119c0:	f1be 0f09 	cmp.w	lr, #9
 80119c4:	d816      	bhi.n	80119f4 <_strtol_l.constprop.0+0xa4>
 80119c6:	4674      	mov	r4, lr
 80119c8:	42a3      	cmp	r3, r4
 80119ca:	dd24      	ble.n	8011a16 <_strtol_l.constprop.0+0xc6>
 80119cc:	f1bc 0f00 	cmp.w	ip, #0
 80119d0:	db1e      	blt.n	8011a10 <_strtol_l.constprop.0+0xc0>
 80119d2:	45b1      	cmp	r9, r6
 80119d4:	d31c      	bcc.n	8011a10 <_strtol_l.constprop.0+0xc0>
 80119d6:	d101      	bne.n	80119dc <_strtol_l.constprop.0+0x8c>
 80119d8:	45a2      	cmp	sl, r4
 80119da:	db19      	blt.n	8011a10 <_strtol_l.constprop.0+0xc0>
 80119dc:	fb06 4603 	mla	r6, r6, r3, r4
 80119e0:	f04f 0c01 	mov.w	ip, #1
 80119e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80119e8:	e7e8      	b.n	80119bc <_strtol_l.constprop.0+0x6c>
 80119ea:	2c2b      	cmp	r4, #43	; 0x2b
 80119ec:	bf04      	itt	eq
 80119ee:	782c      	ldrbeq	r4, [r5, #0]
 80119f0:	1cb5      	addeq	r5, r6, #2
 80119f2:	e7ca      	b.n	801198a <_strtol_l.constprop.0+0x3a>
 80119f4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80119f8:	f1be 0f19 	cmp.w	lr, #25
 80119fc:	d801      	bhi.n	8011a02 <_strtol_l.constprop.0+0xb2>
 80119fe:	3c37      	subs	r4, #55	; 0x37
 8011a00:	e7e2      	b.n	80119c8 <_strtol_l.constprop.0+0x78>
 8011a02:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8011a06:	f1be 0f19 	cmp.w	lr, #25
 8011a0a:	d804      	bhi.n	8011a16 <_strtol_l.constprop.0+0xc6>
 8011a0c:	3c57      	subs	r4, #87	; 0x57
 8011a0e:	e7db      	b.n	80119c8 <_strtol_l.constprop.0+0x78>
 8011a10:	f04f 3cff 	mov.w	ip, #4294967295
 8011a14:	e7e6      	b.n	80119e4 <_strtol_l.constprop.0+0x94>
 8011a16:	f1bc 0f00 	cmp.w	ip, #0
 8011a1a:	da05      	bge.n	8011a28 <_strtol_l.constprop.0+0xd8>
 8011a1c:	2322      	movs	r3, #34	; 0x22
 8011a1e:	6003      	str	r3, [r0, #0]
 8011a20:	4646      	mov	r6, r8
 8011a22:	b942      	cbnz	r2, 8011a36 <_strtol_l.constprop.0+0xe6>
 8011a24:	4630      	mov	r0, r6
 8011a26:	e79e      	b.n	8011966 <_strtol_l.constprop.0+0x16>
 8011a28:	b107      	cbz	r7, 8011a2c <_strtol_l.constprop.0+0xdc>
 8011a2a:	4276      	negs	r6, r6
 8011a2c:	2a00      	cmp	r2, #0
 8011a2e:	d0f9      	beq.n	8011a24 <_strtol_l.constprop.0+0xd4>
 8011a30:	f1bc 0f00 	cmp.w	ip, #0
 8011a34:	d000      	beq.n	8011a38 <_strtol_l.constprop.0+0xe8>
 8011a36:	1e69      	subs	r1, r5, #1
 8011a38:	6011      	str	r1, [r2, #0]
 8011a3a:	e7f3      	b.n	8011a24 <_strtol_l.constprop.0+0xd4>
 8011a3c:	2430      	movs	r4, #48	; 0x30
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d1b1      	bne.n	80119a6 <_strtol_l.constprop.0+0x56>
 8011a42:	2308      	movs	r3, #8
 8011a44:	e7af      	b.n	80119a6 <_strtol_l.constprop.0+0x56>
 8011a46:	2c30      	cmp	r4, #48	; 0x30
 8011a48:	d0a5      	beq.n	8011996 <_strtol_l.constprop.0+0x46>
 8011a4a:	230a      	movs	r3, #10
 8011a4c:	e7ab      	b.n	80119a6 <_strtol_l.constprop.0+0x56>
 8011a4e:	bf00      	nop
 8011a50:	080155b9 	.word	0x080155b9

08011a54 <_strtol_r>:
 8011a54:	f7ff bf7c 	b.w	8011950 <_strtol_l.constprop.0>

08011a58 <_write_r>:
 8011a58:	b538      	push	{r3, r4, r5, lr}
 8011a5a:	4d07      	ldr	r5, [pc, #28]	; (8011a78 <_write_r+0x20>)
 8011a5c:	4604      	mov	r4, r0
 8011a5e:	4608      	mov	r0, r1
 8011a60:	4611      	mov	r1, r2
 8011a62:	2200      	movs	r2, #0
 8011a64:	602a      	str	r2, [r5, #0]
 8011a66:	461a      	mov	r2, r3
 8011a68:	f7f1 f8c7 	bl	8002bfa <_write>
 8011a6c:	1c43      	adds	r3, r0, #1
 8011a6e:	d102      	bne.n	8011a76 <_write_r+0x1e>
 8011a70:	682b      	ldr	r3, [r5, #0]
 8011a72:	b103      	cbz	r3, 8011a76 <_write_r+0x1e>
 8011a74:	6023      	str	r3, [r4, #0]
 8011a76:	bd38      	pop	{r3, r4, r5, pc}
 8011a78:	20000770 	.word	0x20000770

08011a7c <_close_r>:
 8011a7c:	b538      	push	{r3, r4, r5, lr}
 8011a7e:	4d06      	ldr	r5, [pc, #24]	; (8011a98 <_close_r+0x1c>)
 8011a80:	2300      	movs	r3, #0
 8011a82:	4604      	mov	r4, r0
 8011a84:	4608      	mov	r0, r1
 8011a86:	602b      	str	r3, [r5, #0]
 8011a88:	f7f1 f8d3 	bl	8002c32 <_close>
 8011a8c:	1c43      	adds	r3, r0, #1
 8011a8e:	d102      	bne.n	8011a96 <_close_r+0x1a>
 8011a90:	682b      	ldr	r3, [r5, #0]
 8011a92:	b103      	cbz	r3, 8011a96 <_close_r+0x1a>
 8011a94:	6023      	str	r3, [r4, #0]
 8011a96:	bd38      	pop	{r3, r4, r5, pc}
 8011a98:	20000770 	.word	0x20000770

08011a9c <quorem>:
 8011a9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011aa0:	6903      	ldr	r3, [r0, #16]
 8011aa2:	690c      	ldr	r4, [r1, #16]
 8011aa4:	42a3      	cmp	r3, r4
 8011aa6:	4607      	mov	r7, r0
 8011aa8:	f2c0 8081 	blt.w	8011bae <quorem+0x112>
 8011aac:	3c01      	subs	r4, #1
 8011aae:	f101 0814 	add.w	r8, r1, #20
 8011ab2:	f100 0514 	add.w	r5, r0, #20
 8011ab6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011aba:	9301      	str	r3, [sp, #4]
 8011abc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011ac0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011ac4:	3301      	adds	r3, #1
 8011ac6:	429a      	cmp	r2, r3
 8011ac8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011acc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011ad0:	fbb2 f6f3 	udiv	r6, r2, r3
 8011ad4:	d331      	bcc.n	8011b3a <quorem+0x9e>
 8011ad6:	f04f 0e00 	mov.w	lr, #0
 8011ada:	4640      	mov	r0, r8
 8011adc:	46ac      	mov	ip, r5
 8011ade:	46f2      	mov	sl, lr
 8011ae0:	f850 2b04 	ldr.w	r2, [r0], #4
 8011ae4:	b293      	uxth	r3, r2
 8011ae6:	fb06 e303 	mla	r3, r6, r3, lr
 8011aea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8011aee:	b29b      	uxth	r3, r3
 8011af0:	ebaa 0303 	sub.w	r3, sl, r3
 8011af4:	f8dc a000 	ldr.w	sl, [ip]
 8011af8:	0c12      	lsrs	r2, r2, #16
 8011afa:	fa13 f38a 	uxtah	r3, r3, sl
 8011afe:	fb06 e202 	mla	r2, r6, r2, lr
 8011b02:	9300      	str	r3, [sp, #0]
 8011b04:	9b00      	ldr	r3, [sp, #0]
 8011b06:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011b0a:	b292      	uxth	r2, r2
 8011b0c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8011b10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011b14:	f8bd 3000 	ldrh.w	r3, [sp]
 8011b18:	4581      	cmp	r9, r0
 8011b1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011b1e:	f84c 3b04 	str.w	r3, [ip], #4
 8011b22:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011b26:	d2db      	bcs.n	8011ae0 <quorem+0x44>
 8011b28:	f855 300b 	ldr.w	r3, [r5, fp]
 8011b2c:	b92b      	cbnz	r3, 8011b3a <quorem+0x9e>
 8011b2e:	9b01      	ldr	r3, [sp, #4]
 8011b30:	3b04      	subs	r3, #4
 8011b32:	429d      	cmp	r5, r3
 8011b34:	461a      	mov	r2, r3
 8011b36:	d32e      	bcc.n	8011b96 <quorem+0xfa>
 8011b38:	613c      	str	r4, [r7, #16]
 8011b3a:	4638      	mov	r0, r7
 8011b3c:	f001 fc96 	bl	801346c <__mcmp>
 8011b40:	2800      	cmp	r0, #0
 8011b42:	db24      	blt.n	8011b8e <quorem+0xf2>
 8011b44:	3601      	adds	r6, #1
 8011b46:	4628      	mov	r0, r5
 8011b48:	f04f 0c00 	mov.w	ip, #0
 8011b4c:	f858 2b04 	ldr.w	r2, [r8], #4
 8011b50:	f8d0 e000 	ldr.w	lr, [r0]
 8011b54:	b293      	uxth	r3, r2
 8011b56:	ebac 0303 	sub.w	r3, ip, r3
 8011b5a:	0c12      	lsrs	r2, r2, #16
 8011b5c:	fa13 f38e 	uxtah	r3, r3, lr
 8011b60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011b64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011b68:	b29b      	uxth	r3, r3
 8011b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011b6e:	45c1      	cmp	r9, r8
 8011b70:	f840 3b04 	str.w	r3, [r0], #4
 8011b74:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011b78:	d2e8      	bcs.n	8011b4c <quorem+0xb0>
 8011b7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011b7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011b82:	b922      	cbnz	r2, 8011b8e <quorem+0xf2>
 8011b84:	3b04      	subs	r3, #4
 8011b86:	429d      	cmp	r5, r3
 8011b88:	461a      	mov	r2, r3
 8011b8a:	d30a      	bcc.n	8011ba2 <quorem+0x106>
 8011b8c:	613c      	str	r4, [r7, #16]
 8011b8e:	4630      	mov	r0, r6
 8011b90:	b003      	add	sp, #12
 8011b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b96:	6812      	ldr	r2, [r2, #0]
 8011b98:	3b04      	subs	r3, #4
 8011b9a:	2a00      	cmp	r2, #0
 8011b9c:	d1cc      	bne.n	8011b38 <quorem+0x9c>
 8011b9e:	3c01      	subs	r4, #1
 8011ba0:	e7c7      	b.n	8011b32 <quorem+0x96>
 8011ba2:	6812      	ldr	r2, [r2, #0]
 8011ba4:	3b04      	subs	r3, #4
 8011ba6:	2a00      	cmp	r2, #0
 8011ba8:	d1f0      	bne.n	8011b8c <quorem+0xf0>
 8011baa:	3c01      	subs	r4, #1
 8011bac:	e7eb      	b.n	8011b86 <quorem+0xea>
 8011bae:	2000      	movs	r0, #0
 8011bb0:	e7ee      	b.n	8011b90 <quorem+0xf4>
 8011bb2:	0000      	movs	r0, r0
 8011bb4:	0000      	movs	r0, r0
	...

08011bb8 <_dtoa_r>:
 8011bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bbc:	ed2d 8b04 	vpush	{d8-d9}
 8011bc0:	ec57 6b10 	vmov	r6, r7, d0
 8011bc4:	b093      	sub	sp, #76	; 0x4c
 8011bc6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011bc8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011bcc:	9106      	str	r1, [sp, #24]
 8011bce:	ee10 aa10 	vmov	sl, s0
 8011bd2:	4604      	mov	r4, r0
 8011bd4:	9209      	str	r2, [sp, #36]	; 0x24
 8011bd6:	930c      	str	r3, [sp, #48]	; 0x30
 8011bd8:	46bb      	mov	fp, r7
 8011bda:	b975      	cbnz	r5, 8011bfa <_dtoa_r+0x42>
 8011bdc:	2010      	movs	r0, #16
 8011bde:	f001 f95f 	bl	8012ea0 <malloc>
 8011be2:	4602      	mov	r2, r0
 8011be4:	6260      	str	r0, [r4, #36]	; 0x24
 8011be6:	b920      	cbnz	r0, 8011bf2 <_dtoa_r+0x3a>
 8011be8:	4ba7      	ldr	r3, [pc, #668]	; (8011e88 <_dtoa_r+0x2d0>)
 8011bea:	21ea      	movs	r1, #234	; 0xea
 8011bec:	48a7      	ldr	r0, [pc, #668]	; (8011e8c <_dtoa_r+0x2d4>)
 8011bee:	f002 fcc7 	bl	8014580 <__assert_func>
 8011bf2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011bf6:	6005      	str	r5, [r0, #0]
 8011bf8:	60c5      	str	r5, [r0, #12]
 8011bfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011bfc:	6819      	ldr	r1, [r3, #0]
 8011bfe:	b151      	cbz	r1, 8011c16 <_dtoa_r+0x5e>
 8011c00:	685a      	ldr	r2, [r3, #4]
 8011c02:	604a      	str	r2, [r1, #4]
 8011c04:	2301      	movs	r3, #1
 8011c06:	4093      	lsls	r3, r2
 8011c08:	608b      	str	r3, [r1, #8]
 8011c0a:	4620      	mov	r0, r4
 8011c0c:	f001 f9a2 	bl	8012f54 <_Bfree>
 8011c10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011c12:	2200      	movs	r2, #0
 8011c14:	601a      	str	r2, [r3, #0]
 8011c16:	1e3b      	subs	r3, r7, #0
 8011c18:	bfaa      	itet	ge
 8011c1a:	2300      	movge	r3, #0
 8011c1c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8011c20:	f8c8 3000 	strge.w	r3, [r8]
 8011c24:	4b9a      	ldr	r3, [pc, #616]	; (8011e90 <_dtoa_r+0x2d8>)
 8011c26:	bfbc      	itt	lt
 8011c28:	2201      	movlt	r2, #1
 8011c2a:	f8c8 2000 	strlt.w	r2, [r8]
 8011c2e:	ea33 030b 	bics.w	r3, r3, fp
 8011c32:	d11b      	bne.n	8011c6c <_dtoa_r+0xb4>
 8011c34:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011c36:	f242 730f 	movw	r3, #9999	; 0x270f
 8011c3a:	6013      	str	r3, [r2, #0]
 8011c3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011c40:	4333      	orrs	r3, r6
 8011c42:	f000 8592 	beq.w	801276a <_dtoa_r+0xbb2>
 8011c46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011c48:	b963      	cbnz	r3, 8011c64 <_dtoa_r+0xac>
 8011c4a:	4b92      	ldr	r3, [pc, #584]	; (8011e94 <_dtoa_r+0x2dc>)
 8011c4c:	e022      	b.n	8011c94 <_dtoa_r+0xdc>
 8011c4e:	4b92      	ldr	r3, [pc, #584]	; (8011e98 <_dtoa_r+0x2e0>)
 8011c50:	9301      	str	r3, [sp, #4]
 8011c52:	3308      	adds	r3, #8
 8011c54:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011c56:	6013      	str	r3, [r2, #0]
 8011c58:	9801      	ldr	r0, [sp, #4]
 8011c5a:	b013      	add	sp, #76	; 0x4c
 8011c5c:	ecbd 8b04 	vpop	{d8-d9}
 8011c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c64:	4b8b      	ldr	r3, [pc, #556]	; (8011e94 <_dtoa_r+0x2dc>)
 8011c66:	9301      	str	r3, [sp, #4]
 8011c68:	3303      	adds	r3, #3
 8011c6a:	e7f3      	b.n	8011c54 <_dtoa_r+0x9c>
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	2300      	movs	r3, #0
 8011c70:	4650      	mov	r0, sl
 8011c72:	4659      	mov	r1, fp
 8011c74:	f7ee ff48 	bl	8000b08 <__aeabi_dcmpeq>
 8011c78:	ec4b ab19 	vmov	d9, sl, fp
 8011c7c:	4680      	mov	r8, r0
 8011c7e:	b158      	cbz	r0, 8011c98 <_dtoa_r+0xe0>
 8011c80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011c82:	2301      	movs	r3, #1
 8011c84:	6013      	str	r3, [r2, #0]
 8011c86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	f000 856b 	beq.w	8012764 <_dtoa_r+0xbac>
 8011c8e:	4883      	ldr	r0, [pc, #524]	; (8011e9c <_dtoa_r+0x2e4>)
 8011c90:	6018      	str	r0, [r3, #0]
 8011c92:	1e43      	subs	r3, r0, #1
 8011c94:	9301      	str	r3, [sp, #4]
 8011c96:	e7df      	b.n	8011c58 <_dtoa_r+0xa0>
 8011c98:	ec4b ab10 	vmov	d0, sl, fp
 8011c9c:	aa10      	add	r2, sp, #64	; 0x40
 8011c9e:	a911      	add	r1, sp, #68	; 0x44
 8011ca0:	4620      	mov	r0, r4
 8011ca2:	f001 fd05 	bl	80136b0 <__d2b>
 8011ca6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8011caa:	ee08 0a10 	vmov	s16, r0
 8011cae:	2d00      	cmp	r5, #0
 8011cb0:	f000 8084 	beq.w	8011dbc <_dtoa_r+0x204>
 8011cb4:	ee19 3a90 	vmov	r3, s19
 8011cb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011cbc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011cc0:	4656      	mov	r6, sl
 8011cc2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8011cc6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011cca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8011cce:	4b74      	ldr	r3, [pc, #464]	; (8011ea0 <_dtoa_r+0x2e8>)
 8011cd0:	2200      	movs	r2, #0
 8011cd2:	4630      	mov	r0, r6
 8011cd4:	4639      	mov	r1, r7
 8011cd6:	f7ee faf7 	bl	80002c8 <__aeabi_dsub>
 8011cda:	a365      	add	r3, pc, #404	; (adr r3, 8011e70 <_dtoa_r+0x2b8>)
 8011cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ce0:	f7ee fcaa 	bl	8000638 <__aeabi_dmul>
 8011ce4:	a364      	add	r3, pc, #400	; (adr r3, 8011e78 <_dtoa_r+0x2c0>)
 8011ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cea:	f7ee faef 	bl	80002cc <__adddf3>
 8011cee:	4606      	mov	r6, r0
 8011cf0:	4628      	mov	r0, r5
 8011cf2:	460f      	mov	r7, r1
 8011cf4:	f7ee fc36 	bl	8000564 <__aeabi_i2d>
 8011cf8:	a361      	add	r3, pc, #388	; (adr r3, 8011e80 <_dtoa_r+0x2c8>)
 8011cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cfe:	f7ee fc9b 	bl	8000638 <__aeabi_dmul>
 8011d02:	4602      	mov	r2, r0
 8011d04:	460b      	mov	r3, r1
 8011d06:	4630      	mov	r0, r6
 8011d08:	4639      	mov	r1, r7
 8011d0a:	f7ee fadf 	bl	80002cc <__adddf3>
 8011d0e:	4606      	mov	r6, r0
 8011d10:	460f      	mov	r7, r1
 8011d12:	f7ee ff41 	bl	8000b98 <__aeabi_d2iz>
 8011d16:	2200      	movs	r2, #0
 8011d18:	9000      	str	r0, [sp, #0]
 8011d1a:	2300      	movs	r3, #0
 8011d1c:	4630      	mov	r0, r6
 8011d1e:	4639      	mov	r1, r7
 8011d20:	f7ee fefc 	bl	8000b1c <__aeabi_dcmplt>
 8011d24:	b150      	cbz	r0, 8011d3c <_dtoa_r+0x184>
 8011d26:	9800      	ldr	r0, [sp, #0]
 8011d28:	f7ee fc1c 	bl	8000564 <__aeabi_i2d>
 8011d2c:	4632      	mov	r2, r6
 8011d2e:	463b      	mov	r3, r7
 8011d30:	f7ee feea 	bl	8000b08 <__aeabi_dcmpeq>
 8011d34:	b910      	cbnz	r0, 8011d3c <_dtoa_r+0x184>
 8011d36:	9b00      	ldr	r3, [sp, #0]
 8011d38:	3b01      	subs	r3, #1
 8011d3a:	9300      	str	r3, [sp, #0]
 8011d3c:	9b00      	ldr	r3, [sp, #0]
 8011d3e:	2b16      	cmp	r3, #22
 8011d40:	d85a      	bhi.n	8011df8 <_dtoa_r+0x240>
 8011d42:	9a00      	ldr	r2, [sp, #0]
 8011d44:	4b57      	ldr	r3, [pc, #348]	; (8011ea4 <_dtoa_r+0x2ec>)
 8011d46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d4e:	ec51 0b19 	vmov	r0, r1, d9
 8011d52:	f7ee fee3 	bl	8000b1c <__aeabi_dcmplt>
 8011d56:	2800      	cmp	r0, #0
 8011d58:	d050      	beq.n	8011dfc <_dtoa_r+0x244>
 8011d5a:	9b00      	ldr	r3, [sp, #0]
 8011d5c:	3b01      	subs	r3, #1
 8011d5e:	9300      	str	r3, [sp, #0]
 8011d60:	2300      	movs	r3, #0
 8011d62:	930b      	str	r3, [sp, #44]	; 0x2c
 8011d64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011d66:	1b5d      	subs	r5, r3, r5
 8011d68:	1e6b      	subs	r3, r5, #1
 8011d6a:	9305      	str	r3, [sp, #20]
 8011d6c:	bf45      	ittet	mi
 8011d6e:	f1c5 0301 	rsbmi	r3, r5, #1
 8011d72:	9304      	strmi	r3, [sp, #16]
 8011d74:	2300      	movpl	r3, #0
 8011d76:	2300      	movmi	r3, #0
 8011d78:	bf4c      	ite	mi
 8011d7a:	9305      	strmi	r3, [sp, #20]
 8011d7c:	9304      	strpl	r3, [sp, #16]
 8011d7e:	9b00      	ldr	r3, [sp, #0]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	db3d      	blt.n	8011e00 <_dtoa_r+0x248>
 8011d84:	9b05      	ldr	r3, [sp, #20]
 8011d86:	9a00      	ldr	r2, [sp, #0]
 8011d88:	920a      	str	r2, [sp, #40]	; 0x28
 8011d8a:	4413      	add	r3, r2
 8011d8c:	9305      	str	r3, [sp, #20]
 8011d8e:	2300      	movs	r3, #0
 8011d90:	9307      	str	r3, [sp, #28]
 8011d92:	9b06      	ldr	r3, [sp, #24]
 8011d94:	2b09      	cmp	r3, #9
 8011d96:	f200 8089 	bhi.w	8011eac <_dtoa_r+0x2f4>
 8011d9a:	2b05      	cmp	r3, #5
 8011d9c:	bfc4      	itt	gt
 8011d9e:	3b04      	subgt	r3, #4
 8011da0:	9306      	strgt	r3, [sp, #24]
 8011da2:	9b06      	ldr	r3, [sp, #24]
 8011da4:	f1a3 0302 	sub.w	r3, r3, #2
 8011da8:	bfcc      	ite	gt
 8011daa:	2500      	movgt	r5, #0
 8011dac:	2501      	movle	r5, #1
 8011dae:	2b03      	cmp	r3, #3
 8011db0:	f200 8087 	bhi.w	8011ec2 <_dtoa_r+0x30a>
 8011db4:	e8df f003 	tbb	[pc, r3]
 8011db8:	59383a2d 	.word	0x59383a2d
 8011dbc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011dc0:	441d      	add	r5, r3
 8011dc2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011dc6:	2b20      	cmp	r3, #32
 8011dc8:	bfc1      	itttt	gt
 8011dca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011dce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8011dd2:	fa0b f303 	lslgt.w	r3, fp, r3
 8011dd6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011dda:	bfda      	itte	le
 8011ddc:	f1c3 0320 	rsble	r3, r3, #32
 8011de0:	fa06 f003 	lslle.w	r0, r6, r3
 8011de4:	4318      	orrgt	r0, r3
 8011de6:	f7ee fbad 	bl	8000544 <__aeabi_ui2d>
 8011dea:	2301      	movs	r3, #1
 8011dec:	4606      	mov	r6, r0
 8011dee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011df2:	3d01      	subs	r5, #1
 8011df4:	930e      	str	r3, [sp, #56]	; 0x38
 8011df6:	e76a      	b.n	8011cce <_dtoa_r+0x116>
 8011df8:	2301      	movs	r3, #1
 8011dfa:	e7b2      	b.n	8011d62 <_dtoa_r+0x1aa>
 8011dfc:	900b      	str	r0, [sp, #44]	; 0x2c
 8011dfe:	e7b1      	b.n	8011d64 <_dtoa_r+0x1ac>
 8011e00:	9b04      	ldr	r3, [sp, #16]
 8011e02:	9a00      	ldr	r2, [sp, #0]
 8011e04:	1a9b      	subs	r3, r3, r2
 8011e06:	9304      	str	r3, [sp, #16]
 8011e08:	4253      	negs	r3, r2
 8011e0a:	9307      	str	r3, [sp, #28]
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8011e10:	e7bf      	b.n	8011d92 <_dtoa_r+0x1da>
 8011e12:	2300      	movs	r3, #0
 8011e14:	9308      	str	r3, [sp, #32]
 8011e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	dc55      	bgt.n	8011ec8 <_dtoa_r+0x310>
 8011e1c:	2301      	movs	r3, #1
 8011e1e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011e22:	461a      	mov	r2, r3
 8011e24:	9209      	str	r2, [sp, #36]	; 0x24
 8011e26:	e00c      	b.n	8011e42 <_dtoa_r+0x28a>
 8011e28:	2301      	movs	r3, #1
 8011e2a:	e7f3      	b.n	8011e14 <_dtoa_r+0x25c>
 8011e2c:	2300      	movs	r3, #0
 8011e2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011e30:	9308      	str	r3, [sp, #32]
 8011e32:	9b00      	ldr	r3, [sp, #0]
 8011e34:	4413      	add	r3, r2
 8011e36:	9302      	str	r3, [sp, #8]
 8011e38:	3301      	adds	r3, #1
 8011e3a:	2b01      	cmp	r3, #1
 8011e3c:	9303      	str	r3, [sp, #12]
 8011e3e:	bfb8      	it	lt
 8011e40:	2301      	movlt	r3, #1
 8011e42:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011e44:	2200      	movs	r2, #0
 8011e46:	6042      	str	r2, [r0, #4]
 8011e48:	2204      	movs	r2, #4
 8011e4a:	f102 0614 	add.w	r6, r2, #20
 8011e4e:	429e      	cmp	r6, r3
 8011e50:	6841      	ldr	r1, [r0, #4]
 8011e52:	d93d      	bls.n	8011ed0 <_dtoa_r+0x318>
 8011e54:	4620      	mov	r0, r4
 8011e56:	f001 f83d 	bl	8012ed4 <_Balloc>
 8011e5a:	9001      	str	r0, [sp, #4]
 8011e5c:	2800      	cmp	r0, #0
 8011e5e:	d13b      	bne.n	8011ed8 <_dtoa_r+0x320>
 8011e60:	4b11      	ldr	r3, [pc, #68]	; (8011ea8 <_dtoa_r+0x2f0>)
 8011e62:	4602      	mov	r2, r0
 8011e64:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011e68:	e6c0      	b.n	8011bec <_dtoa_r+0x34>
 8011e6a:	2301      	movs	r3, #1
 8011e6c:	e7df      	b.n	8011e2e <_dtoa_r+0x276>
 8011e6e:	bf00      	nop
 8011e70:	636f4361 	.word	0x636f4361
 8011e74:	3fd287a7 	.word	0x3fd287a7
 8011e78:	8b60c8b3 	.word	0x8b60c8b3
 8011e7c:	3fc68a28 	.word	0x3fc68a28
 8011e80:	509f79fb 	.word	0x509f79fb
 8011e84:	3fd34413 	.word	0x3fd34413
 8011e88:	080156c6 	.word	0x080156c6
 8011e8c:	080156dd 	.word	0x080156dd
 8011e90:	7ff00000 	.word	0x7ff00000
 8011e94:	080156c2 	.word	0x080156c2
 8011e98:	080156b9 	.word	0x080156b9
 8011e9c:	08015932 	.word	0x08015932
 8011ea0:	3ff80000 	.word	0x3ff80000
 8011ea4:	08015848 	.word	0x08015848
 8011ea8:	08015738 	.word	0x08015738
 8011eac:	2501      	movs	r5, #1
 8011eae:	2300      	movs	r3, #0
 8011eb0:	9306      	str	r3, [sp, #24]
 8011eb2:	9508      	str	r5, [sp, #32]
 8011eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8011eb8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011ebc:	2200      	movs	r2, #0
 8011ebe:	2312      	movs	r3, #18
 8011ec0:	e7b0      	b.n	8011e24 <_dtoa_r+0x26c>
 8011ec2:	2301      	movs	r3, #1
 8011ec4:	9308      	str	r3, [sp, #32]
 8011ec6:	e7f5      	b.n	8011eb4 <_dtoa_r+0x2fc>
 8011ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011eca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011ece:	e7b8      	b.n	8011e42 <_dtoa_r+0x28a>
 8011ed0:	3101      	adds	r1, #1
 8011ed2:	6041      	str	r1, [r0, #4]
 8011ed4:	0052      	lsls	r2, r2, #1
 8011ed6:	e7b8      	b.n	8011e4a <_dtoa_r+0x292>
 8011ed8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011eda:	9a01      	ldr	r2, [sp, #4]
 8011edc:	601a      	str	r2, [r3, #0]
 8011ede:	9b03      	ldr	r3, [sp, #12]
 8011ee0:	2b0e      	cmp	r3, #14
 8011ee2:	f200 809d 	bhi.w	8012020 <_dtoa_r+0x468>
 8011ee6:	2d00      	cmp	r5, #0
 8011ee8:	f000 809a 	beq.w	8012020 <_dtoa_r+0x468>
 8011eec:	9b00      	ldr	r3, [sp, #0]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	dd32      	ble.n	8011f58 <_dtoa_r+0x3a0>
 8011ef2:	4ab7      	ldr	r2, [pc, #732]	; (80121d0 <_dtoa_r+0x618>)
 8011ef4:	f003 030f 	and.w	r3, r3, #15
 8011ef8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011efc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011f00:	9b00      	ldr	r3, [sp, #0]
 8011f02:	05d8      	lsls	r0, r3, #23
 8011f04:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011f08:	d516      	bpl.n	8011f38 <_dtoa_r+0x380>
 8011f0a:	4bb2      	ldr	r3, [pc, #712]	; (80121d4 <_dtoa_r+0x61c>)
 8011f0c:	ec51 0b19 	vmov	r0, r1, d9
 8011f10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011f14:	f7ee fcba 	bl	800088c <__aeabi_ddiv>
 8011f18:	f007 070f 	and.w	r7, r7, #15
 8011f1c:	4682      	mov	sl, r0
 8011f1e:	468b      	mov	fp, r1
 8011f20:	2503      	movs	r5, #3
 8011f22:	4eac      	ldr	r6, [pc, #688]	; (80121d4 <_dtoa_r+0x61c>)
 8011f24:	b957      	cbnz	r7, 8011f3c <_dtoa_r+0x384>
 8011f26:	4642      	mov	r2, r8
 8011f28:	464b      	mov	r3, r9
 8011f2a:	4650      	mov	r0, sl
 8011f2c:	4659      	mov	r1, fp
 8011f2e:	f7ee fcad 	bl	800088c <__aeabi_ddiv>
 8011f32:	4682      	mov	sl, r0
 8011f34:	468b      	mov	fp, r1
 8011f36:	e028      	b.n	8011f8a <_dtoa_r+0x3d2>
 8011f38:	2502      	movs	r5, #2
 8011f3a:	e7f2      	b.n	8011f22 <_dtoa_r+0x36a>
 8011f3c:	07f9      	lsls	r1, r7, #31
 8011f3e:	d508      	bpl.n	8011f52 <_dtoa_r+0x39a>
 8011f40:	4640      	mov	r0, r8
 8011f42:	4649      	mov	r1, r9
 8011f44:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011f48:	f7ee fb76 	bl	8000638 <__aeabi_dmul>
 8011f4c:	3501      	adds	r5, #1
 8011f4e:	4680      	mov	r8, r0
 8011f50:	4689      	mov	r9, r1
 8011f52:	107f      	asrs	r7, r7, #1
 8011f54:	3608      	adds	r6, #8
 8011f56:	e7e5      	b.n	8011f24 <_dtoa_r+0x36c>
 8011f58:	f000 809b 	beq.w	8012092 <_dtoa_r+0x4da>
 8011f5c:	9b00      	ldr	r3, [sp, #0]
 8011f5e:	4f9d      	ldr	r7, [pc, #628]	; (80121d4 <_dtoa_r+0x61c>)
 8011f60:	425e      	negs	r6, r3
 8011f62:	4b9b      	ldr	r3, [pc, #620]	; (80121d0 <_dtoa_r+0x618>)
 8011f64:	f006 020f 	and.w	r2, r6, #15
 8011f68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f70:	ec51 0b19 	vmov	r0, r1, d9
 8011f74:	f7ee fb60 	bl	8000638 <__aeabi_dmul>
 8011f78:	1136      	asrs	r6, r6, #4
 8011f7a:	4682      	mov	sl, r0
 8011f7c:	468b      	mov	fp, r1
 8011f7e:	2300      	movs	r3, #0
 8011f80:	2502      	movs	r5, #2
 8011f82:	2e00      	cmp	r6, #0
 8011f84:	d17a      	bne.n	801207c <_dtoa_r+0x4c4>
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d1d3      	bne.n	8011f32 <_dtoa_r+0x37a>
 8011f8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	f000 8082 	beq.w	8012096 <_dtoa_r+0x4de>
 8011f92:	4b91      	ldr	r3, [pc, #580]	; (80121d8 <_dtoa_r+0x620>)
 8011f94:	2200      	movs	r2, #0
 8011f96:	4650      	mov	r0, sl
 8011f98:	4659      	mov	r1, fp
 8011f9a:	f7ee fdbf 	bl	8000b1c <__aeabi_dcmplt>
 8011f9e:	2800      	cmp	r0, #0
 8011fa0:	d079      	beq.n	8012096 <_dtoa_r+0x4de>
 8011fa2:	9b03      	ldr	r3, [sp, #12]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d076      	beq.n	8012096 <_dtoa_r+0x4de>
 8011fa8:	9b02      	ldr	r3, [sp, #8]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	dd36      	ble.n	801201c <_dtoa_r+0x464>
 8011fae:	9b00      	ldr	r3, [sp, #0]
 8011fb0:	4650      	mov	r0, sl
 8011fb2:	4659      	mov	r1, fp
 8011fb4:	1e5f      	subs	r7, r3, #1
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	4b88      	ldr	r3, [pc, #544]	; (80121dc <_dtoa_r+0x624>)
 8011fba:	f7ee fb3d 	bl	8000638 <__aeabi_dmul>
 8011fbe:	9e02      	ldr	r6, [sp, #8]
 8011fc0:	4682      	mov	sl, r0
 8011fc2:	468b      	mov	fp, r1
 8011fc4:	3501      	adds	r5, #1
 8011fc6:	4628      	mov	r0, r5
 8011fc8:	f7ee facc 	bl	8000564 <__aeabi_i2d>
 8011fcc:	4652      	mov	r2, sl
 8011fce:	465b      	mov	r3, fp
 8011fd0:	f7ee fb32 	bl	8000638 <__aeabi_dmul>
 8011fd4:	4b82      	ldr	r3, [pc, #520]	; (80121e0 <_dtoa_r+0x628>)
 8011fd6:	2200      	movs	r2, #0
 8011fd8:	f7ee f978 	bl	80002cc <__adddf3>
 8011fdc:	46d0      	mov	r8, sl
 8011fde:	46d9      	mov	r9, fp
 8011fe0:	4682      	mov	sl, r0
 8011fe2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8011fe6:	2e00      	cmp	r6, #0
 8011fe8:	d158      	bne.n	801209c <_dtoa_r+0x4e4>
 8011fea:	4b7e      	ldr	r3, [pc, #504]	; (80121e4 <_dtoa_r+0x62c>)
 8011fec:	2200      	movs	r2, #0
 8011fee:	4640      	mov	r0, r8
 8011ff0:	4649      	mov	r1, r9
 8011ff2:	f7ee f969 	bl	80002c8 <__aeabi_dsub>
 8011ff6:	4652      	mov	r2, sl
 8011ff8:	465b      	mov	r3, fp
 8011ffa:	4680      	mov	r8, r0
 8011ffc:	4689      	mov	r9, r1
 8011ffe:	f7ee fdab 	bl	8000b58 <__aeabi_dcmpgt>
 8012002:	2800      	cmp	r0, #0
 8012004:	f040 8295 	bne.w	8012532 <_dtoa_r+0x97a>
 8012008:	4652      	mov	r2, sl
 801200a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801200e:	4640      	mov	r0, r8
 8012010:	4649      	mov	r1, r9
 8012012:	f7ee fd83 	bl	8000b1c <__aeabi_dcmplt>
 8012016:	2800      	cmp	r0, #0
 8012018:	f040 8289 	bne.w	801252e <_dtoa_r+0x976>
 801201c:	ec5b ab19 	vmov	sl, fp, d9
 8012020:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012022:	2b00      	cmp	r3, #0
 8012024:	f2c0 8148 	blt.w	80122b8 <_dtoa_r+0x700>
 8012028:	9a00      	ldr	r2, [sp, #0]
 801202a:	2a0e      	cmp	r2, #14
 801202c:	f300 8144 	bgt.w	80122b8 <_dtoa_r+0x700>
 8012030:	4b67      	ldr	r3, [pc, #412]	; (80121d0 <_dtoa_r+0x618>)
 8012032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012036:	e9d3 8900 	ldrd	r8, r9, [r3]
 801203a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801203c:	2b00      	cmp	r3, #0
 801203e:	f280 80d5 	bge.w	80121ec <_dtoa_r+0x634>
 8012042:	9b03      	ldr	r3, [sp, #12]
 8012044:	2b00      	cmp	r3, #0
 8012046:	f300 80d1 	bgt.w	80121ec <_dtoa_r+0x634>
 801204a:	f040 826f 	bne.w	801252c <_dtoa_r+0x974>
 801204e:	4b65      	ldr	r3, [pc, #404]	; (80121e4 <_dtoa_r+0x62c>)
 8012050:	2200      	movs	r2, #0
 8012052:	4640      	mov	r0, r8
 8012054:	4649      	mov	r1, r9
 8012056:	f7ee faef 	bl	8000638 <__aeabi_dmul>
 801205a:	4652      	mov	r2, sl
 801205c:	465b      	mov	r3, fp
 801205e:	f7ee fd71 	bl	8000b44 <__aeabi_dcmpge>
 8012062:	9e03      	ldr	r6, [sp, #12]
 8012064:	4637      	mov	r7, r6
 8012066:	2800      	cmp	r0, #0
 8012068:	f040 8245 	bne.w	80124f6 <_dtoa_r+0x93e>
 801206c:	9d01      	ldr	r5, [sp, #4]
 801206e:	2331      	movs	r3, #49	; 0x31
 8012070:	f805 3b01 	strb.w	r3, [r5], #1
 8012074:	9b00      	ldr	r3, [sp, #0]
 8012076:	3301      	adds	r3, #1
 8012078:	9300      	str	r3, [sp, #0]
 801207a:	e240      	b.n	80124fe <_dtoa_r+0x946>
 801207c:	07f2      	lsls	r2, r6, #31
 801207e:	d505      	bpl.n	801208c <_dtoa_r+0x4d4>
 8012080:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012084:	f7ee fad8 	bl	8000638 <__aeabi_dmul>
 8012088:	3501      	adds	r5, #1
 801208a:	2301      	movs	r3, #1
 801208c:	1076      	asrs	r6, r6, #1
 801208e:	3708      	adds	r7, #8
 8012090:	e777      	b.n	8011f82 <_dtoa_r+0x3ca>
 8012092:	2502      	movs	r5, #2
 8012094:	e779      	b.n	8011f8a <_dtoa_r+0x3d2>
 8012096:	9f00      	ldr	r7, [sp, #0]
 8012098:	9e03      	ldr	r6, [sp, #12]
 801209a:	e794      	b.n	8011fc6 <_dtoa_r+0x40e>
 801209c:	9901      	ldr	r1, [sp, #4]
 801209e:	4b4c      	ldr	r3, [pc, #304]	; (80121d0 <_dtoa_r+0x618>)
 80120a0:	4431      	add	r1, r6
 80120a2:	910d      	str	r1, [sp, #52]	; 0x34
 80120a4:	9908      	ldr	r1, [sp, #32]
 80120a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80120aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80120ae:	2900      	cmp	r1, #0
 80120b0:	d043      	beq.n	801213a <_dtoa_r+0x582>
 80120b2:	494d      	ldr	r1, [pc, #308]	; (80121e8 <_dtoa_r+0x630>)
 80120b4:	2000      	movs	r0, #0
 80120b6:	f7ee fbe9 	bl	800088c <__aeabi_ddiv>
 80120ba:	4652      	mov	r2, sl
 80120bc:	465b      	mov	r3, fp
 80120be:	f7ee f903 	bl	80002c8 <__aeabi_dsub>
 80120c2:	9d01      	ldr	r5, [sp, #4]
 80120c4:	4682      	mov	sl, r0
 80120c6:	468b      	mov	fp, r1
 80120c8:	4649      	mov	r1, r9
 80120ca:	4640      	mov	r0, r8
 80120cc:	f7ee fd64 	bl	8000b98 <__aeabi_d2iz>
 80120d0:	4606      	mov	r6, r0
 80120d2:	f7ee fa47 	bl	8000564 <__aeabi_i2d>
 80120d6:	4602      	mov	r2, r0
 80120d8:	460b      	mov	r3, r1
 80120da:	4640      	mov	r0, r8
 80120dc:	4649      	mov	r1, r9
 80120de:	f7ee f8f3 	bl	80002c8 <__aeabi_dsub>
 80120e2:	3630      	adds	r6, #48	; 0x30
 80120e4:	f805 6b01 	strb.w	r6, [r5], #1
 80120e8:	4652      	mov	r2, sl
 80120ea:	465b      	mov	r3, fp
 80120ec:	4680      	mov	r8, r0
 80120ee:	4689      	mov	r9, r1
 80120f0:	f7ee fd14 	bl	8000b1c <__aeabi_dcmplt>
 80120f4:	2800      	cmp	r0, #0
 80120f6:	d163      	bne.n	80121c0 <_dtoa_r+0x608>
 80120f8:	4642      	mov	r2, r8
 80120fa:	464b      	mov	r3, r9
 80120fc:	4936      	ldr	r1, [pc, #216]	; (80121d8 <_dtoa_r+0x620>)
 80120fe:	2000      	movs	r0, #0
 8012100:	f7ee f8e2 	bl	80002c8 <__aeabi_dsub>
 8012104:	4652      	mov	r2, sl
 8012106:	465b      	mov	r3, fp
 8012108:	f7ee fd08 	bl	8000b1c <__aeabi_dcmplt>
 801210c:	2800      	cmp	r0, #0
 801210e:	f040 80b5 	bne.w	801227c <_dtoa_r+0x6c4>
 8012112:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012114:	429d      	cmp	r5, r3
 8012116:	d081      	beq.n	801201c <_dtoa_r+0x464>
 8012118:	4b30      	ldr	r3, [pc, #192]	; (80121dc <_dtoa_r+0x624>)
 801211a:	2200      	movs	r2, #0
 801211c:	4650      	mov	r0, sl
 801211e:	4659      	mov	r1, fp
 8012120:	f7ee fa8a 	bl	8000638 <__aeabi_dmul>
 8012124:	4b2d      	ldr	r3, [pc, #180]	; (80121dc <_dtoa_r+0x624>)
 8012126:	4682      	mov	sl, r0
 8012128:	468b      	mov	fp, r1
 801212a:	4640      	mov	r0, r8
 801212c:	4649      	mov	r1, r9
 801212e:	2200      	movs	r2, #0
 8012130:	f7ee fa82 	bl	8000638 <__aeabi_dmul>
 8012134:	4680      	mov	r8, r0
 8012136:	4689      	mov	r9, r1
 8012138:	e7c6      	b.n	80120c8 <_dtoa_r+0x510>
 801213a:	4650      	mov	r0, sl
 801213c:	4659      	mov	r1, fp
 801213e:	f7ee fa7b 	bl	8000638 <__aeabi_dmul>
 8012142:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012144:	9d01      	ldr	r5, [sp, #4]
 8012146:	930f      	str	r3, [sp, #60]	; 0x3c
 8012148:	4682      	mov	sl, r0
 801214a:	468b      	mov	fp, r1
 801214c:	4649      	mov	r1, r9
 801214e:	4640      	mov	r0, r8
 8012150:	f7ee fd22 	bl	8000b98 <__aeabi_d2iz>
 8012154:	4606      	mov	r6, r0
 8012156:	f7ee fa05 	bl	8000564 <__aeabi_i2d>
 801215a:	3630      	adds	r6, #48	; 0x30
 801215c:	4602      	mov	r2, r0
 801215e:	460b      	mov	r3, r1
 8012160:	4640      	mov	r0, r8
 8012162:	4649      	mov	r1, r9
 8012164:	f7ee f8b0 	bl	80002c8 <__aeabi_dsub>
 8012168:	f805 6b01 	strb.w	r6, [r5], #1
 801216c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801216e:	429d      	cmp	r5, r3
 8012170:	4680      	mov	r8, r0
 8012172:	4689      	mov	r9, r1
 8012174:	f04f 0200 	mov.w	r2, #0
 8012178:	d124      	bne.n	80121c4 <_dtoa_r+0x60c>
 801217a:	4b1b      	ldr	r3, [pc, #108]	; (80121e8 <_dtoa_r+0x630>)
 801217c:	4650      	mov	r0, sl
 801217e:	4659      	mov	r1, fp
 8012180:	f7ee f8a4 	bl	80002cc <__adddf3>
 8012184:	4602      	mov	r2, r0
 8012186:	460b      	mov	r3, r1
 8012188:	4640      	mov	r0, r8
 801218a:	4649      	mov	r1, r9
 801218c:	f7ee fce4 	bl	8000b58 <__aeabi_dcmpgt>
 8012190:	2800      	cmp	r0, #0
 8012192:	d173      	bne.n	801227c <_dtoa_r+0x6c4>
 8012194:	4652      	mov	r2, sl
 8012196:	465b      	mov	r3, fp
 8012198:	4913      	ldr	r1, [pc, #76]	; (80121e8 <_dtoa_r+0x630>)
 801219a:	2000      	movs	r0, #0
 801219c:	f7ee f894 	bl	80002c8 <__aeabi_dsub>
 80121a0:	4602      	mov	r2, r0
 80121a2:	460b      	mov	r3, r1
 80121a4:	4640      	mov	r0, r8
 80121a6:	4649      	mov	r1, r9
 80121a8:	f7ee fcb8 	bl	8000b1c <__aeabi_dcmplt>
 80121ac:	2800      	cmp	r0, #0
 80121ae:	f43f af35 	beq.w	801201c <_dtoa_r+0x464>
 80121b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80121b4:	1e6b      	subs	r3, r5, #1
 80121b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80121b8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80121bc:	2b30      	cmp	r3, #48	; 0x30
 80121be:	d0f8      	beq.n	80121b2 <_dtoa_r+0x5fa>
 80121c0:	9700      	str	r7, [sp, #0]
 80121c2:	e049      	b.n	8012258 <_dtoa_r+0x6a0>
 80121c4:	4b05      	ldr	r3, [pc, #20]	; (80121dc <_dtoa_r+0x624>)
 80121c6:	f7ee fa37 	bl	8000638 <__aeabi_dmul>
 80121ca:	4680      	mov	r8, r0
 80121cc:	4689      	mov	r9, r1
 80121ce:	e7bd      	b.n	801214c <_dtoa_r+0x594>
 80121d0:	08015848 	.word	0x08015848
 80121d4:	08015820 	.word	0x08015820
 80121d8:	3ff00000 	.word	0x3ff00000
 80121dc:	40240000 	.word	0x40240000
 80121e0:	401c0000 	.word	0x401c0000
 80121e4:	40140000 	.word	0x40140000
 80121e8:	3fe00000 	.word	0x3fe00000
 80121ec:	9d01      	ldr	r5, [sp, #4]
 80121ee:	4656      	mov	r6, sl
 80121f0:	465f      	mov	r7, fp
 80121f2:	4642      	mov	r2, r8
 80121f4:	464b      	mov	r3, r9
 80121f6:	4630      	mov	r0, r6
 80121f8:	4639      	mov	r1, r7
 80121fa:	f7ee fb47 	bl	800088c <__aeabi_ddiv>
 80121fe:	f7ee fccb 	bl	8000b98 <__aeabi_d2iz>
 8012202:	4682      	mov	sl, r0
 8012204:	f7ee f9ae 	bl	8000564 <__aeabi_i2d>
 8012208:	4642      	mov	r2, r8
 801220a:	464b      	mov	r3, r9
 801220c:	f7ee fa14 	bl	8000638 <__aeabi_dmul>
 8012210:	4602      	mov	r2, r0
 8012212:	460b      	mov	r3, r1
 8012214:	4630      	mov	r0, r6
 8012216:	4639      	mov	r1, r7
 8012218:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801221c:	f7ee f854 	bl	80002c8 <__aeabi_dsub>
 8012220:	f805 6b01 	strb.w	r6, [r5], #1
 8012224:	9e01      	ldr	r6, [sp, #4]
 8012226:	9f03      	ldr	r7, [sp, #12]
 8012228:	1bae      	subs	r6, r5, r6
 801222a:	42b7      	cmp	r7, r6
 801222c:	4602      	mov	r2, r0
 801222e:	460b      	mov	r3, r1
 8012230:	d135      	bne.n	801229e <_dtoa_r+0x6e6>
 8012232:	f7ee f84b 	bl	80002cc <__adddf3>
 8012236:	4642      	mov	r2, r8
 8012238:	464b      	mov	r3, r9
 801223a:	4606      	mov	r6, r0
 801223c:	460f      	mov	r7, r1
 801223e:	f7ee fc8b 	bl	8000b58 <__aeabi_dcmpgt>
 8012242:	b9d0      	cbnz	r0, 801227a <_dtoa_r+0x6c2>
 8012244:	4642      	mov	r2, r8
 8012246:	464b      	mov	r3, r9
 8012248:	4630      	mov	r0, r6
 801224a:	4639      	mov	r1, r7
 801224c:	f7ee fc5c 	bl	8000b08 <__aeabi_dcmpeq>
 8012250:	b110      	cbz	r0, 8012258 <_dtoa_r+0x6a0>
 8012252:	f01a 0f01 	tst.w	sl, #1
 8012256:	d110      	bne.n	801227a <_dtoa_r+0x6c2>
 8012258:	4620      	mov	r0, r4
 801225a:	ee18 1a10 	vmov	r1, s16
 801225e:	f000 fe79 	bl	8012f54 <_Bfree>
 8012262:	2300      	movs	r3, #0
 8012264:	9800      	ldr	r0, [sp, #0]
 8012266:	702b      	strb	r3, [r5, #0]
 8012268:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801226a:	3001      	adds	r0, #1
 801226c:	6018      	str	r0, [r3, #0]
 801226e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012270:	2b00      	cmp	r3, #0
 8012272:	f43f acf1 	beq.w	8011c58 <_dtoa_r+0xa0>
 8012276:	601d      	str	r5, [r3, #0]
 8012278:	e4ee      	b.n	8011c58 <_dtoa_r+0xa0>
 801227a:	9f00      	ldr	r7, [sp, #0]
 801227c:	462b      	mov	r3, r5
 801227e:	461d      	mov	r5, r3
 8012280:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012284:	2a39      	cmp	r2, #57	; 0x39
 8012286:	d106      	bne.n	8012296 <_dtoa_r+0x6de>
 8012288:	9a01      	ldr	r2, [sp, #4]
 801228a:	429a      	cmp	r2, r3
 801228c:	d1f7      	bne.n	801227e <_dtoa_r+0x6c6>
 801228e:	9901      	ldr	r1, [sp, #4]
 8012290:	2230      	movs	r2, #48	; 0x30
 8012292:	3701      	adds	r7, #1
 8012294:	700a      	strb	r2, [r1, #0]
 8012296:	781a      	ldrb	r2, [r3, #0]
 8012298:	3201      	adds	r2, #1
 801229a:	701a      	strb	r2, [r3, #0]
 801229c:	e790      	b.n	80121c0 <_dtoa_r+0x608>
 801229e:	4ba6      	ldr	r3, [pc, #664]	; (8012538 <_dtoa_r+0x980>)
 80122a0:	2200      	movs	r2, #0
 80122a2:	f7ee f9c9 	bl	8000638 <__aeabi_dmul>
 80122a6:	2200      	movs	r2, #0
 80122a8:	2300      	movs	r3, #0
 80122aa:	4606      	mov	r6, r0
 80122ac:	460f      	mov	r7, r1
 80122ae:	f7ee fc2b 	bl	8000b08 <__aeabi_dcmpeq>
 80122b2:	2800      	cmp	r0, #0
 80122b4:	d09d      	beq.n	80121f2 <_dtoa_r+0x63a>
 80122b6:	e7cf      	b.n	8012258 <_dtoa_r+0x6a0>
 80122b8:	9a08      	ldr	r2, [sp, #32]
 80122ba:	2a00      	cmp	r2, #0
 80122bc:	f000 80d7 	beq.w	801246e <_dtoa_r+0x8b6>
 80122c0:	9a06      	ldr	r2, [sp, #24]
 80122c2:	2a01      	cmp	r2, #1
 80122c4:	f300 80ba 	bgt.w	801243c <_dtoa_r+0x884>
 80122c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80122ca:	2a00      	cmp	r2, #0
 80122cc:	f000 80b2 	beq.w	8012434 <_dtoa_r+0x87c>
 80122d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80122d4:	9e07      	ldr	r6, [sp, #28]
 80122d6:	9d04      	ldr	r5, [sp, #16]
 80122d8:	9a04      	ldr	r2, [sp, #16]
 80122da:	441a      	add	r2, r3
 80122dc:	9204      	str	r2, [sp, #16]
 80122de:	9a05      	ldr	r2, [sp, #20]
 80122e0:	2101      	movs	r1, #1
 80122e2:	441a      	add	r2, r3
 80122e4:	4620      	mov	r0, r4
 80122e6:	9205      	str	r2, [sp, #20]
 80122e8:	f000 ff36 	bl	8013158 <__i2b>
 80122ec:	4607      	mov	r7, r0
 80122ee:	2d00      	cmp	r5, #0
 80122f0:	dd0c      	ble.n	801230c <_dtoa_r+0x754>
 80122f2:	9b05      	ldr	r3, [sp, #20]
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	dd09      	ble.n	801230c <_dtoa_r+0x754>
 80122f8:	42ab      	cmp	r3, r5
 80122fa:	9a04      	ldr	r2, [sp, #16]
 80122fc:	bfa8      	it	ge
 80122fe:	462b      	movge	r3, r5
 8012300:	1ad2      	subs	r2, r2, r3
 8012302:	9204      	str	r2, [sp, #16]
 8012304:	9a05      	ldr	r2, [sp, #20]
 8012306:	1aed      	subs	r5, r5, r3
 8012308:	1ad3      	subs	r3, r2, r3
 801230a:	9305      	str	r3, [sp, #20]
 801230c:	9b07      	ldr	r3, [sp, #28]
 801230e:	b31b      	cbz	r3, 8012358 <_dtoa_r+0x7a0>
 8012310:	9b08      	ldr	r3, [sp, #32]
 8012312:	2b00      	cmp	r3, #0
 8012314:	f000 80af 	beq.w	8012476 <_dtoa_r+0x8be>
 8012318:	2e00      	cmp	r6, #0
 801231a:	dd13      	ble.n	8012344 <_dtoa_r+0x78c>
 801231c:	4639      	mov	r1, r7
 801231e:	4632      	mov	r2, r6
 8012320:	4620      	mov	r0, r4
 8012322:	f000 ffd9 	bl	80132d8 <__pow5mult>
 8012326:	ee18 2a10 	vmov	r2, s16
 801232a:	4601      	mov	r1, r0
 801232c:	4607      	mov	r7, r0
 801232e:	4620      	mov	r0, r4
 8012330:	f000 ff28 	bl	8013184 <__multiply>
 8012334:	ee18 1a10 	vmov	r1, s16
 8012338:	4680      	mov	r8, r0
 801233a:	4620      	mov	r0, r4
 801233c:	f000 fe0a 	bl	8012f54 <_Bfree>
 8012340:	ee08 8a10 	vmov	s16, r8
 8012344:	9b07      	ldr	r3, [sp, #28]
 8012346:	1b9a      	subs	r2, r3, r6
 8012348:	d006      	beq.n	8012358 <_dtoa_r+0x7a0>
 801234a:	ee18 1a10 	vmov	r1, s16
 801234e:	4620      	mov	r0, r4
 8012350:	f000 ffc2 	bl	80132d8 <__pow5mult>
 8012354:	ee08 0a10 	vmov	s16, r0
 8012358:	2101      	movs	r1, #1
 801235a:	4620      	mov	r0, r4
 801235c:	f000 fefc 	bl	8013158 <__i2b>
 8012360:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012362:	2b00      	cmp	r3, #0
 8012364:	4606      	mov	r6, r0
 8012366:	f340 8088 	ble.w	801247a <_dtoa_r+0x8c2>
 801236a:	461a      	mov	r2, r3
 801236c:	4601      	mov	r1, r0
 801236e:	4620      	mov	r0, r4
 8012370:	f000 ffb2 	bl	80132d8 <__pow5mult>
 8012374:	9b06      	ldr	r3, [sp, #24]
 8012376:	2b01      	cmp	r3, #1
 8012378:	4606      	mov	r6, r0
 801237a:	f340 8081 	ble.w	8012480 <_dtoa_r+0x8c8>
 801237e:	f04f 0800 	mov.w	r8, #0
 8012382:	6933      	ldr	r3, [r6, #16]
 8012384:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012388:	6918      	ldr	r0, [r3, #16]
 801238a:	f000 fe95 	bl	80130b8 <__hi0bits>
 801238e:	f1c0 0020 	rsb	r0, r0, #32
 8012392:	9b05      	ldr	r3, [sp, #20]
 8012394:	4418      	add	r0, r3
 8012396:	f010 001f 	ands.w	r0, r0, #31
 801239a:	f000 8092 	beq.w	80124c2 <_dtoa_r+0x90a>
 801239e:	f1c0 0320 	rsb	r3, r0, #32
 80123a2:	2b04      	cmp	r3, #4
 80123a4:	f340 808a 	ble.w	80124bc <_dtoa_r+0x904>
 80123a8:	f1c0 001c 	rsb	r0, r0, #28
 80123ac:	9b04      	ldr	r3, [sp, #16]
 80123ae:	4403      	add	r3, r0
 80123b0:	9304      	str	r3, [sp, #16]
 80123b2:	9b05      	ldr	r3, [sp, #20]
 80123b4:	4403      	add	r3, r0
 80123b6:	4405      	add	r5, r0
 80123b8:	9305      	str	r3, [sp, #20]
 80123ba:	9b04      	ldr	r3, [sp, #16]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	dd07      	ble.n	80123d0 <_dtoa_r+0x818>
 80123c0:	ee18 1a10 	vmov	r1, s16
 80123c4:	461a      	mov	r2, r3
 80123c6:	4620      	mov	r0, r4
 80123c8:	f000 ffe0 	bl	801338c <__lshift>
 80123cc:	ee08 0a10 	vmov	s16, r0
 80123d0:	9b05      	ldr	r3, [sp, #20]
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	dd05      	ble.n	80123e2 <_dtoa_r+0x82a>
 80123d6:	4631      	mov	r1, r6
 80123d8:	461a      	mov	r2, r3
 80123da:	4620      	mov	r0, r4
 80123dc:	f000 ffd6 	bl	801338c <__lshift>
 80123e0:	4606      	mov	r6, r0
 80123e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d06e      	beq.n	80124c6 <_dtoa_r+0x90e>
 80123e8:	ee18 0a10 	vmov	r0, s16
 80123ec:	4631      	mov	r1, r6
 80123ee:	f001 f83d 	bl	801346c <__mcmp>
 80123f2:	2800      	cmp	r0, #0
 80123f4:	da67      	bge.n	80124c6 <_dtoa_r+0x90e>
 80123f6:	9b00      	ldr	r3, [sp, #0]
 80123f8:	3b01      	subs	r3, #1
 80123fa:	ee18 1a10 	vmov	r1, s16
 80123fe:	9300      	str	r3, [sp, #0]
 8012400:	220a      	movs	r2, #10
 8012402:	2300      	movs	r3, #0
 8012404:	4620      	mov	r0, r4
 8012406:	f000 fdc7 	bl	8012f98 <__multadd>
 801240a:	9b08      	ldr	r3, [sp, #32]
 801240c:	ee08 0a10 	vmov	s16, r0
 8012410:	2b00      	cmp	r3, #0
 8012412:	f000 81b1 	beq.w	8012778 <_dtoa_r+0xbc0>
 8012416:	2300      	movs	r3, #0
 8012418:	4639      	mov	r1, r7
 801241a:	220a      	movs	r2, #10
 801241c:	4620      	mov	r0, r4
 801241e:	f000 fdbb 	bl	8012f98 <__multadd>
 8012422:	9b02      	ldr	r3, [sp, #8]
 8012424:	2b00      	cmp	r3, #0
 8012426:	4607      	mov	r7, r0
 8012428:	f300 808e 	bgt.w	8012548 <_dtoa_r+0x990>
 801242c:	9b06      	ldr	r3, [sp, #24]
 801242e:	2b02      	cmp	r3, #2
 8012430:	dc51      	bgt.n	80124d6 <_dtoa_r+0x91e>
 8012432:	e089      	b.n	8012548 <_dtoa_r+0x990>
 8012434:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012436:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801243a:	e74b      	b.n	80122d4 <_dtoa_r+0x71c>
 801243c:	9b03      	ldr	r3, [sp, #12]
 801243e:	1e5e      	subs	r6, r3, #1
 8012440:	9b07      	ldr	r3, [sp, #28]
 8012442:	42b3      	cmp	r3, r6
 8012444:	bfbf      	itttt	lt
 8012446:	9b07      	ldrlt	r3, [sp, #28]
 8012448:	9607      	strlt	r6, [sp, #28]
 801244a:	1af2      	sublt	r2, r6, r3
 801244c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801244e:	bfb6      	itet	lt
 8012450:	189b      	addlt	r3, r3, r2
 8012452:	1b9e      	subge	r6, r3, r6
 8012454:	930a      	strlt	r3, [sp, #40]	; 0x28
 8012456:	9b03      	ldr	r3, [sp, #12]
 8012458:	bfb8      	it	lt
 801245a:	2600      	movlt	r6, #0
 801245c:	2b00      	cmp	r3, #0
 801245e:	bfb7      	itett	lt
 8012460:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8012464:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8012468:	1a9d      	sublt	r5, r3, r2
 801246a:	2300      	movlt	r3, #0
 801246c:	e734      	b.n	80122d8 <_dtoa_r+0x720>
 801246e:	9e07      	ldr	r6, [sp, #28]
 8012470:	9d04      	ldr	r5, [sp, #16]
 8012472:	9f08      	ldr	r7, [sp, #32]
 8012474:	e73b      	b.n	80122ee <_dtoa_r+0x736>
 8012476:	9a07      	ldr	r2, [sp, #28]
 8012478:	e767      	b.n	801234a <_dtoa_r+0x792>
 801247a:	9b06      	ldr	r3, [sp, #24]
 801247c:	2b01      	cmp	r3, #1
 801247e:	dc18      	bgt.n	80124b2 <_dtoa_r+0x8fa>
 8012480:	f1ba 0f00 	cmp.w	sl, #0
 8012484:	d115      	bne.n	80124b2 <_dtoa_r+0x8fa>
 8012486:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801248a:	b993      	cbnz	r3, 80124b2 <_dtoa_r+0x8fa>
 801248c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012490:	0d1b      	lsrs	r3, r3, #20
 8012492:	051b      	lsls	r3, r3, #20
 8012494:	b183      	cbz	r3, 80124b8 <_dtoa_r+0x900>
 8012496:	9b04      	ldr	r3, [sp, #16]
 8012498:	3301      	adds	r3, #1
 801249a:	9304      	str	r3, [sp, #16]
 801249c:	9b05      	ldr	r3, [sp, #20]
 801249e:	3301      	adds	r3, #1
 80124a0:	9305      	str	r3, [sp, #20]
 80124a2:	f04f 0801 	mov.w	r8, #1
 80124a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	f47f af6a 	bne.w	8012382 <_dtoa_r+0x7ca>
 80124ae:	2001      	movs	r0, #1
 80124b0:	e76f      	b.n	8012392 <_dtoa_r+0x7da>
 80124b2:	f04f 0800 	mov.w	r8, #0
 80124b6:	e7f6      	b.n	80124a6 <_dtoa_r+0x8ee>
 80124b8:	4698      	mov	r8, r3
 80124ba:	e7f4      	b.n	80124a6 <_dtoa_r+0x8ee>
 80124bc:	f43f af7d 	beq.w	80123ba <_dtoa_r+0x802>
 80124c0:	4618      	mov	r0, r3
 80124c2:	301c      	adds	r0, #28
 80124c4:	e772      	b.n	80123ac <_dtoa_r+0x7f4>
 80124c6:	9b03      	ldr	r3, [sp, #12]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	dc37      	bgt.n	801253c <_dtoa_r+0x984>
 80124cc:	9b06      	ldr	r3, [sp, #24]
 80124ce:	2b02      	cmp	r3, #2
 80124d0:	dd34      	ble.n	801253c <_dtoa_r+0x984>
 80124d2:	9b03      	ldr	r3, [sp, #12]
 80124d4:	9302      	str	r3, [sp, #8]
 80124d6:	9b02      	ldr	r3, [sp, #8]
 80124d8:	b96b      	cbnz	r3, 80124f6 <_dtoa_r+0x93e>
 80124da:	4631      	mov	r1, r6
 80124dc:	2205      	movs	r2, #5
 80124de:	4620      	mov	r0, r4
 80124e0:	f000 fd5a 	bl	8012f98 <__multadd>
 80124e4:	4601      	mov	r1, r0
 80124e6:	4606      	mov	r6, r0
 80124e8:	ee18 0a10 	vmov	r0, s16
 80124ec:	f000 ffbe 	bl	801346c <__mcmp>
 80124f0:	2800      	cmp	r0, #0
 80124f2:	f73f adbb 	bgt.w	801206c <_dtoa_r+0x4b4>
 80124f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80124f8:	9d01      	ldr	r5, [sp, #4]
 80124fa:	43db      	mvns	r3, r3
 80124fc:	9300      	str	r3, [sp, #0]
 80124fe:	f04f 0800 	mov.w	r8, #0
 8012502:	4631      	mov	r1, r6
 8012504:	4620      	mov	r0, r4
 8012506:	f000 fd25 	bl	8012f54 <_Bfree>
 801250a:	2f00      	cmp	r7, #0
 801250c:	f43f aea4 	beq.w	8012258 <_dtoa_r+0x6a0>
 8012510:	f1b8 0f00 	cmp.w	r8, #0
 8012514:	d005      	beq.n	8012522 <_dtoa_r+0x96a>
 8012516:	45b8      	cmp	r8, r7
 8012518:	d003      	beq.n	8012522 <_dtoa_r+0x96a>
 801251a:	4641      	mov	r1, r8
 801251c:	4620      	mov	r0, r4
 801251e:	f000 fd19 	bl	8012f54 <_Bfree>
 8012522:	4639      	mov	r1, r7
 8012524:	4620      	mov	r0, r4
 8012526:	f000 fd15 	bl	8012f54 <_Bfree>
 801252a:	e695      	b.n	8012258 <_dtoa_r+0x6a0>
 801252c:	2600      	movs	r6, #0
 801252e:	4637      	mov	r7, r6
 8012530:	e7e1      	b.n	80124f6 <_dtoa_r+0x93e>
 8012532:	9700      	str	r7, [sp, #0]
 8012534:	4637      	mov	r7, r6
 8012536:	e599      	b.n	801206c <_dtoa_r+0x4b4>
 8012538:	40240000 	.word	0x40240000
 801253c:	9b08      	ldr	r3, [sp, #32]
 801253e:	2b00      	cmp	r3, #0
 8012540:	f000 80ca 	beq.w	80126d8 <_dtoa_r+0xb20>
 8012544:	9b03      	ldr	r3, [sp, #12]
 8012546:	9302      	str	r3, [sp, #8]
 8012548:	2d00      	cmp	r5, #0
 801254a:	dd05      	ble.n	8012558 <_dtoa_r+0x9a0>
 801254c:	4639      	mov	r1, r7
 801254e:	462a      	mov	r2, r5
 8012550:	4620      	mov	r0, r4
 8012552:	f000 ff1b 	bl	801338c <__lshift>
 8012556:	4607      	mov	r7, r0
 8012558:	f1b8 0f00 	cmp.w	r8, #0
 801255c:	d05b      	beq.n	8012616 <_dtoa_r+0xa5e>
 801255e:	6879      	ldr	r1, [r7, #4]
 8012560:	4620      	mov	r0, r4
 8012562:	f000 fcb7 	bl	8012ed4 <_Balloc>
 8012566:	4605      	mov	r5, r0
 8012568:	b928      	cbnz	r0, 8012576 <_dtoa_r+0x9be>
 801256a:	4b87      	ldr	r3, [pc, #540]	; (8012788 <_dtoa_r+0xbd0>)
 801256c:	4602      	mov	r2, r0
 801256e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012572:	f7ff bb3b 	b.w	8011bec <_dtoa_r+0x34>
 8012576:	693a      	ldr	r2, [r7, #16]
 8012578:	3202      	adds	r2, #2
 801257a:	0092      	lsls	r2, r2, #2
 801257c:	f107 010c 	add.w	r1, r7, #12
 8012580:	300c      	adds	r0, #12
 8012582:	f7fd fc77 	bl	800fe74 <memcpy>
 8012586:	2201      	movs	r2, #1
 8012588:	4629      	mov	r1, r5
 801258a:	4620      	mov	r0, r4
 801258c:	f000 fefe 	bl	801338c <__lshift>
 8012590:	9b01      	ldr	r3, [sp, #4]
 8012592:	f103 0901 	add.w	r9, r3, #1
 8012596:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801259a:	4413      	add	r3, r2
 801259c:	9305      	str	r3, [sp, #20]
 801259e:	f00a 0301 	and.w	r3, sl, #1
 80125a2:	46b8      	mov	r8, r7
 80125a4:	9304      	str	r3, [sp, #16]
 80125a6:	4607      	mov	r7, r0
 80125a8:	4631      	mov	r1, r6
 80125aa:	ee18 0a10 	vmov	r0, s16
 80125ae:	f7ff fa75 	bl	8011a9c <quorem>
 80125b2:	4641      	mov	r1, r8
 80125b4:	9002      	str	r0, [sp, #8]
 80125b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80125ba:	ee18 0a10 	vmov	r0, s16
 80125be:	f000 ff55 	bl	801346c <__mcmp>
 80125c2:	463a      	mov	r2, r7
 80125c4:	9003      	str	r0, [sp, #12]
 80125c6:	4631      	mov	r1, r6
 80125c8:	4620      	mov	r0, r4
 80125ca:	f000 ff6b 	bl	80134a4 <__mdiff>
 80125ce:	68c2      	ldr	r2, [r0, #12]
 80125d0:	f109 3bff 	add.w	fp, r9, #4294967295
 80125d4:	4605      	mov	r5, r0
 80125d6:	bb02      	cbnz	r2, 801261a <_dtoa_r+0xa62>
 80125d8:	4601      	mov	r1, r0
 80125da:	ee18 0a10 	vmov	r0, s16
 80125de:	f000 ff45 	bl	801346c <__mcmp>
 80125e2:	4602      	mov	r2, r0
 80125e4:	4629      	mov	r1, r5
 80125e6:	4620      	mov	r0, r4
 80125e8:	9207      	str	r2, [sp, #28]
 80125ea:	f000 fcb3 	bl	8012f54 <_Bfree>
 80125ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80125f2:	ea43 0102 	orr.w	r1, r3, r2
 80125f6:	9b04      	ldr	r3, [sp, #16]
 80125f8:	430b      	orrs	r3, r1
 80125fa:	464d      	mov	r5, r9
 80125fc:	d10f      	bne.n	801261e <_dtoa_r+0xa66>
 80125fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012602:	d02a      	beq.n	801265a <_dtoa_r+0xaa2>
 8012604:	9b03      	ldr	r3, [sp, #12]
 8012606:	2b00      	cmp	r3, #0
 8012608:	dd02      	ble.n	8012610 <_dtoa_r+0xa58>
 801260a:	9b02      	ldr	r3, [sp, #8]
 801260c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8012610:	f88b a000 	strb.w	sl, [fp]
 8012614:	e775      	b.n	8012502 <_dtoa_r+0x94a>
 8012616:	4638      	mov	r0, r7
 8012618:	e7ba      	b.n	8012590 <_dtoa_r+0x9d8>
 801261a:	2201      	movs	r2, #1
 801261c:	e7e2      	b.n	80125e4 <_dtoa_r+0xa2c>
 801261e:	9b03      	ldr	r3, [sp, #12]
 8012620:	2b00      	cmp	r3, #0
 8012622:	db04      	blt.n	801262e <_dtoa_r+0xa76>
 8012624:	9906      	ldr	r1, [sp, #24]
 8012626:	430b      	orrs	r3, r1
 8012628:	9904      	ldr	r1, [sp, #16]
 801262a:	430b      	orrs	r3, r1
 801262c:	d122      	bne.n	8012674 <_dtoa_r+0xabc>
 801262e:	2a00      	cmp	r2, #0
 8012630:	ddee      	ble.n	8012610 <_dtoa_r+0xa58>
 8012632:	ee18 1a10 	vmov	r1, s16
 8012636:	2201      	movs	r2, #1
 8012638:	4620      	mov	r0, r4
 801263a:	f000 fea7 	bl	801338c <__lshift>
 801263e:	4631      	mov	r1, r6
 8012640:	ee08 0a10 	vmov	s16, r0
 8012644:	f000 ff12 	bl	801346c <__mcmp>
 8012648:	2800      	cmp	r0, #0
 801264a:	dc03      	bgt.n	8012654 <_dtoa_r+0xa9c>
 801264c:	d1e0      	bne.n	8012610 <_dtoa_r+0xa58>
 801264e:	f01a 0f01 	tst.w	sl, #1
 8012652:	d0dd      	beq.n	8012610 <_dtoa_r+0xa58>
 8012654:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012658:	d1d7      	bne.n	801260a <_dtoa_r+0xa52>
 801265a:	2339      	movs	r3, #57	; 0x39
 801265c:	f88b 3000 	strb.w	r3, [fp]
 8012660:	462b      	mov	r3, r5
 8012662:	461d      	mov	r5, r3
 8012664:	3b01      	subs	r3, #1
 8012666:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801266a:	2a39      	cmp	r2, #57	; 0x39
 801266c:	d071      	beq.n	8012752 <_dtoa_r+0xb9a>
 801266e:	3201      	adds	r2, #1
 8012670:	701a      	strb	r2, [r3, #0]
 8012672:	e746      	b.n	8012502 <_dtoa_r+0x94a>
 8012674:	2a00      	cmp	r2, #0
 8012676:	dd07      	ble.n	8012688 <_dtoa_r+0xad0>
 8012678:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801267c:	d0ed      	beq.n	801265a <_dtoa_r+0xaa2>
 801267e:	f10a 0301 	add.w	r3, sl, #1
 8012682:	f88b 3000 	strb.w	r3, [fp]
 8012686:	e73c      	b.n	8012502 <_dtoa_r+0x94a>
 8012688:	9b05      	ldr	r3, [sp, #20]
 801268a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801268e:	4599      	cmp	r9, r3
 8012690:	d047      	beq.n	8012722 <_dtoa_r+0xb6a>
 8012692:	ee18 1a10 	vmov	r1, s16
 8012696:	2300      	movs	r3, #0
 8012698:	220a      	movs	r2, #10
 801269a:	4620      	mov	r0, r4
 801269c:	f000 fc7c 	bl	8012f98 <__multadd>
 80126a0:	45b8      	cmp	r8, r7
 80126a2:	ee08 0a10 	vmov	s16, r0
 80126a6:	f04f 0300 	mov.w	r3, #0
 80126aa:	f04f 020a 	mov.w	r2, #10
 80126ae:	4641      	mov	r1, r8
 80126b0:	4620      	mov	r0, r4
 80126b2:	d106      	bne.n	80126c2 <_dtoa_r+0xb0a>
 80126b4:	f000 fc70 	bl	8012f98 <__multadd>
 80126b8:	4680      	mov	r8, r0
 80126ba:	4607      	mov	r7, r0
 80126bc:	f109 0901 	add.w	r9, r9, #1
 80126c0:	e772      	b.n	80125a8 <_dtoa_r+0x9f0>
 80126c2:	f000 fc69 	bl	8012f98 <__multadd>
 80126c6:	4639      	mov	r1, r7
 80126c8:	4680      	mov	r8, r0
 80126ca:	2300      	movs	r3, #0
 80126cc:	220a      	movs	r2, #10
 80126ce:	4620      	mov	r0, r4
 80126d0:	f000 fc62 	bl	8012f98 <__multadd>
 80126d4:	4607      	mov	r7, r0
 80126d6:	e7f1      	b.n	80126bc <_dtoa_r+0xb04>
 80126d8:	9b03      	ldr	r3, [sp, #12]
 80126da:	9302      	str	r3, [sp, #8]
 80126dc:	9d01      	ldr	r5, [sp, #4]
 80126de:	ee18 0a10 	vmov	r0, s16
 80126e2:	4631      	mov	r1, r6
 80126e4:	f7ff f9da 	bl	8011a9c <quorem>
 80126e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80126ec:	9b01      	ldr	r3, [sp, #4]
 80126ee:	f805 ab01 	strb.w	sl, [r5], #1
 80126f2:	1aea      	subs	r2, r5, r3
 80126f4:	9b02      	ldr	r3, [sp, #8]
 80126f6:	4293      	cmp	r3, r2
 80126f8:	dd09      	ble.n	801270e <_dtoa_r+0xb56>
 80126fa:	ee18 1a10 	vmov	r1, s16
 80126fe:	2300      	movs	r3, #0
 8012700:	220a      	movs	r2, #10
 8012702:	4620      	mov	r0, r4
 8012704:	f000 fc48 	bl	8012f98 <__multadd>
 8012708:	ee08 0a10 	vmov	s16, r0
 801270c:	e7e7      	b.n	80126de <_dtoa_r+0xb26>
 801270e:	9b02      	ldr	r3, [sp, #8]
 8012710:	2b00      	cmp	r3, #0
 8012712:	bfc8      	it	gt
 8012714:	461d      	movgt	r5, r3
 8012716:	9b01      	ldr	r3, [sp, #4]
 8012718:	bfd8      	it	le
 801271a:	2501      	movle	r5, #1
 801271c:	441d      	add	r5, r3
 801271e:	f04f 0800 	mov.w	r8, #0
 8012722:	ee18 1a10 	vmov	r1, s16
 8012726:	2201      	movs	r2, #1
 8012728:	4620      	mov	r0, r4
 801272a:	f000 fe2f 	bl	801338c <__lshift>
 801272e:	4631      	mov	r1, r6
 8012730:	ee08 0a10 	vmov	s16, r0
 8012734:	f000 fe9a 	bl	801346c <__mcmp>
 8012738:	2800      	cmp	r0, #0
 801273a:	dc91      	bgt.n	8012660 <_dtoa_r+0xaa8>
 801273c:	d102      	bne.n	8012744 <_dtoa_r+0xb8c>
 801273e:	f01a 0f01 	tst.w	sl, #1
 8012742:	d18d      	bne.n	8012660 <_dtoa_r+0xaa8>
 8012744:	462b      	mov	r3, r5
 8012746:	461d      	mov	r5, r3
 8012748:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801274c:	2a30      	cmp	r2, #48	; 0x30
 801274e:	d0fa      	beq.n	8012746 <_dtoa_r+0xb8e>
 8012750:	e6d7      	b.n	8012502 <_dtoa_r+0x94a>
 8012752:	9a01      	ldr	r2, [sp, #4]
 8012754:	429a      	cmp	r2, r3
 8012756:	d184      	bne.n	8012662 <_dtoa_r+0xaaa>
 8012758:	9b00      	ldr	r3, [sp, #0]
 801275a:	3301      	adds	r3, #1
 801275c:	9300      	str	r3, [sp, #0]
 801275e:	2331      	movs	r3, #49	; 0x31
 8012760:	7013      	strb	r3, [r2, #0]
 8012762:	e6ce      	b.n	8012502 <_dtoa_r+0x94a>
 8012764:	4b09      	ldr	r3, [pc, #36]	; (801278c <_dtoa_r+0xbd4>)
 8012766:	f7ff ba95 	b.w	8011c94 <_dtoa_r+0xdc>
 801276a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801276c:	2b00      	cmp	r3, #0
 801276e:	f47f aa6e 	bne.w	8011c4e <_dtoa_r+0x96>
 8012772:	4b07      	ldr	r3, [pc, #28]	; (8012790 <_dtoa_r+0xbd8>)
 8012774:	f7ff ba8e 	b.w	8011c94 <_dtoa_r+0xdc>
 8012778:	9b02      	ldr	r3, [sp, #8]
 801277a:	2b00      	cmp	r3, #0
 801277c:	dcae      	bgt.n	80126dc <_dtoa_r+0xb24>
 801277e:	9b06      	ldr	r3, [sp, #24]
 8012780:	2b02      	cmp	r3, #2
 8012782:	f73f aea8 	bgt.w	80124d6 <_dtoa_r+0x91e>
 8012786:	e7a9      	b.n	80126dc <_dtoa_r+0xb24>
 8012788:	08015738 	.word	0x08015738
 801278c:	08015931 	.word	0x08015931
 8012790:	080156b9 	.word	0x080156b9

08012794 <rshift>:
 8012794:	6903      	ldr	r3, [r0, #16]
 8012796:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801279a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801279e:	ea4f 1261 	mov.w	r2, r1, asr #5
 80127a2:	f100 0414 	add.w	r4, r0, #20
 80127a6:	dd45      	ble.n	8012834 <rshift+0xa0>
 80127a8:	f011 011f 	ands.w	r1, r1, #31
 80127ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80127b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80127b4:	d10c      	bne.n	80127d0 <rshift+0x3c>
 80127b6:	f100 0710 	add.w	r7, r0, #16
 80127ba:	4629      	mov	r1, r5
 80127bc:	42b1      	cmp	r1, r6
 80127be:	d334      	bcc.n	801282a <rshift+0x96>
 80127c0:	1a9b      	subs	r3, r3, r2
 80127c2:	009b      	lsls	r3, r3, #2
 80127c4:	1eea      	subs	r2, r5, #3
 80127c6:	4296      	cmp	r6, r2
 80127c8:	bf38      	it	cc
 80127ca:	2300      	movcc	r3, #0
 80127cc:	4423      	add	r3, r4
 80127ce:	e015      	b.n	80127fc <rshift+0x68>
 80127d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80127d4:	f1c1 0820 	rsb	r8, r1, #32
 80127d8:	40cf      	lsrs	r7, r1
 80127da:	f105 0e04 	add.w	lr, r5, #4
 80127de:	46a1      	mov	r9, r4
 80127e0:	4576      	cmp	r6, lr
 80127e2:	46f4      	mov	ip, lr
 80127e4:	d815      	bhi.n	8012812 <rshift+0x7e>
 80127e6:	1a9a      	subs	r2, r3, r2
 80127e8:	0092      	lsls	r2, r2, #2
 80127ea:	3a04      	subs	r2, #4
 80127ec:	3501      	adds	r5, #1
 80127ee:	42ae      	cmp	r6, r5
 80127f0:	bf38      	it	cc
 80127f2:	2200      	movcc	r2, #0
 80127f4:	18a3      	adds	r3, r4, r2
 80127f6:	50a7      	str	r7, [r4, r2]
 80127f8:	b107      	cbz	r7, 80127fc <rshift+0x68>
 80127fa:	3304      	adds	r3, #4
 80127fc:	1b1a      	subs	r2, r3, r4
 80127fe:	42a3      	cmp	r3, r4
 8012800:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012804:	bf08      	it	eq
 8012806:	2300      	moveq	r3, #0
 8012808:	6102      	str	r2, [r0, #16]
 801280a:	bf08      	it	eq
 801280c:	6143      	streq	r3, [r0, #20]
 801280e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012812:	f8dc c000 	ldr.w	ip, [ip]
 8012816:	fa0c fc08 	lsl.w	ip, ip, r8
 801281a:	ea4c 0707 	orr.w	r7, ip, r7
 801281e:	f849 7b04 	str.w	r7, [r9], #4
 8012822:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012826:	40cf      	lsrs	r7, r1
 8012828:	e7da      	b.n	80127e0 <rshift+0x4c>
 801282a:	f851 cb04 	ldr.w	ip, [r1], #4
 801282e:	f847 cf04 	str.w	ip, [r7, #4]!
 8012832:	e7c3      	b.n	80127bc <rshift+0x28>
 8012834:	4623      	mov	r3, r4
 8012836:	e7e1      	b.n	80127fc <rshift+0x68>

08012838 <__hexdig_fun>:
 8012838:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801283c:	2b09      	cmp	r3, #9
 801283e:	d802      	bhi.n	8012846 <__hexdig_fun+0xe>
 8012840:	3820      	subs	r0, #32
 8012842:	b2c0      	uxtb	r0, r0
 8012844:	4770      	bx	lr
 8012846:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801284a:	2b05      	cmp	r3, #5
 801284c:	d801      	bhi.n	8012852 <__hexdig_fun+0x1a>
 801284e:	3847      	subs	r0, #71	; 0x47
 8012850:	e7f7      	b.n	8012842 <__hexdig_fun+0xa>
 8012852:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8012856:	2b05      	cmp	r3, #5
 8012858:	d801      	bhi.n	801285e <__hexdig_fun+0x26>
 801285a:	3827      	subs	r0, #39	; 0x27
 801285c:	e7f1      	b.n	8012842 <__hexdig_fun+0xa>
 801285e:	2000      	movs	r0, #0
 8012860:	4770      	bx	lr
	...

08012864 <__gethex>:
 8012864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012868:	ed2d 8b02 	vpush	{d8}
 801286c:	b089      	sub	sp, #36	; 0x24
 801286e:	ee08 0a10 	vmov	s16, r0
 8012872:	9304      	str	r3, [sp, #16]
 8012874:	4bb4      	ldr	r3, [pc, #720]	; (8012b48 <__gethex+0x2e4>)
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	9301      	str	r3, [sp, #4]
 801287a:	4618      	mov	r0, r3
 801287c:	468b      	mov	fp, r1
 801287e:	4690      	mov	r8, r2
 8012880:	f7ed fcc6 	bl	8000210 <strlen>
 8012884:	9b01      	ldr	r3, [sp, #4]
 8012886:	f8db 2000 	ldr.w	r2, [fp]
 801288a:	4403      	add	r3, r0
 801288c:	4682      	mov	sl, r0
 801288e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8012892:	9305      	str	r3, [sp, #20]
 8012894:	1c93      	adds	r3, r2, #2
 8012896:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801289a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801289e:	32fe      	adds	r2, #254	; 0xfe
 80128a0:	18d1      	adds	r1, r2, r3
 80128a2:	461f      	mov	r7, r3
 80128a4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80128a8:	9100      	str	r1, [sp, #0]
 80128aa:	2830      	cmp	r0, #48	; 0x30
 80128ac:	d0f8      	beq.n	80128a0 <__gethex+0x3c>
 80128ae:	f7ff ffc3 	bl	8012838 <__hexdig_fun>
 80128b2:	4604      	mov	r4, r0
 80128b4:	2800      	cmp	r0, #0
 80128b6:	d13a      	bne.n	801292e <__gethex+0xca>
 80128b8:	9901      	ldr	r1, [sp, #4]
 80128ba:	4652      	mov	r2, sl
 80128bc:	4638      	mov	r0, r7
 80128be:	f7fe fa08 	bl	8010cd2 <strncmp>
 80128c2:	4605      	mov	r5, r0
 80128c4:	2800      	cmp	r0, #0
 80128c6:	d168      	bne.n	801299a <__gethex+0x136>
 80128c8:	f817 000a 	ldrb.w	r0, [r7, sl]
 80128cc:	eb07 060a 	add.w	r6, r7, sl
 80128d0:	f7ff ffb2 	bl	8012838 <__hexdig_fun>
 80128d4:	2800      	cmp	r0, #0
 80128d6:	d062      	beq.n	801299e <__gethex+0x13a>
 80128d8:	4633      	mov	r3, r6
 80128da:	7818      	ldrb	r0, [r3, #0]
 80128dc:	2830      	cmp	r0, #48	; 0x30
 80128de:	461f      	mov	r7, r3
 80128e0:	f103 0301 	add.w	r3, r3, #1
 80128e4:	d0f9      	beq.n	80128da <__gethex+0x76>
 80128e6:	f7ff ffa7 	bl	8012838 <__hexdig_fun>
 80128ea:	2301      	movs	r3, #1
 80128ec:	fab0 f480 	clz	r4, r0
 80128f0:	0964      	lsrs	r4, r4, #5
 80128f2:	4635      	mov	r5, r6
 80128f4:	9300      	str	r3, [sp, #0]
 80128f6:	463a      	mov	r2, r7
 80128f8:	4616      	mov	r6, r2
 80128fa:	3201      	adds	r2, #1
 80128fc:	7830      	ldrb	r0, [r6, #0]
 80128fe:	f7ff ff9b 	bl	8012838 <__hexdig_fun>
 8012902:	2800      	cmp	r0, #0
 8012904:	d1f8      	bne.n	80128f8 <__gethex+0x94>
 8012906:	9901      	ldr	r1, [sp, #4]
 8012908:	4652      	mov	r2, sl
 801290a:	4630      	mov	r0, r6
 801290c:	f7fe f9e1 	bl	8010cd2 <strncmp>
 8012910:	b980      	cbnz	r0, 8012934 <__gethex+0xd0>
 8012912:	b94d      	cbnz	r5, 8012928 <__gethex+0xc4>
 8012914:	eb06 050a 	add.w	r5, r6, sl
 8012918:	462a      	mov	r2, r5
 801291a:	4616      	mov	r6, r2
 801291c:	3201      	adds	r2, #1
 801291e:	7830      	ldrb	r0, [r6, #0]
 8012920:	f7ff ff8a 	bl	8012838 <__hexdig_fun>
 8012924:	2800      	cmp	r0, #0
 8012926:	d1f8      	bne.n	801291a <__gethex+0xb6>
 8012928:	1bad      	subs	r5, r5, r6
 801292a:	00ad      	lsls	r5, r5, #2
 801292c:	e004      	b.n	8012938 <__gethex+0xd4>
 801292e:	2400      	movs	r4, #0
 8012930:	4625      	mov	r5, r4
 8012932:	e7e0      	b.n	80128f6 <__gethex+0x92>
 8012934:	2d00      	cmp	r5, #0
 8012936:	d1f7      	bne.n	8012928 <__gethex+0xc4>
 8012938:	7833      	ldrb	r3, [r6, #0]
 801293a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801293e:	2b50      	cmp	r3, #80	; 0x50
 8012940:	d13b      	bne.n	80129ba <__gethex+0x156>
 8012942:	7873      	ldrb	r3, [r6, #1]
 8012944:	2b2b      	cmp	r3, #43	; 0x2b
 8012946:	d02c      	beq.n	80129a2 <__gethex+0x13e>
 8012948:	2b2d      	cmp	r3, #45	; 0x2d
 801294a:	d02e      	beq.n	80129aa <__gethex+0x146>
 801294c:	1c71      	adds	r1, r6, #1
 801294e:	f04f 0900 	mov.w	r9, #0
 8012952:	7808      	ldrb	r0, [r1, #0]
 8012954:	f7ff ff70 	bl	8012838 <__hexdig_fun>
 8012958:	1e43      	subs	r3, r0, #1
 801295a:	b2db      	uxtb	r3, r3
 801295c:	2b18      	cmp	r3, #24
 801295e:	d82c      	bhi.n	80129ba <__gethex+0x156>
 8012960:	f1a0 0210 	sub.w	r2, r0, #16
 8012964:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012968:	f7ff ff66 	bl	8012838 <__hexdig_fun>
 801296c:	1e43      	subs	r3, r0, #1
 801296e:	b2db      	uxtb	r3, r3
 8012970:	2b18      	cmp	r3, #24
 8012972:	d91d      	bls.n	80129b0 <__gethex+0x14c>
 8012974:	f1b9 0f00 	cmp.w	r9, #0
 8012978:	d000      	beq.n	801297c <__gethex+0x118>
 801297a:	4252      	negs	r2, r2
 801297c:	4415      	add	r5, r2
 801297e:	f8cb 1000 	str.w	r1, [fp]
 8012982:	b1e4      	cbz	r4, 80129be <__gethex+0x15a>
 8012984:	9b00      	ldr	r3, [sp, #0]
 8012986:	2b00      	cmp	r3, #0
 8012988:	bf14      	ite	ne
 801298a:	2700      	movne	r7, #0
 801298c:	2706      	moveq	r7, #6
 801298e:	4638      	mov	r0, r7
 8012990:	b009      	add	sp, #36	; 0x24
 8012992:	ecbd 8b02 	vpop	{d8}
 8012996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801299a:	463e      	mov	r6, r7
 801299c:	4625      	mov	r5, r4
 801299e:	2401      	movs	r4, #1
 80129a0:	e7ca      	b.n	8012938 <__gethex+0xd4>
 80129a2:	f04f 0900 	mov.w	r9, #0
 80129a6:	1cb1      	adds	r1, r6, #2
 80129a8:	e7d3      	b.n	8012952 <__gethex+0xee>
 80129aa:	f04f 0901 	mov.w	r9, #1
 80129ae:	e7fa      	b.n	80129a6 <__gethex+0x142>
 80129b0:	230a      	movs	r3, #10
 80129b2:	fb03 0202 	mla	r2, r3, r2, r0
 80129b6:	3a10      	subs	r2, #16
 80129b8:	e7d4      	b.n	8012964 <__gethex+0x100>
 80129ba:	4631      	mov	r1, r6
 80129bc:	e7df      	b.n	801297e <__gethex+0x11a>
 80129be:	1bf3      	subs	r3, r6, r7
 80129c0:	3b01      	subs	r3, #1
 80129c2:	4621      	mov	r1, r4
 80129c4:	2b07      	cmp	r3, #7
 80129c6:	dc0b      	bgt.n	80129e0 <__gethex+0x17c>
 80129c8:	ee18 0a10 	vmov	r0, s16
 80129cc:	f000 fa82 	bl	8012ed4 <_Balloc>
 80129d0:	4604      	mov	r4, r0
 80129d2:	b940      	cbnz	r0, 80129e6 <__gethex+0x182>
 80129d4:	4b5d      	ldr	r3, [pc, #372]	; (8012b4c <__gethex+0x2e8>)
 80129d6:	4602      	mov	r2, r0
 80129d8:	21de      	movs	r1, #222	; 0xde
 80129da:	485d      	ldr	r0, [pc, #372]	; (8012b50 <__gethex+0x2ec>)
 80129dc:	f001 fdd0 	bl	8014580 <__assert_func>
 80129e0:	3101      	adds	r1, #1
 80129e2:	105b      	asrs	r3, r3, #1
 80129e4:	e7ee      	b.n	80129c4 <__gethex+0x160>
 80129e6:	f100 0914 	add.w	r9, r0, #20
 80129ea:	f04f 0b00 	mov.w	fp, #0
 80129ee:	f1ca 0301 	rsb	r3, sl, #1
 80129f2:	f8cd 9008 	str.w	r9, [sp, #8]
 80129f6:	f8cd b000 	str.w	fp, [sp]
 80129fa:	9306      	str	r3, [sp, #24]
 80129fc:	42b7      	cmp	r7, r6
 80129fe:	d340      	bcc.n	8012a82 <__gethex+0x21e>
 8012a00:	9802      	ldr	r0, [sp, #8]
 8012a02:	9b00      	ldr	r3, [sp, #0]
 8012a04:	f840 3b04 	str.w	r3, [r0], #4
 8012a08:	eba0 0009 	sub.w	r0, r0, r9
 8012a0c:	1080      	asrs	r0, r0, #2
 8012a0e:	0146      	lsls	r6, r0, #5
 8012a10:	6120      	str	r0, [r4, #16]
 8012a12:	4618      	mov	r0, r3
 8012a14:	f000 fb50 	bl	80130b8 <__hi0bits>
 8012a18:	1a30      	subs	r0, r6, r0
 8012a1a:	f8d8 6000 	ldr.w	r6, [r8]
 8012a1e:	42b0      	cmp	r0, r6
 8012a20:	dd63      	ble.n	8012aea <__gethex+0x286>
 8012a22:	1b87      	subs	r7, r0, r6
 8012a24:	4639      	mov	r1, r7
 8012a26:	4620      	mov	r0, r4
 8012a28:	f000 fef4 	bl	8013814 <__any_on>
 8012a2c:	4682      	mov	sl, r0
 8012a2e:	b1a8      	cbz	r0, 8012a5c <__gethex+0x1f8>
 8012a30:	1e7b      	subs	r3, r7, #1
 8012a32:	1159      	asrs	r1, r3, #5
 8012a34:	f003 021f 	and.w	r2, r3, #31
 8012a38:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8012a3c:	f04f 0a01 	mov.w	sl, #1
 8012a40:	fa0a f202 	lsl.w	r2, sl, r2
 8012a44:	420a      	tst	r2, r1
 8012a46:	d009      	beq.n	8012a5c <__gethex+0x1f8>
 8012a48:	4553      	cmp	r3, sl
 8012a4a:	dd05      	ble.n	8012a58 <__gethex+0x1f4>
 8012a4c:	1eb9      	subs	r1, r7, #2
 8012a4e:	4620      	mov	r0, r4
 8012a50:	f000 fee0 	bl	8013814 <__any_on>
 8012a54:	2800      	cmp	r0, #0
 8012a56:	d145      	bne.n	8012ae4 <__gethex+0x280>
 8012a58:	f04f 0a02 	mov.w	sl, #2
 8012a5c:	4639      	mov	r1, r7
 8012a5e:	4620      	mov	r0, r4
 8012a60:	f7ff fe98 	bl	8012794 <rshift>
 8012a64:	443d      	add	r5, r7
 8012a66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012a6a:	42ab      	cmp	r3, r5
 8012a6c:	da4c      	bge.n	8012b08 <__gethex+0x2a4>
 8012a6e:	ee18 0a10 	vmov	r0, s16
 8012a72:	4621      	mov	r1, r4
 8012a74:	f000 fa6e 	bl	8012f54 <_Bfree>
 8012a78:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012a7a:	2300      	movs	r3, #0
 8012a7c:	6013      	str	r3, [r2, #0]
 8012a7e:	27a3      	movs	r7, #163	; 0xa3
 8012a80:	e785      	b.n	801298e <__gethex+0x12a>
 8012a82:	1e73      	subs	r3, r6, #1
 8012a84:	9a05      	ldr	r2, [sp, #20]
 8012a86:	9303      	str	r3, [sp, #12]
 8012a88:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012a8c:	4293      	cmp	r3, r2
 8012a8e:	d019      	beq.n	8012ac4 <__gethex+0x260>
 8012a90:	f1bb 0f20 	cmp.w	fp, #32
 8012a94:	d107      	bne.n	8012aa6 <__gethex+0x242>
 8012a96:	9b02      	ldr	r3, [sp, #8]
 8012a98:	9a00      	ldr	r2, [sp, #0]
 8012a9a:	f843 2b04 	str.w	r2, [r3], #4
 8012a9e:	9302      	str	r3, [sp, #8]
 8012aa0:	2300      	movs	r3, #0
 8012aa2:	9300      	str	r3, [sp, #0]
 8012aa4:	469b      	mov	fp, r3
 8012aa6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8012aaa:	f7ff fec5 	bl	8012838 <__hexdig_fun>
 8012aae:	9b00      	ldr	r3, [sp, #0]
 8012ab0:	f000 000f 	and.w	r0, r0, #15
 8012ab4:	fa00 f00b 	lsl.w	r0, r0, fp
 8012ab8:	4303      	orrs	r3, r0
 8012aba:	9300      	str	r3, [sp, #0]
 8012abc:	f10b 0b04 	add.w	fp, fp, #4
 8012ac0:	9b03      	ldr	r3, [sp, #12]
 8012ac2:	e00d      	b.n	8012ae0 <__gethex+0x27c>
 8012ac4:	9b03      	ldr	r3, [sp, #12]
 8012ac6:	9a06      	ldr	r2, [sp, #24]
 8012ac8:	4413      	add	r3, r2
 8012aca:	42bb      	cmp	r3, r7
 8012acc:	d3e0      	bcc.n	8012a90 <__gethex+0x22c>
 8012ace:	4618      	mov	r0, r3
 8012ad0:	9901      	ldr	r1, [sp, #4]
 8012ad2:	9307      	str	r3, [sp, #28]
 8012ad4:	4652      	mov	r2, sl
 8012ad6:	f7fe f8fc 	bl	8010cd2 <strncmp>
 8012ada:	9b07      	ldr	r3, [sp, #28]
 8012adc:	2800      	cmp	r0, #0
 8012ade:	d1d7      	bne.n	8012a90 <__gethex+0x22c>
 8012ae0:	461e      	mov	r6, r3
 8012ae2:	e78b      	b.n	80129fc <__gethex+0x198>
 8012ae4:	f04f 0a03 	mov.w	sl, #3
 8012ae8:	e7b8      	b.n	8012a5c <__gethex+0x1f8>
 8012aea:	da0a      	bge.n	8012b02 <__gethex+0x29e>
 8012aec:	1a37      	subs	r7, r6, r0
 8012aee:	4621      	mov	r1, r4
 8012af0:	ee18 0a10 	vmov	r0, s16
 8012af4:	463a      	mov	r2, r7
 8012af6:	f000 fc49 	bl	801338c <__lshift>
 8012afa:	1bed      	subs	r5, r5, r7
 8012afc:	4604      	mov	r4, r0
 8012afe:	f100 0914 	add.w	r9, r0, #20
 8012b02:	f04f 0a00 	mov.w	sl, #0
 8012b06:	e7ae      	b.n	8012a66 <__gethex+0x202>
 8012b08:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8012b0c:	42a8      	cmp	r0, r5
 8012b0e:	dd72      	ble.n	8012bf6 <__gethex+0x392>
 8012b10:	1b45      	subs	r5, r0, r5
 8012b12:	42ae      	cmp	r6, r5
 8012b14:	dc36      	bgt.n	8012b84 <__gethex+0x320>
 8012b16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012b1a:	2b02      	cmp	r3, #2
 8012b1c:	d02a      	beq.n	8012b74 <__gethex+0x310>
 8012b1e:	2b03      	cmp	r3, #3
 8012b20:	d02c      	beq.n	8012b7c <__gethex+0x318>
 8012b22:	2b01      	cmp	r3, #1
 8012b24:	d11c      	bne.n	8012b60 <__gethex+0x2fc>
 8012b26:	42ae      	cmp	r6, r5
 8012b28:	d11a      	bne.n	8012b60 <__gethex+0x2fc>
 8012b2a:	2e01      	cmp	r6, #1
 8012b2c:	d112      	bne.n	8012b54 <__gethex+0x2f0>
 8012b2e:	9a04      	ldr	r2, [sp, #16]
 8012b30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012b34:	6013      	str	r3, [r2, #0]
 8012b36:	2301      	movs	r3, #1
 8012b38:	6123      	str	r3, [r4, #16]
 8012b3a:	f8c9 3000 	str.w	r3, [r9]
 8012b3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012b40:	2762      	movs	r7, #98	; 0x62
 8012b42:	601c      	str	r4, [r3, #0]
 8012b44:	e723      	b.n	801298e <__gethex+0x12a>
 8012b46:	bf00      	nop
 8012b48:	080157b0 	.word	0x080157b0
 8012b4c:	08015738 	.word	0x08015738
 8012b50:	08015749 	.word	0x08015749
 8012b54:	1e71      	subs	r1, r6, #1
 8012b56:	4620      	mov	r0, r4
 8012b58:	f000 fe5c 	bl	8013814 <__any_on>
 8012b5c:	2800      	cmp	r0, #0
 8012b5e:	d1e6      	bne.n	8012b2e <__gethex+0x2ca>
 8012b60:	ee18 0a10 	vmov	r0, s16
 8012b64:	4621      	mov	r1, r4
 8012b66:	f000 f9f5 	bl	8012f54 <_Bfree>
 8012b6a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012b6c:	2300      	movs	r3, #0
 8012b6e:	6013      	str	r3, [r2, #0]
 8012b70:	2750      	movs	r7, #80	; 0x50
 8012b72:	e70c      	b.n	801298e <__gethex+0x12a>
 8012b74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d1f2      	bne.n	8012b60 <__gethex+0x2fc>
 8012b7a:	e7d8      	b.n	8012b2e <__gethex+0x2ca>
 8012b7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d1d5      	bne.n	8012b2e <__gethex+0x2ca>
 8012b82:	e7ed      	b.n	8012b60 <__gethex+0x2fc>
 8012b84:	1e6f      	subs	r7, r5, #1
 8012b86:	f1ba 0f00 	cmp.w	sl, #0
 8012b8a:	d131      	bne.n	8012bf0 <__gethex+0x38c>
 8012b8c:	b127      	cbz	r7, 8012b98 <__gethex+0x334>
 8012b8e:	4639      	mov	r1, r7
 8012b90:	4620      	mov	r0, r4
 8012b92:	f000 fe3f 	bl	8013814 <__any_on>
 8012b96:	4682      	mov	sl, r0
 8012b98:	117b      	asrs	r3, r7, #5
 8012b9a:	2101      	movs	r1, #1
 8012b9c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8012ba0:	f007 071f 	and.w	r7, r7, #31
 8012ba4:	fa01 f707 	lsl.w	r7, r1, r7
 8012ba8:	421f      	tst	r7, r3
 8012baa:	4629      	mov	r1, r5
 8012bac:	4620      	mov	r0, r4
 8012bae:	bf18      	it	ne
 8012bb0:	f04a 0a02 	orrne.w	sl, sl, #2
 8012bb4:	1b76      	subs	r6, r6, r5
 8012bb6:	f7ff fded 	bl	8012794 <rshift>
 8012bba:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8012bbe:	2702      	movs	r7, #2
 8012bc0:	f1ba 0f00 	cmp.w	sl, #0
 8012bc4:	d048      	beq.n	8012c58 <__gethex+0x3f4>
 8012bc6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012bca:	2b02      	cmp	r3, #2
 8012bcc:	d015      	beq.n	8012bfa <__gethex+0x396>
 8012bce:	2b03      	cmp	r3, #3
 8012bd0:	d017      	beq.n	8012c02 <__gethex+0x39e>
 8012bd2:	2b01      	cmp	r3, #1
 8012bd4:	d109      	bne.n	8012bea <__gethex+0x386>
 8012bd6:	f01a 0f02 	tst.w	sl, #2
 8012bda:	d006      	beq.n	8012bea <__gethex+0x386>
 8012bdc:	f8d9 0000 	ldr.w	r0, [r9]
 8012be0:	ea4a 0a00 	orr.w	sl, sl, r0
 8012be4:	f01a 0f01 	tst.w	sl, #1
 8012be8:	d10e      	bne.n	8012c08 <__gethex+0x3a4>
 8012bea:	f047 0710 	orr.w	r7, r7, #16
 8012bee:	e033      	b.n	8012c58 <__gethex+0x3f4>
 8012bf0:	f04f 0a01 	mov.w	sl, #1
 8012bf4:	e7d0      	b.n	8012b98 <__gethex+0x334>
 8012bf6:	2701      	movs	r7, #1
 8012bf8:	e7e2      	b.n	8012bc0 <__gethex+0x35c>
 8012bfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012bfc:	f1c3 0301 	rsb	r3, r3, #1
 8012c00:	9315      	str	r3, [sp, #84]	; 0x54
 8012c02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d0f0      	beq.n	8012bea <__gethex+0x386>
 8012c08:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8012c0c:	f104 0314 	add.w	r3, r4, #20
 8012c10:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8012c14:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012c18:	f04f 0c00 	mov.w	ip, #0
 8012c1c:	4618      	mov	r0, r3
 8012c1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c22:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012c26:	d01c      	beq.n	8012c62 <__gethex+0x3fe>
 8012c28:	3201      	adds	r2, #1
 8012c2a:	6002      	str	r2, [r0, #0]
 8012c2c:	2f02      	cmp	r7, #2
 8012c2e:	f104 0314 	add.w	r3, r4, #20
 8012c32:	d13f      	bne.n	8012cb4 <__gethex+0x450>
 8012c34:	f8d8 2000 	ldr.w	r2, [r8]
 8012c38:	3a01      	subs	r2, #1
 8012c3a:	42b2      	cmp	r2, r6
 8012c3c:	d10a      	bne.n	8012c54 <__gethex+0x3f0>
 8012c3e:	1171      	asrs	r1, r6, #5
 8012c40:	2201      	movs	r2, #1
 8012c42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012c46:	f006 061f 	and.w	r6, r6, #31
 8012c4a:	fa02 f606 	lsl.w	r6, r2, r6
 8012c4e:	421e      	tst	r6, r3
 8012c50:	bf18      	it	ne
 8012c52:	4617      	movne	r7, r2
 8012c54:	f047 0720 	orr.w	r7, r7, #32
 8012c58:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012c5a:	601c      	str	r4, [r3, #0]
 8012c5c:	9b04      	ldr	r3, [sp, #16]
 8012c5e:	601d      	str	r5, [r3, #0]
 8012c60:	e695      	b.n	801298e <__gethex+0x12a>
 8012c62:	4299      	cmp	r1, r3
 8012c64:	f843 cc04 	str.w	ip, [r3, #-4]
 8012c68:	d8d8      	bhi.n	8012c1c <__gethex+0x3b8>
 8012c6a:	68a3      	ldr	r3, [r4, #8]
 8012c6c:	459b      	cmp	fp, r3
 8012c6e:	db19      	blt.n	8012ca4 <__gethex+0x440>
 8012c70:	6861      	ldr	r1, [r4, #4]
 8012c72:	ee18 0a10 	vmov	r0, s16
 8012c76:	3101      	adds	r1, #1
 8012c78:	f000 f92c 	bl	8012ed4 <_Balloc>
 8012c7c:	4681      	mov	r9, r0
 8012c7e:	b918      	cbnz	r0, 8012c88 <__gethex+0x424>
 8012c80:	4b1a      	ldr	r3, [pc, #104]	; (8012cec <__gethex+0x488>)
 8012c82:	4602      	mov	r2, r0
 8012c84:	2184      	movs	r1, #132	; 0x84
 8012c86:	e6a8      	b.n	80129da <__gethex+0x176>
 8012c88:	6922      	ldr	r2, [r4, #16]
 8012c8a:	3202      	adds	r2, #2
 8012c8c:	f104 010c 	add.w	r1, r4, #12
 8012c90:	0092      	lsls	r2, r2, #2
 8012c92:	300c      	adds	r0, #12
 8012c94:	f7fd f8ee 	bl	800fe74 <memcpy>
 8012c98:	4621      	mov	r1, r4
 8012c9a:	ee18 0a10 	vmov	r0, s16
 8012c9e:	f000 f959 	bl	8012f54 <_Bfree>
 8012ca2:	464c      	mov	r4, r9
 8012ca4:	6923      	ldr	r3, [r4, #16]
 8012ca6:	1c5a      	adds	r2, r3, #1
 8012ca8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012cac:	6122      	str	r2, [r4, #16]
 8012cae:	2201      	movs	r2, #1
 8012cb0:	615a      	str	r2, [r3, #20]
 8012cb2:	e7bb      	b.n	8012c2c <__gethex+0x3c8>
 8012cb4:	6922      	ldr	r2, [r4, #16]
 8012cb6:	455a      	cmp	r2, fp
 8012cb8:	dd0b      	ble.n	8012cd2 <__gethex+0x46e>
 8012cba:	2101      	movs	r1, #1
 8012cbc:	4620      	mov	r0, r4
 8012cbe:	f7ff fd69 	bl	8012794 <rshift>
 8012cc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012cc6:	3501      	adds	r5, #1
 8012cc8:	42ab      	cmp	r3, r5
 8012cca:	f6ff aed0 	blt.w	8012a6e <__gethex+0x20a>
 8012cce:	2701      	movs	r7, #1
 8012cd0:	e7c0      	b.n	8012c54 <__gethex+0x3f0>
 8012cd2:	f016 061f 	ands.w	r6, r6, #31
 8012cd6:	d0fa      	beq.n	8012cce <__gethex+0x46a>
 8012cd8:	4453      	add	r3, sl
 8012cda:	f1c6 0620 	rsb	r6, r6, #32
 8012cde:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8012ce2:	f000 f9e9 	bl	80130b8 <__hi0bits>
 8012ce6:	42b0      	cmp	r0, r6
 8012ce8:	dbe7      	blt.n	8012cba <__gethex+0x456>
 8012cea:	e7f0      	b.n	8012cce <__gethex+0x46a>
 8012cec:	08015738 	.word	0x08015738

08012cf0 <L_shift>:
 8012cf0:	f1c2 0208 	rsb	r2, r2, #8
 8012cf4:	0092      	lsls	r2, r2, #2
 8012cf6:	b570      	push	{r4, r5, r6, lr}
 8012cf8:	f1c2 0620 	rsb	r6, r2, #32
 8012cfc:	6843      	ldr	r3, [r0, #4]
 8012cfe:	6804      	ldr	r4, [r0, #0]
 8012d00:	fa03 f506 	lsl.w	r5, r3, r6
 8012d04:	432c      	orrs	r4, r5
 8012d06:	40d3      	lsrs	r3, r2
 8012d08:	6004      	str	r4, [r0, #0]
 8012d0a:	f840 3f04 	str.w	r3, [r0, #4]!
 8012d0e:	4288      	cmp	r0, r1
 8012d10:	d3f4      	bcc.n	8012cfc <L_shift+0xc>
 8012d12:	bd70      	pop	{r4, r5, r6, pc}

08012d14 <__match>:
 8012d14:	b530      	push	{r4, r5, lr}
 8012d16:	6803      	ldr	r3, [r0, #0]
 8012d18:	3301      	adds	r3, #1
 8012d1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012d1e:	b914      	cbnz	r4, 8012d26 <__match+0x12>
 8012d20:	6003      	str	r3, [r0, #0]
 8012d22:	2001      	movs	r0, #1
 8012d24:	bd30      	pop	{r4, r5, pc}
 8012d26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d2a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8012d2e:	2d19      	cmp	r5, #25
 8012d30:	bf98      	it	ls
 8012d32:	3220      	addls	r2, #32
 8012d34:	42a2      	cmp	r2, r4
 8012d36:	d0f0      	beq.n	8012d1a <__match+0x6>
 8012d38:	2000      	movs	r0, #0
 8012d3a:	e7f3      	b.n	8012d24 <__match+0x10>

08012d3c <__hexnan>:
 8012d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d40:	680b      	ldr	r3, [r1, #0]
 8012d42:	115e      	asrs	r6, r3, #5
 8012d44:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012d48:	f013 031f 	ands.w	r3, r3, #31
 8012d4c:	b087      	sub	sp, #28
 8012d4e:	bf18      	it	ne
 8012d50:	3604      	addne	r6, #4
 8012d52:	2500      	movs	r5, #0
 8012d54:	1f37      	subs	r7, r6, #4
 8012d56:	4690      	mov	r8, r2
 8012d58:	6802      	ldr	r2, [r0, #0]
 8012d5a:	9301      	str	r3, [sp, #4]
 8012d5c:	4682      	mov	sl, r0
 8012d5e:	f846 5c04 	str.w	r5, [r6, #-4]
 8012d62:	46b9      	mov	r9, r7
 8012d64:	463c      	mov	r4, r7
 8012d66:	9502      	str	r5, [sp, #8]
 8012d68:	46ab      	mov	fp, r5
 8012d6a:	7851      	ldrb	r1, [r2, #1]
 8012d6c:	1c53      	adds	r3, r2, #1
 8012d6e:	9303      	str	r3, [sp, #12]
 8012d70:	b341      	cbz	r1, 8012dc4 <__hexnan+0x88>
 8012d72:	4608      	mov	r0, r1
 8012d74:	9205      	str	r2, [sp, #20]
 8012d76:	9104      	str	r1, [sp, #16]
 8012d78:	f7ff fd5e 	bl	8012838 <__hexdig_fun>
 8012d7c:	2800      	cmp	r0, #0
 8012d7e:	d14f      	bne.n	8012e20 <__hexnan+0xe4>
 8012d80:	9904      	ldr	r1, [sp, #16]
 8012d82:	9a05      	ldr	r2, [sp, #20]
 8012d84:	2920      	cmp	r1, #32
 8012d86:	d818      	bhi.n	8012dba <__hexnan+0x7e>
 8012d88:	9b02      	ldr	r3, [sp, #8]
 8012d8a:	459b      	cmp	fp, r3
 8012d8c:	dd13      	ble.n	8012db6 <__hexnan+0x7a>
 8012d8e:	454c      	cmp	r4, r9
 8012d90:	d206      	bcs.n	8012da0 <__hexnan+0x64>
 8012d92:	2d07      	cmp	r5, #7
 8012d94:	dc04      	bgt.n	8012da0 <__hexnan+0x64>
 8012d96:	462a      	mov	r2, r5
 8012d98:	4649      	mov	r1, r9
 8012d9a:	4620      	mov	r0, r4
 8012d9c:	f7ff ffa8 	bl	8012cf0 <L_shift>
 8012da0:	4544      	cmp	r4, r8
 8012da2:	d950      	bls.n	8012e46 <__hexnan+0x10a>
 8012da4:	2300      	movs	r3, #0
 8012da6:	f1a4 0904 	sub.w	r9, r4, #4
 8012daa:	f844 3c04 	str.w	r3, [r4, #-4]
 8012dae:	f8cd b008 	str.w	fp, [sp, #8]
 8012db2:	464c      	mov	r4, r9
 8012db4:	461d      	mov	r5, r3
 8012db6:	9a03      	ldr	r2, [sp, #12]
 8012db8:	e7d7      	b.n	8012d6a <__hexnan+0x2e>
 8012dba:	2929      	cmp	r1, #41	; 0x29
 8012dbc:	d156      	bne.n	8012e6c <__hexnan+0x130>
 8012dbe:	3202      	adds	r2, #2
 8012dc0:	f8ca 2000 	str.w	r2, [sl]
 8012dc4:	f1bb 0f00 	cmp.w	fp, #0
 8012dc8:	d050      	beq.n	8012e6c <__hexnan+0x130>
 8012dca:	454c      	cmp	r4, r9
 8012dcc:	d206      	bcs.n	8012ddc <__hexnan+0xa0>
 8012dce:	2d07      	cmp	r5, #7
 8012dd0:	dc04      	bgt.n	8012ddc <__hexnan+0xa0>
 8012dd2:	462a      	mov	r2, r5
 8012dd4:	4649      	mov	r1, r9
 8012dd6:	4620      	mov	r0, r4
 8012dd8:	f7ff ff8a 	bl	8012cf0 <L_shift>
 8012ddc:	4544      	cmp	r4, r8
 8012dde:	d934      	bls.n	8012e4a <__hexnan+0x10e>
 8012de0:	f1a8 0204 	sub.w	r2, r8, #4
 8012de4:	4623      	mov	r3, r4
 8012de6:	f853 1b04 	ldr.w	r1, [r3], #4
 8012dea:	f842 1f04 	str.w	r1, [r2, #4]!
 8012dee:	429f      	cmp	r7, r3
 8012df0:	d2f9      	bcs.n	8012de6 <__hexnan+0xaa>
 8012df2:	1b3b      	subs	r3, r7, r4
 8012df4:	f023 0303 	bic.w	r3, r3, #3
 8012df8:	3304      	adds	r3, #4
 8012dfa:	3401      	adds	r4, #1
 8012dfc:	3e03      	subs	r6, #3
 8012dfe:	42b4      	cmp	r4, r6
 8012e00:	bf88      	it	hi
 8012e02:	2304      	movhi	r3, #4
 8012e04:	4443      	add	r3, r8
 8012e06:	2200      	movs	r2, #0
 8012e08:	f843 2b04 	str.w	r2, [r3], #4
 8012e0c:	429f      	cmp	r7, r3
 8012e0e:	d2fb      	bcs.n	8012e08 <__hexnan+0xcc>
 8012e10:	683b      	ldr	r3, [r7, #0]
 8012e12:	b91b      	cbnz	r3, 8012e1c <__hexnan+0xe0>
 8012e14:	4547      	cmp	r7, r8
 8012e16:	d127      	bne.n	8012e68 <__hexnan+0x12c>
 8012e18:	2301      	movs	r3, #1
 8012e1a:	603b      	str	r3, [r7, #0]
 8012e1c:	2005      	movs	r0, #5
 8012e1e:	e026      	b.n	8012e6e <__hexnan+0x132>
 8012e20:	3501      	adds	r5, #1
 8012e22:	2d08      	cmp	r5, #8
 8012e24:	f10b 0b01 	add.w	fp, fp, #1
 8012e28:	dd06      	ble.n	8012e38 <__hexnan+0xfc>
 8012e2a:	4544      	cmp	r4, r8
 8012e2c:	d9c3      	bls.n	8012db6 <__hexnan+0x7a>
 8012e2e:	2300      	movs	r3, #0
 8012e30:	f844 3c04 	str.w	r3, [r4, #-4]
 8012e34:	2501      	movs	r5, #1
 8012e36:	3c04      	subs	r4, #4
 8012e38:	6822      	ldr	r2, [r4, #0]
 8012e3a:	f000 000f 	and.w	r0, r0, #15
 8012e3e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8012e42:	6022      	str	r2, [r4, #0]
 8012e44:	e7b7      	b.n	8012db6 <__hexnan+0x7a>
 8012e46:	2508      	movs	r5, #8
 8012e48:	e7b5      	b.n	8012db6 <__hexnan+0x7a>
 8012e4a:	9b01      	ldr	r3, [sp, #4]
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d0df      	beq.n	8012e10 <__hexnan+0xd4>
 8012e50:	f04f 32ff 	mov.w	r2, #4294967295
 8012e54:	f1c3 0320 	rsb	r3, r3, #32
 8012e58:	fa22 f303 	lsr.w	r3, r2, r3
 8012e5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012e60:	401a      	ands	r2, r3
 8012e62:	f846 2c04 	str.w	r2, [r6, #-4]
 8012e66:	e7d3      	b.n	8012e10 <__hexnan+0xd4>
 8012e68:	3f04      	subs	r7, #4
 8012e6a:	e7d1      	b.n	8012e10 <__hexnan+0xd4>
 8012e6c:	2004      	movs	r0, #4
 8012e6e:	b007      	add	sp, #28
 8012e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012e74 <_localeconv_r>:
 8012e74:	4800      	ldr	r0, [pc, #0]	; (8012e78 <_localeconv_r+0x4>)
 8012e76:	4770      	bx	lr
 8012e78:	20000420 	.word	0x20000420

08012e7c <_lseek_r>:
 8012e7c:	b538      	push	{r3, r4, r5, lr}
 8012e7e:	4d07      	ldr	r5, [pc, #28]	; (8012e9c <_lseek_r+0x20>)
 8012e80:	4604      	mov	r4, r0
 8012e82:	4608      	mov	r0, r1
 8012e84:	4611      	mov	r1, r2
 8012e86:	2200      	movs	r2, #0
 8012e88:	602a      	str	r2, [r5, #0]
 8012e8a:	461a      	mov	r2, r3
 8012e8c:	f7ef fef8 	bl	8002c80 <_lseek>
 8012e90:	1c43      	adds	r3, r0, #1
 8012e92:	d102      	bne.n	8012e9a <_lseek_r+0x1e>
 8012e94:	682b      	ldr	r3, [r5, #0]
 8012e96:	b103      	cbz	r3, 8012e9a <_lseek_r+0x1e>
 8012e98:	6023      	str	r3, [r4, #0]
 8012e9a:	bd38      	pop	{r3, r4, r5, pc}
 8012e9c:	20000770 	.word	0x20000770

08012ea0 <malloc>:
 8012ea0:	4b02      	ldr	r3, [pc, #8]	; (8012eac <malloc+0xc>)
 8012ea2:	4601      	mov	r1, r0
 8012ea4:	6818      	ldr	r0, [r3, #0]
 8012ea6:	f000 bd59 	b.w	801395c <_malloc_r>
 8012eaa:	bf00      	nop
 8012eac:	200002c8 	.word	0x200002c8

08012eb0 <__ascii_mbtowc>:
 8012eb0:	b082      	sub	sp, #8
 8012eb2:	b901      	cbnz	r1, 8012eb6 <__ascii_mbtowc+0x6>
 8012eb4:	a901      	add	r1, sp, #4
 8012eb6:	b142      	cbz	r2, 8012eca <__ascii_mbtowc+0x1a>
 8012eb8:	b14b      	cbz	r3, 8012ece <__ascii_mbtowc+0x1e>
 8012eba:	7813      	ldrb	r3, [r2, #0]
 8012ebc:	600b      	str	r3, [r1, #0]
 8012ebe:	7812      	ldrb	r2, [r2, #0]
 8012ec0:	1e10      	subs	r0, r2, #0
 8012ec2:	bf18      	it	ne
 8012ec4:	2001      	movne	r0, #1
 8012ec6:	b002      	add	sp, #8
 8012ec8:	4770      	bx	lr
 8012eca:	4610      	mov	r0, r2
 8012ecc:	e7fb      	b.n	8012ec6 <__ascii_mbtowc+0x16>
 8012ece:	f06f 0001 	mvn.w	r0, #1
 8012ed2:	e7f8      	b.n	8012ec6 <__ascii_mbtowc+0x16>

08012ed4 <_Balloc>:
 8012ed4:	b570      	push	{r4, r5, r6, lr}
 8012ed6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012ed8:	4604      	mov	r4, r0
 8012eda:	460d      	mov	r5, r1
 8012edc:	b976      	cbnz	r6, 8012efc <_Balloc+0x28>
 8012ede:	2010      	movs	r0, #16
 8012ee0:	f7ff ffde 	bl	8012ea0 <malloc>
 8012ee4:	4602      	mov	r2, r0
 8012ee6:	6260      	str	r0, [r4, #36]	; 0x24
 8012ee8:	b920      	cbnz	r0, 8012ef4 <_Balloc+0x20>
 8012eea:	4b18      	ldr	r3, [pc, #96]	; (8012f4c <_Balloc+0x78>)
 8012eec:	4818      	ldr	r0, [pc, #96]	; (8012f50 <_Balloc+0x7c>)
 8012eee:	2166      	movs	r1, #102	; 0x66
 8012ef0:	f001 fb46 	bl	8014580 <__assert_func>
 8012ef4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012ef8:	6006      	str	r6, [r0, #0]
 8012efa:	60c6      	str	r6, [r0, #12]
 8012efc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012efe:	68f3      	ldr	r3, [r6, #12]
 8012f00:	b183      	cbz	r3, 8012f24 <_Balloc+0x50>
 8012f02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012f04:	68db      	ldr	r3, [r3, #12]
 8012f06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012f0a:	b9b8      	cbnz	r0, 8012f3c <_Balloc+0x68>
 8012f0c:	2101      	movs	r1, #1
 8012f0e:	fa01 f605 	lsl.w	r6, r1, r5
 8012f12:	1d72      	adds	r2, r6, #5
 8012f14:	0092      	lsls	r2, r2, #2
 8012f16:	4620      	mov	r0, r4
 8012f18:	f000 fc9d 	bl	8013856 <_calloc_r>
 8012f1c:	b160      	cbz	r0, 8012f38 <_Balloc+0x64>
 8012f1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012f22:	e00e      	b.n	8012f42 <_Balloc+0x6e>
 8012f24:	2221      	movs	r2, #33	; 0x21
 8012f26:	2104      	movs	r1, #4
 8012f28:	4620      	mov	r0, r4
 8012f2a:	f000 fc94 	bl	8013856 <_calloc_r>
 8012f2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012f30:	60f0      	str	r0, [r6, #12]
 8012f32:	68db      	ldr	r3, [r3, #12]
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d1e4      	bne.n	8012f02 <_Balloc+0x2e>
 8012f38:	2000      	movs	r0, #0
 8012f3a:	bd70      	pop	{r4, r5, r6, pc}
 8012f3c:	6802      	ldr	r2, [r0, #0]
 8012f3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012f42:	2300      	movs	r3, #0
 8012f44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012f48:	e7f7      	b.n	8012f3a <_Balloc+0x66>
 8012f4a:	bf00      	nop
 8012f4c:	080156c6 	.word	0x080156c6
 8012f50:	080157c4 	.word	0x080157c4

08012f54 <_Bfree>:
 8012f54:	b570      	push	{r4, r5, r6, lr}
 8012f56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012f58:	4605      	mov	r5, r0
 8012f5a:	460c      	mov	r4, r1
 8012f5c:	b976      	cbnz	r6, 8012f7c <_Bfree+0x28>
 8012f5e:	2010      	movs	r0, #16
 8012f60:	f7ff ff9e 	bl	8012ea0 <malloc>
 8012f64:	4602      	mov	r2, r0
 8012f66:	6268      	str	r0, [r5, #36]	; 0x24
 8012f68:	b920      	cbnz	r0, 8012f74 <_Bfree+0x20>
 8012f6a:	4b09      	ldr	r3, [pc, #36]	; (8012f90 <_Bfree+0x3c>)
 8012f6c:	4809      	ldr	r0, [pc, #36]	; (8012f94 <_Bfree+0x40>)
 8012f6e:	218a      	movs	r1, #138	; 0x8a
 8012f70:	f001 fb06 	bl	8014580 <__assert_func>
 8012f74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f78:	6006      	str	r6, [r0, #0]
 8012f7a:	60c6      	str	r6, [r0, #12]
 8012f7c:	b13c      	cbz	r4, 8012f8e <_Bfree+0x3a>
 8012f7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012f80:	6862      	ldr	r2, [r4, #4]
 8012f82:	68db      	ldr	r3, [r3, #12]
 8012f84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012f88:	6021      	str	r1, [r4, #0]
 8012f8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012f8e:	bd70      	pop	{r4, r5, r6, pc}
 8012f90:	080156c6 	.word	0x080156c6
 8012f94:	080157c4 	.word	0x080157c4

08012f98 <__multadd>:
 8012f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f9c:	690d      	ldr	r5, [r1, #16]
 8012f9e:	4607      	mov	r7, r0
 8012fa0:	460c      	mov	r4, r1
 8012fa2:	461e      	mov	r6, r3
 8012fa4:	f101 0c14 	add.w	ip, r1, #20
 8012fa8:	2000      	movs	r0, #0
 8012faa:	f8dc 3000 	ldr.w	r3, [ip]
 8012fae:	b299      	uxth	r1, r3
 8012fb0:	fb02 6101 	mla	r1, r2, r1, r6
 8012fb4:	0c1e      	lsrs	r6, r3, #16
 8012fb6:	0c0b      	lsrs	r3, r1, #16
 8012fb8:	fb02 3306 	mla	r3, r2, r6, r3
 8012fbc:	b289      	uxth	r1, r1
 8012fbe:	3001      	adds	r0, #1
 8012fc0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012fc4:	4285      	cmp	r5, r0
 8012fc6:	f84c 1b04 	str.w	r1, [ip], #4
 8012fca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012fce:	dcec      	bgt.n	8012faa <__multadd+0x12>
 8012fd0:	b30e      	cbz	r6, 8013016 <__multadd+0x7e>
 8012fd2:	68a3      	ldr	r3, [r4, #8]
 8012fd4:	42ab      	cmp	r3, r5
 8012fd6:	dc19      	bgt.n	801300c <__multadd+0x74>
 8012fd8:	6861      	ldr	r1, [r4, #4]
 8012fda:	4638      	mov	r0, r7
 8012fdc:	3101      	adds	r1, #1
 8012fde:	f7ff ff79 	bl	8012ed4 <_Balloc>
 8012fe2:	4680      	mov	r8, r0
 8012fe4:	b928      	cbnz	r0, 8012ff2 <__multadd+0x5a>
 8012fe6:	4602      	mov	r2, r0
 8012fe8:	4b0c      	ldr	r3, [pc, #48]	; (801301c <__multadd+0x84>)
 8012fea:	480d      	ldr	r0, [pc, #52]	; (8013020 <__multadd+0x88>)
 8012fec:	21b5      	movs	r1, #181	; 0xb5
 8012fee:	f001 fac7 	bl	8014580 <__assert_func>
 8012ff2:	6922      	ldr	r2, [r4, #16]
 8012ff4:	3202      	adds	r2, #2
 8012ff6:	f104 010c 	add.w	r1, r4, #12
 8012ffa:	0092      	lsls	r2, r2, #2
 8012ffc:	300c      	adds	r0, #12
 8012ffe:	f7fc ff39 	bl	800fe74 <memcpy>
 8013002:	4621      	mov	r1, r4
 8013004:	4638      	mov	r0, r7
 8013006:	f7ff ffa5 	bl	8012f54 <_Bfree>
 801300a:	4644      	mov	r4, r8
 801300c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013010:	3501      	adds	r5, #1
 8013012:	615e      	str	r6, [r3, #20]
 8013014:	6125      	str	r5, [r4, #16]
 8013016:	4620      	mov	r0, r4
 8013018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801301c:	08015738 	.word	0x08015738
 8013020:	080157c4 	.word	0x080157c4

08013024 <__s2b>:
 8013024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013028:	460c      	mov	r4, r1
 801302a:	4615      	mov	r5, r2
 801302c:	461f      	mov	r7, r3
 801302e:	2209      	movs	r2, #9
 8013030:	3308      	adds	r3, #8
 8013032:	4606      	mov	r6, r0
 8013034:	fb93 f3f2 	sdiv	r3, r3, r2
 8013038:	2100      	movs	r1, #0
 801303a:	2201      	movs	r2, #1
 801303c:	429a      	cmp	r2, r3
 801303e:	db09      	blt.n	8013054 <__s2b+0x30>
 8013040:	4630      	mov	r0, r6
 8013042:	f7ff ff47 	bl	8012ed4 <_Balloc>
 8013046:	b940      	cbnz	r0, 801305a <__s2b+0x36>
 8013048:	4602      	mov	r2, r0
 801304a:	4b19      	ldr	r3, [pc, #100]	; (80130b0 <__s2b+0x8c>)
 801304c:	4819      	ldr	r0, [pc, #100]	; (80130b4 <__s2b+0x90>)
 801304e:	21ce      	movs	r1, #206	; 0xce
 8013050:	f001 fa96 	bl	8014580 <__assert_func>
 8013054:	0052      	lsls	r2, r2, #1
 8013056:	3101      	adds	r1, #1
 8013058:	e7f0      	b.n	801303c <__s2b+0x18>
 801305a:	9b08      	ldr	r3, [sp, #32]
 801305c:	6143      	str	r3, [r0, #20]
 801305e:	2d09      	cmp	r5, #9
 8013060:	f04f 0301 	mov.w	r3, #1
 8013064:	6103      	str	r3, [r0, #16]
 8013066:	dd16      	ble.n	8013096 <__s2b+0x72>
 8013068:	f104 0909 	add.w	r9, r4, #9
 801306c:	46c8      	mov	r8, r9
 801306e:	442c      	add	r4, r5
 8013070:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013074:	4601      	mov	r1, r0
 8013076:	3b30      	subs	r3, #48	; 0x30
 8013078:	220a      	movs	r2, #10
 801307a:	4630      	mov	r0, r6
 801307c:	f7ff ff8c 	bl	8012f98 <__multadd>
 8013080:	45a0      	cmp	r8, r4
 8013082:	d1f5      	bne.n	8013070 <__s2b+0x4c>
 8013084:	f1a5 0408 	sub.w	r4, r5, #8
 8013088:	444c      	add	r4, r9
 801308a:	1b2d      	subs	r5, r5, r4
 801308c:	1963      	adds	r3, r4, r5
 801308e:	42bb      	cmp	r3, r7
 8013090:	db04      	blt.n	801309c <__s2b+0x78>
 8013092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013096:	340a      	adds	r4, #10
 8013098:	2509      	movs	r5, #9
 801309a:	e7f6      	b.n	801308a <__s2b+0x66>
 801309c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80130a0:	4601      	mov	r1, r0
 80130a2:	3b30      	subs	r3, #48	; 0x30
 80130a4:	220a      	movs	r2, #10
 80130a6:	4630      	mov	r0, r6
 80130a8:	f7ff ff76 	bl	8012f98 <__multadd>
 80130ac:	e7ee      	b.n	801308c <__s2b+0x68>
 80130ae:	bf00      	nop
 80130b0:	08015738 	.word	0x08015738
 80130b4:	080157c4 	.word	0x080157c4

080130b8 <__hi0bits>:
 80130b8:	0c03      	lsrs	r3, r0, #16
 80130ba:	041b      	lsls	r3, r3, #16
 80130bc:	b9d3      	cbnz	r3, 80130f4 <__hi0bits+0x3c>
 80130be:	0400      	lsls	r0, r0, #16
 80130c0:	2310      	movs	r3, #16
 80130c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80130c6:	bf04      	itt	eq
 80130c8:	0200      	lsleq	r0, r0, #8
 80130ca:	3308      	addeq	r3, #8
 80130cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80130d0:	bf04      	itt	eq
 80130d2:	0100      	lsleq	r0, r0, #4
 80130d4:	3304      	addeq	r3, #4
 80130d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80130da:	bf04      	itt	eq
 80130dc:	0080      	lsleq	r0, r0, #2
 80130de:	3302      	addeq	r3, #2
 80130e0:	2800      	cmp	r0, #0
 80130e2:	db05      	blt.n	80130f0 <__hi0bits+0x38>
 80130e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80130e8:	f103 0301 	add.w	r3, r3, #1
 80130ec:	bf08      	it	eq
 80130ee:	2320      	moveq	r3, #32
 80130f0:	4618      	mov	r0, r3
 80130f2:	4770      	bx	lr
 80130f4:	2300      	movs	r3, #0
 80130f6:	e7e4      	b.n	80130c2 <__hi0bits+0xa>

080130f8 <__lo0bits>:
 80130f8:	6803      	ldr	r3, [r0, #0]
 80130fa:	f013 0207 	ands.w	r2, r3, #7
 80130fe:	4601      	mov	r1, r0
 8013100:	d00b      	beq.n	801311a <__lo0bits+0x22>
 8013102:	07da      	lsls	r2, r3, #31
 8013104:	d423      	bmi.n	801314e <__lo0bits+0x56>
 8013106:	0798      	lsls	r0, r3, #30
 8013108:	bf49      	itett	mi
 801310a:	085b      	lsrmi	r3, r3, #1
 801310c:	089b      	lsrpl	r3, r3, #2
 801310e:	2001      	movmi	r0, #1
 8013110:	600b      	strmi	r3, [r1, #0]
 8013112:	bf5c      	itt	pl
 8013114:	600b      	strpl	r3, [r1, #0]
 8013116:	2002      	movpl	r0, #2
 8013118:	4770      	bx	lr
 801311a:	b298      	uxth	r0, r3
 801311c:	b9a8      	cbnz	r0, 801314a <__lo0bits+0x52>
 801311e:	0c1b      	lsrs	r3, r3, #16
 8013120:	2010      	movs	r0, #16
 8013122:	b2da      	uxtb	r2, r3
 8013124:	b90a      	cbnz	r2, 801312a <__lo0bits+0x32>
 8013126:	3008      	adds	r0, #8
 8013128:	0a1b      	lsrs	r3, r3, #8
 801312a:	071a      	lsls	r2, r3, #28
 801312c:	bf04      	itt	eq
 801312e:	091b      	lsreq	r3, r3, #4
 8013130:	3004      	addeq	r0, #4
 8013132:	079a      	lsls	r2, r3, #30
 8013134:	bf04      	itt	eq
 8013136:	089b      	lsreq	r3, r3, #2
 8013138:	3002      	addeq	r0, #2
 801313a:	07da      	lsls	r2, r3, #31
 801313c:	d403      	bmi.n	8013146 <__lo0bits+0x4e>
 801313e:	085b      	lsrs	r3, r3, #1
 8013140:	f100 0001 	add.w	r0, r0, #1
 8013144:	d005      	beq.n	8013152 <__lo0bits+0x5a>
 8013146:	600b      	str	r3, [r1, #0]
 8013148:	4770      	bx	lr
 801314a:	4610      	mov	r0, r2
 801314c:	e7e9      	b.n	8013122 <__lo0bits+0x2a>
 801314e:	2000      	movs	r0, #0
 8013150:	4770      	bx	lr
 8013152:	2020      	movs	r0, #32
 8013154:	4770      	bx	lr
	...

08013158 <__i2b>:
 8013158:	b510      	push	{r4, lr}
 801315a:	460c      	mov	r4, r1
 801315c:	2101      	movs	r1, #1
 801315e:	f7ff feb9 	bl	8012ed4 <_Balloc>
 8013162:	4602      	mov	r2, r0
 8013164:	b928      	cbnz	r0, 8013172 <__i2b+0x1a>
 8013166:	4b05      	ldr	r3, [pc, #20]	; (801317c <__i2b+0x24>)
 8013168:	4805      	ldr	r0, [pc, #20]	; (8013180 <__i2b+0x28>)
 801316a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801316e:	f001 fa07 	bl	8014580 <__assert_func>
 8013172:	2301      	movs	r3, #1
 8013174:	6144      	str	r4, [r0, #20]
 8013176:	6103      	str	r3, [r0, #16]
 8013178:	bd10      	pop	{r4, pc}
 801317a:	bf00      	nop
 801317c:	08015738 	.word	0x08015738
 8013180:	080157c4 	.word	0x080157c4

08013184 <__multiply>:
 8013184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013188:	4691      	mov	r9, r2
 801318a:	690a      	ldr	r2, [r1, #16]
 801318c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013190:	429a      	cmp	r2, r3
 8013192:	bfb8      	it	lt
 8013194:	460b      	movlt	r3, r1
 8013196:	460c      	mov	r4, r1
 8013198:	bfbc      	itt	lt
 801319a:	464c      	movlt	r4, r9
 801319c:	4699      	movlt	r9, r3
 801319e:	6927      	ldr	r7, [r4, #16]
 80131a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80131a4:	68a3      	ldr	r3, [r4, #8]
 80131a6:	6861      	ldr	r1, [r4, #4]
 80131a8:	eb07 060a 	add.w	r6, r7, sl
 80131ac:	42b3      	cmp	r3, r6
 80131ae:	b085      	sub	sp, #20
 80131b0:	bfb8      	it	lt
 80131b2:	3101      	addlt	r1, #1
 80131b4:	f7ff fe8e 	bl	8012ed4 <_Balloc>
 80131b8:	b930      	cbnz	r0, 80131c8 <__multiply+0x44>
 80131ba:	4602      	mov	r2, r0
 80131bc:	4b44      	ldr	r3, [pc, #272]	; (80132d0 <__multiply+0x14c>)
 80131be:	4845      	ldr	r0, [pc, #276]	; (80132d4 <__multiply+0x150>)
 80131c0:	f240 115d 	movw	r1, #349	; 0x15d
 80131c4:	f001 f9dc 	bl	8014580 <__assert_func>
 80131c8:	f100 0514 	add.w	r5, r0, #20
 80131cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80131d0:	462b      	mov	r3, r5
 80131d2:	2200      	movs	r2, #0
 80131d4:	4543      	cmp	r3, r8
 80131d6:	d321      	bcc.n	801321c <__multiply+0x98>
 80131d8:	f104 0314 	add.w	r3, r4, #20
 80131dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80131e0:	f109 0314 	add.w	r3, r9, #20
 80131e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80131e8:	9202      	str	r2, [sp, #8]
 80131ea:	1b3a      	subs	r2, r7, r4
 80131ec:	3a15      	subs	r2, #21
 80131ee:	f022 0203 	bic.w	r2, r2, #3
 80131f2:	3204      	adds	r2, #4
 80131f4:	f104 0115 	add.w	r1, r4, #21
 80131f8:	428f      	cmp	r7, r1
 80131fa:	bf38      	it	cc
 80131fc:	2204      	movcc	r2, #4
 80131fe:	9201      	str	r2, [sp, #4]
 8013200:	9a02      	ldr	r2, [sp, #8]
 8013202:	9303      	str	r3, [sp, #12]
 8013204:	429a      	cmp	r2, r3
 8013206:	d80c      	bhi.n	8013222 <__multiply+0x9e>
 8013208:	2e00      	cmp	r6, #0
 801320a:	dd03      	ble.n	8013214 <__multiply+0x90>
 801320c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013210:	2b00      	cmp	r3, #0
 8013212:	d05a      	beq.n	80132ca <__multiply+0x146>
 8013214:	6106      	str	r6, [r0, #16]
 8013216:	b005      	add	sp, #20
 8013218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801321c:	f843 2b04 	str.w	r2, [r3], #4
 8013220:	e7d8      	b.n	80131d4 <__multiply+0x50>
 8013222:	f8b3 a000 	ldrh.w	sl, [r3]
 8013226:	f1ba 0f00 	cmp.w	sl, #0
 801322a:	d024      	beq.n	8013276 <__multiply+0xf2>
 801322c:	f104 0e14 	add.w	lr, r4, #20
 8013230:	46a9      	mov	r9, r5
 8013232:	f04f 0c00 	mov.w	ip, #0
 8013236:	f85e 2b04 	ldr.w	r2, [lr], #4
 801323a:	f8d9 1000 	ldr.w	r1, [r9]
 801323e:	fa1f fb82 	uxth.w	fp, r2
 8013242:	b289      	uxth	r1, r1
 8013244:	fb0a 110b 	mla	r1, sl, fp, r1
 8013248:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801324c:	f8d9 2000 	ldr.w	r2, [r9]
 8013250:	4461      	add	r1, ip
 8013252:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013256:	fb0a c20b 	mla	r2, sl, fp, ip
 801325a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801325e:	b289      	uxth	r1, r1
 8013260:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013264:	4577      	cmp	r7, lr
 8013266:	f849 1b04 	str.w	r1, [r9], #4
 801326a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801326e:	d8e2      	bhi.n	8013236 <__multiply+0xb2>
 8013270:	9a01      	ldr	r2, [sp, #4]
 8013272:	f845 c002 	str.w	ip, [r5, r2]
 8013276:	9a03      	ldr	r2, [sp, #12]
 8013278:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801327c:	3304      	adds	r3, #4
 801327e:	f1b9 0f00 	cmp.w	r9, #0
 8013282:	d020      	beq.n	80132c6 <__multiply+0x142>
 8013284:	6829      	ldr	r1, [r5, #0]
 8013286:	f104 0c14 	add.w	ip, r4, #20
 801328a:	46ae      	mov	lr, r5
 801328c:	f04f 0a00 	mov.w	sl, #0
 8013290:	f8bc b000 	ldrh.w	fp, [ip]
 8013294:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013298:	fb09 220b 	mla	r2, r9, fp, r2
 801329c:	4492      	add	sl, r2
 801329e:	b289      	uxth	r1, r1
 80132a0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80132a4:	f84e 1b04 	str.w	r1, [lr], #4
 80132a8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80132ac:	f8be 1000 	ldrh.w	r1, [lr]
 80132b0:	0c12      	lsrs	r2, r2, #16
 80132b2:	fb09 1102 	mla	r1, r9, r2, r1
 80132b6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80132ba:	4567      	cmp	r7, ip
 80132bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80132c0:	d8e6      	bhi.n	8013290 <__multiply+0x10c>
 80132c2:	9a01      	ldr	r2, [sp, #4]
 80132c4:	50a9      	str	r1, [r5, r2]
 80132c6:	3504      	adds	r5, #4
 80132c8:	e79a      	b.n	8013200 <__multiply+0x7c>
 80132ca:	3e01      	subs	r6, #1
 80132cc:	e79c      	b.n	8013208 <__multiply+0x84>
 80132ce:	bf00      	nop
 80132d0:	08015738 	.word	0x08015738
 80132d4:	080157c4 	.word	0x080157c4

080132d8 <__pow5mult>:
 80132d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132dc:	4615      	mov	r5, r2
 80132de:	f012 0203 	ands.w	r2, r2, #3
 80132e2:	4606      	mov	r6, r0
 80132e4:	460f      	mov	r7, r1
 80132e6:	d007      	beq.n	80132f8 <__pow5mult+0x20>
 80132e8:	4c25      	ldr	r4, [pc, #148]	; (8013380 <__pow5mult+0xa8>)
 80132ea:	3a01      	subs	r2, #1
 80132ec:	2300      	movs	r3, #0
 80132ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80132f2:	f7ff fe51 	bl	8012f98 <__multadd>
 80132f6:	4607      	mov	r7, r0
 80132f8:	10ad      	asrs	r5, r5, #2
 80132fa:	d03d      	beq.n	8013378 <__pow5mult+0xa0>
 80132fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80132fe:	b97c      	cbnz	r4, 8013320 <__pow5mult+0x48>
 8013300:	2010      	movs	r0, #16
 8013302:	f7ff fdcd 	bl	8012ea0 <malloc>
 8013306:	4602      	mov	r2, r0
 8013308:	6270      	str	r0, [r6, #36]	; 0x24
 801330a:	b928      	cbnz	r0, 8013318 <__pow5mult+0x40>
 801330c:	4b1d      	ldr	r3, [pc, #116]	; (8013384 <__pow5mult+0xac>)
 801330e:	481e      	ldr	r0, [pc, #120]	; (8013388 <__pow5mult+0xb0>)
 8013310:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013314:	f001 f934 	bl	8014580 <__assert_func>
 8013318:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801331c:	6004      	str	r4, [r0, #0]
 801331e:	60c4      	str	r4, [r0, #12]
 8013320:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013324:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013328:	b94c      	cbnz	r4, 801333e <__pow5mult+0x66>
 801332a:	f240 2171 	movw	r1, #625	; 0x271
 801332e:	4630      	mov	r0, r6
 8013330:	f7ff ff12 	bl	8013158 <__i2b>
 8013334:	2300      	movs	r3, #0
 8013336:	f8c8 0008 	str.w	r0, [r8, #8]
 801333a:	4604      	mov	r4, r0
 801333c:	6003      	str	r3, [r0, #0]
 801333e:	f04f 0900 	mov.w	r9, #0
 8013342:	07eb      	lsls	r3, r5, #31
 8013344:	d50a      	bpl.n	801335c <__pow5mult+0x84>
 8013346:	4639      	mov	r1, r7
 8013348:	4622      	mov	r2, r4
 801334a:	4630      	mov	r0, r6
 801334c:	f7ff ff1a 	bl	8013184 <__multiply>
 8013350:	4639      	mov	r1, r7
 8013352:	4680      	mov	r8, r0
 8013354:	4630      	mov	r0, r6
 8013356:	f7ff fdfd 	bl	8012f54 <_Bfree>
 801335a:	4647      	mov	r7, r8
 801335c:	106d      	asrs	r5, r5, #1
 801335e:	d00b      	beq.n	8013378 <__pow5mult+0xa0>
 8013360:	6820      	ldr	r0, [r4, #0]
 8013362:	b938      	cbnz	r0, 8013374 <__pow5mult+0x9c>
 8013364:	4622      	mov	r2, r4
 8013366:	4621      	mov	r1, r4
 8013368:	4630      	mov	r0, r6
 801336a:	f7ff ff0b 	bl	8013184 <__multiply>
 801336e:	6020      	str	r0, [r4, #0]
 8013370:	f8c0 9000 	str.w	r9, [r0]
 8013374:	4604      	mov	r4, r0
 8013376:	e7e4      	b.n	8013342 <__pow5mult+0x6a>
 8013378:	4638      	mov	r0, r7
 801337a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801337e:	bf00      	nop
 8013380:	08015910 	.word	0x08015910
 8013384:	080156c6 	.word	0x080156c6
 8013388:	080157c4 	.word	0x080157c4

0801338c <__lshift>:
 801338c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013390:	460c      	mov	r4, r1
 8013392:	6849      	ldr	r1, [r1, #4]
 8013394:	6923      	ldr	r3, [r4, #16]
 8013396:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801339a:	68a3      	ldr	r3, [r4, #8]
 801339c:	4607      	mov	r7, r0
 801339e:	4691      	mov	r9, r2
 80133a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80133a4:	f108 0601 	add.w	r6, r8, #1
 80133a8:	42b3      	cmp	r3, r6
 80133aa:	db0b      	blt.n	80133c4 <__lshift+0x38>
 80133ac:	4638      	mov	r0, r7
 80133ae:	f7ff fd91 	bl	8012ed4 <_Balloc>
 80133b2:	4605      	mov	r5, r0
 80133b4:	b948      	cbnz	r0, 80133ca <__lshift+0x3e>
 80133b6:	4602      	mov	r2, r0
 80133b8:	4b2a      	ldr	r3, [pc, #168]	; (8013464 <__lshift+0xd8>)
 80133ba:	482b      	ldr	r0, [pc, #172]	; (8013468 <__lshift+0xdc>)
 80133bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80133c0:	f001 f8de 	bl	8014580 <__assert_func>
 80133c4:	3101      	adds	r1, #1
 80133c6:	005b      	lsls	r3, r3, #1
 80133c8:	e7ee      	b.n	80133a8 <__lshift+0x1c>
 80133ca:	2300      	movs	r3, #0
 80133cc:	f100 0114 	add.w	r1, r0, #20
 80133d0:	f100 0210 	add.w	r2, r0, #16
 80133d4:	4618      	mov	r0, r3
 80133d6:	4553      	cmp	r3, sl
 80133d8:	db37      	blt.n	801344a <__lshift+0xbe>
 80133da:	6920      	ldr	r0, [r4, #16]
 80133dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80133e0:	f104 0314 	add.w	r3, r4, #20
 80133e4:	f019 091f 	ands.w	r9, r9, #31
 80133e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80133ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80133f0:	d02f      	beq.n	8013452 <__lshift+0xc6>
 80133f2:	f1c9 0e20 	rsb	lr, r9, #32
 80133f6:	468a      	mov	sl, r1
 80133f8:	f04f 0c00 	mov.w	ip, #0
 80133fc:	681a      	ldr	r2, [r3, #0]
 80133fe:	fa02 f209 	lsl.w	r2, r2, r9
 8013402:	ea42 020c 	orr.w	r2, r2, ip
 8013406:	f84a 2b04 	str.w	r2, [sl], #4
 801340a:	f853 2b04 	ldr.w	r2, [r3], #4
 801340e:	4298      	cmp	r0, r3
 8013410:	fa22 fc0e 	lsr.w	ip, r2, lr
 8013414:	d8f2      	bhi.n	80133fc <__lshift+0x70>
 8013416:	1b03      	subs	r3, r0, r4
 8013418:	3b15      	subs	r3, #21
 801341a:	f023 0303 	bic.w	r3, r3, #3
 801341e:	3304      	adds	r3, #4
 8013420:	f104 0215 	add.w	r2, r4, #21
 8013424:	4290      	cmp	r0, r2
 8013426:	bf38      	it	cc
 8013428:	2304      	movcc	r3, #4
 801342a:	f841 c003 	str.w	ip, [r1, r3]
 801342e:	f1bc 0f00 	cmp.w	ip, #0
 8013432:	d001      	beq.n	8013438 <__lshift+0xac>
 8013434:	f108 0602 	add.w	r6, r8, #2
 8013438:	3e01      	subs	r6, #1
 801343a:	4638      	mov	r0, r7
 801343c:	612e      	str	r6, [r5, #16]
 801343e:	4621      	mov	r1, r4
 8013440:	f7ff fd88 	bl	8012f54 <_Bfree>
 8013444:	4628      	mov	r0, r5
 8013446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801344a:	f842 0f04 	str.w	r0, [r2, #4]!
 801344e:	3301      	adds	r3, #1
 8013450:	e7c1      	b.n	80133d6 <__lshift+0x4a>
 8013452:	3904      	subs	r1, #4
 8013454:	f853 2b04 	ldr.w	r2, [r3], #4
 8013458:	f841 2f04 	str.w	r2, [r1, #4]!
 801345c:	4298      	cmp	r0, r3
 801345e:	d8f9      	bhi.n	8013454 <__lshift+0xc8>
 8013460:	e7ea      	b.n	8013438 <__lshift+0xac>
 8013462:	bf00      	nop
 8013464:	08015738 	.word	0x08015738
 8013468:	080157c4 	.word	0x080157c4

0801346c <__mcmp>:
 801346c:	b530      	push	{r4, r5, lr}
 801346e:	6902      	ldr	r2, [r0, #16]
 8013470:	690c      	ldr	r4, [r1, #16]
 8013472:	1b12      	subs	r2, r2, r4
 8013474:	d10e      	bne.n	8013494 <__mcmp+0x28>
 8013476:	f100 0314 	add.w	r3, r0, #20
 801347a:	3114      	adds	r1, #20
 801347c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013480:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013484:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013488:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801348c:	42a5      	cmp	r5, r4
 801348e:	d003      	beq.n	8013498 <__mcmp+0x2c>
 8013490:	d305      	bcc.n	801349e <__mcmp+0x32>
 8013492:	2201      	movs	r2, #1
 8013494:	4610      	mov	r0, r2
 8013496:	bd30      	pop	{r4, r5, pc}
 8013498:	4283      	cmp	r3, r0
 801349a:	d3f3      	bcc.n	8013484 <__mcmp+0x18>
 801349c:	e7fa      	b.n	8013494 <__mcmp+0x28>
 801349e:	f04f 32ff 	mov.w	r2, #4294967295
 80134a2:	e7f7      	b.n	8013494 <__mcmp+0x28>

080134a4 <__mdiff>:
 80134a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134a8:	460c      	mov	r4, r1
 80134aa:	4606      	mov	r6, r0
 80134ac:	4611      	mov	r1, r2
 80134ae:	4620      	mov	r0, r4
 80134b0:	4690      	mov	r8, r2
 80134b2:	f7ff ffdb 	bl	801346c <__mcmp>
 80134b6:	1e05      	subs	r5, r0, #0
 80134b8:	d110      	bne.n	80134dc <__mdiff+0x38>
 80134ba:	4629      	mov	r1, r5
 80134bc:	4630      	mov	r0, r6
 80134be:	f7ff fd09 	bl	8012ed4 <_Balloc>
 80134c2:	b930      	cbnz	r0, 80134d2 <__mdiff+0x2e>
 80134c4:	4b3a      	ldr	r3, [pc, #232]	; (80135b0 <__mdiff+0x10c>)
 80134c6:	4602      	mov	r2, r0
 80134c8:	f240 2132 	movw	r1, #562	; 0x232
 80134cc:	4839      	ldr	r0, [pc, #228]	; (80135b4 <__mdiff+0x110>)
 80134ce:	f001 f857 	bl	8014580 <__assert_func>
 80134d2:	2301      	movs	r3, #1
 80134d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80134d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134dc:	bfa4      	itt	ge
 80134de:	4643      	movge	r3, r8
 80134e0:	46a0      	movge	r8, r4
 80134e2:	4630      	mov	r0, r6
 80134e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80134e8:	bfa6      	itte	ge
 80134ea:	461c      	movge	r4, r3
 80134ec:	2500      	movge	r5, #0
 80134ee:	2501      	movlt	r5, #1
 80134f0:	f7ff fcf0 	bl	8012ed4 <_Balloc>
 80134f4:	b920      	cbnz	r0, 8013500 <__mdiff+0x5c>
 80134f6:	4b2e      	ldr	r3, [pc, #184]	; (80135b0 <__mdiff+0x10c>)
 80134f8:	4602      	mov	r2, r0
 80134fa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80134fe:	e7e5      	b.n	80134cc <__mdiff+0x28>
 8013500:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013504:	6926      	ldr	r6, [r4, #16]
 8013506:	60c5      	str	r5, [r0, #12]
 8013508:	f104 0914 	add.w	r9, r4, #20
 801350c:	f108 0514 	add.w	r5, r8, #20
 8013510:	f100 0e14 	add.w	lr, r0, #20
 8013514:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8013518:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801351c:	f108 0210 	add.w	r2, r8, #16
 8013520:	46f2      	mov	sl, lr
 8013522:	2100      	movs	r1, #0
 8013524:	f859 3b04 	ldr.w	r3, [r9], #4
 8013528:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801352c:	fa1f f883 	uxth.w	r8, r3
 8013530:	fa11 f18b 	uxtah	r1, r1, fp
 8013534:	0c1b      	lsrs	r3, r3, #16
 8013536:	eba1 0808 	sub.w	r8, r1, r8
 801353a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801353e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013542:	fa1f f888 	uxth.w	r8, r8
 8013546:	1419      	asrs	r1, r3, #16
 8013548:	454e      	cmp	r6, r9
 801354a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801354e:	f84a 3b04 	str.w	r3, [sl], #4
 8013552:	d8e7      	bhi.n	8013524 <__mdiff+0x80>
 8013554:	1b33      	subs	r3, r6, r4
 8013556:	3b15      	subs	r3, #21
 8013558:	f023 0303 	bic.w	r3, r3, #3
 801355c:	3304      	adds	r3, #4
 801355e:	3415      	adds	r4, #21
 8013560:	42a6      	cmp	r6, r4
 8013562:	bf38      	it	cc
 8013564:	2304      	movcc	r3, #4
 8013566:	441d      	add	r5, r3
 8013568:	4473      	add	r3, lr
 801356a:	469e      	mov	lr, r3
 801356c:	462e      	mov	r6, r5
 801356e:	4566      	cmp	r6, ip
 8013570:	d30e      	bcc.n	8013590 <__mdiff+0xec>
 8013572:	f10c 0203 	add.w	r2, ip, #3
 8013576:	1b52      	subs	r2, r2, r5
 8013578:	f022 0203 	bic.w	r2, r2, #3
 801357c:	3d03      	subs	r5, #3
 801357e:	45ac      	cmp	ip, r5
 8013580:	bf38      	it	cc
 8013582:	2200      	movcc	r2, #0
 8013584:	441a      	add	r2, r3
 8013586:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801358a:	b17b      	cbz	r3, 80135ac <__mdiff+0x108>
 801358c:	6107      	str	r7, [r0, #16]
 801358e:	e7a3      	b.n	80134d8 <__mdiff+0x34>
 8013590:	f856 8b04 	ldr.w	r8, [r6], #4
 8013594:	fa11 f288 	uxtah	r2, r1, r8
 8013598:	1414      	asrs	r4, r2, #16
 801359a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801359e:	b292      	uxth	r2, r2
 80135a0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80135a4:	f84e 2b04 	str.w	r2, [lr], #4
 80135a8:	1421      	asrs	r1, r4, #16
 80135aa:	e7e0      	b.n	801356e <__mdiff+0xca>
 80135ac:	3f01      	subs	r7, #1
 80135ae:	e7ea      	b.n	8013586 <__mdiff+0xe2>
 80135b0:	08015738 	.word	0x08015738
 80135b4:	080157c4 	.word	0x080157c4

080135b8 <__ulp>:
 80135b8:	b082      	sub	sp, #8
 80135ba:	ed8d 0b00 	vstr	d0, [sp]
 80135be:	9b01      	ldr	r3, [sp, #4]
 80135c0:	4912      	ldr	r1, [pc, #72]	; (801360c <__ulp+0x54>)
 80135c2:	4019      	ands	r1, r3
 80135c4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80135c8:	2900      	cmp	r1, #0
 80135ca:	dd05      	ble.n	80135d8 <__ulp+0x20>
 80135cc:	2200      	movs	r2, #0
 80135ce:	460b      	mov	r3, r1
 80135d0:	ec43 2b10 	vmov	d0, r2, r3
 80135d4:	b002      	add	sp, #8
 80135d6:	4770      	bx	lr
 80135d8:	4249      	negs	r1, r1
 80135da:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80135de:	ea4f 5021 	mov.w	r0, r1, asr #20
 80135e2:	f04f 0200 	mov.w	r2, #0
 80135e6:	f04f 0300 	mov.w	r3, #0
 80135ea:	da04      	bge.n	80135f6 <__ulp+0x3e>
 80135ec:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80135f0:	fa41 f300 	asr.w	r3, r1, r0
 80135f4:	e7ec      	b.n	80135d0 <__ulp+0x18>
 80135f6:	f1a0 0114 	sub.w	r1, r0, #20
 80135fa:	291e      	cmp	r1, #30
 80135fc:	bfda      	itte	le
 80135fe:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8013602:	fa20 f101 	lsrle.w	r1, r0, r1
 8013606:	2101      	movgt	r1, #1
 8013608:	460a      	mov	r2, r1
 801360a:	e7e1      	b.n	80135d0 <__ulp+0x18>
 801360c:	7ff00000 	.word	0x7ff00000

08013610 <__b2d>:
 8013610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013612:	6905      	ldr	r5, [r0, #16]
 8013614:	f100 0714 	add.w	r7, r0, #20
 8013618:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801361c:	1f2e      	subs	r6, r5, #4
 801361e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8013622:	4620      	mov	r0, r4
 8013624:	f7ff fd48 	bl	80130b8 <__hi0bits>
 8013628:	f1c0 0320 	rsb	r3, r0, #32
 801362c:	280a      	cmp	r0, #10
 801362e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80136ac <__b2d+0x9c>
 8013632:	600b      	str	r3, [r1, #0]
 8013634:	dc14      	bgt.n	8013660 <__b2d+0x50>
 8013636:	f1c0 0e0b 	rsb	lr, r0, #11
 801363a:	fa24 f10e 	lsr.w	r1, r4, lr
 801363e:	42b7      	cmp	r7, r6
 8013640:	ea41 030c 	orr.w	r3, r1, ip
 8013644:	bf34      	ite	cc
 8013646:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801364a:	2100      	movcs	r1, #0
 801364c:	3015      	adds	r0, #21
 801364e:	fa04 f000 	lsl.w	r0, r4, r0
 8013652:	fa21 f10e 	lsr.w	r1, r1, lr
 8013656:	ea40 0201 	orr.w	r2, r0, r1
 801365a:	ec43 2b10 	vmov	d0, r2, r3
 801365e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013660:	42b7      	cmp	r7, r6
 8013662:	bf3a      	itte	cc
 8013664:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8013668:	f1a5 0608 	subcc.w	r6, r5, #8
 801366c:	2100      	movcs	r1, #0
 801366e:	380b      	subs	r0, #11
 8013670:	d017      	beq.n	80136a2 <__b2d+0x92>
 8013672:	f1c0 0c20 	rsb	ip, r0, #32
 8013676:	fa04 f500 	lsl.w	r5, r4, r0
 801367a:	42be      	cmp	r6, r7
 801367c:	fa21 f40c 	lsr.w	r4, r1, ip
 8013680:	ea45 0504 	orr.w	r5, r5, r4
 8013684:	bf8c      	ite	hi
 8013686:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801368a:	2400      	movls	r4, #0
 801368c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8013690:	fa01 f000 	lsl.w	r0, r1, r0
 8013694:	fa24 f40c 	lsr.w	r4, r4, ip
 8013698:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801369c:	ea40 0204 	orr.w	r2, r0, r4
 80136a0:	e7db      	b.n	801365a <__b2d+0x4a>
 80136a2:	ea44 030c 	orr.w	r3, r4, ip
 80136a6:	460a      	mov	r2, r1
 80136a8:	e7d7      	b.n	801365a <__b2d+0x4a>
 80136aa:	bf00      	nop
 80136ac:	3ff00000 	.word	0x3ff00000

080136b0 <__d2b>:
 80136b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80136b4:	4689      	mov	r9, r1
 80136b6:	2101      	movs	r1, #1
 80136b8:	ec57 6b10 	vmov	r6, r7, d0
 80136bc:	4690      	mov	r8, r2
 80136be:	f7ff fc09 	bl	8012ed4 <_Balloc>
 80136c2:	4604      	mov	r4, r0
 80136c4:	b930      	cbnz	r0, 80136d4 <__d2b+0x24>
 80136c6:	4602      	mov	r2, r0
 80136c8:	4b25      	ldr	r3, [pc, #148]	; (8013760 <__d2b+0xb0>)
 80136ca:	4826      	ldr	r0, [pc, #152]	; (8013764 <__d2b+0xb4>)
 80136cc:	f240 310a 	movw	r1, #778	; 0x30a
 80136d0:	f000 ff56 	bl	8014580 <__assert_func>
 80136d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80136d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80136dc:	bb35      	cbnz	r5, 801372c <__d2b+0x7c>
 80136de:	2e00      	cmp	r6, #0
 80136e0:	9301      	str	r3, [sp, #4]
 80136e2:	d028      	beq.n	8013736 <__d2b+0x86>
 80136e4:	4668      	mov	r0, sp
 80136e6:	9600      	str	r6, [sp, #0]
 80136e8:	f7ff fd06 	bl	80130f8 <__lo0bits>
 80136ec:	9900      	ldr	r1, [sp, #0]
 80136ee:	b300      	cbz	r0, 8013732 <__d2b+0x82>
 80136f0:	9a01      	ldr	r2, [sp, #4]
 80136f2:	f1c0 0320 	rsb	r3, r0, #32
 80136f6:	fa02 f303 	lsl.w	r3, r2, r3
 80136fa:	430b      	orrs	r3, r1
 80136fc:	40c2      	lsrs	r2, r0
 80136fe:	6163      	str	r3, [r4, #20]
 8013700:	9201      	str	r2, [sp, #4]
 8013702:	9b01      	ldr	r3, [sp, #4]
 8013704:	61a3      	str	r3, [r4, #24]
 8013706:	2b00      	cmp	r3, #0
 8013708:	bf14      	ite	ne
 801370a:	2202      	movne	r2, #2
 801370c:	2201      	moveq	r2, #1
 801370e:	6122      	str	r2, [r4, #16]
 8013710:	b1d5      	cbz	r5, 8013748 <__d2b+0x98>
 8013712:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013716:	4405      	add	r5, r0
 8013718:	f8c9 5000 	str.w	r5, [r9]
 801371c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013720:	f8c8 0000 	str.w	r0, [r8]
 8013724:	4620      	mov	r0, r4
 8013726:	b003      	add	sp, #12
 8013728:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801372c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013730:	e7d5      	b.n	80136de <__d2b+0x2e>
 8013732:	6161      	str	r1, [r4, #20]
 8013734:	e7e5      	b.n	8013702 <__d2b+0x52>
 8013736:	a801      	add	r0, sp, #4
 8013738:	f7ff fcde 	bl	80130f8 <__lo0bits>
 801373c:	9b01      	ldr	r3, [sp, #4]
 801373e:	6163      	str	r3, [r4, #20]
 8013740:	2201      	movs	r2, #1
 8013742:	6122      	str	r2, [r4, #16]
 8013744:	3020      	adds	r0, #32
 8013746:	e7e3      	b.n	8013710 <__d2b+0x60>
 8013748:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801374c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013750:	f8c9 0000 	str.w	r0, [r9]
 8013754:	6918      	ldr	r0, [r3, #16]
 8013756:	f7ff fcaf 	bl	80130b8 <__hi0bits>
 801375a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801375e:	e7df      	b.n	8013720 <__d2b+0x70>
 8013760:	08015738 	.word	0x08015738
 8013764:	080157c4 	.word	0x080157c4

08013768 <__ratio>:
 8013768:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801376c:	4688      	mov	r8, r1
 801376e:	4669      	mov	r1, sp
 8013770:	4681      	mov	r9, r0
 8013772:	f7ff ff4d 	bl	8013610 <__b2d>
 8013776:	a901      	add	r1, sp, #4
 8013778:	4640      	mov	r0, r8
 801377a:	ec55 4b10 	vmov	r4, r5, d0
 801377e:	f7ff ff47 	bl	8013610 <__b2d>
 8013782:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013786:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801378a:	eba3 0c02 	sub.w	ip, r3, r2
 801378e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8013792:	1a9b      	subs	r3, r3, r2
 8013794:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8013798:	ec51 0b10 	vmov	r0, r1, d0
 801379c:	2b00      	cmp	r3, #0
 801379e:	bfd6      	itet	le
 80137a0:	460a      	movle	r2, r1
 80137a2:	462a      	movgt	r2, r5
 80137a4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80137a8:	468b      	mov	fp, r1
 80137aa:	462f      	mov	r7, r5
 80137ac:	bfd4      	ite	le
 80137ae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80137b2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80137b6:	4620      	mov	r0, r4
 80137b8:	ee10 2a10 	vmov	r2, s0
 80137bc:	465b      	mov	r3, fp
 80137be:	4639      	mov	r1, r7
 80137c0:	f7ed f864 	bl	800088c <__aeabi_ddiv>
 80137c4:	ec41 0b10 	vmov	d0, r0, r1
 80137c8:	b003      	add	sp, #12
 80137ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080137ce <__copybits>:
 80137ce:	3901      	subs	r1, #1
 80137d0:	b570      	push	{r4, r5, r6, lr}
 80137d2:	1149      	asrs	r1, r1, #5
 80137d4:	6914      	ldr	r4, [r2, #16]
 80137d6:	3101      	adds	r1, #1
 80137d8:	f102 0314 	add.w	r3, r2, #20
 80137dc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80137e0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80137e4:	1f05      	subs	r5, r0, #4
 80137e6:	42a3      	cmp	r3, r4
 80137e8:	d30c      	bcc.n	8013804 <__copybits+0x36>
 80137ea:	1aa3      	subs	r3, r4, r2
 80137ec:	3b11      	subs	r3, #17
 80137ee:	f023 0303 	bic.w	r3, r3, #3
 80137f2:	3211      	adds	r2, #17
 80137f4:	42a2      	cmp	r2, r4
 80137f6:	bf88      	it	hi
 80137f8:	2300      	movhi	r3, #0
 80137fa:	4418      	add	r0, r3
 80137fc:	2300      	movs	r3, #0
 80137fe:	4288      	cmp	r0, r1
 8013800:	d305      	bcc.n	801380e <__copybits+0x40>
 8013802:	bd70      	pop	{r4, r5, r6, pc}
 8013804:	f853 6b04 	ldr.w	r6, [r3], #4
 8013808:	f845 6f04 	str.w	r6, [r5, #4]!
 801380c:	e7eb      	b.n	80137e6 <__copybits+0x18>
 801380e:	f840 3b04 	str.w	r3, [r0], #4
 8013812:	e7f4      	b.n	80137fe <__copybits+0x30>

08013814 <__any_on>:
 8013814:	f100 0214 	add.w	r2, r0, #20
 8013818:	6900      	ldr	r0, [r0, #16]
 801381a:	114b      	asrs	r3, r1, #5
 801381c:	4298      	cmp	r0, r3
 801381e:	b510      	push	{r4, lr}
 8013820:	db11      	blt.n	8013846 <__any_on+0x32>
 8013822:	dd0a      	ble.n	801383a <__any_on+0x26>
 8013824:	f011 011f 	ands.w	r1, r1, #31
 8013828:	d007      	beq.n	801383a <__any_on+0x26>
 801382a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801382e:	fa24 f001 	lsr.w	r0, r4, r1
 8013832:	fa00 f101 	lsl.w	r1, r0, r1
 8013836:	428c      	cmp	r4, r1
 8013838:	d10b      	bne.n	8013852 <__any_on+0x3e>
 801383a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801383e:	4293      	cmp	r3, r2
 8013840:	d803      	bhi.n	801384a <__any_on+0x36>
 8013842:	2000      	movs	r0, #0
 8013844:	bd10      	pop	{r4, pc}
 8013846:	4603      	mov	r3, r0
 8013848:	e7f7      	b.n	801383a <__any_on+0x26>
 801384a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801384e:	2900      	cmp	r1, #0
 8013850:	d0f5      	beq.n	801383e <__any_on+0x2a>
 8013852:	2001      	movs	r0, #1
 8013854:	e7f6      	b.n	8013844 <__any_on+0x30>

08013856 <_calloc_r>:
 8013856:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013858:	fba1 2402 	umull	r2, r4, r1, r2
 801385c:	b94c      	cbnz	r4, 8013872 <_calloc_r+0x1c>
 801385e:	4611      	mov	r1, r2
 8013860:	9201      	str	r2, [sp, #4]
 8013862:	f000 f87b 	bl	801395c <_malloc_r>
 8013866:	9a01      	ldr	r2, [sp, #4]
 8013868:	4605      	mov	r5, r0
 801386a:	b930      	cbnz	r0, 801387a <_calloc_r+0x24>
 801386c:	4628      	mov	r0, r5
 801386e:	b003      	add	sp, #12
 8013870:	bd30      	pop	{r4, r5, pc}
 8013872:	220c      	movs	r2, #12
 8013874:	6002      	str	r2, [r0, #0]
 8013876:	2500      	movs	r5, #0
 8013878:	e7f8      	b.n	801386c <_calloc_r+0x16>
 801387a:	4621      	mov	r1, r4
 801387c:	f7fc fb08 	bl	800fe90 <memset>
 8013880:	e7f4      	b.n	801386c <_calloc_r+0x16>
	...

08013884 <_free_r>:
 8013884:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013886:	2900      	cmp	r1, #0
 8013888:	d044      	beq.n	8013914 <_free_r+0x90>
 801388a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801388e:	9001      	str	r0, [sp, #4]
 8013890:	2b00      	cmp	r3, #0
 8013892:	f1a1 0404 	sub.w	r4, r1, #4
 8013896:	bfb8      	it	lt
 8013898:	18e4      	addlt	r4, r4, r3
 801389a:	f001 f875 	bl	8014988 <__malloc_lock>
 801389e:	4a1e      	ldr	r2, [pc, #120]	; (8013918 <_free_r+0x94>)
 80138a0:	9801      	ldr	r0, [sp, #4]
 80138a2:	6813      	ldr	r3, [r2, #0]
 80138a4:	b933      	cbnz	r3, 80138b4 <_free_r+0x30>
 80138a6:	6063      	str	r3, [r4, #4]
 80138a8:	6014      	str	r4, [r2, #0]
 80138aa:	b003      	add	sp, #12
 80138ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80138b0:	f001 b870 	b.w	8014994 <__malloc_unlock>
 80138b4:	42a3      	cmp	r3, r4
 80138b6:	d908      	bls.n	80138ca <_free_r+0x46>
 80138b8:	6825      	ldr	r5, [r4, #0]
 80138ba:	1961      	adds	r1, r4, r5
 80138bc:	428b      	cmp	r3, r1
 80138be:	bf01      	itttt	eq
 80138c0:	6819      	ldreq	r1, [r3, #0]
 80138c2:	685b      	ldreq	r3, [r3, #4]
 80138c4:	1949      	addeq	r1, r1, r5
 80138c6:	6021      	streq	r1, [r4, #0]
 80138c8:	e7ed      	b.n	80138a6 <_free_r+0x22>
 80138ca:	461a      	mov	r2, r3
 80138cc:	685b      	ldr	r3, [r3, #4]
 80138ce:	b10b      	cbz	r3, 80138d4 <_free_r+0x50>
 80138d0:	42a3      	cmp	r3, r4
 80138d2:	d9fa      	bls.n	80138ca <_free_r+0x46>
 80138d4:	6811      	ldr	r1, [r2, #0]
 80138d6:	1855      	adds	r5, r2, r1
 80138d8:	42a5      	cmp	r5, r4
 80138da:	d10b      	bne.n	80138f4 <_free_r+0x70>
 80138dc:	6824      	ldr	r4, [r4, #0]
 80138de:	4421      	add	r1, r4
 80138e0:	1854      	adds	r4, r2, r1
 80138e2:	42a3      	cmp	r3, r4
 80138e4:	6011      	str	r1, [r2, #0]
 80138e6:	d1e0      	bne.n	80138aa <_free_r+0x26>
 80138e8:	681c      	ldr	r4, [r3, #0]
 80138ea:	685b      	ldr	r3, [r3, #4]
 80138ec:	6053      	str	r3, [r2, #4]
 80138ee:	4421      	add	r1, r4
 80138f0:	6011      	str	r1, [r2, #0]
 80138f2:	e7da      	b.n	80138aa <_free_r+0x26>
 80138f4:	d902      	bls.n	80138fc <_free_r+0x78>
 80138f6:	230c      	movs	r3, #12
 80138f8:	6003      	str	r3, [r0, #0]
 80138fa:	e7d6      	b.n	80138aa <_free_r+0x26>
 80138fc:	6825      	ldr	r5, [r4, #0]
 80138fe:	1961      	adds	r1, r4, r5
 8013900:	428b      	cmp	r3, r1
 8013902:	bf04      	itt	eq
 8013904:	6819      	ldreq	r1, [r3, #0]
 8013906:	685b      	ldreq	r3, [r3, #4]
 8013908:	6063      	str	r3, [r4, #4]
 801390a:	bf04      	itt	eq
 801390c:	1949      	addeq	r1, r1, r5
 801390e:	6021      	streq	r1, [r4, #0]
 8013910:	6054      	str	r4, [r2, #4]
 8013912:	e7ca      	b.n	80138aa <_free_r+0x26>
 8013914:	b003      	add	sp, #12
 8013916:	bd30      	pop	{r4, r5, pc}
 8013918:	20000768 	.word	0x20000768

0801391c <sbrk_aligned>:
 801391c:	b570      	push	{r4, r5, r6, lr}
 801391e:	4e0e      	ldr	r6, [pc, #56]	; (8013958 <sbrk_aligned+0x3c>)
 8013920:	460c      	mov	r4, r1
 8013922:	6831      	ldr	r1, [r6, #0]
 8013924:	4605      	mov	r5, r0
 8013926:	b911      	cbnz	r1, 801392e <sbrk_aligned+0x12>
 8013928:	f000 fd26 	bl	8014378 <_sbrk_r>
 801392c:	6030      	str	r0, [r6, #0]
 801392e:	4621      	mov	r1, r4
 8013930:	4628      	mov	r0, r5
 8013932:	f000 fd21 	bl	8014378 <_sbrk_r>
 8013936:	1c43      	adds	r3, r0, #1
 8013938:	d00a      	beq.n	8013950 <sbrk_aligned+0x34>
 801393a:	1cc4      	adds	r4, r0, #3
 801393c:	f024 0403 	bic.w	r4, r4, #3
 8013940:	42a0      	cmp	r0, r4
 8013942:	d007      	beq.n	8013954 <sbrk_aligned+0x38>
 8013944:	1a21      	subs	r1, r4, r0
 8013946:	4628      	mov	r0, r5
 8013948:	f000 fd16 	bl	8014378 <_sbrk_r>
 801394c:	3001      	adds	r0, #1
 801394e:	d101      	bne.n	8013954 <sbrk_aligned+0x38>
 8013950:	f04f 34ff 	mov.w	r4, #4294967295
 8013954:	4620      	mov	r0, r4
 8013956:	bd70      	pop	{r4, r5, r6, pc}
 8013958:	2000076c 	.word	0x2000076c

0801395c <_malloc_r>:
 801395c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013960:	1ccd      	adds	r5, r1, #3
 8013962:	f025 0503 	bic.w	r5, r5, #3
 8013966:	3508      	adds	r5, #8
 8013968:	2d0c      	cmp	r5, #12
 801396a:	bf38      	it	cc
 801396c:	250c      	movcc	r5, #12
 801396e:	2d00      	cmp	r5, #0
 8013970:	4607      	mov	r7, r0
 8013972:	db01      	blt.n	8013978 <_malloc_r+0x1c>
 8013974:	42a9      	cmp	r1, r5
 8013976:	d905      	bls.n	8013984 <_malloc_r+0x28>
 8013978:	230c      	movs	r3, #12
 801397a:	603b      	str	r3, [r7, #0]
 801397c:	2600      	movs	r6, #0
 801397e:	4630      	mov	r0, r6
 8013980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013984:	4e2e      	ldr	r6, [pc, #184]	; (8013a40 <_malloc_r+0xe4>)
 8013986:	f000 ffff 	bl	8014988 <__malloc_lock>
 801398a:	6833      	ldr	r3, [r6, #0]
 801398c:	461c      	mov	r4, r3
 801398e:	bb34      	cbnz	r4, 80139de <_malloc_r+0x82>
 8013990:	4629      	mov	r1, r5
 8013992:	4638      	mov	r0, r7
 8013994:	f7ff ffc2 	bl	801391c <sbrk_aligned>
 8013998:	1c43      	adds	r3, r0, #1
 801399a:	4604      	mov	r4, r0
 801399c:	d14d      	bne.n	8013a3a <_malloc_r+0xde>
 801399e:	6834      	ldr	r4, [r6, #0]
 80139a0:	4626      	mov	r6, r4
 80139a2:	2e00      	cmp	r6, #0
 80139a4:	d140      	bne.n	8013a28 <_malloc_r+0xcc>
 80139a6:	6823      	ldr	r3, [r4, #0]
 80139a8:	4631      	mov	r1, r6
 80139aa:	4638      	mov	r0, r7
 80139ac:	eb04 0803 	add.w	r8, r4, r3
 80139b0:	f000 fce2 	bl	8014378 <_sbrk_r>
 80139b4:	4580      	cmp	r8, r0
 80139b6:	d13a      	bne.n	8013a2e <_malloc_r+0xd2>
 80139b8:	6821      	ldr	r1, [r4, #0]
 80139ba:	3503      	adds	r5, #3
 80139bc:	1a6d      	subs	r5, r5, r1
 80139be:	f025 0503 	bic.w	r5, r5, #3
 80139c2:	3508      	adds	r5, #8
 80139c4:	2d0c      	cmp	r5, #12
 80139c6:	bf38      	it	cc
 80139c8:	250c      	movcc	r5, #12
 80139ca:	4629      	mov	r1, r5
 80139cc:	4638      	mov	r0, r7
 80139ce:	f7ff ffa5 	bl	801391c <sbrk_aligned>
 80139d2:	3001      	adds	r0, #1
 80139d4:	d02b      	beq.n	8013a2e <_malloc_r+0xd2>
 80139d6:	6823      	ldr	r3, [r4, #0]
 80139d8:	442b      	add	r3, r5
 80139da:	6023      	str	r3, [r4, #0]
 80139dc:	e00e      	b.n	80139fc <_malloc_r+0xa0>
 80139de:	6822      	ldr	r2, [r4, #0]
 80139e0:	1b52      	subs	r2, r2, r5
 80139e2:	d41e      	bmi.n	8013a22 <_malloc_r+0xc6>
 80139e4:	2a0b      	cmp	r2, #11
 80139e6:	d916      	bls.n	8013a16 <_malloc_r+0xba>
 80139e8:	1961      	adds	r1, r4, r5
 80139ea:	42a3      	cmp	r3, r4
 80139ec:	6025      	str	r5, [r4, #0]
 80139ee:	bf18      	it	ne
 80139f0:	6059      	strne	r1, [r3, #4]
 80139f2:	6863      	ldr	r3, [r4, #4]
 80139f4:	bf08      	it	eq
 80139f6:	6031      	streq	r1, [r6, #0]
 80139f8:	5162      	str	r2, [r4, r5]
 80139fa:	604b      	str	r3, [r1, #4]
 80139fc:	4638      	mov	r0, r7
 80139fe:	f104 060b 	add.w	r6, r4, #11
 8013a02:	f000 ffc7 	bl	8014994 <__malloc_unlock>
 8013a06:	f026 0607 	bic.w	r6, r6, #7
 8013a0a:	1d23      	adds	r3, r4, #4
 8013a0c:	1af2      	subs	r2, r6, r3
 8013a0e:	d0b6      	beq.n	801397e <_malloc_r+0x22>
 8013a10:	1b9b      	subs	r3, r3, r6
 8013a12:	50a3      	str	r3, [r4, r2]
 8013a14:	e7b3      	b.n	801397e <_malloc_r+0x22>
 8013a16:	6862      	ldr	r2, [r4, #4]
 8013a18:	42a3      	cmp	r3, r4
 8013a1a:	bf0c      	ite	eq
 8013a1c:	6032      	streq	r2, [r6, #0]
 8013a1e:	605a      	strne	r2, [r3, #4]
 8013a20:	e7ec      	b.n	80139fc <_malloc_r+0xa0>
 8013a22:	4623      	mov	r3, r4
 8013a24:	6864      	ldr	r4, [r4, #4]
 8013a26:	e7b2      	b.n	801398e <_malloc_r+0x32>
 8013a28:	4634      	mov	r4, r6
 8013a2a:	6876      	ldr	r6, [r6, #4]
 8013a2c:	e7b9      	b.n	80139a2 <_malloc_r+0x46>
 8013a2e:	230c      	movs	r3, #12
 8013a30:	603b      	str	r3, [r7, #0]
 8013a32:	4638      	mov	r0, r7
 8013a34:	f000 ffae 	bl	8014994 <__malloc_unlock>
 8013a38:	e7a1      	b.n	801397e <_malloc_r+0x22>
 8013a3a:	6025      	str	r5, [r4, #0]
 8013a3c:	e7de      	b.n	80139fc <_malloc_r+0xa0>
 8013a3e:	bf00      	nop
 8013a40:	20000768 	.word	0x20000768

08013a44 <__ssputs_r>:
 8013a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a48:	688e      	ldr	r6, [r1, #8]
 8013a4a:	429e      	cmp	r6, r3
 8013a4c:	4682      	mov	sl, r0
 8013a4e:	460c      	mov	r4, r1
 8013a50:	4690      	mov	r8, r2
 8013a52:	461f      	mov	r7, r3
 8013a54:	d838      	bhi.n	8013ac8 <__ssputs_r+0x84>
 8013a56:	898a      	ldrh	r2, [r1, #12]
 8013a58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013a5c:	d032      	beq.n	8013ac4 <__ssputs_r+0x80>
 8013a5e:	6825      	ldr	r5, [r4, #0]
 8013a60:	6909      	ldr	r1, [r1, #16]
 8013a62:	eba5 0901 	sub.w	r9, r5, r1
 8013a66:	6965      	ldr	r5, [r4, #20]
 8013a68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013a6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013a70:	3301      	adds	r3, #1
 8013a72:	444b      	add	r3, r9
 8013a74:	106d      	asrs	r5, r5, #1
 8013a76:	429d      	cmp	r5, r3
 8013a78:	bf38      	it	cc
 8013a7a:	461d      	movcc	r5, r3
 8013a7c:	0553      	lsls	r3, r2, #21
 8013a7e:	d531      	bpl.n	8013ae4 <__ssputs_r+0xa0>
 8013a80:	4629      	mov	r1, r5
 8013a82:	f7ff ff6b 	bl	801395c <_malloc_r>
 8013a86:	4606      	mov	r6, r0
 8013a88:	b950      	cbnz	r0, 8013aa0 <__ssputs_r+0x5c>
 8013a8a:	230c      	movs	r3, #12
 8013a8c:	f8ca 3000 	str.w	r3, [sl]
 8013a90:	89a3      	ldrh	r3, [r4, #12]
 8013a92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013a96:	81a3      	strh	r3, [r4, #12]
 8013a98:	f04f 30ff 	mov.w	r0, #4294967295
 8013a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013aa0:	6921      	ldr	r1, [r4, #16]
 8013aa2:	464a      	mov	r2, r9
 8013aa4:	f7fc f9e6 	bl	800fe74 <memcpy>
 8013aa8:	89a3      	ldrh	r3, [r4, #12]
 8013aaa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013aae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013ab2:	81a3      	strh	r3, [r4, #12]
 8013ab4:	6126      	str	r6, [r4, #16]
 8013ab6:	6165      	str	r5, [r4, #20]
 8013ab8:	444e      	add	r6, r9
 8013aba:	eba5 0509 	sub.w	r5, r5, r9
 8013abe:	6026      	str	r6, [r4, #0]
 8013ac0:	60a5      	str	r5, [r4, #8]
 8013ac2:	463e      	mov	r6, r7
 8013ac4:	42be      	cmp	r6, r7
 8013ac6:	d900      	bls.n	8013aca <__ssputs_r+0x86>
 8013ac8:	463e      	mov	r6, r7
 8013aca:	6820      	ldr	r0, [r4, #0]
 8013acc:	4632      	mov	r2, r6
 8013ace:	4641      	mov	r1, r8
 8013ad0:	f000 ff40 	bl	8014954 <memmove>
 8013ad4:	68a3      	ldr	r3, [r4, #8]
 8013ad6:	1b9b      	subs	r3, r3, r6
 8013ad8:	60a3      	str	r3, [r4, #8]
 8013ada:	6823      	ldr	r3, [r4, #0]
 8013adc:	4433      	add	r3, r6
 8013ade:	6023      	str	r3, [r4, #0]
 8013ae0:	2000      	movs	r0, #0
 8013ae2:	e7db      	b.n	8013a9c <__ssputs_r+0x58>
 8013ae4:	462a      	mov	r2, r5
 8013ae6:	f000 ff5b 	bl	80149a0 <_realloc_r>
 8013aea:	4606      	mov	r6, r0
 8013aec:	2800      	cmp	r0, #0
 8013aee:	d1e1      	bne.n	8013ab4 <__ssputs_r+0x70>
 8013af0:	6921      	ldr	r1, [r4, #16]
 8013af2:	4650      	mov	r0, sl
 8013af4:	f7ff fec6 	bl	8013884 <_free_r>
 8013af8:	e7c7      	b.n	8013a8a <__ssputs_r+0x46>
	...

08013afc <_svfiprintf_r>:
 8013afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b00:	4698      	mov	r8, r3
 8013b02:	898b      	ldrh	r3, [r1, #12]
 8013b04:	061b      	lsls	r3, r3, #24
 8013b06:	b09d      	sub	sp, #116	; 0x74
 8013b08:	4607      	mov	r7, r0
 8013b0a:	460d      	mov	r5, r1
 8013b0c:	4614      	mov	r4, r2
 8013b0e:	d50e      	bpl.n	8013b2e <_svfiprintf_r+0x32>
 8013b10:	690b      	ldr	r3, [r1, #16]
 8013b12:	b963      	cbnz	r3, 8013b2e <_svfiprintf_r+0x32>
 8013b14:	2140      	movs	r1, #64	; 0x40
 8013b16:	f7ff ff21 	bl	801395c <_malloc_r>
 8013b1a:	6028      	str	r0, [r5, #0]
 8013b1c:	6128      	str	r0, [r5, #16]
 8013b1e:	b920      	cbnz	r0, 8013b2a <_svfiprintf_r+0x2e>
 8013b20:	230c      	movs	r3, #12
 8013b22:	603b      	str	r3, [r7, #0]
 8013b24:	f04f 30ff 	mov.w	r0, #4294967295
 8013b28:	e0d1      	b.n	8013cce <_svfiprintf_r+0x1d2>
 8013b2a:	2340      	movs	r3, #64	; 0x40
 8013b2c:	616b      	str	r3, [r5, #20]
 8013b2e:	2300      	movs	r3, #0
 8013b30:	9309      	str	r3, [sp, #36]	; 0x24
 8013b32:	2320      	movs	r3, #32
 8013b34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013b38:	f8cd 800c 	str.w	r8, [sp, #12]
 8013b3c:	2330      	movs	r3, #48	; 0x30
 8013b3e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013ce8 <_svfiprintf_r+0x1ec>
 8013b42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b46:	f04f 0901 	mov.w	r9, #1
 8013b4a:	4623      	mov	r3, r4
 8013b4c:	469a      	mov	sl, r3
 8013b4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b52:	b10a      	cbz	r2, 8013b58 <_svfiprintf_r+0x5c>
 8013b54:	2a25      	cmp	r2, #37	; 0x25
 8013b56:	d1f9      	bne.n	8013b4c <_svfiprintf_r+0x50>
 8013b58:	ebba 0b04 	subs.w	fp, sl, r4
 8013b5c:	d00b      	beq.n	8013b76 <_svfiprintf_r+0x7a>
 8013b5e:	465b      	mov	r3, fp
 8013b60:	4622      	mov	r2, r4
 8013b62:	4629      	mov	r1, r5
 8013b64:	4638      	mov	r0, r7
 8013b66:	f7ff ff6d 	bl	8013a44 <__ssputs_r>
 8013b6a:	3001      	adds	r0, #1
 8013b6c:	f000 80aa 	beq.w	8013cc4 <_svfiprintf_r+0x1c8>
 8013b70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013b72:	445a      	add	r2, fp
 8013b74:	9209      	str	r2, [sp, #36]	; 0x24
 8013b76:	f89a 3000 	ldrb.w	r3, [sl]
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	f000 80a2 	beq.w	8013cc4 <_svfiprintf_r+0x1c8>
 8013b80:	2300      	movs	r3, #0
 8013b82:	f04f 32ff 	mov.w	r2, #4294967295
 8013b86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b8a:	f10a 0a01 	add.w	sl, sl, #1
 8013b8e:	9304      	str	r3, [sp, #16]
 8013b90:	9307      	str	r3, [sp, #28]
 8013b92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013b96:	931a      	str	r3, [sp, #104]	; 0x68
 8013b98:	4654      	mov	r4, sl
 8013b9a:	2205      	movs	r2, #5
 8013b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013ba0:	4851      	ldr	r0, [pc, #324]	; (8013ce8 <_svfiprintf_r+0x1ec>)
 8013ba2:	f7ec fb3d 	bl	8000220 <memchr>
 8013ba6:	9a04      	ldr	r2, [sp, #16]
 8013ba8:	b9d8      	cbnz	r0, 8013be2 <_svfiprintf_r+0xe6>
 8013baa:	06d0      	lsls	r0, r2, #27
 8013bac:	bf44      	itt	mi
 8013bae:	2320      	movmi	r3, #32
 8013bb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013bb4:	0711      	lsls	r1, r2, #28
 8013bb6:	bf44      	itt	mi
 8013bb8:	232b      	movmi	r3, #43	; 0x2b
 8013bba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013bbe:	f89a 3000 	ldrb.w	r3, [sl]
 8013bc2:	2b2a      	cmp	r3, #42	; 0x2a
 8013bc4:	d015      	beq.n	8013bf2 <_svfiprintf_r+0xf6>
 8013bc6:	9a07      	ldr	r2, [sp, #28]
 8013bc8:	4654      	mov	r4, sl
 8013bca:	2000      	movs	r0, #0
 8013bcc:	f04f 0c0a 	mov.w	ip, #10
 8013bd0:	4621      	mov	r1, r4
 8013bd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013bd6:	3b30      	subs	r3, #48	; 0x30
 8013bd8:	2b09      	cmp	r3, #9
 8013bda:	d94e      	bls.n	8013c7a <_svfiprintf_r+0x17e>
 8013bdc:	b1b0      	cbz	r0, 8013c0c <_svfiprintf_r+0x110>
 8013bde:	9207      	str	r2, [sp, #28]
 8013be0:	e014      	b.n	8013c0c <_svfiprintf_r+0x110>
 8013be2:	eba0 0308 	sub.w	r3, r0, r8
 8013be6:	fa09 f303 	lsl.w	r3, r9, r3
 8013bea:	4313      	orrs	r3, r2
 8013bec:	9304      	str	r3, [sp, #16]
 8013bee:	46a2      	mov	sl, r4
 8013bf0:	e7d2      	b.n	8013b98 <_svfiprintf_r+0x9c>
 8013bf2:	9b03      	ldr	r3, [sp, #12]
 8013bf4:	1d19      	adds	r1, r3, #4
 8013bf6:	681b      	ldr	r3, [r3, #0]
 8013bf8:	9103      	str	r1, [sp, #12]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	bfbb      	ittet	lt
 8013bfe:	425b      	neglt	r3, r3
 8013c00:	f042 0202 	orrlt.w	r2, r2, #2
 8013c04:	9307      	strge	r3, [sp, #28]
 8013c06:	9307      	strlt	r3, [sp, #28]
 8013c08:	bfb8      	it	lt
 8013c0a:	9204      	strlt	r2, [sp, #16]
 8013c0c:	7823      	ldrb	r3, [r4, #0]
 8013c0e:	2b2e      	cmp	r3, #46	; 0x2e
 8013c10:	d10c      	bne.n	8013c2c <_svfiprintf_r+0x130>
 8013c12:	7863      	ldrb	r3, [r4, #1]
 8013c14:	2b2a      	cmp	r3, #42	; 0x2a
 8013c16:	d135      	bne.n	8013c84 <_svfiprintf_r+0x188>
 8013c18:	9b03      	ldr	r3, [sp, #12]
 8013c1a:	1d1a      	adds	r2, r3, #4
 8013c1c:	681b      	ldr	r3, [r3, #0]
 8013c1e:	9203      	str	r2, [sp, #12]
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	bfb8      	it	lt
 8013c24:	f04f 33ff 	movlt.w	r3, #4294967295
 8013c28:	3402      	adds	r4, #2
 8013c2a:	9305      	str	r3, [sp, #20]
 8013c2c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013cf8 <_svfiprintf_r+0x1fc>
 8013c30:	7821      	ldrb	r1, [r4, #0]
 8013c32:	2203      	movs	r2, #3
 8013c34:	4650      	mov	r0, sl
 8013c36:	f7ec faf3 	bl	8000220 <memchr>
 8013c3a:	b140      	cbz	r0, 8013c4e <_svfiprintf_r+0x152>
 8013c3c:	2340      	movs	r3, #64	; 0x40
 8013c3e:	eba0 000a 	sub.w	r0, r0, sl
 8013c42:	fa03 f000 	lsl.w	r0, r3, r0
 8013c46:	9b04      	ldr	r3, [sp, #16]
 8013c48:	4303      	orrs	r3, r0
 8013c4a:	3401      	adds	r4, #1
 8013c4c:	9304      	str	r3, [sp, #16]
 8013c4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c52:	4826      	ldr	r0, [pc, #152]	; (8013cec <_svfiprintf_r+0x1f0>)
 8013c54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013c58:	2206      	movs	r2, #6
 8013c5a:	f7ec fae1 	bl	8000220 <memchr>
 8013c5e:	2800      	cmp	r0, #0
 8013c60:	d038      	beq.n	8013cd4 <_svfiprintf_r+0x1d8>
 8013c62:	4b23      	ldr	r3, [pc, #140]	; (8013cf0 <_svfiprintf_r+0x1f4>)
 8013c64:	bb1b      	cbnz	r3, 8013cae <_svfiprintf_r+0x1b2>
 8013c66:	9b03      	ldr	r3, [sp, #12]
 8013c68:	3307      	adds	r3, #7
 8013c6a:	f023 0307 	bic.w	r3, r3, #7
 8013c6e:	3308      	adds	r3, #8
 8013c70:	9303      	str	r3, [sp, #12]
 8013c72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c74:	4433      	add	r3, r6
 8013c76:	9309      	str	r3, [sp, #36]	; 0x24
 8013c78:	e767      	b.n	8013b4a <_svfiprintf_r+0x4e>
 8013c7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8013c7e:	460c      	mov	r4, r1
 8013c80:	2001      	movs	r0, #1
 8013c82:	e7a5      	b.n	8013bd0 <_svfiprintf_r+0xd4>
 8013c84:	2300      	movs	r3, #0
 8013c86:	3401      	adds	r4, #1
 8013c88:	9305      	str	r3, [sp, #20]
 8013c8a:	4619      	mov	r1, r3
 8013c8c:	f04f 0c0a 	mov.w	ip, #10
 8013c90:	4620      	mov	r0, r4
 8013c92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c96:	3a30      	subs	r2, #48	; 0x30
 8013c98:	2a09      	cmp	r2, #9
 8013c9a:	d903      	bls.n	8013ca4 <_svfiprintf_r+0x1a8>
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d0c5      	beq.n	8013c2c <_svfiprintf_r+0x130>
 8013ca0:	9105      	str	r1, [sp, #20]
 8013ca2:	e7c3      	b.n	8013c2c <_svfiprintf_r+0x130>
 8013ca4:	fb0c 2101 	mla	r1, ip, r1, r2
 8013ca8:	4604      	mov	r4, r0
 8013caa:	2301      	movs	r3, #1
 8013cac:	e7f0      	b.n	8013c90 <_svfiprintf_r+0x194>
 8013cae:	ab03      	add	r3, sp, #12
 8013cb0:	9300      	str	r3, [sp, #0]
 8013cb2:	462a      	mov	r2, r5
 8013cb4:	4b0f      	ldr	r3, [pc, #60]	; (8013cf4 <_svfiprintf_r+0x1f8>)
 8013cb6:	a904      	add	r1, sp, #16
 8013cb8:	4638      	mov	r0, r7
 8013cba:	f7fc f991 	bl	800ffe0 <_printf_float>
 8013cbe:	1c42      	adds	r2, r0, #1
 8013cc0:	4606      	mov	r6, r0
 8013cc2:	d1d6      	bne.n	8013c72 <_svfiprintf_r+0x176>
 8013cc4:	89ab      	ldrh	r3, [r5, #12]
 8013cc6:	065b      	lsls	r3, r3, #25
 8013cc8:	f53f af2c 	bmi.w	8013b24 <_svfiprintf_r+0x28>
 8013ccc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013cce:	b01d      	add	sp, #116	; 0x74
 8013cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cd4:	ab03      	add	r3, sp, #12
 8013cd6:	9300      	str	r3, [sp, #0]
 8013cd8:	462a      	mov	r2, r5
 8013cda:	4b06      	ldr	r3, [pc, #24]	; (8013cf4 <_svfiprintf_r+0x1f8>)
 8013cdc:	a904      	add	r1, sp, #16
 8013cde:	4638      	mov	r0, r7
 8013ce0:	f7fc fc22 	bl	8010528 <_printf_i>
 8013ce4:	e7eb      	b.n	8013cbe <_svfiprintf_r+0x1c2>
 8013ce6:	bf00      	nop
 8013ce8:	0801591c 	.word	0x0801591c
 8013cec:	08015926 	.word	0x08015926
 8013cf0:	0800ffe1 	.word	0x0800ffe1
 8013cf4:	08013a45 	.word	0x08013a45
 8013cf8:	08015922 	.word	0x08015922

08013cfc <_sungetc_r>:
 8013cfc:	b538      	push	{r3, r4, r5, lr}
 8013cfe:	1c4b      	adds	r3, r1, #1
 8013d00:	4614      	mov	r4, r2
 8013d02:	d103      	bne.n	8013d0c <_sungetc_r+0x10>
 8013d04:	f04f 35ff 	mov.w	r5, #4294967295
 8013d08:	4628      	mov	r0, r5
 8013d0a:	bd38      	pop	{r3, r4, r5, pc}
 8013d0c:	8993      	ldrh	r3, [r2, #12]
 8013d0e:	f023 0320 	bic.w	r3, r3, #32
 8013d12:	8193      	strh	r3, [r2, #12]
 8013d14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013d16:	6852      	ldr	r2, [r2, #4]
 8013d18:	b2cd      	uxtb	r5, r1
 8013d1a:	b18b      	cbz	r3, 8013d40 <_sungetc_r+0x44>
 8013d1c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013d1e:	4293      	cmp	r3, r2
 8013d20:	dd08      	ble.n	8013d34 <_sungetc_r+0x38>
 8013d22:	6823      	ldr	r3, [r4, #0]
 8013d24:	1e5a      	subs	r2, r3, #1
 8013d26:	6022      	str	r2, [r4, #0]
 8013d28:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013d2c:	6863      	ldr	r3, [r4, #4]
 8013d2e:	3301      	adds	r3, #1
 8013d30:	6063      	str	r3, [r4, #4]
 8013d32:	e7e9      	b.n	8013d08 <_sungetc_r+0xc>
 8013d34:	4621      	mov	r1, r4
 8013d36:	f000 fbdb 	bl	80144f0 <__submore>
 8013d3a:	2800      	cmp	r0, #0
 8013d3c:	d0f1      	beq.n	8013d22 <_sungetc_r+0x26>
 8013d3e:	e7e1      	b.n	8013d04 <_sungetc_r+0x8>
 8013d40:	6921      	ldr	r1, [r4, #16]
 8013d42:	6823      	ldr	r3, [r4, #0]
 8013d44:	b151      	cbz	r1, 8013d5c <_sungetc_r+0x60>
 8013d46:	4299      	cmp	r1, r3
 8013d48:	d208      	bcs.n	8013d5c <_sungetc_r+0x60>
 8013d4a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013d4e:	42a9      	cmp	r1, r5
 8013d50:	d104      	bne.n	8013d5c <_sungetc_r+0x60>
 8013d52:	3b01      	subs	r3, #1
 8013d54:	3201      	adds	r2, #1
 8013d56:	6023      	str	r3, [r4, #0]
 8013d58:	6062      	str	r2, [r4, #4]
 8013d5a:	e7d5      	b.n	8013d08 <_sungetc_r+0xc>
 8013d5c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8013d60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013d64:	6363      	str	r3, [r4, #52]	; 0x34
 8013d66:	2303      	movs	r3, #3
 8013d68:	63a3      	str	r3, [r4, #56]	; 0x38
 8013d6a:	4623      	mov	r3, r4
 8013d6c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013d70:	6023      	str	r3, [r4, #0]
 8013d72:	2301      	movs	r3, #1
 8013d74:	e7dc      	b.n	8013d30 <_sungetc_r+0x34>

08013d76 <__ssrefill_r>:
 8013d76:	b510      	push	{r4, lr}
 8013d78:	460c      	mov	r4, r1
 8013d7a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013d7c:	b169      	cbz	r1, 8013d9a <__ssrefill_r+0x24>
 8013d7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013d82:	4299      	cmp	r1, r3
 8013d84:	d001      	beq.n	8013d8a <__ssrefill_r+0x14>
 8013d86:	f7ff fd7d 	bl	8013884 <_free_r>
 8013d8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013d8c:	6063      	str	r3, [r4, #4]
 8013d8e:	2000      	movs	r0, #0
 8013d90:	6360      	str	r0, [r4, #52]	; 0x34
 8013d92:	b113      	cbz	r3, 8013d9a <__ssrefill_r+0x24>
 8013d94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8013d96:	6023      	str	r3, [r4, #0]
 8013d98:	bd10      	pop	{r4, pc}
 8013d9a:	6923      	ldr	r3, [r4, #16]
 8013d9c:	6023      	str	r3, [r4, #0]
 8013d9e:	2300      	movs	r3, #0
 8013da0:	6063      	str	r3, [r4, #4]
 8013da2:	89a3      	ldrh	r3, [r4, #12]
 8013da4:	f043 0320 	orr.w	r3, r3, #32
 8013da8:	81a3      	strh	r3, [r4, #12]
 8013daa:	f04f 30ff 	mov.w	r0, #4294967295
 8013dae:	e7f3      	b.n	8013d98 <__ssrefill_r+0x22>

08013db0 <__ssvfiscanf_r>:
 8013db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013db4:	460c      	mov	r4, r1
 8013db6:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8013dba:	2100      	movs	r1, #0
 8013dbc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8013dc0:	49a6      	ldr	r1, [pc, #664]	; (801405c <__ssvfiscanf_r+0x2ac>)
 8013dc2:	91a0      	str	r1, [sp, #640]	; 0x280
 8013dc4:	f10d 0804 	add.w	r8, sp, #4
 8013dc8:	49a5      	ldr	r1, [pc, #660]	; (8014060 <__ssvfiscanf_r+0x2b0>)
 8013dca:	4fa6      	ldr	r7, [pc, #664]	; (8014064 <__ssvfiscanf_r+0x2b4>)
 8013dcc:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8014068 <__ssvfiscanf_r+0x2b8>
 8013dd0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8013dd4:	4606      	mov	r6, r0
 8013dd6:	91a1      	str	r1, [sp, #644]	; 0x284
 8013dd8:	9300      	str	r3, [sp, #0]
 8013dda:	7813      	ldrb	r3, [r2, #0]
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	f000 815a 	beq.w	8014096 <__ssvfiscanf_r+0x2e6>
 8013de2:	5dd9      	ldrb	r1, [r3, r7]
 8013de4:	f011 0108 	ands.w	r1, r1, #8
 8013de8:	f102 0501 	add.w	r5, r2, #1
 8013dec:	d019      	beq.n	8013e22 <__ssvfiscanf_r+0x72>
 8013dee:	6863      	ldr	r3, [r4, #4]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	dd0f      	ble.n	8013e14 <__ssvfiscanf_r+0x64>
 8013df4:	6823      	ldr	r3, [r4, #0]
 8013df6:	781a      	ldrb	r2, [r3, #0]
 8013df8:	5cba      	ldrb	r2, [r7, r2]
 8013dfa:	0712      	lsls	r2, r2, #28
 8013dfc:	d401      	bmi.n	8013e02 <__ssvfiscanf_r+0x52>
 8013dfe:	462a      	mov	r2, r5
 8013e00:	e7eb      	b.n	8013dda <__ssvfiscanf_r+0x2a>
 8013e02:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8013e04:	3201      	adds	r2, #1
 8013e06:	9245      	str	r2, [sp, #276]	; 0x114
 8013e08:	6862      	ldr	r2, [r4, #4]
 8013e0a:	3301      	adds	r3, #1
 8013e0c:	3a01      	subs	r2, #1
 8013e0e:	6062      	str	r2, [r4, #4]
 8013e10:	6023      	str	r3, [r4, #0]
 8013e12:	e7ec      	b.n	8013dee <__ssvfiscanf_r+0x3e>
 8013e14:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013e16:	4621      	mov	r1, r4
 8013e18:	4630      	mov	r0, r6
 8013e1a:	4798      	blx	r3
 8013e1c:	2800      	cmp	r0, #0
 8013e1e:	d0e9      	beq.n	8013df4 <__ssvfiscanf_r+0x44>
 8013e20:	e7ed      	b.n	8013dfe <__ssvfiscanf_r+0x4e>
 8013e22:	2b25      	cmp	r3, #37	; 0x25
 8013e24:	d012      	beq.n	8013e4c <__ssvfiscanf_r+0x9c>
 8013e26:	469a      	mov	sl, r3
 8013e28:	6863      	ldr	r3, [r4, #4]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	f340 8091 	ble.w	8013f52 <__ssvfiscanf_r+0x1a2>
 8013e30:	6822      	ldr	r2, [r4, #0]
 8013e32:	7813      	ldrb	r3, [r2, #0]
 8013e34:	4553      	cmp	r3, sl
 8013e36:	f040 812e 	bne.w	8014096 <__ssvfiscanf_r+0x2e6>
 8013e3a:	6863      	ldr	r3, [r4, #4]
 8013e3c:	3b01      	subs	r3, #1
 8013e3e:	6063      	str	r3, [r4, #4]
 8013e40:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8013e42:	3201      	adds	r2, #1
 8013e44:	3301      	adds	r3, #1
 8013e46:	6022      	str	r2, [r4, #0]
 8013e48:	9345      	str	r3, [sp, #276]	; 0x114
 8013e4a:	e7d8      	b.n	8013dfe <__ssvfiscanf_r+0x4e>
 8013e4c:	9141      	str	r1, [sp, #260]	; 0x104
 8013e4e:	9143      	str	r1, [sp, #268]	; 0x10c
 8013e50:	7853      	ldrb	r3, [r2, #1]
 8013e52:	2b2a      	cmp	r3, #42	; 0x2a
 8013e54:	bf02      	ittt	eq
 8013e56:	2310      	moveq	r3, #16
 8013e58:	1c95      	addeq	r5, r2, #2
 8013e5a:	9341      	streq	r3, [sp, #260]	; 0x104
 8013e5c:	220a      	movs	r2, #10
 8013e5e:	46aa      	mov	sl, r5
 8013e60:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8013e64:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8013e68:	2b09      	cmp	r3, #9
 8013e6a:	d91d      	bls.n	8013ea8 <__ssvfiscanf_r+0xf8>
 8013e6c:	487e      	ldr	r0, [pc, #504]	; (8014068 <__ssvfiscanf_r+0x2b8>)
 8013e6e:	2203      	movs	r2, #3
 8013e70:	f7ec f9d6 	bl	8000220 <memchr>
 8013e74:	b140      	cbz	r0, 8013e88 <__ssvfiscanf_r+0xd8>
 8013e76:	2301      	movs	r3, #1
 8013e78:	eba0 0009 	sub.w	r0, r0, r9
 8013e7c:	fa03 f000 	lsl.w	r0, r3, r0
 8013e80:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013e82:	4318      	orrs	r0, r3
 8013e84:	9041      	str	r0, [sp, #260]	; 0x104
 8013e86:	4655      	mov	r5, sl
 8013e88:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013e8c:	2b78      	cmp	r3, #120	; 0x78
 8013e8e:	d806      	bhi.n	8013e9e <__ssvfiscanf_r+0xee>
 8013e90:	2b57      	cmp	r3, #87	; 0x57
 8013e92:	d810      	bhi.n	8013eb6 <__ssvfiscanf_r+0x106>
 8013e94:	2b25      	cmp	r3, #37	; 0x25
 8013e96:	d0c6      	beq.n	8013e26 <__ssvfiscanf_r+0x76>
 8013e98:	d856      	bhi.n	8013f48 <__ssvfiscanf_r+0x198>
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d064      	beq.n	8013f68 <__ssvfiscanf_r+0x1b8>
 8013e9e:	2303      	movs	r3, #3
 8013ea0:	9347      	str	r3, [sp, #284]	; 0x11c
 8013ea2:	230a      	movs	r3, #10
 8013ea4:	9342      	str	r3, [sp, #264]	; 0x108
 8013ea6:	e071      	b.n	8013f8c <__ssvfiscanf_r+0x1dc>
 8013ea8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8013eaa:	fb02 1103 	mla	r1, r2, r3, r1
 8013eae:	3930      	subs	r1, #48	; 0x30
 8013eb0:	9143      	str	r1, [sp, #268]	; 0x10c
 8013eb2:	4655      	mov	r5, sl
 8013eb4:	e7d3      	b.n	8013e5e <__ssvfiscanf_r+0xae>
 8013eb6:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8013eba:	2a20      	cmp	r2, #32
 8013ebc:	d8ef      	bhi.n	8013e9e <__ssvfiscanf_r+0xee>
 8013ebe:	a101      	add	r1, pc, #4	; (adr r1, 8013ec4 <__ssvfiscanf_r+0x114>)
 8013ec0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8013ec4:	08013f77 	.word	0x08013f77
 8013ec8:	08013e9f 	.word	0x08013e9f
 8013ecc:	08013e9f 	.word	0x08013e9f
 8013ed0:	08013fd5 	.word	0x08013fd5
 8013ed4:	08013e9f 	.word	0x08013e9f
 8013ed8:	08013e9f 	.word	0x08013e9f
 8013edc:	08013e9f 	.word	0x08013e9f
 8013ee0:	08013e9f 	.word	0x08013e9f
 8013ee4:	08013e9f 	.word	0x08013e9f
 8013ee8:	08013e9f 	.word	0x08013e9f
 8013eec:	08013e9f 	.word	0x08013e9f
 8013ef0:	08013feb 	.word	0x08013feb
 8013ef4:	08013fc1 	.word	0x08013fc1
 8013ef8:	08013f4f 	.word	0x08013f4f
 8013efc:	08013f4f 	.word	0x08013f4f
 8013f00:	08013f4f 	.word	0x08013f4f
 8013f04:	08013e9f 	.word	0x08013e9f
 8013f08:	08013fc5 	.word	0x08013fc5
 8013f0c:	08013e9f 	.word	0x08013e9f
 8013f10:	08013e9f 	.word	0x08013e9f
 8013f14:	08013e9f 	.word	0x08013e9f
 8013f18:	08013e9f 	.word	0x08013e9f
 8013f1c:	08013ffb 	.word	0x08013ffb
 8013f20:	08013fcd 	.word	0x08013fcd
 8013f24:	08013f6f 	.word	0x08013f6f
 8013f28:	08013e9f 	.word	0x08013e9f
 8013f2c:	08013e9f 	.word	0x08013e9f
 8013f30:	08013ff7 	.word	0x08013ff7
 8013f34:	08013e9f 	.word	0x08013e9f
 8013f38:	08013fc1 	.word	0x08013fc1
 8013f3c:	08013e9f 	.word	0x08013e9f
 8013f40:	08013e9f 	.word	0x08013e9f
 8013f44:	08013f77 	.word	0x08013f77
 8013f48:	3b45      	subs	r3, #69	; 0x45
 8013f4a:	2b02      	cmp	r3, #2
 8013f4c:	d8a7      	bhi.n	8013e9e <__ssvfiscanf_r+0xee>
 8013f4e:	2305      	movs	r3, #5
 8013f50:	e01b      	b.n	8013f8a <__ssvfiscanf_r+0x1da>
 8013f52:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013f54:	4621      	mov	r1, r4
 8013f56:	4630      	mov	r0, r6
 8013f58:	4798      	blx	r3
 8013f5a:	2800      	cmp	r0, #0
 8013f5c:	f43f af68 	beq.w	8013e30 <__ssvfiscanf_r+0x80>
 8013f60:	9844      	ldr	r0, [sp, #272]	; 0x110
 8013f62:	2800      	cmp	r0, #0
 8013f64:	f040 808d 	bne.w	8014082 <__ssvfiscanf_r+0x2d2>
 8013f68:	f04f 30ff 	mov.w	r0, #4294967295
 8013f6c:	e08f      	b.n	801408e <__ssvfiscanf_r+0x2de>
 8013f6e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013f70:	f042 0220 	orr.w	r2, r2, #32
 8013f74:	9241      	str	r2, [sp, #260]	; 0x104
 8013f76:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013f7c:	9241      	str	r2, [sp, #260]	; 0x104
 8013f7e:	2210      	movs	r2, #16
 8013f80:	2b6f      	cmp	r3, #111	; 0x6f
 8013f82:	9242      	str	r2, [sp, #264]	; 0x108
 8013f84:	bf34      	ite	cc
 8013f86:	2303      	movcc	r3, #3
 8013f88:	2304      	movcs	r3, #4
 8013f8a:	9347      	str	r3, [sp, #284]	; 0x11c
 8013f8c:	6863      	ldr	r3, [r4, #4]
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	dd42      	ble.n	8014018 <__ssvfiscanf_r+0x268>
 8013f92:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013f94:	0659      	lsls	r1, r3, #25
 8013f96:	d404      	bmi.n	8013fa2 <__ssvfiscanf_r+0x1f2>
 8013f98:	6823      	ldr	r3, [r4, #0]
 8013f9a:	781a      	ldrb	r2, [r3, #0]
 8013f9c:	5cba      	ldrb	r2, [r7, r2]
 8013f9e:	0712      	lsls	r2, r2, #28
 8013fa0:	d441      	bmi.n	8014026 <__ssvfiscanf_r+0x276>
 8013fa2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8013fa4:	2b02      	cmp	r3, #2
 8013fa6:	dc50      	bgt.n	801404a <__ssvfiscanf_r+0x29a>
 8013fa8:	466b      	mov	r3, sp
 8013faa:	4622      	mov	r2, r4
 8013fac:	a941      	add	r1, sp, #260	; 0x104
 8013fae:	4630      	mov	r0, r6
 8013fb0:	f000 f876 	bl	80140a0 <_scanf_chars>
 8013fb4:	2801      	cmp	r0, #1
 8013fb6:	d06e      	beq.n	8014096 <__ssvfiscanf_r+0x2e6>
 8013fb8:	2802      	cmp	r0, #2
 8013fba:	f47f af20 	bne.w	8013dfe <__ssvfiscanf_r+0x4e>
 8013fbe:	e7cf      	b.n	8013f60 <__ssvfiscanf_r+0x1b0>
 8013fc0:	220a      	movs	r2, #10
 8013fc2:	e7dd      	b.n	8013f80 <__ssvfiscanf_r+0x1d0>
 8013fc4:	2300      	movs	r3, #0
 8013fc6:	9342      	str	r3, [sp, #264]	; 0x108
 8013fc8:	2303      	movs	r3, #3
 8013fca:	e7de      	b.n	8013f8a <__ssvfiscanf_r+0x1da>
 8013fcc:	2308      	movs	r3, #8
 8013fce:	9342      	str	r3, [sp, #264]	; 0x108
 8013fd0:	2304      	movs	r3, #4
 8013fd2:	e7da      	b.n	8013f8a <__ssvfiscanf_r+0x1da>
 8013fd4:	4629      	mov	r1, r5
 8013fd6:	4640      	mov	r0, r8
 8013fd8:	f000 f9de 	bl	8014398 <__sccl>
 8013fdc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013fe2:	9341      	str	r3, [sp, #260]	; 0x104
 8013fe4:	4605      	mov	r5, r0
 8013fe6:	2301      	movs	r3, #1
 8013fe8:	e7cf      	b.n	8013f8a <__ssvfiscanf_r+0x1da>
 8013fea:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013fec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013ff0:	9341      	str	r3, [sp, #260]	; 0x104
 8013ff2:	2300      	movs	r3, #0
 8013ff4:	e7c9      	b.n	8013f8a <__ssvfiscanf_r+0x1da>
 8013ff6:	2302      	movs	r3, #2
 8013ff8:	e7c7      	b.n	8013f8a <__ssvfiscanf_r+0x1da>
 8013ffa:	9841      	ldr	r0, [sp, #260]	; 0x104
 8013ffc:	06c3      	lsls	r3, r0, #27
 8013ffe:	f53f aefe 	bmi.w	8013dfe <__ssvfiscanf_r+0x4e>
 8014002:	9b00      	ldr	r3, [sp, #0]
 8014004:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8014006:	1d19      	adds	r1, r3, #4
 8014008:	9100      	str	r1, [sp, #0]
 801400a:	681b      	ldr	r3, [r3, #0]
 801400c:	f010 0f01 	tst.w	r0, #1
 8014010:	bf14      	ite	ne
 8014012:	801a      	strhne	r2, [r3, #0]
 8014014:	601a      	streq	r2, [r3, #0]
 8014016:	e6f2      	b.n	8013dfe <__ssvfiscanf_r+0x4e>
 8014018:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801401a:	4621      	mov	r1, r4
 801401c:	4630      	mov	r0, r6
 801401e:	4798      	blx	r3
 8014020:	2800      	cmp	r0, #0
 8014022:	d0b6      	beq.n	8013f92 <__ssvfiscanf_r+0x1e2>
 8014024:	e79c      	b.n	8013f60 <__ssvfiscanf_r+0x1b0>
 8014026:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8014028:	3201      	adds	r2, #1
 801402a:	9245      	str	r2, [sp, #276]	; 0x114
 801402c:	6862      	ldr	r2, [r4, #4]
 801402e:	3a01      	subs	r2, #1
 8014030:	2a00      	cmp	r2, #0
 8014032:	6062      	str	r2, [r4, #4]
 8014034:	dd02      	ble.n	801403c <__ssvfiscanf_r+0x28c>
 8014036:	3301      	adds	r3, #1
 8014038:	6023      	str	r3, [r4, #0]
 801403a:	e7ad      	b.n	8013f98 <__ssvfiscanf_r+0x1e8>
 801403c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801403e:	4621      	mov	r1, r4
 8014040:	4630      	mov	r0, r6
 8014042:	4798      	blx	r3
 8014044:	2800      	cmp	r0, #0
 8014046:	d0a7      	beq.n	8013f98 <__ssvfiscanf_r+0x1e8>
 8014048:	e78a      	b.n	8013f60 <__ssvfiscanf_r+0x1b0>
 801404a:	2b04      	cmp	r3, #4
 801404c:	dc0e      	bgt.n	801406c <__ssvfiscanf_r+0x2bc>
 801404e:	466b      	mov	r3, sp
 8014050:	4622      	mov	r2, r4
 8014052:	a941      	add	r1, sp, #260	; 0x104
 8014054:	4630      	mov	r0, r6
 8014056:	f000 f87d 	bl	8014154 <_scanf_i>
 801405a:	e7ab      	b.n	8013fb4 <__ssvfiscanf_r+0x204>
 801405c:	08013cfd 	.word	0x08013cfd
 8014060:	08013d77 	.word	0x08013d77
 8014064:	080155b9 	.word	0x080155b9
 8014068:	08015922 	.word	0x08015922
 801406c:	4b0b      	ldr	r3, [pc, #44]	; (801409c <__ssvfiscanf_r+0x2ec>)
 801406e:	2b00      	cmp	r3, #0
 8014070:	f43f aec5 	beq.w	8013dfe <__ssvfiscanf_r+0x4e>
 8014074:	466b      	mov	r3, sp
 8014076:	4622      	mov	r2, r4
 8014078:	a941      	add	r1, sp, #260	; 0x104
 801407a:	4630      	mov	r0, r6
 801407c:	f7fc fb7a 	bl	8010774 <_scanf_float>
 8014080:	e798      	b.n	8013fb4 <__ssvfiscanf_r+0x204>
 8014082:	89a3      	ldrh	r3, [r4, #12]
 8014084:	f013 0f40 	tst.w	r3, #64	; 0x40
 8014088:	bf18      	it	ne
 801408a:	f04f 30ff 	movne.w	r0, #4294967295
 801408e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8014092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014096:	9844      	ldr	r0, [sp, #272]	; 0x110
 8014098:	e7f9      	b.n	801408e <__ssvfiscanf_r+0x2de>
 801409a:	bf00      	nop
 801409c:	08010775 	.word	0x08010775

080140a0 <_scanf_chars>:
 80140a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80140a4:	4615      	mov	r5, r2
 80140a6:	688a      	ldr	r2, [r1, #8]
 80140a8:	4680      	mov	r8, r0
 80140aa:	460c      	mov	r4, r1
 80140ac:	b932      	cbnz	r2, 80140bc <_scanf_chars+0x1c>
 80140ae:	698a      	ldr	r2, [r1, #24]
 80140b0:	2a00      	cmp	r2, #0
 80140b2:	bf0c      	ite	eq
 80140b4:	2201      	moveq	r2, #1
 80140b6:	f04f 32ff 	movne.w	r2, #4294967295
 80140ba:	608a      	str	r2, [r1, #8]
 80140bc:	6822      	ldr	r2, [r4, #0]
 80140be:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8014150 <_scanf_chars+0xb0>
 80140c2:	06d1      	lsls	r1, r2, #27
 80140c4:	bf5f      	itttt	pl
 80140c6:	681a      	ldrpl	r2, [r3, #0]
 80140c8:	1d11      	addpl	r1, r2, #4
 80140ca:	6019      	strpl	r1, [r3, #0]
 80140cc:	6816      	ldrpl	r6, [r2, #0]
 80140ce:	2700      	movs	r7, #0
 80140d0:	69a0      	ldr	r0, [r4, #24]
 80140d2:	b188      	cbz	r0, 80140f8 <_scanf_chars+0x58>
 80140d4:	2801      	cmp	r0, #1
 80140d6:	d107      	bne.n	80140e8 <_scanf_chars+0x48>
 80140d8:	682a      	ldr	r2, [r5, #0]
 80140da:	7811      	ldrb	r1, [r2, #0]
 80140dc:	6962      	ldr	r2, [r4, #20]
 80140de:	5c52      	ldrb	r2, [r2, r1]
 80140e0:	b952      	cbnz	r2, 80140f8 <_scanf_chars+0x58>
 80140e2:	2f00      	cmp	r7, #0
 80140e4:	d031      	beq.n	801414a <_scanf_chars+0xaa>
 80140e6:	e022      	b.n	801412e <_scanf_chars+0x8e>
 80140e8:	2802      	cmp	r0, #2
 80140ea:	d120      	bne.n	801412e <_scanf_chars+0x8e>
 80140ec:	682b      	ldr	r3, [r5, #0]
 80140ee:	781b      	ldrb	r3, [r3, #0]
 80140f0:	f813 3009 	ldrb.w	r3, [r3, r9]
 80140f4:	071b      	lsls	r3, r3, #28
 80140f6:	d41a      	bmi.n	801412e <_scanf_chars+0x8e>
 80140f8:	6823      	ldr	r3, [r4, #0]
 80140fa:	06da      	lsls	r2, r3, #27
 80140fc:	bf5e      	ittt	pl
 80140fe:	682b      	ldrpl	r3, [r5, #0]
 8014100:	781b      	ldrbpl	r3, [r3, #0]
 8014102:	f806 3b01 	strbpl.w	r3, [r6], #1
 8014106:	682a      	ldr	r2, [r5, #0]
 8014108:	686b      	ldr	r3, [r5, #4]
 801410a:	3201      	adds	r2, #1
 801410c:	602a      	str	r2, [r5, #0]
 801410e:	68a2      	ldr	r2, [r4, #8]
 8014110:	3b01      	subs	r3, #1
 8014112:	3a01      	subs	r2, #1
 8014114:	606b      	str	r3, [r5, #4]
 8014116:	3701      	adds	r7, #1
 8014118:	60a2      	str	r2, [r4, #8]
 801411a:	b142      	cbz	r2, 801412e <_scanf_chars+0x8e>
 801411c:	2b00      	cmp	r3, #0
 801411e:	dcd7      	bgt.n	80140d0 <_scanf_chars+0x30>
 8014120:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014124:	4629      	mov	r1, r5
 8014126:	4640      	mov	r0, r8
 8014128:	4798      	blx	r3
 801412a:	2800      	cmp	r0, #0
 801412c:	d0d0      	beq.n	80140d0 <_scanf_chars+0x30>
 801412e:	6823      	ldr	r3, [r4, #0]
 8014130:	f013 0310 	ands.w	r3, r3, #16
 8014134:	d105      	bne.n	8014142 <_scanf_chars+0xa2>
 8014136:	68e2      	ldr	r2, [r4, #12]
 8014138:	3201      	adds	r2, #1
 801413a:	60e2      	str	r2, [r4, #12]
 801413c:	69a2      	ldr	r2, [r4, #24]
 801413e:	b102      	cbz	r2, 8014142 <_scanf_chars+0xa2>
 8014140:	7033      	strb	r3, [r6, #0]
 8014142:	6923      	ldr	r3, [r4, #16]
 8014144:	443b      	add	r3, r7
 8014146:	6123      	str	r3, [r4, #16]
 8014148:	2000      	movs	r0, #0
 801414a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801414e:	bf00      	nop
 8014150:	080155b9 	.word	0x080155b9

08014154 <_scanf_i>:
 8014154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014158:	4698      	mov	r8, r3
 801415a:	4b76      	ldr	r3, [pc, #472]	; (8014334 <_scanf_i+0x1e0>)
 801415c:	460c      	mov	r4, r1
 801415e:	4682      	mov	sl, r0
 8014160:	4616      	mov	r6, r2
 8014162:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014166:	b087      	sub	sp, #28
 8014168:	ab03      	add	r3, sp, #12
 801416a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801416e:	4b72      	ldr	r3, [pc, #456]	; (8014338 <_scanf_i+0x1e4>)
 8014170:	69a1      	ldr	r1, [r4, #24]
 8014172:	4a72      	ldr	r2, [pc, #456]	; (801433c <_scanf_i+0x1e8>)
 8014174:	2903      	cmp	r1, #3
 8014176:	bf18      	it	ne
 8014178:	461a      	movne	r2, r3
 801417a:	68a3      	ldr	r3, [r4, #8]
 801417c:	9201      	str	r2, [sp, #4]
 801417e:	1e5a      	subs	r2, r3, #1
 8014180:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8014184:	bf88      	it	hi
 8014186:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801418a:	4627      	mov	r7, r4
 801418c:	bf82      	ittt	hi
 801418e:	eb03 0905 	addhi.w	r9, r3, r5
 8014192:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014196:	60a3      	strhi	r3, [r4, #8]
 8014198:	f857 3b1c 	ldr.w	r3, [r7], #28
 801419c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80141a0:	bf98      	it	ls
 80141a2:	f04f 0900 	movls.w	r9, #0
 80141a6:	6023      	str	r3, [r4, #0]
 80141a8:	463d      	mov	r5, r7
 80141aa:	f04f 0b00 	mov.w	fp, #0
 80141ae:	6831      	ldr	r1, [r6, #0]
 80141b0:	ab03      	add	r3, sp, #12
 80141b2:	7809      	ldrb	r1, [r1, #0]
 80141b4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80141b8:	2202      	movs	r2, #2
 80141ba:	f7ec f831 	bl	8000220 <memchr>
 80141be:	b328      	cbz	r0, 801420c <_scanf_i+0xb8>
 80141c0:	f1bb 0f01 	cmp.w	fp, #1
 80141c4:	d159      	bne.n	801427a <_scanf_i+0x126>
 80141c6:	6862      	ldr	r2, [r4, #4]
 80141c8:	b92a      	cbnz	r2, 80141d6 <_scanf_i+0x82>
 80141ca:	6822      	ldr	r2, [r4, #0]
 80141cc:	2308      	movs	r3, #8
 80141ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80141d2:	6063      	str	r3, [r4, #4]
 80141d4:	6022      	str	r2, [r4, #0]
 80141d6:	6822      	ldr	r2, [r4, #0]
 80141d8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80141dc:	6022      	str	r2, [r4, #0]
 80141de:	68a2      	ldr	r2, [r4, #8]
 80141e0:	1e51      	subs	r1, r2, #1
 80141e2:	60a1      	str	r1, [r4, #8]
 80141e4:	b192      	cbz	r2, 801420c <_scanf_i+0xb8>
 80141e6:	6832      	ldr	r2, [r6, #0]
 80141e8:	1c51      	adds	r1, r2, #1
 80141ea:	6031      	str	r1, [r6, #0]
 80141ec:	7812      	ldrb	r2, [r2, #0]
 80141ee:	f805 2b01 	strb.w	r2, [r5], #1
 80141f2:	6872      	ldr	r2, [r6, #4]
 80141f4:	3a01      	subs	r2, #1
 80141f6:	2a00      	cmp	r2, #0
 80141f8:	6072      	str	r2, [r6, #4]
 80141fa:	dc07      	bgt.n	801420c <_scanf_i+0xb8>
 80141fc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8014200:	4631      	mov	r1, r6
 8014202:	4650      	mov	r0, sl
 8014204:	4790      	blx	r2
 8014206:	2800      	cmp	r0, #0
 8014208:	f040 8085 	bne.w	8014316 <_scanf_i+0x1c2>
 801420c:	f10b 0b01 	add.w	fp, fp, #1
 8014210:	f1bb 0f03 	cmp.w	fp, #3
 8014214:	d1cb      	bne.n	80141ae <_scanf_i+0x5a>
 8014216:	6863      	ldr	r3, [r4, #4]
 8014218:	b90b      	cbnz	r3, 801421e <_scanf_i+0xca>
 801421a:	230a      	movs	r3, #10
 801421c:	6063      	str	r3, [r4, #4]
 801421e:	6863      	ldr	r3, [r4, #4]
 8014220:	4947      	ldr	r1, [pc, #284]	; (8014340 <_scanf_i+0x1ec>)
 8014222:	6960      	ldr	r0, [r4, #20]
 8014224:	1ac9      	subs	r1, r1, r3
 8014226:	f000 f8b7 	bl	8014398 <__sccl>
 801422a:	f04f 0b00 	mov.w	fp, #0
 801422e:	68a3      	ldr	r3, [r4, #8]
 8014230:	6822      	ldr	r2, [r4, #0]
 8014232:	2b00      	cmp	r3, #0
 8014234:	d03d      	beq.n	80142b2 <_scanf_i+0x15e>
 8014236:	6831      	ldr	r1, [r6, #0]
 8014238:	6960      	ldr	r0, [r4, #20]
 801423a:	f891 c000 	ldrb.w	ip, [r1]
 801423e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8014242:	2800      	cmp	r0, #0
 8014244:	d035      	beq.n	80142b2 <_scanf_i+0x15e>
 8014246:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801424a:	d124      	bne.n	8014296 <_scanf_i+0x142>
 801424c:	0510      	lsls	r0, r2, #20
 801424e:	d522      	bpl.n	8014296 <_scanf_i+0x142>
 8014250:	f10b 0b01 	add.w	fp, fp, #1
 8014254:	f1b9 0f00 	cmp.w	r9, #0
 8014258:	d003      	beq.n	8014262 <_scanf_i+0x10e>
 801425a:	3301      	adds	r3, #1
 801425c:	f109 39ff 	add.w	r9, r9, #4294967295
 8014260:	60a3      	str	r3, [r4, #8]
 8014262:	6873      	ldr	r3, [r6, #4]
 8014264:	3b01      	subs	r3, #1
 8014266:	2b00      	cmp	r3, #0
 8014268:	6073      	str	r3, [r6, #4]
 801426a:	dd1b      	ble.n	80142a4 <_scanf_i+0x150>
 801426c:	6833      	ldr	r3, [r6, #0]
 801426e:	3301      	adds	r3, #1
 8014270:	6033      	str	r3, [r6, #0]
 8014272:	68a3      	ldr	r3, [r4, #8]
 8014274:	3b01      	subs	r3, #1
 8014276:	60a3      	str	r3, [r4, #8]
 8014278:	e7d9      	b.n	801422e <_scanf_i+0xda>
 801427a:	f1bb 0f02 	cmp.w	fp, #2
 801427e:	d1ae      	bne.n	80141de <_scanf_i+0x8a>
 8014280:	6822      	ldr	r2, [r4, #0]
 8014282:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8014286:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801428a:	d1bf      	bne.n	801420c <_scanf_i+0xb8>
 801428c:	2310      	movs	r3, #16
 801428e:	6063      	str	r3, [r4, #4]
 8014290:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8014294:	e7a2      	b.n	80141dc <_scanf_i+0x88>
 8014296:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801429a:	6022      	str	r2, [r4, #0]
 801429c:	780b      	ldrb	r3, [r1, #0]
 801429e:	f805 3b01 	strb.w	r3, [r5], #1
 80142a2:	e7de      	b.n	8014262 <_scanf_i+0x10e>
 80142a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80142a8:	4631      	mov	r1, r6
 80142aa:	4650      	mov	r0, sl
 80142ac:	4798      	blx	r3
 80142ae:	2800      	cmp	r0, #0
 80142b0:	d0df      	beq.n	8014272 <_scanf_i+0x11e>
 80142b2:	6823      	ldr	r3, [r4, #0]
 80142b4:	05db      	lsls	r3, r3, #23
 80142b6:	d50d      	bpl.n	80142d4 <_scanf_i+0x180>
 80142b8:	42bd      	cmp	r5, r7
 80142ba:	d909      	bls.n	80142d0 <_scanf_i+0x17c>
 80142bc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80142c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80142c4:	4632      	mov	r2, r6
 80142c6:	4650      	mov	r0, sl
 80142c8:	4798      	blx	r3
 80142ca:	f105 39ff 	add.w	r9, r5, #4294967295
 80142ce:	464d      	mov	r5, r9
 80142d0:	42bd      	cmp	r5, r7
 80142d2:	d02d      	beq.n	8014330 <_scanf_i+0x1dc>
 80142d4:	6822      	ldr	r2, [r4, #0]
 80142d6:	f012 0210 	ands.w	r2, r2, #16
 80142da:	d113      	bne.n	8014304 <_scanf_i+0x1b0>
 80142dc:	702a      	strb	r2, [r5, #0]
 80142de:	6863      	ldr	r3, [r4, #4]
 80142e0:	9e01      	ldr	r6, [sp, #4]
 80142e2:	4639      	mov	r1, r7
 80142e4:	4650      	mov	r0, sl
 80142e6:	47b0      	blx	r6
 80142e8:	6821      	ldr	r1, [r4, #0]
 80142ea:	f8d8 3000 	ldr.w	r3, [r8]
 80142ee:	f011 0f20 	tst.w	r1, #32
 80142f2:	d013      	beq.n	801431c <_scanf_i+0x1c8>
 80142f4:	1d1a      	adds	r2, r3, #4
 80142f6:	f8c8 2000 	str.w	r2, [r8]
 80142fa:	681b      	ldr	r3, [r3, #0]
 80142fc:	6018      	str	r0, [r3, #0]
 80142fe:	68e3      	ldr	r3, [r4, #12]
 8014300:	3301      	adds	r3, #1
 8014302:	60e3      	str	r3, [r4, #12]
 8014304:	1bed      	subs	r5, r5, r7
 8014306:	44ab      	add	fp, r5
 8014308:	6925      	ldr	r5, [r4, #16]
 801430a:	445d      	add	r5, fp
 801430c:	6125      	str	r5, [r4, #16]
 801430e:	2000      	movs	r0, #0
 8014310:	b007      	add	sp, #28
 8014312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014316:	f04f 0b00 	mov.w	fp, #0
 801431a:	e7ca      	b.n	80142b2 <_scanf_i+0x15e>
 801431c:	1d1a      	adds	r2, r3, #4
 801431e:	f8c8 2000 	str.w	r2, [r8]
 8014322:	681b      	ldr	r3, [r3, #0]
 8014324:	f011 0f01 	tst.w	r1, #1
 8014328:	bf14      	ite	ne
 801432a:	8018      	strhne	r0, [r3, #0]
 801432c:	6018      	streq	r0, [r3, #0]
 801432e:	e7e6      	b.n	80142fe <_scanf_i+0x1aa>
 8014330:	2001      	movs	r0, #1
 8014332:	e7ed      	b.n	8014310 <_scanf_i+0x1bc>
 8014334:	08015508 	.word	0x08015508
 8014338:	080144ed 	.word	0x080144ed
 801433c:	08011a55 	.word	0x08011a55
 8014340:	08015946 	.word	0x08015946

08014344 <_read_r>:
 8014344:	b538      	push	{r3, r4, r5, lr}
 8014346:	4d07      	ldr	r5, [pc, #28]	; (8014364 <_read_r+0x20>)
 8014348:	4604      	mov	r4, r0
 801434a:	4608      	mov	r0, r1
 801434c:	4611      	mov	r1, r2
 801434e:	2200      	movs	r2, #0
 8014350:	602a      	str	r2, [r5, #0]
 8014352:	461a      	mov	r2, r3
 8014354:	f7ee fc34 	bl	8002bc0 <_read>
 8014358:	1c43      	adds	r3, r0, #1
 801435a:	d102      	bne.n	8014362 <_read_r+0x1e>
 801435c:	682b      	ldr	r3, [r5, #0]
 801435e:	b103      	cbz	r3, 8014362 <_read_r+0x1e>
 8014360:	6023      	str	r3, [r4, #0]
 8014362:	bd38      	pop	{r3, r4, r5, pc}
 8014364:	20000770 	.word	0x20000770

08014368 <nan>:
 8014368:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014370 <nan+0x8>
 801436c:	4770      	bx	lr
 801436e:	bf00      	nop
 8014370:	00000000 	.word	0x00000000
 8014374:	7ff80000 	.word	0x7ff80000

08014378 <_sbrk_r>:
 8014378:	b538      	push	{r3, r4, r5, lr}
 801437a:	4d06      	ldr	r5, [pc, #24]	; (8014394 <_sbrk_r+0x1c>)
 801437c:	2300      	movs	r3, #0
 801437e:	4604      	mov	r4, r0
 8014380:	4608      	mov	r0, r1
 8014382:	602b      	str	r3, [r5, #0]
 8014384:	f7ee fc8a 	bl	8002c9c <_sbrk>
 8014388:	1c43      	adds	r3, r0, #1
 801438a:	d102      	bne.n	8014392 <_sbrk_r+0x1a>
 801438c:	682b      	ldr	r3, [r5, #0]
 801438e:	b103      	cbz	r3, 8014392 <_sbrk_r+0x1a>
 8014390:	6023      	str	r3, [r4, #0]
 8014392:	bd38      	pop	{r3, r4, r5, pc}
 8014394:	20000770 	.word	0x20000770

08014398 <__sccl>:
 8014398:	b570      	push	{r4, r5, r6, lr}
 801439a:	780b      	ldrb	r3, [r1, #0]
 801439c:	4604      	mov	r4, r0
 801439e:	2b5e      	cmp	r3, #94	; 0x5e
 80143a0:	bf0b      	itete	eq
 80143a2:	784b      	ldrbeq	r3, [r1, #1]
 80143a4:	1c48      	addne	r0, r1, #1
 80143a6:	1c88      	addeq	r0, r1, #2
 80143a8:	2200      	movne	r2, #0
 80143aa:	bf08      	it	eq
 80143ac:	2201      	moveq	r2, #1
 80143ae:	1e61      	subs	r1, r4, #1
 80143b0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80143b4:	f801 2f01 	strb.w	r2, [r1, #1]!
 80143b8:	42a9      	cmp	r1, r5
 80143ba:	d1fb      	bne.n	80143b4 <__sccl+0x1c>
 80143bc:	b90b      	cbnz	r3, 80143c2 <__sccl+0x2a>
 80143be:	3801      	subs	r0, #1
 80143c0:	bd70      	pop	{r4, r5, r6, pc}
 80143c2:	f082 0201 	eor.w	r2, r2, #1
 80143c6:	54e2      	strb	r2, [r4, r3]
 80143c8:	4605      	mov	r5, r0
 80143ca:	4628      	mov	r0, r5
 80143cc:	f810 1b01 	ldrb.w	r1, [r0], #1
 80143d0:	292d      	cmp	r1, #45	; 0x2d
 80143d2:	d006      	beq.n	80143e2 <__sccl+0x4a>
 80143d4:	295d      	cmp	r1, #93	; 0x5d
 80143d6:	d0f3      	beq.n	80143c0 <__sccl+0x28>
 80143d8:	b909      	cbnz	r1, 80143de <__sccl+0x46>
 80143da:	4628      	mov	r0, r5
 80143dc:	e7f0      	b.n	80143c0 <__sccl+0x28>
 80143de:	460b      	mov	r3, r1
 80143e0:	e7f1      	b.n	80143c6 <__sccl+0x2e>
 80143e2:	786e      	ldrb	r6, [r5, #1]
 80143e4:	2e5d      	cmp	r6, #93	; 0x5d
 80143e6:	d0fa      	beq.n	80143de <__sccl+0x46>
 80143e8:	42b3      	cmp	r3, r6
 80143ea:	dcf8      	bgt.n	80143de <__sccl+0x46>
 80143ec:	3502      	adds	r5, #2
 80143ee:	4619      	mov	r1, r3
 80143f0:	3101      	adds	r1, #1
 80143f2:	428e      	cmp	r6, r1
 80143f4:	5462      	strb	r2, [r4, r1]
 80143f6:	dcfb      	bgt.n	80143f0 <__sccl+0x58>
 80143f8:	1af1      	subs	r1, r6, r3
 80143fa:	3901      	subs	r1, #1
 80143fc:	1c58      	adds	r0, r3, #1
 80143fe:	42b3      	cmp	r3, r6
 8014400:	bfa8      	it	ge
 8014402:	2100      	movge	r1, #0
 8014404:	1843      	adds	r3, r0, r1
 8014406:	e7e0      	b.n	80143ca <__sccl+0x32>

08014408 <_strtoul_l.constprop.0>:
 8014408:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801440c:	4f36      	ldr	r7, [pc, #216]	; (80144e8 <_strtoul_l.constprop.0+0xe0>)
 801440e:	4686      	mov	lr, r0
 8014410:	460d      	mov	r5, r1
 8014412:	4628      	mov	r0, r5
 8014414:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014418:	5de6      	ldrb	r6, [r4, r7]
 801441a:	f016 0608 	ands.w	r6, r6, #8
 801441e:	d1f8      	bne.n	8014412 <_strtoul_l.constprop.0+0xa>
 8014420:	2c2d      	cmp	r4, #45	; 0x2d
 8014422:	d12f      	bne.n	8014484 <_strtoul_l.constprop.0+0x7c>
 8014424:	782c      	ldrb	r4, [r5, #0]
 8014426:	2601      	movs	r6, #1
 8014428:	1c85      	adds	r5, r0, #2
 801442a:	2b00      	cmp	r3, #0
 801442c:	d057      	beq.n	80144de <_strtoul_l.constprop.0+0xd6>
 801442e:	2b10      	cmp	r3, #16
 8014430:	d109      	bne.n	8014446 <_strtoul_l.constprop.0+0x3e>
 8014432:	2c30      	cmp	r4, #48	; 0x30
 8014434:	d107      	bne.n	8014446 <_strtoul_l.constprop.0+0x3e>
 8014436:	7828      	ldrb	r0, [r5, #0]
 8014438:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801443c:	2858      	cmp	r0, #88	; 0x58
 801443e:	d149      	bne.n	80144d4 <_strtoul_l.constprop.0+0xcc>
 8014440:	786c      	ldrb	r4, [r5, #1]
 8014442:	2310      	movs	r3, #16
 8014444:	3502      	adds	r5, #2
 8014446:	f04f 38ff 	mov.w	r8, #4294967295
 801444a:	2700      	movs	r7, #0
 801444c:	fbb8 f8f3 	udiv	r8, r8, r3
 8014450:	fb03 f908 	mul.w	r9, r3, r8
 8014454:	ea6f 0909 	mvn.w	r9, r9
 8014458:	4638      	mov	r0, r7
 801445a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801445e:	f1bc 0f09 	cmp.w	ip, #9
 8014462:	d814      	bhi.n	801448e <_strtoul_l.constprop.0+0x86>
 8014464:	4664      	mov	r4, ip
 8014466:	42a3      	cmp	r3, r4
 8014468:	dd22      	ble.n	80144b0 <_strtoul_l.constprop.0+0xa8>
 801446a:	2f00      	cmp	r7, #0
 801446c:	db1d      	blt.n	80144aa <_strtoul_l.constprop.0+0xa2>
 801446e:	4580      	cmp	r8, r0
 8014470:	d31b      	bcc.n	80144aa <_strtoul_l.constprop.0+0xa2>
 8014472:	d101      	bne.n	8014478 <_strtoul_l.constprop.0+0x70>
 8014474:	45a1      	cmp	r9, r4
 8014476:	db18      	blt.n	80144aa <_strtoul_l.constprop.0+0xa2>
 8014478:	fb00 4003 	mla	r0, r0, r3, r4
 801447c:	2701      	movs	r7, #1
 801447e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014482:	e7ea      	b.n	801445a <_strtoul_l.constprop.0+0x52>
 8014484:	2c2b      	cmp	r4, #43	; 0x2b
 8014486:	bf04      	itt	eq
 8014488:	782c      	ldrbeq	r4, [r5, #0]
 801448a:	1c85      	addeq	r5, r0, #2
 801448c:	e7cd      	b.n	801442a <_strtoul_l.constprop.0+0x22>
 801448e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8014492:	f1bc 0f19 	cmp.w	ip, #25
 8014496:	d801      	bhi.n	801449c <_strtoul_l.constprop.0+0x94>
 8014498:	3c37      	subs	r4, #55	; 0x37
 801449a:	e7e4      	b.n	8014466 <_strtoul_l.constprop.0+0x5e>
 801449c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80144a0:	f1bc 0f19 	cmp.w	ip, #25
 80144a4:	d804      	bhi.n	80144b0 <_strtoul_l.constprop.0+0xa8>
 80144a6:	3c57      	subs	r4, #87	; 0x57
 80144a8:	e7dd      	b.n	8014466 <_strtoul_l.constprop.0+0x5e>
 80144aa:	f04f 37ff 	mov.w	r7, #4294967295
 80144ae:	e7e6      	b.n	801447e <_strtoul_l.constprop.0+0x76>
 80144b0:	2f00      	cmp	r7, #0
 80144b2:	da07      	bge.n	80144c4 <_strtoul_l.constprop.0+0xbc>
 80144b4:	2322      	movs	r3, #34	; 0x22
 80144b6:	f8ce 3000 	str.w	r3, [lr]
 80144ba:	f04f 30ff 	mov.w	r0, #4294967295
 80144be:	b932      	cbnz	r2, 80144ce <_strtoul_l.constprop.0+0xc6>
 80144c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80144c4:	b106      	cbz	r6, 80144c8 <_strtoul_l.constprop.0+0xc0>
 80144c6:	4240      	negs	r0, r0
 80144c8:	2a00      	cmp	r2, #0
 80144ca:	d0f9      	beq.n	80144c0 <_strtoul_l.constprop.0+0xb8>
 80144cc:	b107      	cbz	r7, 80144d0 <_strtoul_l.constprop.0+0xc8>
 80144ce:	1e69      	subs	r1, r5, #1
 80144d0:	6011      	str	r1, [r2, #0]
 80144d2:	e7f5      	b.n	80144c0 <_strtoul_l.constprop.0+0xb8>
 80144d4:	2430      	movs	r4, #48	; 0x30
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d1b5      	bne.n	8014446 <_strtoul_l.constprop.0+0x3e>
 80144da:	2308      	movs	r3, #8
 80144dc:	e7b3      	b.n	8014446 <_strtoul_l.constprop.0+0x3e>
 80144de:	2c30      	cmp	r4, #48	; 0x30
 80144e0:	d0a9      	beq.n	8014436 <_strtoul_l.constprop.0+0x2e>
 80144e2:	230a      	movs	r3, #10
 80144e4:	e7af      	b.n	8014446 <_strtoul_l.constprop.0+0x3e>
 80144e6:	bf00      	nop
 80144e8:	080155b9 	.word	0x080155b9

080144ec <_strtoul_r>:
 80144ec:	f7ff bf8c 	b.w	8014408 <_strtoul_l.constprop.0>

080144f0 <__submore>:
 80144f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80144f4:	460c      	mov	r4, r1
 80144f6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80144f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80144fc:	4299      	cmp	r1, r3
 80144fe:	d11d      	bne.n	801453c <__submore+0x4c>
 8014500:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8014504:	f7ff fa2a 	bl	801395c <_malloc_r>
 8014508:	b918      	cbnz	r0, 8014512 <__submore+0x22>
 801450a:	f04f 30ff 	mov.w	r0, #4294967295
 801450e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014516:	63a3      	str	r3, [r4, #56]	; 0x38
 8014518:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801451c:	6360      	str	r0, [r4, #52]	; 0x34
 801451e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8014522:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8014526:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801452a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801452e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8014532:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8014536:	6020      	str	r0, [r4, #0]
 8014538:	2000      	movs	r0, #0
 801453a:	e7e8      	b.n	801450e <__submore+0x1e>
 801453c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801453e:	0077      	lsls	r7, r6, #1
 8014540:	463a      	mov	r2, r7
 8014542:	f000 fa2d 	bl	80149a0 <_realloc_r>
 8014546:	4605      	mov	r5, r0
 8014548:	2800      	cmp	r0, #0
 801454a:	d0de      	beq.n	801450a <__submore+0x1a>
 801454c:	eb00 0806 	add.w	r8, r0, r6
 8014550:	4601      	mov	r1, r0
 8014552:	4632      	mov	r2, r6
 8014554:	4640      	mov	r0, r8
 8014556:	f7fb fc8d 	bl	800fe74 <memcpy>
 801455a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801455e:	f8c4 8000 	str.w	r8, [r4]
 8014562:	e7e9      	b.n	8014538 <__submore+0x48>

08014564 <__ascii_wctomb>:
 8014564:	b149      	cbz	r1, 801457a <__ascii_wctomb+0x16>
 8014566:	2aff      	cmp	r2, #255	; 0xff
 8014568:	bf85      	ittet	hi
 801456a:	238a      	movhi	r3, #138	; 0x8a
 801456c:	6003      	strhi	r3, [r0, #0]
 801456e:	700a      	strbls	r2, [r1, #0]
 8014570:	f04f 30ff 	movhi.w	r0, #4294967295
 8014574:	bf98      	it	ls
 8014576:	2001      	movls	r0, #1
 8014578:	4770      	bx	lr
 801457a:	4608      	mov	r0, r1
 801457c:	4770      	bx	lr
	...

08014580 <__assert_func>:
 8014580:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014582:	4614      	mov	r4, r2
 8014584:	461a      	mov	r2, r3
 8014586:	4b09      	ldr	r3, [pc, #36]	; (80145ac <__assert_func+0x2c>)
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	4605      	mov	r5, r0
 801458c:	68d8      	ldr	r0, [r3, #12]
 801458e:	b14c      	cbz	r4, 80145a4 <__assert_func+0x24>
 8014590:	4b07      	ldr	r3, [pc, #28]	; (80145b0 <__assert_func+0x30>)
 8014592:	9100      	str	r1, [sp, #0]
 8014594:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014598:	4906      	ldr	r1, [pc, #24]	; (80145b4 <__assert_func+0x34>)
 801459a:	462b      	mov	r3, r5
 801459c:	f000 f9a6 	bl	80148ec <fiprintf>
 80145a0:	f000 fc46 	bl	8014e30 <abort>
 80145a4:	4b04      	ldr	r3, [pc, #16]	; (80145b8 <__assert_func+0x38>)
 80145a6:	461c      	mov	r4, r3
 80145a8:	e7f3      	b.n	8014592 <__assert_func+0x12>
 80145aa:	bf00      	nop
 80145ac:	200002c8 	.word	0x200002c8
 80145b0:	08015948 	.word	0x08015948
 80145b4:	08015955 	.word	0x08015955
 80145b8:	08015983 	.word	0x08015983

080145bc <__sflush_r>:
 80145bc:	898a      	ldrh	r2, [r1, #12]
 80145be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145c2:	4605      	mov	r5, r0
 80145c4:	0710      	lsls	r0, r2, #28
 80145c6:	460c      	mov	r4, r1
 80145c8:	d458      	bmi.n	801467c <__sflush_r+0xc0>
 80145ca:	684b      	ldr	r3, [r1, #4]
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	dc05      	bgt.n	80145dc <__sflush_r+0x20>
 80145d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	dc02      	bgt.n	80145dc <__sflush_r+0x20>
 80145d6:	2000      	movs	r0, #0
 80145d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80145dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80145de:	2e00      	cmp	r6, #0
 80145e0:	d0f9      	beq.n	80145d6 <__sflush_r+0x1a>
 80145e2:	2300      	movs	r3, #0
 80145e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80145e8:	682f      	ldr	r7, [r5, #0]
 80145ea:	602b      	str	r3, [r5, #0]
 80145ec:	d032      	beq.n	8014654 <__sflush_r+0x98>
 80145ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80145f0:	89a3      	ldrh	r3, [r4, #12]
 80145f2:	075a      	lsls	r2, r3, #29
 80145f4:	d505      	bpl.n	8014602 <__sflush_r+0x46>
 80145f6:	6863      	ldr	r3, [r4, #4]
 80145f8:	1ac0      	subs	r0, r0, r3
 80145fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80145fc:	b10b      	cbz	r3, 8014602 <__sflush_r+0x46>
 80145fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014600:	1ac0      	subs	r0, r0, r3
 8014602:	2300      	movs	r3, #0
 8014604:	4602      	mov	r2, r0
 8014606:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014608:	6a21      	ldr	r1, [r4, #32]
 801460a:	4628      	mov	r0, r5
 801460c:	47b0      	blx	r6
 801460e:	1c43      	adds	r3, r0, #1
 8014610:	89a3      	ldrh	r3, [r4, #12]
 8014612:	d106      	bne.n	8014622 <__sflush_r+0x66>
 8014614:	6829      	ldr	r1, [r5, #0]
 8014616:	291d      	cmp	r1, #29
 8014618:	d82c      	bhi.n	8014674 <__sflush_r+0xb8>
 801461a:	4a2a      	ldr	r2, [pc, #168]	; (80146c4 <__sflush_r+0x108>)
 801461c:	40ca      	lsrs	r2, r1
 801461e:	07d6      	lsls	r6, r2, #31
 8014620:	d528      	bpl.n	8014674 <__sflush_r+0xb8>
 8014622:	2200      	movs	r2, #0
 8014624:	6062      	str	r2, [r4, #4]
 8014626:	04d9      	lsls	r1, r3, #19
 8014628:	6922      	ldr	r2, [r4, #16]
 801462a:	6022      	str	r2, [r4, #0]
 801462c:	d504      	bpl.n	8014638 <__sflush_r+0x7c>
 801462e:	1c42      	adds	r2, r0, #1
 8014630:	d101      	bne.n	8014636 <__sflush_r+0x7a>
 8014632:	682b      	ldr	r3, [r5, #0]
 8014634:	b903      	cbnz	r3, 8014638 <__sflush_r+0x7c>
 8014636:	6560      	str	r0, [r4, #84]	; 0x54
 8014638:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801463a:	602f      	str	r7, [r5, #0]
 801463c:	2900      	cmp	r1, #0
 801463e:	d0ca      	beq.n	80145d6 <__sflush_r+0x1a>
 8014640:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014644:	4299      	cmp	r1, r3
 8014646:	d002      	beq.n	801464e <__sflush_r+0x92>
 8014648:	4628      	mov	r0, r5
 801464a:	f7ff f91b 	bl	8013884 <_free_r>
 801464e:	2000      	movs	r0, #0
 8014650:	6360      	str	r0, [r4, #52]	; 0x34
 8014652:	e7c1      	b.n	80145d8 <__sflush_r+0x1c>
 8014654:	6a21      	ldr	r1, [r4, #32]
 8014656:	2301      	movs	r3, #1
 8014658:	4628      	mov	r0, r5
 801465a:	47b0      	blx	r6
 801465c:	1c41      	adds	r1, r0, #1
 801465e:	d1c7      	bne.n	80145f0 <__sflush_r+0x34>
 8014660:	682b      	ldr	r3, [r5, #0]
 8014662:	2b00      	cmp	r3, #0
 8014664:	d0c4      	beq.n	80145f0 <__sflush_r+0x34>
 8014666:	2b1d      	cmp	r3, #29
 8014668:	d001      	beq.n	801466e <__sflush_r+0xb2>
 801466a:	2b16      	cmp	r3, #22
 801466c:	d101      	bne.n	8014672 <__sflush_r+0xb6>
 801466e:	602f      	str	r7, [r5, #0]
 8014670:	e7b1      	b.n	80145d6 <__sflush_r+0x1a>
 8014672:	89a3      	ldrh	r3, [r4, #12]
 8014674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014678:	81a3      	strh	r3, [r4, #12]
 801467a:	e7ad      	b.n	80145d8 <__sflush_r+0x1c>
 801467c:	690f      	ldr	r7, [r1, #16]
 801467e:	2f00      	cmp	r7, #0
 8014680:	d0a9      	beq.n	80145d6 <__sflush_r+0x1a>
 8014682:	0793      	lsls	r3, r2, #30
 8014684:	680e      	ldr	r6, [r1, #0]
 8014686:	bf08      	it	eq
 8014688:	694b      	ldreq	r3, [r1, #20]
 801468a:	600f      	str	r7, [r1, #0]
 801468c:	bf18      	it	ne
 801468e:	2300      	movne	r3, #0
 8014690:	eba6 0807 	sub.w	r8, r6, r7
 8014694:	608b      	str	r3, [r1, #8]
 8014696:	f1b8 0f00 	cmp.w	r8, #0
 801469a:	dd9c      	ble.n	80145d6 <__sflush_r+0x1a>
 801469c:	6a21      	ldr	r1, [r4, #32]
 801469e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80146a0:	4643      	mov	r3, r8
 80146a2:	463a      	mov	r2, r7
 80146a4:	4628      	mov	r0, r5
 80146a6:	47b0      	blx	r6
 80146a8:	2800      	cmp	r0, #0
 80146aa:	dc06      	bgt.n	80146ba <__sflush_r+0xfe>
 80146ac:	89a3      	ldrh	r3, [r4, #12]
 80146ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80146b2:	81a3      	strh	r3, [r4, #12]
 80146b4:	f04f 30ff 	mov.w	r0, #4294967295
 80146b8:	e78e      	b.n	80145d8 <__sflush_r+0x1c>
 80146ba:	4407      	add	r7, r0
 80146bc:	eba8 0800 	sub.w	r8, r8, r0
 80146c0:	e7e9      	b.n	8014696 <__sflush_r+0xda>
 80146c2:	bf00      	nop
 80146c4:	20400001 	.word	0x20400001

080146c8 <_fflush_r>:
 80146c8:	b538      	push	{r3, r4, r5, lr}
 80146ca:	690b      	ldr	r3, [r1, #16]
 80146cc:	4605      	mov	r5, r0
 80146ce:	460c      	mov	r4, r1
 80146d0:	b913      	cbnz	r3, 80146d8 <_fflush_r+0x10>
 80146d2:	2500      	movs	r5, #0
 80146d4:	4628      	mov	r0, r5
 80146d6:	bd38      	pop	{r3, r4, r5, pc}
 80146d8:	b118      	cbz	r0, 80146e2 <_fflush_r+0x1a>
 80146da:	6983      	ldr	r3, [r0, #24]
 80146dc:	b90b      	cbnz	r3, 80146e2 <_fflush_r+0x1a>
 80146de:	f000 f887 	bl	80147f0 <__sinit>
 80146e2:	4b14      	ldr	r3, [pc, #80]	; (8014734 <_fflush_r+0x6c>)
 80146e4:	429c      	cmp	r4, r3
 80146e6:	d11b      	bne.n	8014720 <_fflush_r+0x58>
 80146e8:	686c      	ldr	r4, [r5, #4]
 80146ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146ee:	2b00      	cmp	r3, #0
 80146f0:	d0ef      	beq.n	80146d2 <_fflush_r+0xa>
 80146f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80146f4:	07d0      	lsls	r0, r2, #31
 80146f6:	d404      	bmi.n	8014702 <_fflush_r+0x3a>
 80146f8:	0599      	lsls	r1, r3, #22
 80146fa:	d402      	bmi.n	8014702 <_fflush_r+0x3a>
 80146fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80146fe:	f000 f927 	bl	8014950 <__retarget_lock_acquire_recursive>
 8014702:	4628      	mov	r0, r5
 8014704:	4621      	mov	r1, r4
 8014706:	f7ff ff59 	bl	80145bc <__sflush_r>
 801470a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801470c:	07da      	lsls	r2, r3, #31
 801470e:	4605      	mov	r5, r0
 8014710:	d4e0      	bmi.n	80146d4 <_fflush_r+0xc>
 8014712:	89a3      	ldrh	r3, [r4, #12]
 8014714:	059b      	lsls	r3, r3, #22
 8014716:	d4dd      	bmi.n	80146d4 <_fflush_r+0xc>
 8014718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801471a:	f000 f91a 	bl	8014952 <__retarget_lock_release_recursive>
 801471e:	e7d9      	b.n	80146d4 <_fflush_r+0xc>
 8014720:	4b05      	ldr	r3, [pc, #20]	; (8014738 <_fflush_r+0x70>)
 8014722:	429c      	cmp	r4, r3
 8014724:	d101      	bne.n	801472a <_fflush_r+0x62>
 8014726:	68ac      	ldr	r4, [r5, #8]
 8014728:	e7df      	b.n	80146ea <_fflush_r+0x22>
 801472a:	4b04      	ldr	r3, [pc, #16]	; (801473c <_fflush_r+0x74>)
 801472c:	429c      	cmp	r4, r3
 801472e:	bf08      	it	eq
 8014730:	68ec      	ldreq	r4, [r5, #12]
 8014732:	e7da      	b.n	80146ea <_fflush_r+0x22>
 8014734:	080159a4 	.word	0x080159a4
 8014738:	080159c4 	.word	0x080159c4
 801473c:	08015984 	.word	0x08015984

08014740 <std>:
 8014740:	2300      	movs	r3, #0
 8014742:	b510      	push	{r4, lr}
 8014744:	4604      	mov	r4, r0
 8014746:	e9c0 3300 	strd	r3, r3, [r0]
 801474a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801474e:	6083      	str	r3, [r0, #8]
 8014750:	8181      	strh	r1, [r0, #12]
 8014752:	6643      	str	r3, [r0, #100]	; 0x64
 8014754:	81c2      	strh	r2, [r0, #14]
 8014756:	6183      	str	r3, [r0, #24]
 8014758:	4619      	mov	r1, r3
 801475a:	2208      	movs	r2, #8
 801475c:	305c      	adds	r0, #92	; 0x5c
 801475e:	f7fb fb97 	bl	800fe90 <memset>
 8014762:	4b05      	ldr	r3, [pc, #20]	; (8014778 <std+0x38>)
 8014764:	6263      	str	r3, [r4, #36]	; 0x24
 8014766:	4b05      	ldr	r3, [pc, #20]	; (801477c <std+0x3c>)
 8014768:	62a3      	str	r3, [r4, #40]	; 0x28
 801476a:	4b05      	ldr	r3, [pc, #20]	; (8014780 <std+0x40>)
 801476c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801476e:	4b05      	ldr	r3, [pc, #20]	; (8014784 <std+0x44>)
 8014770:	6224      	str	r4, [r4, #32]
 8014772:	6323      	str	r3, [r4, #48]	; 0x30
 8014774:	bd10      	pop	{r4, pc}
 8014776:	bf00      	nop
 8014778:	08010c39 	.word	0x08010c39
 801477c:	08010c5f 	.word	0x08010c5f
 8014780:	08010c97 	.word	0x08010c97
 8014784:	08010cbb 	.word	0x08010cbb

08014788 <_cleanup_r>:
 8014788:	4901      	ldr	r1, [pc, #4]	; (8014790 <_cleanup_r+0x8>)
 801478a:	f000 b8c1 	b.w	8014910 <_fwalk_reent>
 801478e:	bf00      	nop
 8014790:	080146c9 	.word	0x080146c9

08014794 <__sfmoreglue>:
 8014794:	b570      	push	{r4, r5, r6, lr}
 8014796:	2268      	movs	r2, #104	; 0x68
 8014798:	1e4d      	subs	r5, r1, #1
 801479a:	4355      	muls	r5, r2
 801479c:	460e      	mov	r6, r1
 801479e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80147a2:	f7ff f8db 	bl	801395c <_malloc_r>
 80147a6:	4604      	mov	r4, r0
 80147a8:	b140      	cbz	r0, 80147bc <__sfmoreglue+0x28>
 80147aa:	2100      	movs	r1, #0
 80147ac:	e9c0 1600 	strd	r1, r6, [r0]
 80147b0:	300c      	adds	r0, #12
 80147b2:	60a0      	str	r0, [r4, #8]
 80147b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80147b8:	f7fb fb6a 	bl	800fe90 <memset>
 80147bc:	4620      	mov	r0, r4
 80147be:	bd70      	pop	{r4, r5, r6, pc}

080147c0 <__sfp_lock_acquire>:
 80147c0:	4801      	ldr	r0, [pc, #4]	; (80147c8 <__sfp_lock_acquire+0x8>)
 80147c2:	f000 b8c5 	b.w	8014950 <__retarget_lock_acquire_recursive>
 80147c6:	bf00      	nop
 80147c8:	20000775 	.word	0x20000775

080147cc <__sfp_lock_release>:
 80147cc:	4801      	ldr	r0, [pc, #4]	; (80147d4 <__sfp_lock_release+0x8>)
 80147ce:	f000 b8c0 	b.w	8014952 <__retarget_lock_release_recursive>
 80147d2:	bf00      	nop
 80147d4:	20000775 	.word	0x20000775

080147d8 <__sinit_lock_acquire>:
 80147d8:	4801      	ldr	r0, [pc, #4]	; (80147e0 <__sinit_lock_acquire+0x8>)
 80147da:	f000 b8b9 	b.w	8014950 <__retarget_lock_acquire_recursive>
 80147de:	bf00      	nop
 80147e0:	20000776 	.word	0x20000776

080147e4 <__sinit_lock_release>:
 80147e4:	4801      	ldr	r0, [pc, #4]	; (80147ec <__sinit_lock_release+0x8>)
 80147e6:	f000 b8b4 	b.w	8014952 <__retarget_lock_release_recursive>
 80147ea:	bf00      	nop
 80147ec:	20000776 	.word	0x20000776

080147f0 <__sinit>:
 80147f0:	b510      	push	{r4, lr}
 80147f2:	4604      	mov	r4, r0
 80147f4:	f7ff fff0 	bl	80147d8 <__sinit_lock_acquire>
 80147f8:	69a3      	ldr	r3, [r4, #24]
 80147fa:	b11b      	cbz	r3, 8014804 <__sinit+0x14>
 80147fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014800:	f7ff bff0 	b.w	80147e4 <__sinit_lock_release>
 8014804:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8014808:	6523      	str	r3, [r4, #80]	; 0x50
 801480a:	4b13      	ldr	r3, [pc, #76]	; (8014858 <__sinit+0x68>)
 801480c:	4a13      	ldr	r2, [pc, #76]	; (801485c <__sinit+0x6c>)
 801480e:	681b      	ldr	r3, [r3, #0]
 8014810:	62a2      	str	r2, [r4, #40]	; 0x28
 8014812:	42a3      	cmp	r3, r4
 8014814:	bf04      	itt	eq
 8014816:	2301      	moveq	r3, #1
 8014818:	61a3      	streq	r3, [r4, #24]
 801481a:	4620      	mov	r0, r4
 801481c:	f000 f820 	bl	8014860 <__sfp>
 8014820:	6060      	str	r0, [r4, #4]
 8014822:	4620      	mov	r0, r4
 8014824:	f000 f81c 	bl	8014860 <__sfp>
 8014828:	60a0      	str	r0, [r4, #8]
 801482a:	4620      	mov	r0, r4
 801482c:	f000 f818 	bl	8014860 <__sfp>
 8014830:	2200      	movs	r2, #0
 8014832:	60e0      	str	r0, [r4, #12]
 8014834:	2104      	movs	r1, #4
 8014836:	6860      	ldr	r0, [r4, #4]
 8014838:	f7ff ff82 	bl	8014740 <std>
 801483c:	68a0      	ldr	r0, [r4, #8]
 801483e:	2201      	movs	r2, #1
 8014840:	2109      	movs	r1, #9
 8014842:	f7ff ff7d 	bl	8014740 <std>
 8014846:	68e0      	ldr	r0, [r4, #12]
 8014848:	2202      	movs	r2, #2
 801484a:	2112      	movs	r1, #18
 801484c:	f7ff ff78 	bl	8014740 <std>
 8014850:	2301      	movs	r3, #1
 8014852:	61a3      	str	r3, [r4, #24]
 8014854:	e7d2      	b.n	80147fc <__sinit+0xc>
 8014856:	bf00      	nop
 8014858:	0801552c 	.word	0x0801552c
 801485c:	08014789 	.word	0x08014789

08014860 <__sfp>:
 8014860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014862:	4607      	mov	r7, r0
 8014864:	f7ff ffac 	bl	80147c0 <__sfp_lock_acquire>
 8014868:	4b1e      	ldr	r3, [pc, #120]	; (80148e4 <__sfp+0x84>)
 801486a:	681e      	ldr	r6, [r3, #0]
 801486c:	69b3      	ldr	r3, [r6, #24]
 801486e:	b913      	cbnz	r3, 8014876 <__sfp+0x16>
 8014870:	4630      	mov	r0, r6
 8014872:	f7ff ffbd 	bl	80147f0 <__sinit>
 8014876:	3648      	adds	r6, #72	; 0x48
 8014878:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801487c:	3b01      	subs	r3, #1
 801487e:	d503      	bpl.n	8014888 <__sfp+0x28>
 8014880:	6833      	ldr	r3, [r6, #0]
 8014882:	b30b      	cbz	r3, 80148c8 <__sfp+0x68>
 8014884:	6836      	ldr	r6, [r6, #0]
 8014886:	e7f7      	b.n	8014878 <__sfp+0x18>
 8014888:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801488c:	b9d5      	cbnz	r5, 80148c4 <__sfp+0x64>
 801488e:	4b16      	ldr	r3, [pc, #88]	; (80148e8 <__sfp+0x88>)
 8014890:	60e3      	str	r3, [r4, #12]
 8014892:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014896:	6665      	str	r5, [r4, #100]	; 0x64
 8014898:	f000 f859 	bl	801494e <__retarget_lock_init_recursive>
 801489c:	f7ff ff96 	bl	80147cc <__sfp_lock_release>
 80148a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80148a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80148a8:	6025      	str	r5, [r4, #0]
 80148aa:	61a5      	str	r5, [r4, #24]
 80148ac:	2208      	movs	r2, #8
 80148ae:	4629      	mov	r1, r5
 80148b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80148b4:	f7fb faec 	bl	800fe90 <memset>
 80148b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80148bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80148c0:	4620      	mov	r0, r4
 80148c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80148c4:	3468      	adds	r4, #104	; 0x68
 80148c6:	e7d9      	b.n	801487c <__sfp+0x1c>
 80148c8:	2104      	movs	r1, #4
 80148ca:	4638      	mov	r0, r7
 80148cc:	f7ff ff62 	bl	8014794 <__sfmoreglue>
 80148d0:	4604      	mov	r4, r0
 80148d2:	6030      	str	r0, [r6, #0]
 80148d4:	2800      	cmp	r0, #0
 80148d6:	d1d5      	bne.n	8014884 <__sfp+0x24>
 80148d8:	f7ff ff78 	bl	80147cc <__sfp_lock_release>
 80148dc:	230c      	movs	r3, #12
 80148de:	603b      	str	r3, [r7, #0]
 80148e0:	e7ee      	b.n	80148c0 <__sfp+0x60>
 80148e2:	bf00      	nop
 80148e4:	0801552c 	.word	0x0801552c
 80148e8:	ffff0001 	.word	0xffff0001

080148ec <fiprintf>:
 80148ec:	b40e      	push	{r1, r2, r3}
 80148ee:	b503      	push	{r0, r1, lr}
 80148f0:	4601      	mov	r1, r0
 80148f2:	ab03      	add	r3, sp, #12
 80148f4:	4805      	ldr	r0, [pc, #20]	; (801490c <fiprintf+0x20>)
 80148f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80148fa:	6800      	ldr	r0, [r0, #0]
 80148fc:	9301      	str	r3, [sp, #4]
 80148fe:	f000 f8a7 	bl	8014a50 <_vfiprintf_r>
 8014902:	b002      	add	sp, #8
 8014904:	f85d eb04 	ldr.w	lr, [sp], #4
 8014908:	b003      	add	sp, #12
 801490a:	4770      	bx	lr
 801490c:	200002c8 	.word	0x200002c8

08014910 <_fwalk_reent>:
 8014910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014914:	4606      	mov	r6, r0
 8014916:	4688      	mov	r8, r1
 8014918:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801491c:	2700      	movs	r7, #0
 801491e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014922:	f1b9 0901 	subs.w	r9, r9, #1
 8014926:	d505      	bpl.n	8014934 <_fwalk_reent+0x24>
 8014928:	6824      	ldr	r4, [r4, #0]
 801492a:	2c00      	cmp	r4, #0
 801492c:	d1f7      	bne.n	801491e <_fwalk_reent+0xe>
 801492e:	4638      	mov	r0, r7
 8014930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014934:	89ab      	ldrh	r3, [r5, #12]
 8014936:	2b01      	cmp	r3, #1
 8014938:	d907      	bls.n	801494a <_fwalk_reent+0x3a>
 801493a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801493e:	3301      	adds	r3, #1
 8014940:	d003      	beq.n	801494a <_fwalk_reent+0x3a>
 8014942:	4629      	mov	r1, r5
 8014944:	4630      	mov	r0, r6
 8014946:	47c0      	blx	r8
 8014948:	4307      	orrs	r7, r0
 801494a:	3568      	adds	r5, #104	; 0x68
 801494c:	e7e9      	b.n	8014922 <_fwalk_reent+0x12>

0801494e <__retarget_lock_init_recursive>:
 801494e:	4770      	bx	lr

08014950 <__retarget_lock_acquire_recursive>:
 8014950:	4770      	bx	lr

08014952 <__retarget_lock_release_recursive>:
 8014952:	4770      	bx	lr

08014954 <memmove>:
 8014954:	4288      	cmp	r0, r1
 8014956:	b510      	push	{r4, lr}
 8014958:	eb01 0402 	add.w	r4, r1, r2
 801495c:	d902      	bls.n	8014964 <memmove+0x10>
 801495e:	4284      	cmp	r4, r0
 8014960:	4623      	mov	r3, r4
 8014962:	d807      	bhi.n	8014974 <memmove+0x20>
 8014964:	1e43      	subs	r3, r0, #1
 8014966:	42a1      	cmp	r1, r4
 8014968:	d008      	beq.n	801497c <memmove+0x28>
 801496a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801496e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014972:	e7f8      	b.n	8014966 <memmove+0x12>
 8014974:	4402      	add	r2, r0
 8014976:	4601      	mov	r1, r0
 8014978:	428a      	cmp	r2, r1
 801497a:	d100      	bne.n	801497e <memmove+0x2a>
 801497c:	bd10      	pop	{r4, pc}
 801497e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014986:	e7f7      	b.n	8014978 <memmove+0x24>

08014988 <__malloc_lock>:
 8014988:	4801      	ldr	r0, [pc, #4]	; (8014990 <__malloc_lock+0x8>)
 801498a:	f7ff bfe1 	b.w	8014950 <__retarget_lock_acquire_recursive>
 801498e:	bf00      	nop
 8014990:	20000774 	.word	0x20000774

08014994 <__malloc_unlock>:
 8014994:	4801      	ldr	r0, [pc, #4]	; (801499c <__malloc_unlock+0x8>)
 8014996:	f7ff bfdc 	b.w	8014952 <__retarget_lock_release_recursive>
 801499a:	bf00      	nop
 801499c:	20000774 	.word	0x20000774

080149a0 <_realloc_r>:
 80149a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80149a4:	4680      	mov	r8, r0
 80149a6:	4614      	mov	r4, r2
 80149a8:	460e      	mov	r6, r1
 80149aa:	b921      	cbnz	r1, 80149b6 <_realloc_r+0x16>
 80149ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80149b0:	4611      	mov	r1, r2
 80149b2:	f7fe bfd3 	b.w	801395c <_malloc_r>
 80149b6:	b92a      	cbnz	r2, 80149c4 <_realloc_r+0x24>
 80149b8:	f7fe ff64 	bl	8013884 <_free_r>
 80149bc:	4625      	mov	r5, r4
 80149be:	4628      	mov	r0, r5
 80149c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80149c4:	f000 faa0 	bl	8014f08 <_malloc_usable_size_r>
 80149c8:	4284      	cmp	r4, r0
 80149ca:	4607      	mov	r7, r0
 80149cc:	d802      	bhi.n	80149d4 <_realloc_r+0x34>
 80149ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80149d2:	d812      	bhi.n	80149fa <_realloc_r+0x5a>
 80149d4:	4621      	mov	r1, r4
 80149d6:	4640      	mov	r0, r8
 80149d8:	f7fe ffc0 	bl	801395c <_malloc_r>
 80149dc:	4605      	mov	r5, r0
 80149de:	2800      	cmp	r0, #0
 80149e0:	d0ed      	beq.n	80149be <_realloc_r+0x1e>
 80149e2:	42bc      	cmp	r4, r7
 80149e4:	4622      	mov	r2, r4
 80149e6:	4631      	mov	r1, r6
 80149e8:	bf28      	it	cs
 80149ea:	463a      	movcs	r2, r7
 80149ec:	f7fb fa42 	bl	800fe74 <memcpy>
 80149f0:	4631      	mov	r1, r6
 80149f2:	4640      	mov	r0, r8
 80149f4:	f7fe ff46 	bl	8013884 <_free_r>
 80149f8:	e7e1      	b.n	80149be <_realloc_r+0x1e>
 80149fa:	4635      	mov	r5, r6
 80149fc:	e7df      	b.n	80149be <_realloc_r+0x1e>

080149fe <__sfputc_r>:
 80149fe:	6893      	ldr	r3, [r2, #8]
 8014a00:	3b01      	subs	r3, #1
 8014a02:	2b00      	cmp	r3, #0
 8014a04:	b410      	push	{r4}
 8014a06:	6093      	str	r3, [r2, #8]
 8014a08:	da08      	bge.n	8014a1c <__sfputc_r+0x1e>
 8014a0a:	6994      	ldr	r4, [r2, #24]
 8014a0c:	42a3      	cmp	r3, r4
 8014a0e:	db01      	blt.n	8014a14 <__sfputc_r+0x16>
 8014a10:	290a      	cmp	r1, #10
 8014a12:	d103      	bne.n	8014a1c <__sfputc_r+0x1e>
 8014a14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014a18:	f000 b94a 	b.w	8014cb0 <__swbuf_r>
 8014a1c:	6813      	ldr	r3, [r2, #0]
 8014a1e:	1c58      	adds	r0, r3, #1
 8014a20:	6010      	str	r0, [r2, #0]
 8014a22:	7019      	strb	r1, [r3, #0]
 8014a24:	4608      	mov	r0, r1
 8014a26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014a2a:	4770      	bx	lr

08014a2c <__sfputs_r>:
 8014a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a2e:	4606      	mov	r6, r0
 8014a30:	460f      	mov	r7, r1
 8014a32:	4614      	mov	r4, r2
 8014a34:	18d5      	adds	r5, r2, r3
 8014a36:	42ac      	cmp	r4, r5
 8014a38:	d101      	bne.n	8014a3e <__sfputs_r+0x12>
 8014a3a:	2000      	movs	r0, #0
 8014a3c:	e007      	b.n	8014a4e <__sfputs_r+0x22>
 8014a3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014a42:	463a      	mov	r2, r7
 8014a44:	4630      	mov	r0, r6
 8014a46:	f7ff ffda 	bl	80149fe <__sfputc_r>
 8014a4a:	1c43      	adds	r3, r0, #1
 8014a4c:	d1f3      	bne.n	8014a36 <__sfputs_r+0xa>
 8014a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014a50 <_vfiprintf_r>:
 8014a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a54:	460d      	mov	r5, r1
 8014a56:	b09d      	sub	sp, #116	; 0x74
 8014a58:	4614      	mov	r4, r2
 8014a5a:	4698      	mov	r8, r3
 8014a5c:	4606      	mov	r6, r0
 8014a5e:	b118      	cbz	r0, 8014a68 <_vfiprintf_r+0x18>
 8014a60:	6983      	ldr	r3, [r0, #24]
 8014a62:	b90b      	cbnz	r3, 8014a68 <_vfiprintf_r+0x18>
 8014a64:	f7ff fec4 	bl	80147f0 <__sinit>
 8014a68:	4b89      	ldr	r3, [pc, #548]	; (8014c90 <_vfiprintf_r+0x240>)
 8014a6a:	429d      	cmp	r5, r3
 8014a6c:	d11b      	bne.n	8014aa6 <_vfiprintf_r+0x56>
 8014a6e:	6875      	ldr	r5, [r6, #4]
 8014a70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014a72:	07d9      	lsls	r1, r3, #31
 8014a74:	d405      	bmi.n	8014a82 <_vfiprintf_r+0x32>
 8014a76:	89ab      	ldrh	r3, [r5, #12]
 8014a78:	059a      	lsls	r2, r3, #22
 8014a7a:	d402      	bmi.n	8014a82 <_vfiprintf_r+0x32>
 8014a7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014a7e:	f7ff ff67 	bl	8014950 <__retarget_lock_acquire_recursive>
 8014a82:	89ab      	ldrh	r3, [r5, #12]
 8014a84:	071b      	lsls	r3, r3, #28
 8014a86:	d501      	bpl.n	8014a8c <_vfiprintf_r+0x3c>
 8014a88:	692b      	ldr	r3, [r5, #16]
 8014a8a:	b9eb      	cbnz	r3, 8014ac8 <_vfiprintf_r+0x78>
 8014a8c:	4629      	mov	r1, r5
 8014a8e:	4630      	mov	r0, r6
 8014a90:	f000 f960 	bl	8014d54 <__swsetup_r>
 8014a94:	b1c0      	cbz	r0, 8014ac8 <_vfiprintf_r+0x78>
 8014a96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014a98:	07dc      	lsls	r4, r3, #31
 8014a9a:	d50e      	bpl.n	8014aba <_vfiprintf_r+0x6a>
 8014a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8014aa0:	b01d      	add	sp, #116	; 0x74
 8014aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014aa6:	4b7b      	ldr	r3, [pc, #492]	; (8014c94 <_vfiprintf_r+0x244>)
 8014aa8:	429d      	cmp	r5, r3
 8014aaa:	d101      	bne.n	8014ab0 <_vfiprintf_r+0x60>
 8014aac:	68b5      	ldr	r5, [r6, #8]
 8014aae:	e7df      	b.n	8014a70 <_vfiprintf_r+0x20>
 8014ab0:	4b79      	ldr	r3, [pc, #484]	; (8014c98 <_vfiprintf_r+0x248>)
 8014ab2:	429d      	cmp	r5, r3
 8014ab4:	bf08      	it	eq
 8014ab6:	68f5      	ldreq	r5, [r6, #12]
 8014ab8:	e7da      	b.n	8014a70 <_vfiprintf_r+0x20>
 8014aba:	89ab      	ldrh	r3, [r5, #12]
 8014abc:	0598      	lsls	r0, r3, #22
 8014abe:	d4ed      	bmi.n	8014a9c <_vfiprintf_r+0x4c>
 8014ac0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014ac2:	f7ff ff46 	bl	8014952 <__retarget_lock_release_recursive>
 8014ac6:	e7e9      	b.n	8014a9c <_vfiprintf_r+0x4c>
 8014ac8:	2300      	movs	r3, #0
 8014aca:	9309      	str	r3, [sp, #36]	; 0x24
 8014acc:	2320      	movs	r3, #32
 8014ace:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014ad2:	f8cd 800c 	str.w	r8, [sp, #12]
 8014ad6:	2330      	movs	r3, #48	; 0x30
 8014ad8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8014c9c <_vfiprintf_r+0x24c>
 8014adc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014ae0:	f04f 0901 	mov.w	r9, #1
 8014ae4:	4623      	mov	r3, r4
 8014ae6:	469a      	mov	sl, r3
 8014ae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014aec:	b10a      	cbz	r2, 8014af2 <_vfiprintf_r+0xa2>
 8014aee:	2a25      	cmp	r2, #37	; 0x25
 8014af0:	d1f9      	bne.n	8014ae6 <_vfiprintf_r+0x96>
 8014af2:	ebba 0b04 	subs.w	fp, sl, r4
 8014af6:	d00b      	beq.n	8014b10 <_vfiprintf_r+0xc0>
 8014af8:	465b      	mov	r3, fp
 8014afa:	4622      	mov	r2, r4
 8014afc:	4629      	mov	r1, r5
 8014afe:	4630      	mov	r0, r6
 8014b00:	f7ff ff94 	bl	8014a2c <__sfputs_r>
 8014b04:	3001      	adds	r0, #1
 8014b06:	f000 80aa 	beq.w	8014c5e <_vfiprintf_r+0x20e>
 8014b0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014b0c:	445a      	add	r2, fp
 8014b0e:	9209      	str	r2, [sp, #36]	; 0x24
 8014b10:	f89a 3000 	ldrb.w	r3, [sl]
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	f000 80a2 	beq.w	8014c5e <_vfiprintf_r+0x20e>
 8014b1a:	2300      	movs	r3, #0
 8014b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8014b20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014b24:	f10a 0a01 	add.w	sl, sl, #1
 8014b28:	9304      	str	r3, [sp, #16]
 8014b2a:	9307      	str	r3, [sp, #28]
 8014b2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014b30:	931a      	str	r3, [sp, #104]	; 0x68
 8014b32:	4654      	mov	r4, sl
 8014b34:	2205      	movs	r2, #5
 8014b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b3a:	4858      	ldr	r0, [pc, #352]	; (8014c9c <_vfiprintf_r+0x24c>)
 8014b3c:	f7eb fb70 	bl	8000220 <memchr>
 8014b40:	9a04      	ldr	r2, [sp, #16]
 8014b42:	b9d8      	cbnz	r0, 8014b7c <_vfiprintf_r+0x12c>
 8014b44:	06d1      	lsls	r1, r2, #27
 8014b46:	bf44      	itt	mi
 8014b48:	2320      	movmi	r3, #32
 8014b4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014b4e:	0713      	lsls	r3, r2, #28
 8014b50:	bf44      	itt	mi
 8014b52:	232b      	movmi	r3, #43	; 0x2b
 8014b54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014b58:	f89a 3000 	ldrb.w	r3, [sl]
 8014b5c:	2b2a      	cmp	r3, #42	; 0x2a
 8014b5e:	d015      	beq.n	8014b8c <_vfiprintf_r+0x13c>
 8014b60:	9a07      	ldr	r2, [sp, #28]
 8014b62:	4654      	mov	r4, sl
 8014b64:	2000      	movs	r0, #0
 8014b66:	f04f 0c0a 	mov.w	ip, #10
 8014b6a:	4621      	mov	r1, r4
 8014b6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014b70:	3b30      	subs	r3, #48	; 0x30
 8014b72:	2b09      	cmp	r3, #9
 8014b74:	d94e      	bls.n	8014c14 <_vfiprintf_r+0x1c4>
 8014b76:	b1b0      	cbz	r0, 8014ba6 <_vfiprintf_r+0x156>
 8014b78:	9207      	str	r2, [sp, #28]
 8014b7a:	e014      	b.n	8014ba6 <_vfiprintf_r+0x156>
 8014b7c:	eba0 0308 	sub.w	r3, r0, r8
 8014b80:	fa09 f303 	lsl.w	r3, r9, r3
 8014b84:	4313      	orrs	r3, r2
 8014b86:	9304      	str	r3, [sp, #16]
 8014b88:	46a2      	mov	sl, r4
 8014b8a:	e7d2      	b.n	8014b32 <_vfiprintf_r+0xe2>
 8014b8c:	9b03      	ldr	r3, [sp, #12]
 8014b8e:	1d19      	adds	r1, r3, #4
 8014b90:	681b      	ldr	r3, [r3, #0]
 8014b92:	9103      	str	r1, [sp, #12]
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	bfbb      	ittet	lt
 8014b98:	425b      	neglt	r3, r3
 8014b9a:	f042 0202 	orrlt.w	r2, r2, #2
 8014b9e:	9307      	strge	r3, [sp, #28]
 8014ba0:	9307      	strlt	r3, [sp, #28]
 8014ba2:	bfb8      	it	lt
 8014ba4:	9204      	strlt	r2, [sp, #16]
 8014ba6:	7823      	ldrb	r3, [r4, #0]
 8014ba8:	2b2e      	cmp	r3, #46	; 0x2e
 8014baa:	d10c      	bne.n	8014bc6 <_vfiprintf_r+0x176>
 8014bac:	7863      	ldrb	r3, [r4, #1]
 8014bae:	2b2a      	cmp	r3, #42	; 0x2a
 8014bb0:	d135      	bne.n	8014c1e <_vfiprintf_r+0x1ce>
 8014bb2:	9b03      	ldr	r3, [sp, #12]
 8014bb4:	1d1a      	adds	r2, r3, #4
 8014bb6:	681b      	ldr	r3, [r3, #0]
 8014bb8:	9203      	str	r2, [sp, #12]
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	bfb8      	it	lt
 8014bbe:	f04f 33ff 	movlt.w	r3, #4294967295
 8014bc2:	3402      	adds	r4, #2
 8014bc4:	9305      	str	r3, [sp, #20]
 8014bc6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8014cac <_vfiprintf_r+0x25c>
 8014bca:	7821      	ldrb	r1, [r4, #0]
 8014bcc:	2203      	movs	r2, #3
 8014bce:	4650      	mov	r0, sl
 8014bd0:	f7eb fb26 	bl	8000220 <memchr>
 8014bd4:	b140      	cbz	r0, 8014be8 <_vfiprintf_r+0x198>
 8014bd6:	2340      	movs	r3, #64	; 0x40
 8014bd8:	eba0 000a 	sub.w	r0, r0, sl
 8014bdc:	fa03 f000 	lsl.w	r0, r3, r0
 8014be0:	9b04      	ldr	r3, [sp, #16]
 8014be2:	4303      	orrs	r3, r0
 8014be4:	3401      	adds	r4, #1
 8014be6:	9304      	str	r3, [sp, #16]
 8014be8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014bec:	482c      	ldr	r0, [pc, #176]	; (8014ca0 <_vfiprintf_r+0x250>)
 8014bee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014bf2:	2206      	movs	r2, #6
 8014bf4:	f7eb fb14 	bl	8000220 <memchr>
 8014bf8:	2800      	cmp	r0, #0
 8014bfa:	d03f      	beq.n	8014c7c <_vfiprintf_r+0x22c>
 8014bfc:	4b29      	ldr	r3, [pc, #164]	; (8014ca4 <_vfiprintf_r+0x254>)
 8014bfe:	bb1b      	cbnz	r3, 8014c48 <_vfiprintf_r+0x1f8>
 8014c00:	9b03      	ldr	r3, [sp, #12]
 8014c02:	3307      	adds	r3, #7
 8014c04:	f023 0307 	bic.w	r3, r3, #7
 8014c08:	3308      	adds	r3, #8
 8014c0a:	9303      	str	r3, [sp, #12]
 8014c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c0e:	443b      	add	r3, r7
 8014c10:	9309      	str	r3, [sp, #36]	; 0x24
 8014c12:	e767      	b.n	8014ae4 <_vfiprintf_r+0x94>
 8014c14:	fb0c 3202 	mla	r2, ip, r2, r3
 8014c18:	460c      	mov	r4, r1
 8014c1a:	2001      	movs	r0, #1
 8014c1c:	e7a5      	b.n	8014b6a <_vfiprintf_r+0x11a>
 8014c1e:	2300      	movs	r3, #0
 8014c20:	3401      	adds	r4, #1
 8014c22:	9305      	str	r3, [sp, #20]
 8014c24:	4619      	mov	r1, r3
 8014c26:	f04f 0c0a 	mov.w	ip, #10
 8014c2a:	4620      	mov	r0, r4
 8014c2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c30:	3a30      	subs	r2, #48	; 0x30
 8014c32:	2a09      	cmp	r2, #9
 8014c34:	d903      	bls.n	8014c3e <_vfiprintf_r+0x1ee>
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d0c5      	beq.n	8014bc6 <_vfiprintf_r+0x176>
 8014c3a:	9105      	str	r1, [sp, #20]
 8014c3c:	e7c3      	b.n	8014bc6 <_vfiprintf_r+0x176>
 8014c3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8014c42:	4604      	mov	r4, r0
 8014c44:	2301      	movs	r3, #1
 8014c46:	e7f0      	b.n	8014c2a <_vfiprintf_r+0x1da>
 8014c48:	ab03      	add	r3, sp, #12
 8014c4a:	9300      	str	r3, [sp, #0]
 8014c4c:	462a      	mov	r2, r5
 8014c4e:	4b16      	ldr	r3, [pc, #88]	; (8014ca8 <_vfiprintf_r+0x258>)
 8014c50:	a904      	add	r1, sp, #16
 8014c52:	4630      	mov	r0, r6
 8014c54:	f7fb f9c4 	bl	800ffe0 <_printf_float>
 8014c58:	4607      	mov	r7, r0
 8014c5a:	1c78      	adds	r0, r7, #1
 8014c5c:	d1d6      	bne.n	8014c0c <_vfiprintf_r+0x1bc>
 8014c5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014c60:	07d9      	lsls	r1, r3, #31
 8014c62:	d405      	bmi.n	8014c70 <_vfiprintf_r+0x220>
 8014c64:	89ab      	ldrh	r3, [r5, #12]
 8014c66:	059a      	lsls	r2, r3, #22
 8014c68:	d402      	bmi.n	8014c70 <_vfiprintf_r+0x220>
 8014c6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014c6c:	f7ff fe71 	bl	8014952 <__retarget_lock_release_recursive>
 8014c70:	89ab      	ldrh	r3, [r5, #12]
 8014c72:	065b      	lsls	r3, r3, #25
 8014c74:	f53f af12 	bmi.w	8014a9c <_vfiprintf_r+0x4c>
 8014c78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014c7a:	e711      	b.n	8014aa0 <_vfiprintf_r+0x50>
 8014c7c:	ab03      	add	r3, sp, #12
 8014c7e:	9300      	str	r3, [sp, #0]
 8014c80:	462a      	mov	r2, r5
 8014c82:	4b09      	ldr	r3, [pc, #36]	; (8014ca8 <_vfiprintf_r+0x258>)
 8014c84:	a904      	add	r1, sp, #16
 8014c86:	4630      	mov	r0, r6
 8014c88:	f7fb fc4e 	bl	8010528 <_printf_i>
 8014c8c:	e7e4      	b.n	8014c58 <_vfiprintf_r+0x208>
 8014c8e:	bf00      	nop
 8014c90:	080159a4 	.word	0x080159a4
 8014c94:	080159c4 	.word	0x080159c4
 8014c98:	08015984 	.word	0x08015984
 8014c9c:	0801591c 	.word	0x0801591c
 8014ca0:	08015926 	.word	0x08015926
 8014ca4:	0800ffe1 	.word	0x0800ffe1
 8014ca8:	08014a2d 	.word	0x08014a2d
 8014cac:	08015922 	.word	0x08015922

08014cb0 <__swbuf_r>:
 8014cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cb2:	460e      	mov	r6, r1
 8014cb4:	4614      	mov	r4, r2
 8014cb6:	4605      	mov	r5, r0
 8014cb8:	b118      	cbz	r0, 8014cc2 <__swbuf_r+0x12>
 8014cba:	6983      	ldr	r3, [r0, #24]
 8014cbc:	b90b      	cbnz	r3, 8014cc2 <__swbuf_r+0x12>
 8014cbe:	f7ff fd97 	bl	80147f0 <__sinit>
 8014cc2:	4b21      	ldr	r3, [pc, #132]	; (8014d48 <__swbuf_r+0x98>)
 8014cc4:	429c      	cmp	r4, r3
 8014cc6:	d12b      	bne.n	8014d20 <__swbuf_r+0x70>
 8014cc8:	686c      	ldr	r4, [r5, #4]
 8014cca:	69a3      	ldr	r3, [r4, #24]
 8014ccc:	60a3      	str	r3, [r4, #8]
 8014cce:	89a3      	ldrh	r3, [r4, #12]
 8014cd0:	071a      	lsls	r2, r3, #28
 8014cd2:	d52f      	bpl.n	8014d34 <__swbuf_r+0x84>
 8014cd4:	6923      	ldr	r3, [r4, #16]
 8014cd6:	b36b      	cbz	r3, 8014d34 <__swbuf_r+0x84>
 8014cd8:	6923      	ldr	r3, [r4, #16]
 8014cda:	6820      	ldr	r0, [r4, #0]
 8014cdc:	1ac0      	subs	r0, r0, r3
 8014cde:	6963      	ldr	r3, [r4, #20]
 8014ce0:	b2f6      	uxtb	r6, r6
 8014ce2:	4283      	cmp	r3, r0
 8014ce4:	4637      	mov	r7, r6
 8014ce6:	dc04      	bgt.n	8014cf2 <__swbuf_r+0x42>
 8014ce8:	4621      	mov	r1, r4
 8014cea:	4628      	mov	r0, r5
 8014cec:	f7ff fcec 	bl	80146c8 <_fflush_r>
 8014cf0:	bb30      	cbnz	r0, 8014d40 <__swbuf_r+0x90>
 8014cf2:	68a3      	ldr	r3, [r4, #8]
 8014cf4:	3b01      	subs	r3, #1
 8014cf6:	60a3      	str	r3, [r4, #8]
 8014cf8:	6823      	ldr	r3, [r4, #0]
 8014cfa:	1c5a      	adds	r2, r3, #1
 8014cfc:	6022      	str	r2, [r4, #0]
 8014cfe:	701e      	strb	r6, [r3, #0]
 8014d00:	6963      	ldr	r3, [r4, #20]
 8014d02:	3001      	adds	r0, #1
 8014d04:	4283      	cmp	r3, r0
 8014d06:	d004      	beq.n	8014d12 <__swbuf_r+0x62>
 8014d08:	89a3      	ldrh	r3, [r4, #12]
 8014d0a:	07db      	lsls	r3, r3, #31
 8014d0c:	d506      	bpl.n	8014d1c <__swbuf_r+0x6c>
 8014d0e:	2e0a      	cmp	r6, #10
 8014d10:	d104      	bne.n	8014d1c <__swbuf_r+0x6c>
 8014d12:	4621      	mov	r1, r4
 8014d14:	4628      	mov	r0, r5
 8014d16:	f7ff fcd7 	bl	80146c8 <_fflush_r>
 8014d1a:	b988      	cbnz	r0, 8014d40 <__swbuf_r+0x90>
 8014d1c:	4638      	mov	r0, r7
 8014d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014d20:	4b0a      	ldr	r3, [pc, #40]	; (8014d4c <__swbuf_r+0x9c>)
 8014d22:	429c      	cmp	r4, r3
 8014d24:	d101      	bne.n	8014d2a <__swbuf_r+0x7a>
 8014d26:	68ac      	ldr	r4, [r5, #8]
 8014d28:	e7cf      	b.n	8014cca <__swbuf_r+0x1a>
 8014d2a:	4b09      	ldr	r3, [pc, #36]	; (8014d50 <__swbuf_r+0xa0>)
 8014d2c:	429c      	cmp	r4, r3
 8014d2e:	bf08      	it	eq
 8014d30:	68ec      	ldreq	r4, [r5, #12]
 8014d32:	e7ca      	b.n	8014cca <__swbuf_r+0x1a>
 8014d34:	4621      	mov	r1, r4
 8014d36:	4628      	mov	r0, r5
 8014d38:	f000 f80c 	bl	8014d54 <__swsetup_r>
 8014d3c:	2800      	cmp	r0, #0
 8014d3e:	d0cb      	beq.n	8014cd8 <__swbuf_r+0x28>
 8014d40:	f04f 37ff 	mov.w	r7, #4294967295
 8014d44:	e7ea      	b.n	8014d1c <__swbuf_r+0x6c>
 8014d46:	bf00      	nop
 8014d48:	080159a4 	.word	0x080159a4
 8014d4c:	080159c4 	.word	0x080159c4
 8014d50:	08015984 	.word	0x08015984

08014d54 <__swsetup_r>:
 8014d54:	4b32      	ldr	r3, [pc, #200]	; (8014e20 <__swsetup_r+0xcc>)
 8014d56:	b570      	push	{r4, r5, r6, lr}
 8014d58:	681d      	ldr	r5, [r3, #0]
 8014d5a:	4606      	mov	r6, r0
 8014d5c:	460c      	mov	r4, r1
 8014d5e:	b125      	cbz	r5, 8014d6a <__swsetup_r+0x16>
 8014d60:	69ab      	ldr	r3, [r5, #24]
 8014d62:	b913      	cbnz	r3, 8014d6a <__swsetup_r+0x16>
 8014d64:	4628      	mov	r0, r5
 8014d66:	f7ff fd43 	bl	80147f0 <__sinit>
 8014d6a:	4b2e      	ldr	r3, [pc, #184]	; (8014e24 <__swsetup_r+0xd0>)
 8014d6c:	429c      	cmp	r4, r3
 8014d6e:	d10f      	bne.n	8014d90 <__swsetup_r+0x3c>
 8014d70:	686c      	ldr	r4, [r5, #4]
 8014d72:	89a3      	ldrh	r3, [r4, #12]
 8014d74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014d78:	0719      	lsls	r1, r3, #28
 8014d7a:	d42c      	bmi.n	8014dd6 <__swsetup_r+0x82>
 8014d7c:	06dd      	lsls	r5, r3, #27
 8014d7e:	d411      	bmi.n	8014da4 <__swsetup_r+0x50>
 8014d80:	2309      	movs	r3, #9
 8014d82:	6033      	str	r3, [r6, #0]
 8014d84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014d88:	81a3      	strh	r3, [r4, #12]
 8014d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8014d8e:	e03e      	b.n	8014e0e <__swsetup_r+0xba>
 8014d90:	4b25      	ldr	r3, [pc, #148]	; (8014e28 <__swsetup_r+0xd4>)
 8014d92:	429c      	cmp	r4, r3
 8014d94:	d101      	bne.n	8014d9a <__swsetup_r+0x46>
 8014d96:	68ac      	ldr	r4, [r5, #8]
 8014d98:	e7eb      	b.n	8014d72 <__swsetup_r+0x1e>
 8014d9a:	4b24      	ldr	r3, [pc, #144]	; (8014e2c <__swsetup_r+0xd8>)
 8014d9c:	429c      	cmp	r4, r3
 8014d9e:	bf08      	it	eq
 8014da0:	68ec      	ldreq	r4, [r5, #12]
 8014da2:	e7e6      	b.n	8014d72 <__swsetup_r+0x1e>
 8014da4:	0758      	lsls	r0, r3, #29
 8014da6:	d512      	bpl.n	8014dce <__swsetup_r+0x7a>
 8014da8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014daa:	b141      	cbz	r1, 8014dbe <__swsetup_r+0x6a>
 8014dac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014db0:	4299      	cmp	r1, r3
 8014db2:	d002      	beq.n	8014dba <__swsetup_r+0x66>
 8014db4:	4630      	mov	r0, r6
 8014db6:	f7fe fd65 	bl	8013884 <_free_r>
 8014dba:	2300      	movs	r3, #0
 8014dbc:	6363      	str	r3, [r4, #52]	; 0x34
 8014dbe:	89a3      	ldrh	r3, [r4, #12]
 8014dc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014dc4:	81a3      	strh	r3, [r4, #12]
 8014dc6:	2300      	movs	r3, #0
 8014dc8:	6063      	str	r3, [r4, #4]
 8014dca:	6923      	ldr	r3, [r4, #16]
 8014dcc:	6023      	str	r3, [r4, #0]
 8014dce:	89a3      	ldrh	r3, [r4, #12]
 8014dd0:	f043 0308 	orr.w	r3, r3, #8
 8014dd4:	81a3      	strh	r3, [r4, #12]
 8014dd6:	6923      	ldr	r3, [r4, #16]
 8014dd8:	b94b      	cbnz	r3, 8014dee <__swsetup_r+0x9a>
 8014dda:	89a3      	ldrh	r3, [r4, #12]
 8014ddc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014de0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014de4:	d003      	beq.n	8014dee <__swsetup_r+0x9a>
 8014de6:	4621      	mov	r1, r4
 8014de8:	4630      	mov	r0, r6
 8014dea:	f000 f84d 	bl	8014e88 <__smakebuf_r>
 8014dee:	89a0      	ldrh	r0, [r4, #12]
 8014df0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014df4:	f010 0301 	ands.w	r3, r0, #1
 8014df8:	d00a      	beq.n	8014e10 <__swsetup_r+0xbc>
 8014dfa:	2300      	movs	r3, #0
 8014dfc:	60a3      	str	r3, [r4, #8]
 8014dfe:	6963      	ldr	r3, [r4, #20]
 8014e00:	425b      	negs	r3, r3
 8014e02:	61a3      	str	r3, [r4, #24]
 8014e04:	6923      	ldr	r3, [r4, #16]
 8014e06:	b943      	cbnz	r3, 8014e1a <__swsetup_r+0xc6>
 8014e08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014e0c:	d1ba      	bne.n	8014d84 <__swsetup_r+0x30>
 8014e0e:	bd70      	pop	{r4, r5, r6, pc}
 8014e10:	0781      	lsls	r1, r0, #30
 8014e12:	bf58      	it	pl
 8014e14:	6963      	ldrpl	r3, [r4, #20]
 8014e16:	60a3      	str	r3, [r4, #8]
 8014e18:	e7f4      	b.n	8014e04 <__swsetup_r+0xb0>
 8014e1a:	2000      	movs	r0, #0
 8014e1c:	e7f7      	b.n	8014e0e <__swsetup_r+0xba>
 8014e1e:	bf00      	nop
 8014e20:	200002c8 	.word	0x200002c8
 8014e24:	080159a4 	.word	0x080159a4
 8014e28:	080159c4 	.word	0x080159c4
 8014e2c:	08015984 	.word	0x08015984

08014e30 <abort>:
 8014e30:	b508      	push	{r3, lr}
 8014e32:	2006      	movs	r0, #6
 8014e34:	f000 f898 	bl	8014f68 <raise>
 8014e38:	2001      	movs	r0, #1
 8014e3a:	f7ed feb7 	bl	8002bac <_exit>

08014e3e <__swhatbuf_r>:
 8014e3e:	b570      	push	{r4, r5, r6, lr}
 8014e40:	460e      	mov	r6, r1
 8014e42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e46:	2900      	cmp	r1, #0
 8014e48:	b096      	sub	sp, #88	; 0x58
 8014e4a:	4614      	mov	r4, r2
 8014e4c:	461d      	mov	r5, r3
 8014e4e:	da08      	bge.n	8014e62 <__swhatbuf_r+0x24>
 8014e50:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8014e54:	2200      	movs	r2, #0
 8014e56:	602a      	str	r2, [r5, #0]
 8014e58:	061a      	lsls	r2, r3, #24
 8014e5a:	d410      	bmi.n	8014e7e <__swhatbuf_r+0x40>
 8014e5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014e60:	e00e      	b.n	8014e80 <__swhatbuf_r+0x42>
 8014e62:	466a      	mov	r2, sp
 8014e64:	f000 f89c 	bl	8014fa0 <_fstat_r>
 8014e68:	2800      	cmp	r0, #0
 8014e6a:	dbf1      	blt.n	8014e50 <__swhatbuf_r+0x12>
 8014e6c:	9a01      	ldr	r2, [sp, #4]
 8014e6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014e72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014e76:	425a      	negs	r2, r3
 8014e78:	415a      	adcs	r2, r3
 8014e7a:	602a      	str	r2, [r5, #0]
 8014e7c:	e7ee      	b.n	8014e5c <__swhatbuf_r+0x1e>
 8014e7e:	2340      	movs	r3, #64	; 0x40
 8014e80:	2000      	movs	r0, #0
 8014e82:	6023      	str	r3, [r4, #0]
 8014e84:	b016      	add	sp, #88	; 0x58
 8014e86:	bd70      	pop	{r4, r5, r6, pc}

08014e88 <__smakebuf_r>:
 8014e88:	898b      	ldrh	r3, [r1, #12]
 8014e8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014e8c:	079d      	lsls	r5, r3, #30
 8014e8e:	4606      	mov	r6, r0
 8014e90:	460c      	mov	r4, r1
 8014e92:	d507      	bpl.n	8014ea4 <__smakebuf_r+0x1c>
 8014e94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014e98:	6023      	str	r3, [r4, #0]
 8014e9a:	6123      	str	r3, [r4, #16]
 8014e9c:	2301      	movs	r3, #1
 8014e9e:	6163      	str	r3, [r4, #20]
 8014ea0:	b002      	add	sp, #8
 8014ea2:	bd70      	pop	{r4, r5, r6, pc}
 8014ea4:	ab01      	add	r3, sp, #4
 8014ea6:	466a      	mov	r2, sp
 8014ea8:	f7ff ffc9 	bl	8014e3e <__swhatbuf_r>
 8014eac:	9900      	ldr	r1, [sp, #0]
 8014eae:	4605      	mov	r5, r0
 8014eb0:	4630      	mov	r0, r6
 8014eb2:	f7fe fd53 	bl	801395c <_malloc_r>
 8014eb6:	b948      	cbnz	r0, 8014ecc <__smakebuf_r+0x44>
 8014eb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ebc:	059a      	lsls	r2, r3, #22
 8014ebe:	d4ef      	bmi.n	8014ea0 <__smakebuf_r+0x18>
 8014ec0:	f023 0303 	bic.w	r3, r3, #3
 8014ec4:	f043 0302 	orr.w	r3, r3, #2
 8014ec8:	81a3      	strh	r3, [r4, #12]
 8014eca:	e7e3      	b.n	8014e94 <__smakebuf_r+0xc>
 8014ecc:	4b0d      	ldr	r3, [pc, #52]	; (8014f04 <__smakebuf_r+0x7c>)
 8014ece:	62b3      	str	r3, [r6, #40]	; 0x28
 8014ed0:	89a3      	ldrh	r3, [r4, #12]
 8014ed2:	6020      	str	r0, [r4, #0]
 8014ed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014ed8:	81a3      	strh	r3, [r4, #12]
 8014eda:	9b00      	ldr	r3, [sp, #0]
 8014edc:	6163      	str	r3, [r4, #20]
 8014ede:	9b01      	ldr	r3, [sp, #4]
 8014ee0:	6120      	str	r0, [r4, #16]
 8014ee2:	b15b      	cbz	r3, 8014efc <__smakebuf_r+0x74>
 8014ee4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014ee8:	4630      	mov	r0, r6
 8014eea:	f000 f86b 	bl	8014fc4 <_isatty_r>
 8014eee:	b128      	cbz	r0, 8014efc <__smakebuf_r+0x74>
 8014ef0:	89a3      	ldrh	r3, [r4, #12]
 8014ef2:	f023 0303 	bic.w	r3, r3, #3
 8014ef6:	f043 0301 	orr.w	r3, r3, #1
 8014efa:	81a3      	strh	r3, [r4, #12]
 8014efc:	89a0      	ldrh	r0, [r4, #12]
 8014efe:	4305      	orrs	r5, r0
 8014f00:	81a5      	strh	r5, [r4, #12]
 8014f02:	e7cd      	b.n	8014ea0 <__smakebuf_r+0x18>
 8014f04:	08014789 	.word	0x08014789

08014f08 <_malloc_usable_size_r>:
 8014f08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f0c:	1f18      	subs	r0, r3, #4
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	bfbc      	itt	lt
 8014f12:	580b      	ldrlt	r3, [r1, r0]
 8014f14:	18c0      	addlt	r0, r0, r3
 8014f16:	4770      	bx	lr

08014f18 <_raise_r>:
 8014f18:	291f      	cmp	r1, #31
 8014f1a:	b538      	push	{r3, r4, r5, lr}
 8014f1c:	4604      	mov	r4, r0
 8014f1e:	460d      	mov	r5, r1
 8014f20:	d904      	bls.n	8014f2c <_raise_r+0x14>
 8014f22:	2316      	movs	r3, #22
 8014f24:	6003      	str	r3, [r0, #0]
 8014f26:	f04f 30ff 	mov.w	r0, #4294967295
 8014f2a:	bd38      	pop	{r3, r4, r5, pc}
 8014f2c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014f2e:	b112      	cbz	r2, 8014f36 <_raise_r+0x1e>
 8014f30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014f34:	b94b      	cbnz	r3, 8014f4a <_raise_r+0x32>
 8014f36:	4620      	mov	r0, r4
 8014f38:	f000 f830 	bl	8014f9c <_getpid_r>
 8014f3c:	462a      	mov	r2, r5
 8014f3e:	4601      	mov	r1, r0
 8014f40:	4620      	mov	r0, r4
 8014f42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014f46:	f000 b817 	b.w	8014f78 <_kill_r>
 8014f4a:	2b01      	cmp	r3, #1
 8014f4c:	d00a      	beq.n	8014f64 <_raise_r+0x4c>
 8014f4e:	1c59      	adds	r1, r3, #1
 8014f50:	d103      	bne.n	8014f5a <_raise_r+0x42>
 8014f52:	2316      	movs	r3, #22
 8014f54:	6003      	str	r3, [r0, #0]
 8014f56:	2001      	movs	r0, #1
 8014f58:	e7e7      	b.n	8014f2a <_raise_r+0x12>
 8014f5a:	2400      	movs	r4, #0
 8014f5c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014f60:	4628      	mov	r0, r5
 8014f62:	4798      	blx	r3
 8014f64:	2000      	movs	r0, #0
 8014f66:	e7e0      	b.n	8014f2a <_raise_r+0x12>

08014f68 <raise>:
 8014f68:	4b02      	ldr	r3, [pc, #8]	; (8014f74 <raise+0xc>)
 8014f6a:	4601      	mov	r1, r0
 8014f6c:	6818      	ldr	r0, [r3, #0]
 8014f6e:	f7ff bfd3 	b.w	8014f18 <_raise_r>
 8014f72:	bf00      	nop
 8014f74:	200002c8 	.word	0x200002c8

08014f78 <_kill_r>:
 8014f78:	b538      	push	{r3, r4, r5, lr}
 8014f7a:	4d07      	ldr	r5, [pc, #28]	; (8014f98 <_kill_r+0x20>)
 8014f7c:	2300      	movs	r3, #0
 8014f7e:	4604      	mov	r4, r0
 8014f80:	4608      	mov	r0, r1
 8014f82:	4611      	mov	r1, r2
 8014f84:	602b      	str	r3, [r5, #0]
 8014f86:	f7ed fe01 	bl	8002b8c <_kill>
 8014f8a:	1c43      	adds	r3, r0, #1
 8014f8c:	d102      	bne.n	8014f94 <_kill_r+0x1c>
 8014f8e:	682b      	ldr	r3, [r5, #0]
 8014f90:	b103      	cbz	r3, 8014f94 <_kill_r+0x1c>
 8014f92:	6023      	str	r3, [r4, #0]
 8014f94:	bd38      	pop	{r3, r4, r5, pc}
 8014f96:	bf00      	nop
 8014f98:	20000770 	.word	0x20000770

08014f9c <_getpid_r>:
 8014f9c:	f7ed bdee 	b.w	8002b7c <_getpid>

08014fa0 <_fstat_r>:
 8014fa0:	b538      	push	{r3, r4, r5, lr}
 8014fa2:	4d07      	ldr	r5, [pc, #28]	; (8014fc0 <_fstat_r+0x20>)
 8014fa4:	2300      	movs	r3, #0
 8014fa6:	4604      	mov	r4, r0
 8014fa8:	4608      	mov	r0, r1
 8014faa:	4611      	mov	r1, r2
 8014fac:	602b      	str	r3, [r5, #0]
 8014fae:	f7ed fe4c 	bl	8002c4a <_fstat>
 8014fb2:	1c43      	adds	r3, r0, #1
 8014fb4:	d102      	bne.n	8014fbc <_fstat_r+0x1c>
 8014fb6:	682b      	ldr	r3, [r5, #0]
 8014fb8:	b103      	cbz	r3, 8014fbc <_fstat_r+0x1c>
 8014fba:	6023      	str	r3, [r4, #0]
 8014fbc:	bd38      	pop	{r3, r4, r5, pc}
 8014fbe:	bf00      	nop
 8014fc0:	20000770 	.word	0x20000770

08014fc4 <_isatty_r>:
 8014fc4:	b538      	push	{r3, r4, r5, lr}
 8014fc6:	4d06      	ldr	r5, [pc, #24]	; (8014fe0 <_isatty_r+0x1c>)
 8014fc8:	2300      	movs	r3, #0
 8014fca:	4604      	mov	r4, r0
 8014fcc:	4608      	mov	r0, r1
 8014fce:	602b      	str	r3, [r5, #0]
 8014fd0:	f7ed fe4b 	bl	8002c6a <_isatty>
 8014fd4:	1c43      	adds	r3, r0, #1
 8014fd6:	d102      	bne.n	8014fde <_isatty_r+0x1a>
 8014fd8:	682b      	ldr	r3, [r5, #0]
 8014fda:	b103      	cbz	r3, 8014fde <_isatty_r+0x1a>
 8014fdc:	6023      	str	r3, [r4, #0]
 8014fde:	bd38      	pop	{r3, r4, r5, pc}
 8014fe0:	20000770 	.word	0x20000770

08014fe4 <_init>:
 8014fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fe6:	bf00      	nop
 8014fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014fea:	bc08      	pop	{r3}
 8014fec:	469e      	mov	lr, r3
 8014fee:	4770      	bx	lr

08014ff0 <_fini>:
 8014ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ff2:	bf00      	nop
 8014ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014ff6:	bc08      	pop	{r3}
 8014ff8:	469e      	mov	lr, r3
 8014ffa:	4770      	bx	lr
