 selection tableBranch Target Buffer 256 entries, 4-way set associative(shared among all contexts)Cache HierarchyCache Line Size 64 bytesIcache 128KB, 2-way set associative, dualported,2 cycle latencyDcache 128KB, 2-way set associative, dualported(from CPU, r&w), single-ported(from the L2), 2 cycle latencyL2 cache 16MB, direct mapped, 23 cycle latency,fully pipelined (1 access per cycle)MSHR 32 entries for the L1 cache, 32 entriesfor the L2 cacheStore Buffer 32 entriesITLB & DTLB 128-entries,