0.6
2019.2
Nov  6 2019
21:57:16
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sim_1/new/tb_acc.v,1697160725,verilog,,,,tb_acc,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sim_1/new/tb_block_alu_acc.v,1697176612,verilog,,,,tb_block_alu_acc,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sim_1/new/tb_processor.v,1697440365,verilog,,,,tb_processor,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v,1697416673,verilog,,F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v,,and2_gate;bin_to_dec;comparator;comparator_s;decoder_2_4_b;decoder_2_4_d;decoder_2_4_en_b;decoder_2_4_en_b2;decoder_2_4_en_d;decoder_3_8;decoder_7seg;demux_1_4;encoder_4_2;fadd_sub_4bit_d;fadd_sub_4bit_s;fnd_test_top;full_4bit;full_4bit_s;full_adder;full_adder_structure;half_adder;half_adder_4bit;half_adder_N_bit;half_adder_behaviaral;half_adder_dataflow;mux_2_1_d;mux_2_1_s;mux_4_1_d;mux_8_1_d;mux_test_top,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v,1697423297,verilog,,F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v,,D_flip_flop_n;D_flip_flop_p;Gated_D_latch;Gated_SR_latch;SR_latch;down_counter_async;down_counter_sync;edge_detector_n;edge_detector_p;register_Nbit_p;register_Nbit_p_alltime;ring_count_fnd;shift_register;shift_register_PIPO;shift_register_PISO;shift_register_SIPO_h;shift_register_SIPO_s;shift_register_SISO_b_n;sram_8bit_1024;t_flip_flop_n;t_flip_flop_p;up_counter_async;up_counter_sync;up_counter_sync_BCD;up_down_counter_Nbit;up_down_counter_sync;up_down_counter_sync_BCD,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1697437931,verilog,,F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/acc.v,,dist_mem_gen_0,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/acc.v,1697168235,verilog,,F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/alu.v,,acc;half_acc,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/alu.v,1697177625,verilog,,F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v,,alu;block_alu_acc,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v,1697443029,verilog,,F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v,,control_block;control_signal;instr_decoder;ring_counter_clk12_n,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v,1700095680,verilog,,F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/program_address_counter.v,,processor,,,,,,,,
F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/program_address_counter.v,1697440830,verilog,,F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sim_1/new/tb_processor.v,,program_address_counter,,,,,,,,
