# 0 "arch/arm64/boot/dts/mediatek/mt6795-evb.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/mt6795-evb.dts"






/dts-v1/;
# 1 "arch/arm64/boot/dts/mediatek/mt6795.dtsi" 1
# 9 "arch/arm64/boot/dts/mediatek/mt6795.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "arch/arm64/boot/dts/mediatek/mt6795.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 11 "arch/arm64/boot/dts/mediatek/mt6795.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mediatek,mt6795-clk.h" 1
# 12 "arch/arm64/boot/dts/mediatek/mt6795.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gce/mediatek,mt6795-gce.h" 1
# 13 "arch/arm64/boot/dts/mediatek/mt6795.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/memory/mt6795-larb-port.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/memory/mt6795-larb-port.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/memory/mtk-memory-port.h" 1
# 11 "./scripts/dtc/include-prefixes/dt-bindings/memory/mt6795-larb-port.h" 2
# 14 "arch/arm64/boot/dts/mediatek/mt6795.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6795-pinfunc.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6795-pinfunc.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 11 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6795-pinfunc.h" 2
# 15 "arch/arm64/boot/dts/mediatek/mt6795.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/mt6795-power.h" 1
# 16 "arch/arm64/boot/dts/mediatek/mt6795.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/mediatek,mt6795-resets.h" 1
# 17 "arch/arm64/boot/dts/mediatek/mt6795.dtsi" 2

/ {
 compatible = "mediatek,mt6795";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ovl0 = &ovl0;
  ovl1 = &ovl1;
  rdma0 = &rdma0;
  rdma1 = &rdma1;
  rdma2 = &rdma2;
  wdma0 = &wdma0;
  wdma1 = &wdma1;
  color0 = &color0;
  color1 = &color1;
  split0 = &split0;
  split1 = &split1;
  dpi0 = &dpi0;
  dsi0 = &dsi0;
  dsi1 = &dsi1;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x000>;
   cci-control-port = <&cci_control2>;
   next-level-cache = <&l2_0>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x001>;
   cci-control-port = <&cci_control2>;
   i-cache-size = <32768>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <32768>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_0>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x002>;
   cci-control-port = <&cci_control2>;
   i-cache-size = <32768>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <32768>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_0>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x003>;
   cci-control-port = <&cci_control2>;
   i-cache-size = <32768>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <32768>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_0>;
  };

  cpu4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x100>;
   cci-control-port = <&cci_control1>;
   i-cache-size = <32768>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <32768>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_1>;
  };

  cpu5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x101>;
   cci-control-port = <&cci_control1>;
   i-cache-size = <32768>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <32768>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_1>;
  };

  cpu6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x102>;
   cci-control-port = <&cci_control1>;
   i-cache-size = <32768>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <32768>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_1>;
  };

  cpu7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x103>;
   cci-control-port = <&cci_control1>;
   i-cache-size = <32768>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <32768>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_1>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu4>;
    };

    core1 {
     cpu = <&cpu5>;
    };

    core2 {
     cpu = <&cpu6>;
    };

    core3 {
     cpu = <&cpu7>;
    };
   };
  };

  l2_0: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
   cache-size = <1048576>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-unified;
  };

  l2_1: l2-cache1 {
   compatible = "cache";
   cache-level = <2>;
   cache-size = <1048576>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-unified;
  };
 };

 clk26m: oscillator-26m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 clk32k: oscillator-32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32000>;
  clock-output-names = "clk32k";
 };

 system_clk: dummy13m {
  compatible = "fixed-clock";
  clock-frequency = <13000000>;
  #clock-cells = <0>;
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <0 8 8>,
        <0 9 8>,
        <0 10 8>,
        <0 11 8>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13
        ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14
        ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11
        ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10
        ((((1 << (8)) - 1) << 8) | 8)>;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  ranges;

  topckgen: syscon@10000000 {
   compatible = "mediatek,mt6795-topckgen", "syscon";
   reg = <0 0x10000000 0 0x1000>;
   #clock-cells = <1>;
  };

  infracfg: syscon@10001000 {
   compatible = "mediatek,mt6795-infracfg", "syscon";
   reg = <0 0x10001000 0 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  pericfg: syscon@10003000 {
   compatible = "mediatek,mt6795-pericfg", "syscon";
   reg = <0 0x10003000 0 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  scpsys: syscon@10006000 {
   compatible = "syscon", "simple-mfd";
   reg = <0 0x10006000 0 0x1000>;
   #power-domain-cells = <1>;


   spm: power-controller {
    compatible = "mediatek,mt6795-power-controller";
    #address-cells = <1>;
    #size-cells = <0>;
    #power-domain-cells = <1>;


    power-domain@1 {
     reg = <1>;
     clocks = <&topckgen 82>;
     clock-names = "mm";
     #power-domain-cells = <0>;
    };
    power-domain@2 {
     reg = <2>;
     clocks = <&topckgen 82>,
       <&topckgen 85>;
     clock-names = "mm", "venc";
     #power-domain-cells = <0>;
    };
    power-domain@3 {
     reg = <3>;
     clocks = <&topckgen 82>;
     clock-names = "mm";
     #power-domain-cells = <0>;
    };

    power-domain@0 {
     reg = <0>;
     clocks = <&topckgen 82>;
     clock-names = "mm";
     #power-domain-cells = <0>;
     mediatek,infracfg = <&infracfg>;
    };

    power-domain@4 {
     reg = <4>;
     clocks = <&topckgen 82>,
       <&topckgen 101>;
     clock-names = "mm", "mjc";
     #power-domain-cells = <0>;
    };

    power-domain@5 {
     reg = <5>;
     #power-domain-cells = <0>;
    };

    mfg_async: power-domain@6 {
     reg = <6>;
     clocks = <&clk26m>;
     clock-names = "mfg";
     #address-cells = <1>;
     #size-cells = <0>;
     #power-domain-cells = <1>;

     power-domain@7 {
      reg = <7>;
      #address-cells = <1>;
      #size-cells = <0>;
      #power-domain-cells = <1>;

      power-domain@8 {
       reg = <8>;
       #power-domain-cells = <0>;
       mediatek,infracfg = <&infracfg>;
      };
     };
    };
   };
  };

  pio: pinctrl@10005000 {
   compatible = "mediatek,mt6795-pinctrl";
   reg = <0 0x10005000 0 0x1000>, <0 0x1000b000 0 0x1000>;
   reg-names = "base", "eint";
   interrupts = <0 153 4>,
         <0 154 4>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pio 0 0 196>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  watchdog: watchdog@10007000 {
   compatible = "mediatek,mt6795-wdt";
   reg = <0 0x10007000 0 0x100>;
   interrupts = <0 128 8>;
   #reset-cells = <1>;
   timeout-sec = <20>;
  };

  timer: timer@10008000 {
   compatible = "mediatek,mt6795-timer",
         "mediatek,mt6577-timer";
   reg = <0 0x10008000 0 0x1000>;
   interrupts = <0 152 8>;
   clocks = <&system_clk>, <&clk32k>;
  };

  pwrap: pwrap@1000d000 {
   compatible = "mediatek,mt6795-pwrap";
   reg = <0 0x1000d000 0 0x1000>;
   reg-names = "pwrap";
   interrupts = <0 161 4>;
   resets = <&infracfg 1>;
   reset-names = "pwrap";
   clocks = <&topckgen 99>, <&clk26m>;
   clock-names = "spi", "wrap";
  };

  sysirq: intpol-controller@10200620 {
   compatible = "mediatek,mt6795-sysirq",
         "mediatek,mt6577-sysirq";
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   reg = <0 0x10200620 0 0x20>;
  };

  systimer: timer@10200670 {
   compatible = "mediatek,mt6795-systimer";
   reg = <0 0x10200670 0 0x10>;
   interrupts = <0 64 4>;
   clocks = <&system_clk>;
   clock-names = "clk13m";
  };

  iommu: iommu@10205000 {
   compatible = "mediatek,mt6795-m4u";
   reg = <0 0x10205000 0 0x1000>;
   clocks = <&infracfg 5>;
   clock-names = "bclk";
   interrupts = <0 146 8>;
   mediatek,larbs = <&larb0 &larb1 &larb2 &larb3>;
   power-domains = <&spm 0>;
   #iommu-cells = <1>;
  };

  apmixedsys: syscon@10209000 {
   compatible = "mediatek,mt6795-apmixedsys", "syscon";
   reg = <0 0x10209000 0 0x1000>;
   #clock-cells = <1>;
  };

  fhctl: clock-controller@10209f00 {
   compatible = "mediatek,mt6795-fhctl";
   reg = <0 0x10209f00 0 0x100>;
   status = "disabled";
  };

  gce: mailbox@10212000 {
   compatible = "mediatek,mt6795-gce", "mediatek,mt8173-gce";
   reg = <0 0x10212000 0 0x1000>;
   interrupts = <0 143 8>;
   clocks = <&infracfg 3>;
   clock-names = "gce";
   #mbox-cells = <2>;
  };

  mipi_tx0: dsi-phy@10215000 {
   compatible = "mediatek,mt8173-mipi-tx";
   reg = <0 0x10215000 0 0x1000>;
   clocks = <&clk26m>;
   clock-output-names = "mipi_tx0_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  mipi_tx1: dsi-phy@10216000 {
   compatible = "mediatek,mt8173-mipi-tx";
   reg = <0 0x10216000 0 0x1000>;
   clocks = <&clk26m>;
   clock-output-names = "mipi_tx1_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  gic: interrupt-controller@10221000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupt-controller;
   reg = <0 0x10221000 0 0x1000>,
         <0 0x10222000 0 0x2000>,
         <0 0x10224000 0 0x2000>,
         <0 0x10226000 0 0x2000>;
   interrupts = <1 9
    ((((1 << (4)) - 1) << 8) | 4)>;
  };

  cci: cci@10390000 {
   compatible = "arm,cci-400";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0 0x10390000 0 0x1000>;
   ranges = <0 0 0x10390000 0x10000>;

   cci_control0: slave-if@1000 {
    compatible = "arm,cci-400-ctrl-if";
    interface-type = "ace-lite";
    reg = <0x1000 0x1000>;
   };

   cci_control1: slave-if@4000 {
    compatible = "arm,cci-400-ctrl-if";
    interface-type = "ace";
    reg = <0x4000 0x1000>;
   };

   cci_control2: slave-if@5000 {
    compatible = "arm,cci-400-ctrl-if";
    interface-type = "ace";
    reg = <0x5000 0x1000>;
   };

   pmu@9000 {
    compatible = "arm,cci-400-pmu,r1";
    reg = <0x9000 0x5000>;
    interrupts = <0 58 4>,
          <0 59 4>,
          <0 60 4>,
          <0 61 4>,
          <0 62 4>;
   };
  };

  uart0: serial@11002000 {
   compatible = "mediatek,mt6795-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11002000 0 0x400>;
   interrupts = <0 91 8>;
   clocks = <&pericfg 30>, <&pericfg 19>;
   clock-names = "baud", "bus";
   dmas = <&apdma 0>, <&apdma 1>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  uart1: serial@11003000 {
   compatible = "mediatek,mt6795-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11003000 0 0x400>;
   interrupts = <0 92 8>;
   clocks = <&pericfg 31>, <&pericfg 20>;
   clock-names = "baud", "bus";
   dmas = <&apdma 2>, <&apdma 3>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  apdma: dma-controller@11000380 {
   compatible = "mediatek,mt6795-uart-dma",
         "mediatek,mt6577-uart-dma";
   reg = <0 0x11000380 0 0x60>,
         <0 0x11000400 0 0x60>,
         <0 0x11000480 0 0x60>,
         <0 0x11000500 0 0x60>,
         <0 0x11000580 0 0x60>,
         <0 0x11000600 0 0x60>,
         <0 0x11000680 0 0x60>,
         <0 0x11000700 0 0x60>;
   interrupts = <0 103 8>,
         <0 104 8>,
         <0 105 8>,
         <0 106 8>,
         <0 107 8>,
         <0 108 8>,
         <0 109 8>,
         <0 110 8>;
   dma-requests = <8>;
   clocks = <&pericfg 12>;
   clock-names = "apdma";
   mediatek,dma-33bits;
   #dma-cells = <1>;
  };

  uart2: serial@11004000 {
   compatible = "mediatek,mt6795-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11004000 0 0x400>;
   interrupts = <0 93 8>;
   clocks = <&pericfg 32>, <&pericfg 21>;
   clock-names = "baud", "bus";
   dmas = <&apdma 4>, <&apdma 5>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  uart3: serial@11005000 {
   compatible = "mediatek,mt6795-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11005000 0 0x400>;
   interrupts = <0 94 8>;
   clocks = <&pericfg 33>, <&pericfg 22>;
   clock-names = "baud", "bus";
   dmas = <&apdma 6>, <&apdma 7>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  pwm2: pwm@11006000 {
   compatible = "mediatek,mt6795-pwm";
   reg = <0 0x11006000 0 0x1000>;
   #pwm-cells = <2>;
   interrupts = <0 77 8>;
   clocks = <&topckgen 83>,
     <&pericfg 9>,
     <&pericfg 2>,
     <&pericfg 3>,
     <&pericfg 4>,
     <&pericfg 5>,
     <&pericfg 6>,
     <&pericfg 7>,
     <&pericfg 8>;
   clock-names = "top", "main", "pwm1", "pwm2", "pwm3",
          "pwm4", "pwm5", "pwm6", "pwm7";
   status = "disabled";
  };

  i2c0: i2c@11007000 {
   compatible = "mediatek,mt6795-i2c", "mediatek,mt8173-i2c";
   reg = <0 0x11007000 0 0x70>, <0 0x11000100 0 0x80>;
   interrupts = <0 84 8>;
   clock-div = <16>;
   clocks = <&pericfg 23>, <&pericfg 12>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@11008000 {
   compatible = "mediatek,mt6795-i2c", "mediatek,mt8173-i2c";
   reg = <0 0x11008000 0 0x70>, <0 0x11000180 0 0x80>;
   interrupts = <0 85 8>;
   clock-div = <16>;
   clocks = <&pericfg 24>, <&pericfg 12>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@11009000 {
   compatible = "mediatek,mt6795-i2c", "mediatek,mt8173-i2c";
   reg = <0 0x11009000 0 0x70>, <0 0x11000200 0 0x80>;
   interrupts = <0 86 8>;
   clock-div = <16>;
   clocks = <&pericfg 25>, <&pericfg 12>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c3: i2c@11010000 {
   compatible = "mediatek,mt6795-i2c", "mediatek,mt8173-i2c";
   reg = <0 0x11010000 0 0x70>, <0 0x11000280 0 0x80>;
   interrupts = <0 87 8>;
   clock-div = <16>;
   clocks = <&pericfg 26>, <&pericfg 12>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@11011000 {
   compatible = "mediatek,mt6795-i2c", "mediatek,mt8173-i2c";
   reg = <0 0x11011000 0 0x70>, <0 0x11000300 0 0x80>;
   interrupts = <0 88 8>;
   clock-div = <16>;
   clocks = <&pericfg 27>, <&pericfg 12>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  mmc0: mmc@11230000 {
   compatible = "mediatek,mt6795-mmc";
   reg = <0 0x11230000 0 0x1000>;
   interrupts = <0 79 8>;
   clocks = <&pericfg 13>,
     <&topckgen 92>,
     <&topckgen 93>;
   clock-names = "source", "hclk", "source_cg";
   status = "disabled";
  };

  mmc1: mmc@11240000 {
   compatible = "mediatek,mt6795-mmc";
   reg = <0 0x11240000 0 0x1000>;
   interrupts = <0 80 8>;
   clocks = <&pericfg 14>,
     <&topckgen 79>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mmc2: mmc@11250000 {
   compatible = "mediatek,mt6795-mmc";
   reg = <0 0x11250000 0 0x1000>;
   interrupts = <0 81 8>;
   clocks = <&pericfg 15>,
     <&topckgen 79>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mmc3: mmc@11260000 {
   compatible = "mediatek,mt6795-mmc";
   reg = <0 0x11260000 0 0x1000>;
   interrupts = <0 82 8>;
   clocks = <&pericfg 16>,
     <&topckgen 79>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mmsys: syscon@14000000 {
   compatible = "mediatek,mt6795-mmsys", "syscon";
   reg = <0 0x14000000 0 0x1000>;
   power-domains = <&spm 0>;
   assigned-clocks = <&topckgen 82>;
   assigned-clock-rates = <400000000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   mboxes = <&gce 0 7>,
     <&gce 1 7>;
   mediatek,gce-client-reg = <&gce 1 0 0x1000>;
  };

  ovl0: ovl@1400c000 {
   compatible = "mediatek,mt6795-disp-ovl", "mediatek,mt8173-disp-ovl";
   reg = <0 0x1400c000 0 0x1000>;
   interrupts = <0 188 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 16>;
   iommus = <&iommu (((0) << 5) | (0))>;
   mediatek,gce-client-reg = <&gce 1 0xc000 0x1000>;
  };

  ovl1: ovl@1400d000 {
   compatible = "mediatek,mt6795-disp-ovl", "mediatek,mt8173-disp-ovl";
   reg = <0 0x1400d000 0 0x1000>;
   interrupts = <0 189 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 17>;
   iommus = <&iommu (((0) << 5) | (4))>;
   mediatek,gce-client-reg = <&gce 1 0xd000 0x1000>;
  };

  rdma0: rdma@1400e000 {
   compatible = "mediatek,mt6795-disp-rdma", "mediatek,mt8173-disp-rdma";
   reg = <0 0x1400e000 0 0x1000>;
   interrupts = <0 190 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 18>;
   iommus = <&iommu (((0) << 5) | (1))>;
   mediatek,gce-client-reg = <&gce 1 0xe000 0x1000>;
  };

  rdma1: rdma@1400f000 {
   compatible = "mediatek,mt6795-disp-rdma", "mediatek,mt8173-disp-rdma";
   reg = <0 0x1400f000 0 0x1000>;
   interrupts = <0 191 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 19>;
   iommus = <&iommu (((0) << 5) | (2))>;
   mediatek,gce-client-reg = <&gce 1 0xf000 0x1000>;
  };

  rdma2: rdma@14010000 {
   compatible = "mediatek,mt6795-disp-rdma", "mediatek,mt8173-disp-rdma";
   reg = <0 0x14010000 0 0x1000>;
   interrupts = <0 192 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 20>;
   iommus = <&iommu (((0) << 5) | (5))>;
   mediatek,gce-client-reg = <&gce 2 0 0x1000>;
  };

  wdma0: wdma@14011000 {
   compatible = "mediatek,mt6795-disp-wdma", "mediatek,mt8173-disp-wdma";
   reg = <0 0x14011000 0 0x1000>;
   interrupts = <0 193 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 21>;
   iommus = <&iommu (((0) << 5) | (3))>;
   mediatek,gce-client-reg = <&gce 2 0x1000 0x1000>;
  };

  wdma1: wdma@14012000 {
   compatible = "mediatek,mt6795-disp-wdma", "mediatek,mt8173-disp-wdma";
   reg = <0 0x14012000 0 0x1000>;
   interrupts = <0 194 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 22>;
   iommus = <&iommu (((0) << 5) | (6))>;
   mediatek,gce-client-reg = <&gce 2 0x2000 0x1000>;
  };

  color0: color@14013000 {
   compatible = "mediatek,mt6795-disp-color", "mediatek,mt8173-disp-color";
   reg = <0 0x14013000 0 0x1000>;
   interrupts = <0 195 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 23>;
   mediatek,gce-client-reg = <&gce 2 0x3000 0x1000>;
  };

  color1: color@14014000 {
   compatible = "mediatek,mt6795-disp-color", "mediatek,mt8173-disp-color";
   reg = <0 0x14014000 0 0x1000>;
   interrupts = <0 196 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 24>;
   mediatek,gce-client-reg = <&gce 2 0x4000 0x1000>;
  };

  aal@14015000 {
   compatible = "mediatek,mt6795-disp-aal", "mediatek,mt8173-disp-aal";
   reg = <0 0x14015000 0 0x1000>;
   interrupts = <0 197 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 25>;
   mediatek,gce-client-reg = <&gce 2 0x5000 0x1000>;
  };

  gamma@14016000 {
   compatible = "mediatek,mt6795-disp-gamma", "mediatek,mt8173-disp-gamma";
   reg = <0 0x14016000 0 0x1000>;
   interrupts = <0 198 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 26>;
   mediatek,gce-client-reg = <&gce 2 0x6000 0x1000>;
  };

  merge@14017000 {
   compatible = "mediatek,mt6795-disp-merge", "mediatek,mt8173-disp-merge";
   reg = <0 0x14017000 0 0x1000>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 30>;
  };

  split0: split@14018000 {
   compatible = "mediatek,mt6795-disp-split", "mediatek,mt8173-disp-split";
   reg = <0 0x14018000 0 0x1000>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 28>;
  };

  split1: split@14019000 {
   compatible = "mediatek,mt6795-disp-split", "mediatek,mt8173-disp-split";
   reg = <0 0x14019000 0 0x1000>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 29>;
  };

  ufoe@1401a000 {
   compatible = "mediatek,mt6795-disp-ufoe", "mediatek,mt8173-disp-ufoe";
   reg = <0 0x1401a000 0 0x1000>;
   interrupts = <0 199 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 27>;
   mediatek,gce-client-reg = <&gce 2 0xa000 0x1000>;
  };

  dsi0: dsi@1401b000 {
   compatible = "mediatek,mt6795-dsi", "mediatek,mt8173-dsi";
   reg = <0 0x1401b000 0 0x1000>;
   interrupts = <0 200 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 36>,
     <&mmsys 37>,
     <&mipi_tx0>;
   clock-names = "engine", "digital", "hs";
   phys = <&mipi_tx0>;
   phy-names = "dphy";
   status = "disabled";
  };

  dsi1: dsi@1401c000 {
   compatible = "mediatek,mt6795-dsi", "mediatek,mt8173-dsi";
   reg = <0 0x1401c000 0 0x1000>;
   interrupts = <0 201 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 38>,
     <&mmsys 39>,
     <&mipi_tx1>;
   clock-names = "engine", "digital", "hs";
   phys = <&mipi_tx1>;
   phy-names = "dphy";
   status = "disabled";
  };

  dpi0: dpi@1401d000 {
   compatible = "mediatek,mt6795-dpi", "mediatek,mt8183-dpi";
   reg = <0 0x1401d000 0 0x1000>;
   interrupts = <0 202 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 40>,
     <&mmsys 41>,
     <&apmixedsys 6>;
   clock-names = "pixel", "engine", "pll";
   status = "disabled";
  };

  pwm0: pwm@1401e000 {
   compatible = "mediatek,mt6795-disp-pwm", "mediatek,mt8173-disp-pwm";
   reg = <0 0x1401e000 0 0x1000>;
   #pwm-cells = <2>;
   clocks = <&mmsys 33>, <&mmsys 32>;
   clock-names = "main", "mm";
   status = "disabled";
  };

  pwm1: pwm@1401f000 {
   compatible = "mediatek,mt6795-disp-pwm", "mediatek,mt8173-disp-pwm";
   reg = <0 0x1401f000 0 0x1000>;
   #pwm-cells = <2>;
   clocks = <&mmsys 35>, <&mmsys 34>;
   clock-names = "main", "mm";
   status = "disabled";
  };

  mutex: mutex@14020000 {
   compatible = "mediatek,mt8173-disp-mutex";
   reg = <0 0x14020000 0 0x1000>;
   interrupts = <0 177 8>;
   power-domains = <&spm 0>;
   clocks = <&mmsys 15>;
   mediatek,gce-events = <52>,
           <53>;
   mediatek,gce-client-reg = <&gce 3 0 0x1000>;
  };

  larb0: larb@14021000 {
   compatible = "mediatek,mt6795-smi-larb";
   reg = <0 0x14021000 0 0x1000>;
   clocks = <&mmsys 0>, <&mmsys 1>;
   clock-names = "apb", "smi";
   mediatek,smi = <&smi_common>;
   mediatek,larb-id = <0>;
   power-domains = <&spm 0>;
  };

  smi_common: smi@14022000 {
   compatible = "mediatek,mt6795-smi-common";
   reg = <0 0x14022000 0 0x1000>;
   power-domains = <&spm 0>;
   clocks = <&infracfg 1>, <&mmsys 0>;
   clock-names = "apb", "smi";
  };

  od@14023000 {
   compatible = "mediatek,mt6795-disp-od", "mediatek,mt8173-disp-od";
   reg = <0 0x14023000 0 0x1000>;
   clocks = <&mmsys 31>;
   mediatek,gce-client-reg = <&gce 3 0x3000 0x1000>;
  };

  larb2: larb@15001000 {
   compatible = "mediatek,mt6795-smi-larb";
   reg = <0 0x15001000 0 0x1000>;
   clocks = <&mmsys 0>, <&infracfg 1>;
   clock-names = "apb", "smi";
   mediatek,smi = <&smi_common>;
   mediatek,larb-id = <2>;
   power-domains = <&spm 3>;
  };

  vdecsys: clock-controller@16000000 {
   compatible = "mediatek,mt6795-vdecsys";
   reg = <0 0x16000000 0 0x1000>;
   #clock-cells = <1>;
  };

  larb1: larb@16010000 {
   compatible = "mediatek,mt6795-smi-larb";
   reg = <0 0x16010000 0 0x1000>;
   mediatek,smi = <&smi_common>;
   mediatek,larb-id = <1>;
   clocks = <&vdecsys 0>, <&vdecsys 1>;
   clock-names = "apb", "smi";
   power-domains = <&spm 1>;
  };

  vencsys: clock-controller@18000000 {
   compatible = "mediatek,mt6795-vencsys";
   reg = <0 0x18000000 0 0x1000>;
   #clock-cells = <1>;
  };

  larb3: larb@18001000 {
   compatible = "mediatek,mt6795-smi-larb";
   reg = <0 0x18001000 0 0x1000>;
   clocks = <&vencsys 1>, <&vencsys 0>;
   clock-names = "apb", "smi";
   mediatek,smi = <&smi_common>;
   mediatek,larb-id = <3>;
   power-domains = <&spm 2>;
  };
 };
};
# 9 "arch/arm64/boot/dts/mediatek/mt6795-evb.dts" 2

/ {
 model = "MediaTek MT6795 Evaluation Board";
 chassis-type = "embedded";
 compatible = "mediatek,mt6795-evb", "mediatek,mt6795";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x1e800000>;
 };

 chosen {
  stdout-path = "serial0:921600n8";
 };
};

&uart0 {
 status = "okay";
};
