INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.sim/sim_1/synth/func/xsim/FSM_VGA_TB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_VGA_pattern_0_0
INFO: [VRFC 10-311] analyzing module design_1_VGA_pattern_0_0_VGA_pattern
INFO: [VRFC 10-311] analyzing module design_1_VGA_timings_0_0
INFO: [VRFC 10-311] analyzing module design_1_VGA_timings_0_0_VGA_timings
INFO: [VRFC 10-311] analyzing module design_1_VGA_timings_0_0_counter
INFO: [VRFC 10-311] analyzing module design_1_VGA_timings_0_0_counter__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0__design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.srcs/sources_1/new/FSM_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.srcs/sources_1/imports/new/timer_1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.srcs/sim_1/new/FSM_VGA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_VGA_TB
