19:49:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\temp_xsdb_launch_script.tcl
19:49:48 INFO  : XSCT server has started successfully.
19:49:48 INFO  : plnx-install-location is set to ''
19:49:48 INFO  : Successfully done setting XSCT server connection channel  
19:49:48 INFO  : Successfully done query RDI_DATADIR 
19:49:48 INFO  : Successfully done setting workspace for the tool. 
19:49:49 INFO  : Registering command handlers for Vitis TCF services
19:51:13 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:51:14 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:51:19 INFO  : (SwPlatform)  Successfully done add_library 
19:51:23 INFO  : (SwPlatform) Successfully done update_mss 
19:51:23 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:53:26 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:53:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:53:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:11 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:14 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:47 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:54:59 INFO  : (SwPlatform) Successfully done update_mss 
19:55:00 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:56:15 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
19:56:21 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:56:22 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:57:27 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
19:57:27 INFO  : Updating application flags with new BSP settings...
19:57:28 INFO  : Successfully updated application flags for project pcam2019_sendExp.
19:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:58:28 INFO  : 'jtag frequency' command is executed.
19:58:29 INFO  : Context for 'APU' is selected.
19:58:29 INFO  : System reset is completed.
19:58:32 INFO  : 'after 3000' command is executed.
19:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:58:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
19:58:36 INFO  : Context for 'APU' is selected.
19:58:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
19:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:36 INFO  : Context for 'APU' is selected.
19:58:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
19:58:37 INFO  : 'ps7_init' command is executed.
19:58:37 INFO  : 'ps7_post_config' command is executed.
19:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:39 INFO  : Memory regions updated for context APU
19:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:39 INFO  : 'con' command is executed.
19:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:36:02 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
20:36:20 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
20:36:24 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:36:24 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
20:36:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
20:36:24 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:36:30 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
20:36:50 INFO  : Disconnected from the channel tcfchan#3.
20:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:36:51 INFO  : 'jtag frequency' command is executed.
20:36:51 INFO  : Context for 'APU' is selected.
20:36:51 INFO  : System reset is completed.
20:36:54 INFO  : 'after 3000' command is executed.
20:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:36:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:36:57 INFO  : Context for 'APU' is selected.
20:36:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:36:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:57 INFO  : Context for 'APU' is selected.
20:36:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:36:57 INFO  : 'ps7_init' command is executed.
20:36:57 INFO  : 'ps7_post_config' command is executed.
20:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:59 INFO  : Memory regions updated for context APU
20:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:59 INFO  : 'con' command is executed.
20:36:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:43:25 INFO  : Checking for BSP changes to sync application flags for project 'pcam2019_sendExp'...
20:44:09 INFO  : Disconnected from the channel tcfchan#6.
20:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:44:10 INFO  : 'jtag frequency' command is executed.
20:44:10 INFO  : Context for 'APU' is selected.
20:44:10 INFO  : System reset is completed.
20:44:13 INFO  : 'after 3000' command is executed.
20:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:44:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:44:15 INFO  : Context for 'APU' is selected.
20:44:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:15 INFO  : Context for 'APU' is selected.
20:44:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:44:16 INFO  : 'ps7_init' command is executed.
20:44:16 INFO  : 'ps7_post_config' command is executed.
20:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:17 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:17 INFO  : Memory regions updated for context APU
20:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:17 INFO  : 'con' command is executed.
20:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:45:01 INFO  : Disconnected from the channel tcfchan#8.
20:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:45:01 INFO  : 'jtag frequency' command is executed.
20:45:01 INFO  : Context for 'APU' is selected.
20:45:01 INFO  : System reset is completed.
20:45:04 INFO  : 'after 3000' command is executed.
20:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:45:07 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:45:07 INFO  : Context for 'APU' is selected.
20:45:07 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:45:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:07 INFO  : Context for 'APU' is selected.
20:45:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:45:07 INFO  : 'ps7_init' command is executed.
20:45:07 INFO  : 'ps7_post_config' command is executed.
20:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:09 INFO  : Memory regions updated for context APU
20:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:09 INFO  : 'con' command is executed.
20:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
20:58:51 INFO  : Disconnected from the channel tcfchan#9.
20:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:58:51 INFO  : 'jtag frequency' command is executed.
20:58:51 INFO  : Context for 'APU' is selected.
20:58:52 INFO  : System reset is completed.
20:58:55 INFO  : 'after 3000' command is executed.
20:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:58:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
20:58:57 INFO  : Context for 'APU' is selected.
20:58:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
20:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:57 INFO  : Context for 'APU' is selected.
20:58:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
20:58:57 INFO  : 'ps7_init' command is executed.
20:58:57 INFO  : 'ps7_post_config' command is executed.
20:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:59 INFO  : Memory regions updated for context APU
20:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:59 INFO  : 'con' command is executed.
20:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
21:15:56 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
21:16:26 INFO  : Disconnected from the channel tcfchan#10.
21:16:30 INFO  : The hardware specfication used by project 'pcam2019_sendExp' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:16:30 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream\system_wrapper.bit' stored in project is removed.
21:16:30 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\bitstream' in project 'pcam2019_sendExp'.
21:16:30 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:16:36 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\pcam2019_sendExp\_ide\psinit' in project 'pcam2019_sendExp'.
21:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:16:36 INFO  : 'jtag frequency' command is executed.
21:16:36 INFO  : Context for 'APU' is selected.
21:16:36 INFO  : System reset is completed.
21:16:39 INFO  : 'after 3000' command is executed.
21:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:16:42 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit"
21:16:42 INFO  : Context for 'APU' is selected.
21:16:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
21:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:42 INFO  : Context for 'APU' is selected.
21:16:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl' is done.
21:16:42 INFO  : 'ps7_init' command is executed.
21:16:43 INFO  : 'ps7_post_config' command is executed.
21:16:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_sendExp/vitis/pcam2019_sendExp/Debug/pcam2019_sendExp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:44 INFO  : Memory regions updated for context APU
21:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:44 INFO  : 'con' command is executed.
21:16:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_sendExp\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_sendexp_system_standalone.tcl'
22:23:23 INFO  : Disconnected from the channel tcfchan#12.
