
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-nologv -init top.tcl -cpus 4 
Date:		Mon May  9 01:57:27 2022
Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (383 mbytes). Set global soft_stack_size_limit to change the value.
setMultiCpuUsage -localCpu 4

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "top.tcl" ...
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> define_proc_arguments cal_nl -info {Writes TCL scripts to run.
} -define_args {{-n "current run number" "int_value" int required}
    {-l "length of zero-padding" "int_value" int required}
    {-d "expression directory" "none" string required}
    {-b "blk_name" "none" string optional}
    }
<CMD> define_proc_arguments areaRatio -info {Compute the ratio of the group-elements-cumulated-area to the group-bounding-box-area. 
} -define_args {
    {-group "Group name" "none" string {required}}
  }
<CMD> define_proc_arguments swap_cells -info {Writes TCL scripts to run.
} -define_args {{-net "net name" "none" string required}
    {-tail "tied cell identifying string" "none" string optional}
    }
<CMD> define_proc_arguments pnr -info {Writes TCL scripts to run.
} -define_args {{-g "generation" "none" string required}
	{-gennum "generation num" "int_value" int required}
	{-n "population size" "int_value" int required}
	{-pnr_dir "place and route directroy" "none" string required}
	{-t "timed" "" boolean optional}
	}
<CMD> define_proc_arguments save_lvs_netlist -define_args {{-dcapNamePattern "regex pattern of dcaps" "none" string required} {-fVerilog "file name to be saved" "none" string required} {-flat "export flat or hierarchical verilog" "" boolean optional} }
<CMD> set_message -id NRIG-39 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id IMPLF-44 -suppress
<CMD> set_message -id IMPSP-9513 -suppress
<CMD> set_message -id IMPSP-9514 -suppress
<CMD> set_message -id IMPDB-2078 -suppress
<CMD> setMessageLimit 5
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_save_restore_compression_mode hybrid
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net VSS
<CMD> set init_io_file {}
<CMD> set init_lef_file {/home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/rtk-tech.tlef  /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/stdcells.lef}
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell BGR_Top
<CMD> set init_verilog /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set init_design_uniquify 1
<CMD> init_design

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/rtk-tech.tlef ...

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/aloe-sky130/aloe/stemcell/stdcells.lef at line 2.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Mon May  9 01:58:07 2022
viaInitial ends at Mon May  9 01:58:07 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.30min, fe_real=0.67min, fe_mem=744.1M) ***
#% Begin Load netlist data ... (date=05/09 01:58:07, mem=722.9M)
*** Begin netlist parsing (mem=744.1M) ***
Created 0 new cells from 0 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.v'

*** Memory Usage v#2 (Current mem = 746.062M, initial mem = 287.723M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=746.1M) ***
#% End Load netlist data ... (date=05/09 01:58:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=726.6M, current mem=726.6M)
Set top cell to BGR_Top.
Hooked 0 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell BGR_Top ...
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance CM/M3 is connected to power net CM/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
*** Netlist is NOT unique.
Set DBUPerIGU to techSite unitasc width 490.
** info: there are 19 modules.
** info: there are 51 stdCell insts.

*** Memory Usage v#2 (Current mem = 792.477M, initial mem = 287.723M) ***
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
Extraction setup Started 

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           11  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
WARNING   IMPSYT-7328          1  The design has been initialized in physi...
WARNING   IMPDB-2078          21  Output pin %s of instance %s is connecte...
*** Message Summary: 56 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalMaxRouteLayer 5
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setPinAssignMode -maxLayer 5
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -routeTopRoutingLayer 5
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setDesignMode -topRoutingLayer met4
**WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
<CMD> setDesignMode -process 16 -flowEffort standard
##  Process: 16            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 16nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setViaGenMode -reset
<CMD> setViaGenMode -optimize_cross_via true
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
<CMD> setViaGenMode -optimize_via_on_routing_track true
Setting -optimize_via_on_routing_track to 1. ViaGen will try to position vias to optimize routing tracks nearby.
<CMD> setViaGenMode -viarule_preference default
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
<CMD> setViaGenMode -ignore_DRC false
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
<CMD> setPlaceMode -checkDiffusionWidth true
<CMD> setPlaceMode -coreEffort high
<CMD> setStreamOutMode -textSize 0.1
<CMD> setStreamOutMode -virtualConnection false
<CMD> globalNetConnect VDD -type tiehi -pin VPWR -inst *
<CMD> globalNetConnect VSS -type tielo -pin VGND -inst *
<CMD> globalNetConnect VDD -type tiehi -pin VPB -inst *
<CMD> globalNetConnect VSS -type tielo -pin VNB -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VPWR -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VGND -inst *
<CMD> globalNetConnect VDD -type pgpin -pin VPB -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VNB -inst *
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 990.9M).
#% Begin Load floorplan data ... (date=05/09 01:58:09, mem=947.4M)
*info: reset 49 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
Set FPlanBox to (0 0 317400 207740)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=949.1M, current mem=949.1M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=05/09 01:58:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.4M, current mem=950.2M)
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
**WARN: (IMPSP-9513):	Timing constraint file does not exist
**WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Multithreaded Timing Analysis is initialized with 4 threads

INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1092.5M)" ...
No user-set net weight.
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Estimated cell power/ground rail width = 0.881 um
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 2.066e+03 (1.48e+03 5.83e+02)
              Est.  stn bbox = 2.126e+03 (1.51e+03 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1172.5M
Iteration  2: Total net bbox = 2.066e+03 (1.48e+03 5.83e+02)
              Est.  stn bbox = 2.126e+03 (1.51e+03 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1172.5M
Iteration  3: Total net bbox = 5.999e+02 (3.31e+02 2.69e+02)
              Est.  stn bbox = 6.465e+02 (3.45e+02 3.01e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1173.9M
Iteration  4: Total net bbox = 7.252e+02 (3.20e+02 4.05e+02)
              Est.  stn bbox = 7.776e+02 (3.35e+02 4.43e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1173.9M
Iteration  5: Total net bbox = 7.220e+02 (2.93e+02 4.29e+02)
              Est.  stn bbox = 7.742e+02 (3.07e+02 4.67e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1173.9M
Iteration  6: Total net bbox = 1.508e+03 (8.75e+02 6.33e+02)
              Est.  stn bbox = 1.621e+03 (9.30e+02 6.91e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1173.9M
*** cost = 1.508e+03 (8.75e+02 6.33e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:19.0 mem=1191.1M) ***
Total net bbox length = 1.514e+03 (8.794e+02 6.347e+02) (ext = 7.108e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 75.56 um, max move: 212.02 um 
	Max move on inst (R19/sub2): (248.25, 49.63) --> (127.96, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1191.1MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 75.56 um
Max displacement: 212.02 um (Instance: R19/sub2) (248.251, 49.632) -> (127.96, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.060e+03 (1.742e+03 1.318e+03) (ext = 7.142e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1191.1MB
*** Finished refinePlace (0:00:19.0 mem=1191.1M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1174.1M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 23.605%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.669600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1175.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1175.09 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1175.09 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.09 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1175.09 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.09 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1175.09 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 7.556300e+02um, number of vias: 105
[NR-eGR]   met2  (3V) length: 1.028810e+03um, number of vias: 40
[NR-eGR]   met3  (4H) length: 7.141500e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 2.562000e+02um, number of vias: 0
[NR-eGR] Total length: 2.754790e+03um, number of vias: 169
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1175.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1175.1M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9513           1  Timing constraint file does not exist    
WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 45 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1050.89 (MB), peak = 1062.58 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1175.1M, init mem=1175.1M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1176.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1176.1M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 01:58:10 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR_M' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (EMS-27):	Message (IMPEXT-2882) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1358.21 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.24 (MB), peak = 1114.96 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_257928.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_257928.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 01:58:11 2022
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.07 (MB), peak = 1242.41 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1112.54 (MB), peak = 1242.41 (MB)
#
#Finished routing data preparation on Mon May  9 01:58:11 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.27 (MB)
#Total memory = 1112.60 (MB)
#Peak memory = 1242.41 (MB)
#
#
#Start global routing on Mon May  9 01:58:11 2022
#
#
#Start global routing initialization on Mon May  9 01:58:11 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 01:58:11 2022
#
#Start routing resource analysis on Mon May  9 01:58:11 2022
#
#Routing resource analysis is done on Mon May  9 01:58:11 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         687           3        1380    23.77%
#  met1           H         601          10        1380     1.96%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2625       6.65%        6900     5.14%
#
#
#
#
#Global routing data preparation is done on Mon May  9 01:58:11 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.09 (MB), peak = 1242.41 (MB)
#
#
#Global routing initialization is done on Mon May  9 01:58:11 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.15 (MB), peak = 1242.41 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.95 (MB), peak = 1242.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.95 (MB), peak = 1242.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2526 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 890 um.
#Total wire length on LAYER met2 = 1491 um.
#Total wire length on LAYER met3 = 145 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                31
# met1              121
# met2                8
#-----------------------
#                   160 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.82 (MB)
#Total memory = 1117.43 (MB)
#Peak memory = 1242.41 (MB)
#
#Finished global routing on Mon May  9 01:58:11 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.18 (MB), peak = 1242.41 (MB)
#Start Track Assignment.
#Done with 43 horizontal wires in 1 hboxes and 63 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2573 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 2 um.
#Total wire length on LAYER met1 = 890 um.
#Total wire length on LAYER met2 = 1525 um.
#Total wire length on LAYER met3 = 155 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 160
#Up-Via Summary (total 160):
#           
#-----------------------
# li1                31
# met1              121
# met2                8
#-----------------------
#                   160 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.34 (MB), peak = 1242.41 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.13 (MB)
#Total memory = 1117.34 (MB)
#Peak memory = 1242.41 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1128.87 (MB), peak = 1270.02 (MB)
#Complete Detail Routing.
#Total wire length = 2601 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 72 um.
#Total wire length on LAYER met1 = 882 um.
#Total wire length on LAYER met2 = 1463 um.
#Total wire length on LAYER met3 = 184 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 194
#Up-Via Summary (total 194):
#           
#-----------------------
# li1                28
# met1              140
# met2               26
#-----------------------
#                   194 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.25 (MB)
#Total memory = 1126.59 (MB)
#Peak memory = 1270.02 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.87 (MB), peak = 1270.02 (MB)
#
#Total wire length = 2601 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 72 um.
#Total wire length on LAYER met1 = 882 um.
#Total wire length on LAYER met2 = 1463 um.
#Total wire length on LAYER met3 = 184 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 194
#Up-Via Summary (total 194):
#           
#-----------------------
# li1                28
# met1              140
# met2               26
#-----------------------
#                   194 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2601 um.
#Total half perimeter of net bounding box = 3810 um.
#Total wire length on LAYER li1 = 72 um.
#Total wire length on LAYER met1 = 882 um.
#Total wire length on LAYER met2 = 1463 um.
#Total wire length on LAYER met3 = 184 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 194
#Up-Via Summary (total 194):
#           
#-----------------------
# li1                28
# met1              140
# met2               26
#-----------------------
#                   194 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.75 (MB)
#Total memory = 1125.09 (MB)
#Peak memory = 1270.02 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 83.14 (MB)
#Total memory = 1134.19 (MB)
#Peak memory = 1270.02 (MB)
#Number of warnings = 13
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 01:58:12 2022
#
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1126.86 (MB), peak = 1270.02 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          6  Unable to find the resistance for via '%...
WARNING   IMPEXT-2883        232  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 239 warning(s), 2 error(s)

<CMD> defOut -floorplan -noStdCells /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Writing DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Mon May  9 01:58:12 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is written, current time is Mon May  9 01:58:12 2022 ...
<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1279.0M).
#% Begin Load floorplan data ... (date=05/09 01:58:14, mem=1128.2M)
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.2M, current mem=1128.2M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 01:58:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1128.2M, current mem=1128.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Mon May  9 01:58:14 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Mon May  9 01:58:14 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 14
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 15
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 3
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 10
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 18
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 17
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 14
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 11
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 17
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 13
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 20
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 8
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 18
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 6
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 11
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 6
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 19
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 6
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 11
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 5
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 4
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 12
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 17
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 19
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 13
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 15
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 12
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 8
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 19
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 17
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 16
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 3
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 19
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 2
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 4
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 14
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 2
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 17
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 12
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 9
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 12
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 20
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 9
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 9
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 6
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 19
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 16
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 4
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 4
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1279.0M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 4 nets
5		: 1 nets
6     -	10	: 8 nets
11    -	15	: 8 nets
16    -	19	: 11 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.0M
Iteration  2: Total net bbox = 1.573e+03 (1.16e+03 4.14e+02)
              Est.  stn bbox = 1.615e+03 (1.18e+03 4.34e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.0M
Iteration  3: Total net bbox = 5.305e+02 (2.74e+02 2.56e+02)
              Est.  stn bbox = 5.667e+02 (2.87e+02 2.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.0M
Iteration  4: Total net bbox = 5.163e+02 (2.58e+02 2.58e+02)
              Est.  stn bbox = 5.519e+02 (2.71e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.0M
Iteration  5: Total net bbox = 6.303e+02 (2.75e+02 3.56e+02)
              Est.  stn bbox = 6.701e+02 (2.88e+02 3.82e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.0M
Iteration  6: Total net bbox = 1.481e+03 (9.03e+02 5.78e+02)
              Est.  stn bbox = 1.575e+03 (9.59e+02 6.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.0M
*** cost = 1.481e+03 (9.03e+02 5.78e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:22.2 mem=1288.1M) ***
Total net bbox length = 1.483e+03 (9.028e+02 5.800e+02) (ext = 7.079e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 87.47 um, max move: 217.68 um 
	Max move on inst (R20/sub1): (256.74, 47.74) --> (151.48, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1288.1MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 87.47 um
Max displacement: 217.68 um (Instance: R20/sub1) (256.743, 47.743) -> (151.48, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.809e+03 (2.432e+03 1.377e+03) (ext = 6.811e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1288.1MB
*** Finished refinePlace (0:00:22.2 mem=1288.1M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1279.1M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.233%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.337000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.27%)   ( 0.27%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1279.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1279.15 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1279.15 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1279.15 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1279.15 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1279.15 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1279.15 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 7.569200e+02um, number of vias: 111
[NR-eGR]   met2  (3V) length: 7.406200e+02um, number of vias: 53
[NR-eGR]   met3  (4H) length: 1.345040e+03um, number of vias: 31
[NR-eGR]   met4  (5V) length: 6.032900e+02um, number of vias: 0
[NR-eGR] Total length: 3.445870e+03um, number of vias: 205
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1279.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1279.1M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.29 (MB), peak = 1270.02 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1279.1M, init mem=1279.1M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1279.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1279.1M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 01:58:14 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1488.92 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.93 (MB), peak = 1270.02 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_257928.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_257928.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 01:58:14 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1139.38 (MB), peak = 1270.02 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1141.66 (MB), peak = 1270.02 (MB)
#
#Finished routing data preparation on Mon May  9 01:58:14 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.25 (MB)
#Total memory = 1141.66 (MB)
#Peak memory = 1270.02 (MB)
#
#
#Start global routing on Mon May  9 01:58:14 2022
#
#
#Start global routing initialization on Mon May  9 01:58:14 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 01:58:14 2022
#
#Start routing resource analysis on Mon May  9 01:58:14 2022
#
#Routing resource analysis is done on Mon May  9 01:58:14 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         685           5        1380    24.42%
#  met1           H         601          10        1380     1.52%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2623       6.71%        6900     5.19%
#
#
#
#
#Global routing data preparation is done on Mon May  9 01:58:14 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.29 (MB), peak = 1270.02 (MB)
#
#
#Global routing initialization is done on Mon May  9 01:58:14 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.29 (MB), peak = 1270.02 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.55 (MB), peak = 1270.02 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.55 (MB), peak = 1270.02 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   225.59    37.59   263.19    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 3312 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1670 um.
#Total wire length on LAYER met2 = 1456 um.
#Total wire length on LAYER met3 = 186 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                36
# met1              123
# met2                4
#-----------------------
#                   163 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.30 (MB)
#Total memory = 1144.96 (MB)
#Peak memory = 1270.02 (MB)
#
#Finished global routing on Mon May  9 01:58:14 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1144.96 (MB), peak = 1270.02 (MB)
#Start Track Assignment.
#Done with 51 horizontal wires in 1 hboxes and 68 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 3321 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 10 um.
#Total wire length on LAYER met1 = 1664 um.
#Total wire length on LAYER met2 = 1461 um.
#Total wire length on LAYER met3 = 187 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 163
#Up-Via Summary (total 163):
#           
#-----------------------
# li1                36
# met1              123
# met2                4
#-----------------------
#                   163 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.04 (MB), peak = 1270.02 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.62 (MB)
#Total memory = 1145.04 (MB)
#Peak memory = 1270.02 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1155.66 (MB), peak = 1291.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.23 (MB), peak = 1291.66 (MB)
#Complete Detail Routing.
#Total wire length = 3407 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1670 um.
#Total wire length on LAYER met2 = 1453 um.
#Total wire length on LAYER met3 = 231 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 203
#Up-Via Summary (total 203):
#           
#-----------------------
# li1                34
# met1              155
# met2               14
#-----------------------
#                   203 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.90 (MB)
#Total memory = 1151.95 (MB)
#Peak memory = 1291.66 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.23 (MB), peak = 1291.66 (MB)
#
#Total wire length = 3407 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1670 um.
#Total wire length on LAYER met2 = 1453 um.
#Total wire length on LAYER met3 = 231 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 203
#Up-Via Summary (total 203):
#           
#-----------------------
# li1                34
# met1              155
# met2               14
#-----------------------
#                   203 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 3407 um.
#Total half perimeter of net bounding box = 4602 um.
#Total wire length on LAYER li1 = 53 um.
#Total wire length on LAYER met1 = 1670 um.
#Total wire length on LAYER met2 = 1453 um.
#Total wire length on LAYER met3 = 231 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 203
#Up-Via Summary (total 203):
#           
#-----------------------
# li1                34
# met1              155
# met2               14
#-----------------------
#                   203 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.90 (MB)
#Total memory = 1151.95 (MB)
#Peak memory = 1291.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 22.75 (MB)
#Total memory = 1149.48 (MB)
#Peak memory = 1291.66 (MB)
#Number of warnings = 12
#Total number of warnings = 32
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 01:58:15 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1141.02 (MB), peak = 1291.66 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        248  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 249 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_0.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1306.7M).
#% Begin Load floorplan data ... (date=05/09 01:58:16, mem=1142.2M)
*info: reset 52 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1142.3M, current mem=1142.3M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 01:58:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1142.3M, current mem=1142.2M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Mon May  9 01:58:16 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Mon May  9 01:58:16 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 17
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 5
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 11
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 19
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 11
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 5
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 19
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 12
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 19
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 8
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 20
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 11
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 16
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 4
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 14
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 12
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 9
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 11
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 7
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 8
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 7
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 3
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 10
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 4
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 6
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 6
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 3
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 4
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 19
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 14
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 18
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 10
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 18
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 9
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 8
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 20
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 15
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 20
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 10
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 17
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 13
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 4
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 12
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 5
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 17
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 20
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 12
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 8
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 9
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 2
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 10
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1298.7M)" ...
User-set net weight histogram:
3		: 1 nets
4		: 3 nets
5		: 3 nets
6     -	10	: 10 nets
11    -	15	: 8 nets
16    -	19	: 9 nets
20    -	63	: 3 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.678e+03 (1.23e+03 4.51e+02)
              Est.  stn bbox = 1.731e+03 (1.25e+03 4.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.7M
Iteration  2: Total net bbox = 1.678e+03 (1.23e+03 4.51e+02)
              Est.  stn bbox = 1.731e+03 (1.25e+03 4.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.7M
Iteration  3: Total net bbox = 5.353e+02 (2.87e+02 2.48e+02)
              Est.  stn bbox = 5.784e+02 (3.00e+02 2.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.7M
Iteration  4: Total net bbox = 5.646e+02 (2.77e+02 2.88e+02)
              Est.  stn bbox = 6.094e+02 (2.91e+02 3.19e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.7M
Iteration  5: Total net bbox = 5.907e+02 (2.31e+02 3.60e+02)
              Est.  stn bbox = 6.352e+02 (2.43e+02 3.92e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.7M
Iteration  6: Total net bbox = 1.403e+03 (8.63e+02 5.39e+02)
              Est.  stn bbox = 1.505e+03 (9.20e+02 5.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.7M
*** cost = 1.403e+03 (8.63e+02 5.39e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:23.9 mem=1307.9M) ***
Total net bbox length = 1.405e+03 (8.633e+02 5.415e+02) (ext = 6.894e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 82.39 um, max move: 175.08 um 
	Max move on inst (BGR_Core/R1/sub2): (275.49, 158.57) --> (101.99, 160.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1307.9MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 82.39 um
Max displacement: 175.08 um (Instance: BGR_Core/R1/sub2) (275.488, 158.574) -> (101.99, 160.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.007e+03 (2.022e+03 9.854e+02) (ext = 7.526e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1307.9MB
*** Finished refinePlace (0:00:24.0 mem=1307.9M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1298.9M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 28.351%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.575600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         2( 0.27%)   ( 0.27%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1298.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1298.90 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1298.90 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1298.90 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1298.90 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1298.90 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1298.90 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 7.748500e+02um, number of vias: 113
[NR-eGR]   met2  (3V) length: 6.368200e+02um, number of vias: 46
[NR-eGR]   met3  (4H) length: 9.775000e+02um, number of vias: 20
[NR-eGR]   met4  (5V) length: 3.208600e+02um, number of vias: 0
[NR-eGR] Total length: 2.710030e+03um, number of vias: 189
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1298.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1298.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.84 (MB), peak = 1291.66 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1298.9M, init mem=1298.9M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1298.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1298.9M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 01:58:17 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1508.67 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1144.41 (MB), peak = 1291.66 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_257928.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_257928.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 01:58:17 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.91 (MB), peak = 1291.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.19 (MB), peak = 1291.66 (MB)
#
#Finished routing data preparation on Mon May  9 01:58:17 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.21 (MB)
#Total memory = 1151.19 (MB)
#Peak memory = 1291.66 (MB)
#
#
#Start global routing on Mon May  9 01:58:17 2022
#
#
#Start global routing initialization on Mon May  9 01:58:17 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 01:58:17 2022
#
#Start routing resource analysis on Mon May  9 01:58:17 2022
#
#Routing resource analysis is done on Mon May  9 01:58:17 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         685           5        1380    25.29%
#  met1           H         601          10        1380     2.10%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2622       6.72%        6900     5.48%
#
#
#
#
#Global routing data preparation is done on Mon May  9 01:58:17 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.20 (MB), peak = 1291.66 (MB)
#
#
#Global routing initialization is done on Mon May  9 01:58:17 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.20 (MB), peak = 1291.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.46 (MB), peak = 1291.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.46 (MB), peak = 1291.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              1.00 |              1.00 |   188.00    37.59   225.59    75.20 |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |    (li1)     1.00 |    (li1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2408 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 897 um.
#Total wire length on LAYER met2 = 1187 um.
#Total wire length on LAYER met3 = 324 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 159
#Up-Via Summary (total 159):
#           
#-----------------------
# li1                38
# met1              105
# met2               16
#-----------------------
#                   159 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.73 (MB)
#Total memory = 1154.93 (MB)
#Peak memory = 1291.66 (MB)
#
#Finished global routing on Mon May  9 01:58:17 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.88 (MB), peak = 1291.66 (MB)
#Start Track Assignment.
#Done with 47 horizontal wires in 1 hboxes and 53 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2439 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 927 um.
#Total wire length on LAYER met2 = 1174 um.
#Total wire length on LAYER met3 = 332 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 159
#Up-Via Summary (total 159):
#           
#-----------------------
# li1                38
# met1              105
# met2               16
#-----------------------
#                   159 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.96 (MB), peak = 1291.66 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.98 (MB)
#Total memory = 1154.96 (MB)
#Peak memory = 1291.66 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1165.83 (MB), peak = 1299.80 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.49 (MB), peak = 1299.80 (MB)
#Complete Detail Routing.
#Total wire length = 2505 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 35 um.
#Total wire length on LAYER met1 = 864 um.
#Total wire length on LAYER met2 = 1224 um.
#Total wire length on LAYER met3 = 383 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 187
#Up-Via Summary (total 187):
#           
#-----------------------
# li1                24
# met1              134
# met2               29
#-----------------------
#                   187 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.83 (MB)
#Total memory = 1161.79 (MB)
#Peak memory = 1299.80 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.07 (MB), peak = 1299.80 (MB)
#
#Total wire length = 2505 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 35 um.
#Total wire length on LAYER met1 = 864 um.
#Total wire length on LAYER met2 = 1224 um.
#Total wire length on LAYER met3 = 383 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 187
#Up-Via Summary (total 187):
#           
#-----------------------
# li1                24
# met1              134
# met2               29
#-----------------------
#                   187 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2505 um.
#Total half perimeter of net bounding box = 3693 um.
#Total wire length on LAYER li1 = 35 um.
#Total wire length on LAYER met1 = 864 um.
#Total wire length on LAYER met2 = 1224 um.
#Total wire length on LAYER met3 = 383 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 187
#Up-Via Summary (total 187):
#           
#-----------------------
# li1                24
# met1              134
# met2               29
#-----------------------
#                   187 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 6.83 (MB)
#Total memory = 1161.79 (MB)
#Peak memory = 1299.80 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.52 (MB)
#Total memory = 1159.02 (MB)
#Peak memory = 1299.80 (MB)
#Number of warnings = 12
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 01:58:18 2022
#
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1151.20 (MB), peak = 1299.80 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        212  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 213 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_1.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1326.2M).
#% Begin Load floorplan data ... (date=05/09 01:58:19, mem=1151.8M)
*info: reset 53 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1151.8M, current mem=1151.8M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 01:58:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1151.8M, current mem=1151.8M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Mon May  9 01:58:19 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Mon May  9 01:58:19 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 13
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 7
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 12
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 15
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 3
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 5
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 6
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 9
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 3
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 20
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 19
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 4
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 2
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 5
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 8
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 20
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 5
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 13
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 5
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 3
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 2
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 8
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 7
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 5
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 8
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 3
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 2
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 19
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 15
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 5
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 10
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 9
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 4
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 11
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 13
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 15
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 7
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 3
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 18
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 16
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 3
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 5
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 8
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 10
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 13
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 17
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 20
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 7
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 8
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 3
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 7
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1318.2M)" ...
User-set net weight histogram:
3		: 6 nets
4		: 3 nets
5		: 4 nets
6     -	10	: 10 nets
11    -	15	: 8 nets
16    -	19	: 4 nets
20    -	63	: 2 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.779e+03 (1.30e+03 4.77e+02)
              Est.  stn bbox = 1.828e+03 (1.32e+03 5.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1318.2M
Iteration  2: Total net bbox = 1.779e+03 (1.30e+03 4.77e+02)
              Est.  stn bbox = 1.828e+03 (1.32e+03 5.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1318.2M
Iteration  3: Total net bbox = 5.185e+02 (2.67e+02 2.51e+02)
              Est.  stn bbox = 5.624e+02 (2.81e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1318.2M
Iteration  4: Total net bbox = 5.962e+02 (2.89e+02 3.08e+02)
              Est.  stn bbox = 6.438e+02 (3.04e+02 3.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1318.2M
Iteration  5: Total net bbox = 5.955e+02 (2.80e+02 3.15e+02)
              Est.  stn bbox = 6.470e+02 (3.00e+02 3.47e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1318.2M
Iteration  6: Total net bbox = 1.498e+03 (9.13e+02 5.85e+02)
              Est.  stn bbox = 1.609e+03 (9.77e+02 6.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1318.2M
*** cost = 1.498e+03 (9.13e+02 5.85e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:25.9 mem=1330.5M) ***
Total net bbox length = 1.499e+03 (9.131e+02 5.861e+02) (ext = 7.431e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 80.63 um, max move: 196.53 um 
	Max move on inst (BGR_Core/R4/sub1): (257.27, 156.15) --> (75.53, 141.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1330.5MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 80.63 um
Max displacement: 196.53 um (Instance: BGR_Core/R4/sub1) (257.273, 156.152) -> (75.53, 141.36)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.131e+03 (2.148e+03 9.826e+02) (ext = 8.078e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1330.5MB
*** Finished refinePlace (0:00:25.9 mem=1330.5M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1317.5M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 22.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.641400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         1( 0.13%)   ( 0.13%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1317.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1317.46 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1317.46 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.46 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1317.46 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.46 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.46 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.227100e+02um, number of vias: 114
[NR-eGR]   met2  (3V) length: 7.561100e+02um, number of vias: 49
[NR-eGR]   met3  (4H) length: 8.912500e+02um, number of vias: 21
[NR-eGR]   met4  (5V) length: 2.360700e+02um, number of vias: 0
[NR-eGR] Total length: 2.806140e+03um, number of vias: 194
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1317.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1317.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.41 (MB), peak = 1299.80 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1317.5M, init mem=1317.5M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1317.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1317.5M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 01:58:20 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1525.23 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1157.79 (MB), peak = 1299.80 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_257928.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_257928.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 01:58:20 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.11 (MB), peak = 1299.80 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.39 (MB), peak = 1299.80 (MB)
#
#Finished routing data preparation on Mon May  9 01:58:20 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.10 (MB)
#Total memory = 1164.39 (MB)
#Peak memory = 1299.80 (MB)
#
#
#Start global routing on Mon May  9 01:58:20 2022
#
#
#Start global routing initialization on Mon May  9 01:58:20 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 01:58:20 2022
#
#Start routing resource analysis on Mon May  9 01:58:20 2022
#
#Routing resource analysis is done on Mon May  9 01:58:20 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         683           7        1380    22.83%
#  met1           H         601          10        1380     2.61%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2620       6.78%        6900     5.09%
#
#
#
#
#Global routing data preparation is done on Mon May  9 01:58:20 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.80 (MB), peak = 1299.80 (MB)
#
#
#Global routing initialization is done on Mon May  9 01:58:20 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.80 (MB), peak = 1299.80 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.06 (MB), peak = 1299.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.06 (MB), peak = 1299.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2519 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 1152 um.
#Total wire length on LAYER met2 = 1187 um.
#Total wire length on LAYER met3 = 179 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 155
#Up-Via Summary (total 155):
#           
#-----------------------
# li1                37
# met1              108
# met2               10
#-----------------------
#                   155 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.09 (MB)
#Total memory = 1167.47 (MB)
#Peak memory = 1299.80 (MB)
#
#Finished global routing on Mon May  9 01:58:20 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.47 (MB), peak = 1299.80 (MB)
#Start Track Assignment.
#Done with 47 horizontal wires in 1 hboxes and 54 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2541 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 9 um.
#Total wire length on LAYER met1 = 1162 um.
#Total wire length on LAYER met2 = 1177 um.
#Total wire length on LAYER met3 = 192 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 155
#Up-Via Summary (total 155):
#           
#-----------------------
# li1                37
# met1              108
# met2               10
#-----------------------
#                   155 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.56 (MB), peak = 1299.80 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.27 (MB)
#Total memory = 1167.56 (MB)
#Peak memory = 1299.80 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	li1           2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1179.10 (MB), peak = 1323.69 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.22 (MB), peak = 1323.69 (MB)
#Complete Detail Routing.
#Total wire length = 2609 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 54 um.
#Total wire length on LAYER met1 = 1171 um.
#Total wire length on LAYER met2 = 1185 um.
#Total wire length on LAYER met3 = 200 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# li1                27
# met1              143
# met2               18
#-----------------------
#                   188 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.38 (MB)
#Total memory = 1175.94 (MB)
#Peak memory = 1323.69 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.22 (MB), peak = 1323.69 (MB)
#
#Total wire length = 2609 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 54 um.
#Total wire length on LAYER met1 = 1171 um.
#Total wire length on LAYER met2 = 1185 um.
#Total wire length on LAYER met3 = 200 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# li1                27
# met1              143
# met2               18
#-----------------------
#                   188 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2609 um.
#Total half perimeter of net bounding box = 3850 um.
#Total wire length on LAYER li1 = 54 um.
#Total wire length on LAYER met1 = 1171 um.
#Total wire length on LAYER met2 = 1185 um.
#Total wire length on LAYER met3 = 200 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# li1                27
# met1              143
# met2               18
#-----------------------
#                   188 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.38 (MB)
#Total memory = 1175.94 (MB)
#Peak memory = 1323.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 21.23 (MB)
#Total memory = 1171.09 (MB)
#Peak memory = 1323.69 (MB)
#Number of warnings = 12
#Total number of warnings = 62
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 01:58:20 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1162.91 (MB), peak = 1323.69 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        230  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 231 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_2.lef
<CMD> loadFPlan /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp (mem = 1344.4M).
#% Begin Load floorplan data ... (date=05/09 01:58:22, mem=1163.5M)
*info: reset 51 existing net weight
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
Deleting old partition specification.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/examples/BGR_Top/BGR_Top.fp.spr (Created by Innovus v20.13-s083_1 on Sun May  8 01:51:55 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.5M, current mem=1163.5M)
**ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VNB' of cell 'sky130_asc_nfet_01v8_lvt_1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
#% End Load floorplan data ... (date=05/09 01:58:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1163.5M, current mem=1163.5M)
<CMD> defIn /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def
Reading DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def', current time is Mon May  9 01:58:22 2022 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (317400 207740)
DEF file '/home/users/xingyuni/ee372/aloe-sky130/aloe/layout/engine/def_hof/ro_top0.def' is parsed, current time is Mon May  9 01:58:22 2022.
Updating the floorplan ...
<CMD> createNetGroup group0
Net in the net group group0 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight clk 18
Specifying net weight for [clk].
Specified weight for 1 net(s).
<CMD> createNetGroup group1
Net in the net group group1 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight porst 10
Specifying net weight for [porst].
Specified weight for 1 net(s).
<CMD> createNetGroup group2
Net in the net group group2 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight va 5
Specifying net weight for [va].
Specified weight for 1 net(s).
<CMD> createNetGroup group3
Net in the net group group3 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vb 16
Specifying net weight for [vb].
Specified weight for 1 net(s).
<CMD> createNetGroup group4
Net in the net group group4 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vbg 7
Specifying net weight for [vbg].
Specified weight for 1 net(s).
<CMD> createNetGroup group5
Net in the net group group5 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight vc 2
Specifying net weight for [vc].
Specified weight for 1 net(s).
<CMD> createNetGroup group6
Net in the net group group6 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight ground 17
Specifying net weight for [ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group7
Net in the net group group7 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight power 15
Specifying net weight for [power].
Specified weight for 1 net(s).
<CMD> createNetGroup group8
Net in the net group group8 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l17 20
Specifying net weight for [l17].
Specified weight for 1 net(s).
<CMD> createNetGroup group9
Net in the net group group9 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l18 18
Specifying net weight for [l18].
Specified weight for 1 net(s).
<CMD> createNetGroup group10
Net in the net group group10 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l19 11
Specifying net weight for [l19].
Specified weight for 1 net(s).
<CMD> createNetGroup group11
Net in the net group group11 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight l20 13
Specifying net weight for [l20].
Specified weight for 1 net(s).
<CMD> createNetGroup group12
Net in the net group group12 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/power 14
Specifying net weight for [amp/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group13
Net in the net group group13 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/ground 10
Specifying net weight for [amp/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group14
Net in the net group group14 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vg 6
Specifying net weight for [amp/vg].
Specified weight for 1 net(s).
<CMD> createNetGroup group15
Net in the net group group15 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vq 19
Specifying net weight for [amp/vq].
Specified weight for 1 net(s).
<CMD> createNetGroup group16
Net in the net group group16 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight amp/vx 2
Specifying net weight for [amp/vx].
Specified weight for 1 net(s).
<CMD> createNetGroup group17
Net in the net group group17 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VNW 4
Specifying net weight for [VNW].
Specified weight for 1 net(s).
<CMD> createNetGroup group18
Net in the net group group18 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPST 12
Specifying net weight for [VDDPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group19
Net in the net group group19 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight POC 3
Specifying net weight for [POC].
Specified weight for 1 net(s).
<CMD> createNetGroup group20
Net in the net group group20 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDCE 19
Specifying net weight for [VDDCE].
Specified weight for 1 net(s).
<CMD> createNetGroup group21
Net in the net group group21 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VDDPE 10
Specifying net weight for [VDDPE].
Specified weight for 1 net(s).
<CMD> createNetGroup group22
Net in the net group group22 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VPW 6
Specifying net weight for [VPW].
Specified weight for 1 net(s).
<CMD> createNetGroup group23
Net in the net group group23 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSPST 9
Specifying net weight for [VSSPST].
Specified weight for 1 net(s).
<CMD> createNetGroup group24
Net in the net group group24 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight VSSE 17
Specifying net weight for [VSSE].
Specified weight for 1 net(s).
<CMD> createNetGroup group25
Net in the net group group25 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/ground 11
Specifying net weight for [BGR_Core/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group26
Net in the net group group26 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/vbneg 13
Specifying net weight for [BGR_Core/vbneg].
Specified weight for 1 net(s).
<CMD> createNetGroup group27
Net in the net group group27 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l6 20
Specifying net weight for [BGR_Core/l6].
Specified weight for 1 net(s).
<CMD> createNetGroup group28
Net in the net group group28 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l7 6
Specifying net weight for [BGR_Core/l7].
Specified weight for 1 net(s).
<CMD> createNetGroup group29
Net in the net group group29 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l8 11
Specifying net weight for [BGR_Core/l8].
Specified weight for 1 net(s).
<CMD> createNetGroup group30
Net in the net group group30 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l10 14
Specifying net weight for [BGR_Core/l10].
Specified weight for 1 net(s).
<CMD> createNetGroup group31
Net in the net group group31 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l11 15
Specifying net weight for [BGR_Core/l11].
Specified weight for 1 net(s).
<CMD> createNetGroup group32
Net in the net group group32 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l1 4
Specifying net weight for [BGR_Core/l1].
Specified weight for 1 net(s).
<CMD> createNetGroup group33
Net in the net group group33 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l2 2
Specifying net weight for [BGR_Core/l2].
Specified weight for 1 net(s).
<CMD> createNetGroup group34
Net in the net group group34 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l4 8
Specifying net weight for [BGR_Core/l4].
Specified weight for 1 net(s).
<CMD> createNetGroup group35
Net in the net group group35 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l5 12
Specifying net weight for [BGR_Core/l5].
Specified weight for 1 net(s).
<CMD> createNetGroup group36
Net in the net group group36 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/l12 7
Specifying net weight for [BGR_Core/l12].
Specified weight for 1 net(s).
<CMD> createNetGroup group37
Net in the net group group37 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R6/l 9
Specifying net weight for [BGR_Core/R6/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group38
Net in the net group group38 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R7/l 9
Specifying net weight for [BGR_Core/R7/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group39
Net in the net group group39 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R8/l 16
Specifying net weight for [BGR_Core/R8/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group40
Net in the net group group40 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R10/l 14
Specifying net weight for [BGR_Core/R10/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group41
Net in the net group group41 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R11/l 20
Specifying net weight for [BGR_Core/R11/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group42
Net in the net group group42 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R3/l 15
Specifying net weight for [BGR_Core/R3/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group43
Net in the net group group43 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R1/l 3
Specifying net weight for [BGR_Core/R1/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group44
Net in the net group group44 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R2/l 14
Specifying net weight for [BGR_Core/R2/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group45
Net in the net group group45 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R4/l 20
Specifying net weight for [BGR_Core/R4/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group46
Net in the net group group46 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R5/l 15
Specifying net weight for [BGR_Core/R5/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group47
Net in the net group group47 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight BGR_Core/R12/l 3
Specifying net weight for [BGR_Core/R12/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group48
Net in the net group group48 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/power 7
Specifying net weight for [CM/power].
Specified weight for 1 net(s).
<CMD> createNetGroup group49
Net in the net group group49 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight CM/ground 16
Specifying net weight for [CM/ground].
Specified weight for 1 net(s).
<CMD> createNetGroup group50
Net in the net group group50 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R17/l 4
Specifying net weight for [R17/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group51
Net in the net group group51 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R18/l 10
Specifying net weight for [R18/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group52
Net in the net group group52 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R19/l 7
Specifying net weight for [R19/l].
Specified weight for 1 net(s).
<CMD> createNetGroup group53
Net in the net group group53 keep specified order. Use -optimizeOrder switch to reorder nets for optimizing wire length.
<CMD> specifyNetWeight R20/l 16
Specifying net weight for [R20/l].
Specified weight for 1 net(s).
<CMD> setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
<CMD> all_constraint_modes -active
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
<CMD> place_design
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1336.4M)" ...
User-set net weight histogram:
3		: 2 nets
4		: 2 nets
5		: 1 nets
6     -	10	: 10 nets
11    -	15	: 11 nets
16    -	19	: 5 nets
20    -	63	: 4 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 30 (78.9%) nets
3		: 2 (5.3%) nets
4     -	14	: 6 (15.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M13 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M8 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance amp/M4 is connected to power net amp/power.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
#std cell=51 (0 fixed + 51 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38 #term=96 #term/net=2.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 51 single + 0 double + 0 multi
Total standard cell length = 1.2694 (mm), area = 0.0119 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.306.
Density for the design = 0.306.
       = stdcell_area 2591 sites (11932 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.4M
Iteration  2: Total net bbox = 1.721e+03 (1.21e+03 5.07e+02)
              Est.  stn bbox = 1.786e+03 (1.25e+03 5.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.4M
Iteration  3: Total net bbox = 5.317e+02 (2.95e+02 2.37e+02)
              Est.  stn bbox = 5.787e+02 (3.10e+02 2.69e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.4M
Iteration  4: Total net bbox = 6.017e+02 (2.81e+02 3.21e+02)
              Est.  stn bbox = 6.495e+02 (2.95e+02 3.55e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.4M
Iteration  5: Total net bbox = 7.182e+02 (2.75e+02 4.43e+02)
              Est.  stn bbox = 7.769e+02 (2.92e+02 4.85e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.4M
Iteration  6: Total net bbox = 1.506e+03 (8.39e+02 6.67e+02)
              Est.  stn bbox = 1.621e+03 (8.95e+02 7.26e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1336.4M
*** cost = 1.506e+03 (8.39e+02 6.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Placement multithread real runtime: 0:00:00.0 with 4 threads.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:27.6 mem=1348.6M) ***
Total net bbox length = 1.511e+03 (8.422e+02 6.693e+02) (ext = 6.931e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 51 insts, mean move: 67.98 um, max move: 184.52 um 
	Max move on inst (BGR_Core/R1/sub1): (265.91, 109.30) --> (124.53, 66.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1348.6MB
Summary Report:
Instances move: 51 (out of 51 movable)
Instances flipped: 0
Mean displacement: 67.98 um
Max displacement: 184.52 um (Instance: BGR_Core/R1/sub1) (265.912, 109.298) -> (124.53, 66.16)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.032e+03 (1.918e+03 1.113e+03) (ext = 7.560e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1348.6MB
*** Finished refinePlace (0:00:27.6 mem=1348.6M) ***
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1336.6M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 26.900%
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has no routable track
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] Read 1179 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 497
[NR-eGR] #PG Blockages       : 1179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.650800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1336.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1336.58 MB )
[NR-eGR] Started Export all nets (4T) ( Curr Mem: 1336.58 MB )
[NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1336.58 MB )
[NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1336.58 MB )
[NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1336.58 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1336.58 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 7.905700e+02um, number of vias: 114
[NR-eGR]   met2  (3V) length: 7.692500e+02um, number of vias: 51
[NR-eGR]   met3  (4H) length: 9.034400e+02um, number of vias: 24
[NR-eGR]   met4  (5V) length: 2.757200e+02um, number of vias: 0
[NR-eGR] Total length: 2.738980e+03um, number of vias: 199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1336.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1336.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> selectNet *
<CMD> deselectNet VDD
<CMD> deselectNet VSS
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.62 (MB), peak = 1323.69 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeSelectedNetOnly                          true
setNanoRouteMode -routeTopRoutingLayer                          5
setDesignMode -flowEffort                                       standard
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1336.6M, init mem=1336.6M)
*info: Placed = 51            
*info: Unplaced = 0           
Placement Density:29.98%(11688/38985)
Placement Density (including fixed std cells):29.98%(11688/38985)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1336.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1336.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon May  9 01:58:22 2022
#
#Generating timing data, please wait...
#38 total nets, 37 already routed, 37 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net amp/vx is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 5.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 77
End delay calculation. (MEM=1543.34 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.84 (MB), peak = 1323.69 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance amp/M6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/porst of net porst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/va of net va because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=57)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_257928.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 5 ports, 51 instances from timing file .timing_file_257928.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#42 routable nets do not have any wires.
#42 nets will be global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Mon May  9 01:58:23 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 14 nets.
#Voltage range [0.000 - 3.300] has 43 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.32 (MB), peak = 1323.69 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.60 (MB), peak = 1323.69 (MB)
#
#Finished routing data preparation on Mon May  9 01:58:23 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.27 (MB)
#Total memory = 1173.60 (MB)
#Peak memory = 1323.69 (MB)
#
#
#Start global routing on Mon May  9 01:58:23 2022
#
#
#Start global routing initialization on Mon May  9 01:58:23 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May  9 01:58:23 2022
#
#Start routing resource analysis on Mon May  9 01:58:23 2022
#
#Routing resource analysis is done on Mon May  9 01:58:23 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         683           7        1380    25.36%
#  met1           H         601          10        1380     2.39%
#  met2           V         690           0        1380     0.00%
#  met3           H         331           0        1380     0.00%
#  met4           V         315         144        1380     0.00%
#  --------------------------------------------------------------
#  Total                   2621       6.77%        6900     5.55%
#
#
#
#
#Global routing data preparation is done on Mon May  9 01:58:23 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.54 (MB), peak = 1323.69 (MB)
#
#
#Global routing initialization is done on Mon May  9 01:58:23 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.54 (MB), peak = 1323.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.79 (MB), peak = 1323.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.79 (MB), peak = 1323.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 42.
#Total number of nets in the design = 57.
#
#42 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              42  
#-----------------------------
#        Total              42  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 2243 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 925 um.
#Total wire length on LAYER met2 = 1166 um.
#Total wire length on LAYER met3 = 152 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 155
#Up-Via Summary (total 155):
#           
#-----------------------
# li1                35
# met1              114
# met2                6
#-----------------------
#                   155 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.66 (MB)
#Total memory = 1177.26 (MB)
#Peak memory = 1323.69 (MB)
#
#Finished global routing on Mon May  9 01:58:23 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.26 (MB), peak = 1323.69 (MB)
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 59 vertical wires in 2 hboxes.
#Done with 10 horizontal wires in 1 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 2319 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 11 um.
#Total wire length on LAYER met1 = 977 um.
#Total wire length on LAYER met2 = 1169 um.
#Total wire length on LAYER met3 = 162 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 155
#Up-Via Summary (total 155):
#           
#-----------------------
# li1                35
# met1              114
# met2                6
#-----------------------
#                   155 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.34 (MB), peak = 1323.69 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.01 (MB)
#Total memory = 1177.34 (MB)
#Peak memory = 1323.69 (MB)
#Using multithreading with 4 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1187.43 (MB), peak = 1323.69 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.64 (MB), peak = 1323.69 (MB)
#Complete Detail Routing.
#Total wire length = 2307 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 54 um.
#Total wire length on LAYER met1 = 884 um.
#Total wire length on LAYER met2 = 1155 um.
#Total wire length on LAYER met3 = 214 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                25
# met1              137
# met2               22
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.02 (MB)
#Total memory = 1185.36 (MB)
#Peak memory = 1323.69 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.64 (MB), peak = 1323.69 (MB)
#
#Total wire length = 2307 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 54 um.
#Total wire length on LAYER met1 = 884 um.
#Total wire length on LAYER met2 = 1155 um.
#Total wire length on LAYER met3 = 214 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                25
# met1              137
# met2               22
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 2307 um.
#Total half perimeter of net bounding box = 3633 um.
#Total wire length on LAYER li1 = 54 um.
#Total wire length on LAYER met1 = 884 um.
#Total wire length on LAYER met2 = 1155 um.
#Total wire length on LAYER met3 = 214 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
# li1                25
# met1              137
# met2               22
#-----------------------
#                   184 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 8.02 (MB)
#Total memory = 1185.36 (MB)
#Peak memory = 1323.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.18 (MB)
#Total memory = 1180.42 (MB)
#Peak memory = 1323.69 (MB)
#Number of warnings = 12
#Total number of warnings = 77
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  9 01:58:23 2022
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1171.41 (MB), peak = 1323.69 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883        228  The resistance extracted for a wire belo...
ERROR     IMPDC-634            2  Failed to build the timing graph since t...
*** Message Summary: 229 warning(s), 2 error(s)

<CMD> write_lef_abstract -5.8 -extractBlockObs /home/users/xingyuni/ee372/aloe-sky130/aloe/layout/output/lef/ro_top0_3.lef
<CMD> win
<CMD> zoomBox -245.27500 -165.91400 164.57500 232.61400
<CMD> zoomBox -311.87400 -209.47000 170.30300 259.38700
<CMD> pan 248.63700 169.00300
<CMD> deselectAll
<CMD> zoomBox 33.73200 -43.63600 591.61100 225.76000
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_route -isVisible 0
<CMD> zoomBox 100.22700 17.59900 442.83700 183.04300
<CMD> pan -80.37700 -71.91100
<CMD> zoomBox 96.31900 57.39000 275.16500 143.75400
<CMD> zoomBox 108.85200 62.13600 260.87300 135.54600
<CMD> zoomBox 119.50700 66.17000 248.72500 128.56900
<CMD> zoomBox 128.56200 69.59900 238.40000 122.63900
<CMD> zoomBox 136.26000 72.51400 229.62300 117.59800
<CMD> zoomBox 142.80400 74.99200 222.16200 113.31300
<CMD> zoomBox 153.09400 78.88800 210.43000 106.57500
<CMD> zoomBox 157.11200 80.41000 205.84800 103.94400
<CMD> zoomBox 153.09300 78.88700 210.43000 106.57500
<CMD> zoomBox 148.36400 77.09600 215.82100 109.67100
<CMD> zoomBox 157.10900 80.40700 205.84800 103.94300
<CMD> zoomBox 160.76700 81.74300 202.19600 101.74900
<CMD> zoomBox 163.87700 82.87900 199.09200 99.88400
<CMD> zoomBox 166.52100 83.84500 196.45400 98.29900
<CMD> zoomBox 168.76800 84.66600 194.21100 96.95200
<CMD> zoomBox 157.10600 80.40600 205.85000 103.94400
<CMD> zoomBox 152.80100 78.83300 210.14700 106.52500
<CMD> zoomBox 147.73600 76.98300 215.20200 109.56200
<CMD> zoomBox 126.52000 69.23400 236.37700 122.28300
<CMD> zoomBox 132.38300 72.19800 225.76200 117.29000
<CMD> zoomBox 137.36700 74.71700 216.73900 113.04500
<CMD> zoomBox 143.98900 76.66000 211.45500 109.23900
<CMD> zoomBox 149.72700 78.30200 207.07300 105.99400
<CMD> zoomBox 154.60400 79.69800 203.34800 103.23600
<CMD> zoomBox 158.75600 80.88400 200.19000 100.89200
<CMD> zoomBox 165.28600 82.74900 195.22200 97.20500
<CMD> zoomBox 167.83600 83.47700 193.28200 95.76500
<CMD> zoomBox 165.28400 82.74800 195.22200 97.20500
<CMD> zoomBox 154.59900 79.69500 203.35100 103.23700
<CMD> zoomBox 129.24600 72.45100 222.63900 117.55000
<CMD> zoomBox 119.88600 69.77700 229.76000 122.83400
<CMD> zoomBox 107.94500 66.70600 237.20900 129.12700
<CMD> zoomBox 137.25800 72.66700 230.65200 117.76600
<CMD> zoomBox 148.70600 74.99500 228.09100 113.32900
<CMD> zoomBox 158.43700 76.97400 225.91400 109.55800
<CMD> zoomBox 123.78900 69.92800 233.66500 122.98600
<CMD> zoomBox 89.30200 62.91500 241.37900 136.35200
<CMD> zoomBox 67.37000 58.45500 246.28500 144.85200
<CMD> pan 67.15900 -11.01400
<CMD> zoomBox 144.70800 61.62900 296.78500 135.06600
<CMD> zoomBox 172.27600 75.91100 251.66400 114.24700
<CMD> zoomBox 180.63100 80.23900 237.98900 107.93700
<CMD> zoomBox 176.79100 78.25000 244.27200 110.83600
<CMD> zoomBox 167.03500 70.17900 260.43700 115.28200
<CMD> zoomBox 160.83100 65.03900 270.71700 118.10200
<CMD> pan 18.90500 -85.26600
<CMD> pan -38.34700 -96.11500
<CMD> pan -31.47300 -40.90400
<CMD> zoomBox 141.48200 115.18400 190.24000 138.72900
<CMD> zoomBox 145.25700 116.94300 186.70100 136.95600
<CMD> zoomBox 148.46500 118.43800 183.69300 135.44900
<CMD> zoomBox 145.25600 116.94200 186.70100 136.95600
<CMD> zoomBox 141.48000 115.18300 190.24000 138.72900
<CMD> zoomBox 145.25500 116.94200 186.70100 136.95600
<CMD> zoomBox 148.46400 118.43700 183.69300 135.44900
<CMD> zoomBox 145.25500 116.94200 186.70100 136.95600
<CMD> zoomBox 148.46400 118.43700 183.69300 135.44900
<CMD> zoomBox 152.08500 120.30700 182.03000 134.76700
<CMD> zoomBox 155.16300 121.89600 180.61600 134.18700
<CMD> zoomBox 160.00300 124.39500 178.39300 133.27500
<CMD> zoomBox 161.89300 125.37000 177.52500 132.91900
<CMD> zoomBox 163.49900 126.19900 176.78700 132.61600
<CMD> zoomBox 164.86400 126.90400 176.16000 132.35900
<CMD> zoomBox 163.49800 126.19900 176.78700 132.61600
<CMD> zoomBox 161.89000 125.36900 177.52500 132.91900
<CMD> zoomBox 159.99900 124.39300 178.39300 133.27500
<CMD> zoomBox 157.77500 123.24400 179.41500 133.69400
<CMD> zoomBox 155.15800 121.89300 180.61700 134.18700
<CMD> zoomBox 152.07800 120.30300 182.03100 134.76700
<CMD> zoomBox 155.15700 121.89300 180.61700 134.18700
<CMD> zoomBox 157.77400 123.24400 179.41500 133.69400
<CMD> zoomBox 159.99800 124.39200 178.39300 133.27500
<CMD> zoomBox 161.88800 125.36800 177.52500 132.91900
<CMD> zoomBox 163.49500 126.19700 176.78700 132.61600
<CMD> zoomBox 161.88600 125.36700 177.52500 132.91900
<CMD> zoomBox 157.76900 123.24100 179.41600 133.69400
<CMD> zoomBox 152.07100 120.29900 182.03300 134.76700
<CMD> zoomBox 148.44800 118.42700 183.69700 135.44900
<CMD> zoomBox 144.18400 116.22600 185.65500 136.25200
<CMD> zoomBox 139.16900 113.63600 187.95800 137.19600
<CMD> zoomBox 133.26800 110.58900 190.66800 138.30700
<CMD> zoomBox 139.16800 113.63600 187.95800 137.19600
<CMD> zoomBox 144.18300 116.22600 185.65400 136.25200
<CMD> zoomBox 126.32600 107.00500 193.85500 139.61400
<CMD> zoomBox 118.16000 102.78800 197.60600 141.15200
<CMD> zoomBox 108.55300 97.82700 202.01900 142.96100
<CMD> zoomBox 83.95300 85.12300 213.31900 147.59300
<CMD> zoomBox 68.66700 75.75000 220.86200 149.24400
<CMD> zoomBox 50.76200 64.67000 229.81500 151.13400

--------------------------------------------------------------------------------
Exiting Innovus on Mon May  9 02:01:48 2022
  Total CPU time:     0:01:19
  Total real time:    0:04:23
  Peak memory (main): 1301.38MB


*** Memory Usage v#2 (Current mem = 1773.328M, initial mem = 287.723M) ***
*** Message Summary: 1543 warning(s), 16 error(s)

--- Ending "Innovus" (totcpu=0:01:05, real=0:04:21, mem=1773.3M) ---
