

================================================================
== Vitis HLS Report for 'ScaWriter'
================================================================
* Date:           Tue Sep 14 14:04:56 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MBKM-Tutorial5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      98|    -|
|Register         |        -|     -|      73|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      73|     100|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  44|          9|    1|          9|
    |ap_done         |   9|          2|    1|          2|
    |ddr2_blk_n_AW   |   9|          2|    1|          2|
    |ddr2_blk_n_B    |   9|          2|    1|          2|
    |ddr2_blk_n_W    |   9|          2|    1|          2|
    |ddr_blk_n       |   9|          2|    1|          2|
    |fifoC325_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  98|         21|    7|         21|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   8|   0|    8|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ddr2_addr_reg_97  |  32|   0|   32|          0|
    |tmp_reg_92        |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  73|   0|   73|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   ScaWriter  | return value |
|fifoC325_dout        |  in |   32|   ap_fifo  |   fifoC325   |    pointer   |
|fifoC325_empty_n     |  in |    1|   ap_fifo  |   fifoC325   |    pointer   |
|fifoC325_read        | out |    1|   ap_fifo  |   fifoC325   |    pointer   |
|m_axi_ddr2_AWVALID   | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWREADY   |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWADDR    | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWID      | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWLEN     | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWSIZE    | out |    3|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWBURST   | out |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWLOCK    | out |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWCACHE   | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWPROT    | out |    3|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWQOS     | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWREGION  | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWUSER    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WVALID    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WREADY    |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WDATA     | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WSTRB     | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WLAST     | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WID       | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WUSER     | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARVALID   | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARREADY   |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARADDR    | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARID      | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARLEN     | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARSIZE    | out |    3|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARBURST   | out |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARLOCK    | out |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARCACHE   | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARPROT    | out |    3|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARQOS     | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARREGION  | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARUSER    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RVALID    |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RREADY    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RDATA     |  in |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RLAST     |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RID       |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RUSER     |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RRESP     |  in |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BVALID    |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BREADY    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BRESP     |  in |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BID       |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BUSER     |  in |    1|    m_axi   |     ddr2     |    pointer   |
|ddr_dout             |  in |   64|   ap_fifo  |      ddr     |    pointer   |
|ddr_empty_n          |  in |    1|   ap_fifo  |      ddr     |    pointer   |
|ddr_read             | out |    1|   ap_fifo  |      ddr     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

