#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Aug  9 13:04:18 2022
# Process ID: 13684
# Current directory: C:/Users/ehgartns/Documents/new_pq_repo/QuickQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5244 C:\Users\ehgartns\Documents\new_pq_repo\QuickQ\QuickQ_project.xpr
# Log file: C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/vivado.log
# Journal file: C:/Users/ehgartns/Documents/new_pq_repo/QuickQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/QuickQ_project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/QuickQ_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1073.664 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/RTL/counter.sv w ]
add_files C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/RTL/counter.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ERROR: [Vivado 12-106] *** Exception: java.io.FileNotFoundException: C:\Users\ehgartns\Documents\new_pq_repo\QuickQ\RTL\counter.sv (The system cannot find the file specified) (See C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/vivado_pid13684.debug)
export_ip_user_files -of_objects  [get_files C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/RTL/counter.sv] -no_script -reset -force -quiet
remove_files  C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/RTL/counter.sv
close [ open C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/RTL/counter_addr.sv w ]
add_files C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/RTL/counter_addr.sv
update_compile_order -fileset sources_1
file mkdir C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/QuickQ_project.srcs/sources_1/new
close [ open C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/QuickQ_project.srcs/sources_1/new/counter_size.sv w ]
add_files C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/QuickQ_project.srcs/sources_1/new/counter_size.sv
update_compile_order -fileset sources_1
set_property top counter_size [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: counter_size
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1587.516 ; gain = 245.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_size' [C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/QuickQ_project.srcs/sources_1/new/counter_size.sv:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_size' (1#1) [C:/Users/ehgartns/Documents/new_pq_repo/QuickQ/QuickQ_project.srcs/sources_1/new/counter_size.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1663.559 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1663.559 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1663.559 ; gain = 321.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1663.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1814.219 ; gain = 471.836
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1814.219 ; gain = 740.555
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  9 16:03:51 2022...
