#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023767d5cf70 .scope module, "tb_register_file" "tb_register_file" 2 3;
 .timescale -9 -12;
v0000023767dc5190_0 .var "clk", 0 0;
v0000023767dc59b0_0 .var "read_addr1", 4 0;
v0000023767dc52d0_0 .var "read_addr2", 4 0;
v0000023767dc6630_0 .net "read_data1", 31 0, L_0000023767dc6a90;  1 drivers
v0000023767dc63b0_0 .net "read_data2", 31 0, L_0000023767dc6c70;  1 drivers
v0000023767dc6e50_0 .var "reset", 0 0;
v0000023767dc5cd0_0 .var "write_addr", 4 0;
v0000023767dc50f0_0 .var "write_data", 31 0;
v0000023767dc6b30_0 .var "write_enable", 0 0;
S_0000023767d5ea70 .scope module, "uut" "register_file" 2 19, 3 1 0, S_0000023767d5cf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0000023767d58e20 .functor AND 1, v0000023767dc6b30_0, L_0000023767dc6bd0, C4<1>, C4<1>;
L_0000023767d58f70 .functor AND 1, v0000023767dc6b30_0, L_0000023767dc6770, C4<1>, C4<1>;
L_0000023767dc70b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023767d5b4d0_0 .net/2u *"_ivl_0", 4 0, L_0000023767dc70b8;  1 drivers
v0000023767d5bbb0_0 .net *"_ivl_10", 31 0, L_0000023767dc6130;  1 drivers
v0000023767d5b750_0 .net *"_ivl_12", 6 0, L_0000023767dc66d0;  1 drivers
L_0000023767dc7148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023767d5b7f0_0 .net *"_ivl_15", 1 0, L_0000023767dc7148;  1 drivers
v0000023767d5b890_0 .net *"_ivl_16", 31 0, L_0000023767dc5a50;  1 drivers
v0000023767d5b9d0_0 .net *"_ivl_2", 0 0, L_0000023767dc5af0;  1 drivers
L_0000023767dc7190 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023767d5bb10_0 .net/2u *"_ivl_20", 4 0, L_0000023767dc7190;  1 drivers
v0000023767d5ba70_0 .net *"_ivl_22", 0 0, L_0000023767dc5370;  1 drivers
L_0000023767dc71d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023767d5b2f0_0 .net/2u *"_ivl_24", 31 0, L_0000023767dc71d8;  1 drivers
v0000023767d5bc50_0 .net *"_ivl_26", 0 0, L_0000023767dc6770;  1 drivers
v0000023767d5af30_0 .net *"_ivl_29", 0 0, L_0000023767d58f70;  1 drivers
v0000023767d5bcf0_0 .net *"_ivl_30", 31 0, L_0000023767dc61d0;  1 drivers
v0000023767d5b570_0 .net *"_ivl_32", 6 0, L_0000023767dc64f0;  1 drivers
L_0000023767dc7220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023767d5b070_0 .net *"_ivl_35", 1 0, L_0000023767dc7220;  1 drivers
v0000023767d5bd90_0 .net *"_ivl_36", 31 0, L_0000023767dc5d70;  1 drivers
L_0000023767dc7100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023767d5ae90_0 .net/2u *"_ivl_4", 31 0, L_0000023767dc7100;  1 drivers
v0000023767d5b110_0 .net *"_ivl_6", 0 0, L_0000023767dc6bd0;  1 drivers
v0000023767d5b1b0_0 .net *"_ivl_9", 0 0, L_0000023767d58e20;  1 drivers
v0000023767d5b250_0 .net "clk", 0 0, v0000023767dc5190_0;  1 drivers
v0000023767d5b390_0 .var/i "i", 31 0;
v0000023767d5b610_0 .net "read_addr1", 4 0, v0000023767dc59b0_0;  1 drivers
v0000023767d5b6b0_0 .net "read_addr2", 4 0, v0000023767dc52d0_0;  1 drivers
v0000023767d5b430_0 .net "read_data1", 31 0, L_0000023767dc6a90;  alias, 1 drivers
v0000023767dc5b90_0 .net "read_data2", 31 0, L_0000023767dc6c70;  alias, 1 drivers
v0000023767dc5690 .array "registers", 31 0, 31 0;
v0000023767dc6090_0 .net "reset", 0 0, v0000023767dc6e50_0;  1 drivers
v0000023767dc5c30_0 .net "write_addr", 4 0, v0000023767dc5cd0_0;  1 drivers
v0000023767dc6d10_0 .net "write_data", 31 0, v0000023767dc50f0_0;  1 drivers
v0000023767dc6db0_0 .net "write_enable", 0 0, v0000023767dc6b30_0;  1 drivers
E_0000023767d60b90 .event posedge, v0000023767dc6090_0, v0000023767d5b250_0;
L_0000023767dc5af0 .cmp/eq 5, v0000023767dc59b0_0, L_0000023767dc70b8;
L_0000023767dc6bd0 .cmp/eq 5, v0000023767dc59b0_0, v0000023767dc5cd0_0;
L_0000023767dc6130 .array/port v0000023767dc5690, L_0000023767dc66d0;
L_0000023767dc66d0 .concat [ 5 2 0 0], v0000023767dc59b0_0, L_0000023767dc7148;
L_0000023767dc5a50 .functor MUXZ 32, L_0000023767dc6130, v0000023767dc50f0_0, L_0000023767d58e20, C4<>;
L_0000023767dc6a90 .functor MUXZ 32, L_0000023767dc5a50, L_0000023767dc7100, L_0000023767dc5af0, C4<>;
L_0000023767dc5370 .cmp/eq 5, v0000023767dc52d0_0, L_0000023767dc7190;
L_0000023767dc6770 .cmp/eq 5, v0000023767dc52d0_0, v0000023767dc5cd0_0;
L_0000023767dc61d0 .array/port v0000023767dc5690, L_0000023767dc64f0;
L_0000023767dc64f0 .concat [ 5 2 0 0], v0000023767dc52d0_0, L_0000023767dc7220;
L_0000023767dc5d70 .functor MUXZ 32, L_0000023767dc61d0, v0000023767dc50f0_0, L_0000023767d58f70, C4<>;
L_0000023767dc6c70 .functor MUXZ 32, L_0000023767dc5d70, L_0000023767dc71d8, L_0000023767dc5370, C4<>;
    .scope S_0000023767d5ea70;
T_0 ;
    %wait E_0000023767d60b90;
    %load/vec4 v0000023767dc6090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023767d5b390_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000023767d5b390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023767d5b390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023767dc5690, 0, 4;
    %load/vec4 v0000023767d5b390_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023767d5b390_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023767dc6db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0000023767dc5c30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000023767dc6d10_0;
    %load/vec4 v0000023767dc5c30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023767dc5690, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023767d5cf70;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000023767dc5190_0;
    %inv;
    %store/vec4 v0000023767dc5190_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023767d5cf70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023767dc5190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023767dc6e50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023767dc59b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023767dc52d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023767dc5cd0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023767dc50f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023767dc6b30_0, 0, 1;
    %vpi_call 2 46 "$dumpfile", "waveforms/register_file.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023767d5cf70 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023767dc6e50_0, 0, 1;
    %vpi_call 2 53 "$display", "Test 1: Basic write and read" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023767dc5cd0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000023767dc50f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023767dc6b30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023767dc6b30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023767dc59b0_0, 0, 5;
    %delay 5000, 0;
    %load/vec4 v0000023767dc6630_0;
    %cmpi/ne 305419896, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 61 "$display", "Error: Read data1 mismatch" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 62 "$display", "PASS: Basic write/read" {0 0 0};
T_2.1 ;
    %vpi_call 2 65 "$display", "\012Test 2: Write to x0" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023767dc5cd0_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000023767dc50f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023767dc6b30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023767dc6b30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023767dc59b0_0, 0, 5;
    %delay 5000, 0;
    %load/vec4 v0000023767dc6630_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 73 "$display", "Error: x0 was modified" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 74 "$display", "PASS: x0 remains zero" {0 0 0};
T_2.3 ;
    %vpi_call 2 77 "$display", "\012Test 3: Write forwarding" {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023767dc5cd0_0, 0, 5;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0000023767dc50f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023767dc6b30_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023767dc59b0_0, 0, 5;
    %delay 5000, 0;
    %load/vec4 v0000023767dc6630_0;
    %cmpi/ne 2882400001, 0, 32;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 83 "$display", "Error: Write forwarding failed" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 84 "$display", "PASS: Write forwarding works" {0 0 0};
T_2.5 ;
    %vpi_call 2 87 "$display", "\012Test 4: Simultaneous read/write" {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023767dc5cd0_0, 0, 5;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0000023767dc50f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023767dc6b30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023767dc59b0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023767dc52d0_0, 0, 5;
    %delay 5000, 0;
    %load/vec4 v0000023767dc6630_0;
    %cmpi/ne 305419896, 0, 32;
    %jmp/1 T_2.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000023767dc63b0_0;
    %cmpi/ne 3405691582, 0, 32;
    %flag_or 6, 8;
T_2.8;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 95 "$display", "Error: Simultaneous read/write failed" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 96 "$display", "PASS: Simultaneous read/write works" {0 0 0};
T_2.7 ;
    %delay 10000, 0;
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/tb_register_file.v";
    "rtl/register_file.v";
