

================================================================
== Vitis HLS Report for 'bicg'
================================================================
* Date:           Wed Apr 26 11:19:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      919|      919|  4.595 us|  4.595 us|  920|  920|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bicg_Pipeline_VITIS_LOOP_16_1_fu_371  |bicg_Pipeline_VITIS_LOOP_16_1  |      902|      902|  4.510 us|  4.510 us|  902|  902|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|  120|   12614|    3434|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     223|    -|
|Register         |        -|    -|     979|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|  120|   13593|    3657|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   20|       6|       3|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-----+-------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-----+-------+------+-----+
    |grp_bicg_Pipeline_VITIS_LOOP_16_1_fu_371  |bicg_Pipeline_VITIS_LOOP_16_1  |        0|  120|  12614|  3434|    0|
    +------------------------------------------+-------------------------------+---------+-----+-------+------+-----+
    |Total                                     |                               |        0|  120|  12614|  3434|    0|
    +------------------------------------------+-------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  93|         19|    1|         19|
    |p_address0  |  65|         16|    5|         80|
    |p_address1  |  65|         16|    5|         80|
    +------------+----+-----------+-----+-----------+
    |Total       | 223|         51|   11|        179|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  18|   0|   18|          0|
    |grp_bicg_Pipeline_VITIS_LOOP_16_1_fu_371_ap_start_reg  |   1|   0|    1|          0|
    |p_load_10_reg_535                                      |  32|   0|   32|          0|
    |p_load_11_reg_540                                      |  32|   0|   32|          0|
    |p_load_12_reg_555                                      |  32|   0|   32|          0|
    |p_load_13_reg_560                                      |  32|   0|   32|          0|
    |p_load_14_reg_575                                      |  32|   0|   32|          0|
    |p_load_15_reg_580                                      |  32|   0|   32|          0|
    |p_load_16_reg_595                                      |  32|   0|   32|          0|
    |p_load_17_reg_600                                      |  32|   0|   32|          0|
    |p_load_18_reg_615                                      |  32|   0|   32|          0|
    |p_load_19_reg_620                                      |  32|   0|   32|          0|
    |p_load_1_reg_440                                       |  32|   0|   32|          0|
    |p_load_20_reg_635                                      |  32|   0|   32|          0|
    |p_load_21_reg_640                                      |  32|   0|   32|          0|
    |p_load_22_reg_655                                      |  32|   0|   32|          0|
    |p_load_23_reg_660                                      |  32|   0|   32|          0|
    |p_load_24_reg_675                                      |  32|   0|   32|          0|
    |p_load_25_reg_680                                      |  32|   0|   32|          0|
    |p_load_26_reg_695                                      |  32|   0|   32|          0|
    |p_load_27_reg_700                                      |  32|   0|   32|          0|
    |p_load_28_reg_715                                      |  32|   0|   32|          0|
    |p_load_29_reg_720                                      |  32|   0|   32|          0|
    |p_load_2_reg_455                                       |  32|   0|   32|          0|
    |p_load_3_reg_460                                       |  32|   0|   32|          0|
    |p_load_4_reg_475                                       |  32|   0|   32|          0|
    |p_load_5_reg_480                                       |  32|   0|   32|          0|
    |p_load_6_reg_495                                       |  32|   0|   32|          0|
    |p_load_7_reg_500                                       |  32|   0|   32|          0|
    |p_load_8_reg_515                                       |  32|   0|   32|          0|
    |p_load_9_reg_520                                       |  32|   0|   32|          0|
    |p_load_reg_435                                         |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 979|   0|  979|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|          bicg|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|   10|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|s_address0  |  out|    5|   ap_memory|             s|         array|
|s_ce0       |  out|    1|   ap_memory|             s|         array|
|s_we0       |  out|    1|   ap_memory|             s|         array|
|s_d0        |  out|   32|   ap_memory|             s|         array|
|s_q0        |   in|   32|   ap_memory|             s|         array|
|s_address1  |  out|    5|   ap_memory|             s|         array|
|s_ce1       |  out|    1|   ap_memory|             s|         array|
|s_we1       |  out|    1|   ap_memory|             s|         array|
|s_d1        |  out|   32|   ap_memory|             s|         array|
|s_q1        |   in|   32|   ap_memory|             s|         array|
|q_address0  |  out|    5|   ap_memory|             q|         array|
|q_ce0       |  out|    1|   ap_memory|             q|         array|
|q_we0       |  out|    1|   ap_memory|             q|         array|
|q_d0        |  out|   32|   ap_memory|             q|         array|
|q_q0        |   in|   32|   ap_memory|             q|         array|
|p_address0  |  out|    5|   ap_memory|             p|         array|
|p_ce0       |  out|    1|   ap_memory|             p|         array|
|p_q0        |   in|   32|   ap_memory|             p|         array|
|p_address1  |  out|    5|   ap_memory|             p|         array|
|p_ce1       |  out|    1|   ap_memory|             p|         array|
|p_q1        |   in|   32|   ap_memory|             p|         array|
|r_address0  |  out|    5|   ap_memory|             r|         array|
|r_ce0       |  out|    1|   ap_memory|             r|         array|
|r_q0        |   in|   32|   ap_memory|             r|         array|
+------------+-----+-----+------------+--------------+--------------+

