
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035827                       # Number of seconds simulated
sim_ticks                                 35826894021                       # Number of ticks simulated
final_tick                               562793257206                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296088                       # Simulator instruction rate (inst/s)
host_op_rate                                   383373                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3298881                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907068                       # Number of bytes of host memory used
host_seconds                                 10860.32                       # Real time elapsed on the host
sim_insts                                  3215606904                       # Number of instructions simulated
sim_ops                                    4163553407                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2056704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1866496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1197440                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5126016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1625984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1625984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16068                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14582                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9355                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40047                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12703                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12703                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57406707                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53591                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     52097622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33422936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143077321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50018                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53591                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46446                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             150055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45384453                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45384453                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45384453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57406707                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53591                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     52097622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33422936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              188461774                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85915814                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080446                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25258039                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117409                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13017201                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12137282                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3278294                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89804                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31174501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172345375                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080446                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15415576                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37905197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11379167                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6261802                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15268831                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84556296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46651099     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3326485      3.93%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2691557      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6546819      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1780348      2.11%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2274363      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1642725      1.94%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925104      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18717796     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84556296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361755                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005980                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32613363                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6069645                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36455180                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245455                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9172651                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310447                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42450                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206065406                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82458                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9172651                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35000928                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1357802                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1188936                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34255986                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3579991                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198805364                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        31198                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482815                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113539                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1483                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278283501                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928139729                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928139729                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107587952                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40406                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22650                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9816324                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18531474                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9446994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146389                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3070689                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188006060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38899                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149369911                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287087                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64903984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198277245                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5831                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84556296                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766514                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887334                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29216566     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18242161     21.57%     56.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11951112     14.13%     70.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8847364     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7616980      9.01%     89.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3956736      4.68%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3368422      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634338      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722617      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84556296                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874117     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            12      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178384     14.51%     85.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177215     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124456852     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127129      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14824798      9.92%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7944598      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149369911                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738561                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229728                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384812931                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252949565                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145570899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150599639                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561464                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7297506                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2871                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          622                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2421218                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9172651                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         553537                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80932                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188044959                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       408848                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18531474                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9446994                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22365                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          622                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1264420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2456445                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147001042                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915356                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2368867                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21650962                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20741822                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7735606                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710989                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145667863                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145570899                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94867664                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267826688                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694343                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354213                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65236377                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2121838                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75383645                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629126                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141148                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29160254     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20953095     27.80%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8523991     11.31%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4797266      6.36%     84.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918062      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1590911      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1890303      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950165      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3599598      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75383645                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3599598                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259829859                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385270108                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1359518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859158                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859158                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163930                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163930                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661308258                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201176017                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190138209                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85915814                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31362248                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27422538                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1984990                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15545727                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15065644                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2252286                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62658                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36962265                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174506603                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31362248                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17317930                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35908030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9750260                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4169004                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         18219947                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       788546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84793285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.368633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48885255     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1777332      2.10%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3247573      3.83%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3048598      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5031590      5.93%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5238576      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1238271      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          931653      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15394437     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84793285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365035                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.031135                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38125721                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4026341                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34754667                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138256                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7748296                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3410869                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5699                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195227050                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1362                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7748296                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39729445                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1361245                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       459580                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33274490                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2220225                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190085852                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        760778                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       893639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    252389809                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    865160057                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    865160057                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164228095                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88161697                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22351                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10941                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5940005                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29259385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6352700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104100                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1963213                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179889788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151870745                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       202521                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53938700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    147986754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84793285                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791070                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841778                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29267446     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15884410     18.73%     53.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13731412     16.19%     69.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8476084     10.00%     79.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8876839     10.47%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5213109      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2309159      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       611204      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       423622      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84793285                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         597428     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        192700     21.36%     87.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111850     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119092127     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1195760      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10928      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26162061     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5409869      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151870745                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767669                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             901978                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005939                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389639273                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    233850820                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146917212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152772723                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       370263                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8341984                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          851                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          466                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1553802                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7748296                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         721021                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63971                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179911655                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       211360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29259385                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6352700                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10941                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          255                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          466                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1057505                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2229025                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149030835                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25147854                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2839909                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30424232                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22527328                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5276378                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734615                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147081846                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146917212                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90266601                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220196314                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.710014                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409937                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110351097                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125341797                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54570603                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1990245                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77044989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626865                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321865                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35354041     45.89%     45.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16365030     21.24%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9161723     11.89%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3101230      4.03%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2967421      3.85%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1232369      1.60%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3311660      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       963978      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4587537      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77044989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110351097                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125341797                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25716291                       # Number of memory references committed
system.switch_cpus1.commit.loads             20917395                       # Number of loads committed
system.switch_cpus1.commit.membars              10926                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19629219                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109412576                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1693227                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4587537                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252369852                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          367579758                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1122529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110351097                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125341797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110351097                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.778568                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.778568                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.284410                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.284410                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       689445612                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192534238                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      201280630                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21852                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85915814                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31420533                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25554367                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2096924                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13249161                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12392438                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3223163                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92409                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34735920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171587815                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31420533                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15615601                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36043657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10772392                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5347099                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16972782                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       830210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84766577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48722920     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1920900      2.27%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2525863      2.98%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3816153      4.50%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3722163      4.39%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2830009      3.34%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1677003      1.98%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2521875      2.98%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17029691     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84766577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365713                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.997162                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35893174                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5230638                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34730954                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       272187                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8639622                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5332572                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     205250927                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1361                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8639622                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37782912                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1045585                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1412102                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33069183                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2817166                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199292193                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          807                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1218978                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       883978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    277568877                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    928168595                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    928168595                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172724415                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104844462                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42257                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23790                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7946903                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18480750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9802160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       190855                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3136055                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185291760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40105                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149282413                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271109                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60257645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183153140                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6381                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84766577                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761100                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898284                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29352564     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18662883     22.02%     56.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12026012     14.19%     70.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8223164      9.70%     80.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7709159      9.09%     89.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4112417      4.85%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3017769      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       908193      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       754416      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84766577                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         727885     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            10      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        152189     14.40%     83.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176429     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124220306     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2108956      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16861      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14725361      9.86%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8210929      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149282413                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737543                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1056513                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007077                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384659025                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    245590355                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145078428                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150338926                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       507383                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7082471                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          887                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2496241                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          194                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8639622                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         613034                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        99391                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185331869                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1198352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18480750                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9802160                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23243                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         75256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          887                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1280798                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2467251                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146402439                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13863309                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2879974                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21884590                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20505131                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8021281                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.704022                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145116299                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145078428                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93213041                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261794203                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.688611                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356055                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101156596                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124326095                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61006006                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2131489                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76126955                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633142                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154343                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29242753     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21923610     28.80%     67.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8075980     10.61%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4622916      6.07%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3861146      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1888544      2.48%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1895843      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       809889      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3806274      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76126955                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101156596                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124326095                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18704198                       # Number of memory references committed
system.switch_cpus2.commit.loads             11398279                       # Number of loads committed
system.switch_cpus2.commit.membars              16862                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17831256                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112063219                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2536823                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3806274                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257652782                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379308408                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33724                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1149237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101156596                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124326095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101156596                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.849335                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.849335                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.177392                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.177392                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       658824143                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200339097                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189610784                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33724                       # number of misc regfile writes
system.l2.replacements                          40049                       # number of replacements
system.l2.tagsinuse                      32767.985358                       # Cycle average of tags in use
system.l2.total_refs                          1077397                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72817                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.795954                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           850.057213                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.898374                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5283.458591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.423244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6107.895078                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.328037                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3964.401087                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5182.757666                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6104.200580                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5244.565489                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025942                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000333                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.161238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.186398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000315                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.120984                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.158165                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.186285                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.160051                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56525                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40000                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43503                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  140028                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55604                       # number of Writeback hits
system.l2.Writeback_hits::total                 55604                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56525                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40000                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43503                       # number of demand (read+write) hits
system.l2.demand_hits::total                   140028                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56525                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40000                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43503                       # number of overall hits
system.l2.overall_hits::total                  140028                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16068                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14582                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9352                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 40044                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16068                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14582                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9355                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40047                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16068                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14582                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9355                       # number of overall misses
system.l2.overall_misses::total                 40047                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       559442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    820576509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       675808                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    773848060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       612065                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    484899140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2081171024                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       141159                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        141159                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       559442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    820576509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       675808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    773848060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       612065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    485040299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2081312183                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       559442                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    820576509                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       675808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    773848060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       612065                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    485040299                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2081312183                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        52855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              180072                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55604                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55604                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        52858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               180075                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        52858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              180075                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.221344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.267158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.176937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.222378                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.221344                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.267158                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.176984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.222391                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.221344                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.267158                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.176984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.222391                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39960.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51068.988611                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45053.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53068.718969                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47081.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51849.779726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51972.106283                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        47053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        47053                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39960.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51068.988611                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45053.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53068.718969                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47081.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51848.241475                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51971.737783                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39960.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51068.988611                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45053.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53068.718969                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47081.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51848.241475                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51971.737783                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12703                       # number of writebacks
system.l2.writebacks::total                     12703                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16068                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14582                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40044                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40047                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40047                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       479792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    727568803                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       588377                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    689318967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       534732                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    430518426                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1849009097                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       123687                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       123687                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       479792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    727568803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       588377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    689318967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       534732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    430642113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1849132784                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       479792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    727568803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       588377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    689318967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       534732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    430642113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1849132784                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.221344                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.176937                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222378                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.221344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.267158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.176984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.222391                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.221344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.267158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.176984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.222391                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34270.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45280.607605                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39225.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47271.908312                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41133.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46034.904405                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46174.435546                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        41229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41229                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34270.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45280.607605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39225.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47271.908312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41133.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46033.363228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46174.065074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34270.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45280.607605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39225.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47271.908312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41133.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46033.363228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46174.065074                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996122                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015276432                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042809.722334                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996122                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15268815                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15268815                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15268815                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15268815                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15268815                       # number of overall hits
system.cpu0.icache.overall_hits::total       15268815                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       742150                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       742150                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       742150                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       742150                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       742150                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       742150                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15268831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15268831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15268831                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15268831                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15268831                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15268831                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46384.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46384.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46384.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46384.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46384.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46384.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       574112                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       574112                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       574112                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       574112                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       574112                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       574112                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        41008                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        41008                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        41008                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        41008                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        41008                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        41008                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72593                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562987                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72849                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2478.592527                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511452                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488548                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900435                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099565                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571319                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571319                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21945                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21945                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564024                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564024                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564024                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564024                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153520                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153520                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153520                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153520                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153520                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153520                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4775069650                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4775069650                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4775069650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4775069650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4775069650                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4775069650                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10724839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10724839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17717544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17717544                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17717544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17717544                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014314                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008665                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008665                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008665                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008665                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31103.892978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31103.892978                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31103.892978                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31103.892978                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31103.892978                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31103.892978                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20036                       # number of writebacks
system.cpu0.dcache.writebacks::total            20036                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80927                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80927                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80927                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80927                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80927                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80927                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72593                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72593                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72593                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72593                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72593                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72593                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1330846251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1330846251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1330846251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1330846251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1330846251                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1330846251                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18332.983222                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18332.983222                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18332.983222                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18332.983222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18332.983222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18332.983222                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.985352                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924204594                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1705174.527675                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.985352                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024015                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868566                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18219931                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18219931                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18219931                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18219931                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18219931                       # number of overall hits
system.cpu1.icache.overall_hits::total       18219931                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       789283                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       789283                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       789283                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       789283                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       789283                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       789283                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18219947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18219947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18219947                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18219947                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18219947                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18219947                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49330.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49330.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49330.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49330.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49330.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49330.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       718854                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       718854                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       718854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       718854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       718854                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       718854                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47923.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47923.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47923.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47923.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47923.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47923.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54582                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231555390                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54838                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4222.535286                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.809909                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.190091                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.839101                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.160899                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22839526                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22839526                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4777022                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4777022                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10943                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10943                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10926                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10926                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27616548                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27616548                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27616548                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27616548                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171307                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171307                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171307                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171307                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171307                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171307                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6811438806                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6811438806                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6811438806                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6811438806                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6811438806                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6811438806                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23010833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23010833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4777022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4777022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10926                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10926                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27787855                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27787855                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27787855                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27787855                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007445                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006165                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006165                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006165                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006165                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39761.590630                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39761.590630                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39761.590630                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39761.590630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39761.590630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39761.590630                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11513                       # number of writebacks
system.cpu1.dcache.writebacks::total            11513                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       116725                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       116725                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       116725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       116725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       116725                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       116725                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54582                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54582                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54582                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1107883513                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1107883513                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1107883513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1107883513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1107883513                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1107883513                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20297.598347                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20297.598347                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20297.598347                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20297.598347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20297.598347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20297.598347                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996733                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015127043                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2046627.102823                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996733                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16972767                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16972767                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16972767                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16972767                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16972767                       # number of overall hits
system.cpu2.icache.overall_hits::total       16972767                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       813755                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       813755                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       813755                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       813755                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       813755                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       813755                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16972782                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16972782                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16972782                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16972782                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16972782                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16972782                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54250.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54250.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54250.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54250.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54250.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54250.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       648521                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       648521                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       648521                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       648521                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       648521                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       648521                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49886.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49886.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49886.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49886.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49886.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49886.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52858                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173533275                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53114                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3267.185205                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.189749                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.810251                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910897                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089103                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10543743                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10543743                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7268238                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7268238                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17830                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17830                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16862                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16862                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17811981                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17811981                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17811981                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17811981                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       134929                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       134929                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2937                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       137866                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        137866                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       137866                       # number of overall misses
system.cpu2.dcache.overall_misses::total       137866                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4517852917                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4517852917                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    165462060                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    165462060                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4683314977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4683314977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4683314977                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4683314977                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10678672                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10678672                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7271175                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7271175                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16862                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16862                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17949847                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17949847                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17949847                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17949847                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012635                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012635                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000404                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000404                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007681                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007681                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007681                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007681                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33483.186839                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33483.186839                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 56337.099081                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56337.099081                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33970.050462                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33970.050462                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33970.050462                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33970.050462                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       724910                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 31517.826087                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24055                       # number of writebacks
system.cpu2.dcache.writebacks::total            24055                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82074                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82074                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2934                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2934                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85008                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85008                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85008                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85008                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52855                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52855                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52858                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52858                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52858                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52858                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    888934066                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    888934066                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       144159                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       144159                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    889078225                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    889078225                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    889078225                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    889078225                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002945                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002945                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16818.353344                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16818.353344                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        48053                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        48053                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16820.126093                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16820.126093                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16820.126093                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16820.126093                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
