
# Hands-on labs
[[**Home**](https://github.com/lpacher/lae)] [[**Back**](https://github.com/lpacher/lae)]


* **Lab 0**<br />
[Setup the development environment for Linux/Windows operating systems](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab0)

* **Lab 1**<br />
[Simulate a simple inverter in Verilog](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab1)

* **Lab 2**<br />
[Fundamental logic gates](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab2)

* **Lab 3**<br />
[Different coding styles for a 2:1 multiplexer](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab3)

* **Lab 4**<br />
[A 5b/32b binary to one-hot decoder](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab4)

* **Lab 5**<br />
[The Xilinx Vivado FPGA implementation flow on a simple RTL design](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab5)

* **Lab 6**<br />
[Latch and FlipFlop](
https://github.com/lpacher/lae/tree/master/fpga/labs/lab6)

