# QSFP-HDMI-OUT-NB7NQ621M

![Module Photo 1](./images/Module-Photo-1.jpg)

<p align="center">
    English |
    <a href="./README-zh.md">ä¸­æ–‡</a>
</p>

---

[![GitHub Stars](https://img.shields.io/github/stars/SuperSodaSea/Plugcat.svg?style=social)](https://github.com/SuperSodaSea/Plugcat/stargazers)
[![GitHub License](https://img.shields.io/github/license/SuperSodaSea/Plugcat)](https://github.com/SuperSodaSea/Plugcat/blob/main/LICENSE)

Bothered by the lack of video output interface on your FPGA boards? This tiny innovative module can help you! QSFP-HDMI-OUT-NB7NQ621M is a QSFP module with HDMI output connector: simply plug it into the QSFP socket on your FPGA boards and get HDMI output capability instantly. This greatly enhances the extensibility of your FPGA boards.

## Features

- Uses [NB7NQ621M](https://www.onsemi.com/products/signal-conditioning-control/redrivers/NB7NQ621M) redriver chip, supports HDMI 2.1 video signal output, bandwidth up to 48Gbps
- HDMI 2.0 TMDS example code provided, supports display modes such as 1920x1080@240Hz, 2560x1440@144Hz, 3840x2160@60Hz, etc.
- HDMI 2.1 FRL example code TBA, you can use arbitrary HDMI 2.1 IP core

## Pin Description

| Name    | Description                                   |
|---------|-----------------------------------------------|
| TX1p    | HDMI CK+                                      |
| TX1n    | HDMI CK-                                      |
| TX2p    | HDMI D0+                                      |
| TX2n    | HDMI D0-                                      |
| TX3p    | HDMI D1+                                      |
| TX3n    | HDMI D1-                                      |
| TX4p    | HDMI D2+                                      |
| TX4n    | HDMI D2-                                      |
| ModPrsL | HDMI cable is plugged in when low             |
| ResetL  | Reset NB7NQ621M when low                      |
| SCL     | I2C clock for both the NB7NQ621M and HDMI DDC |
| SDA     | I2C data for both the NB7NQ621M and HDMI DDC  |

## PCB Information

- Thickness: 1.00mm
- Layer Stackup: JLC04101H-3313

## Verified FPGA Boards

<table>
  <thead>
    <tr>
      <th>FPGA</th>
      <th>Board</th>
      <th>Example</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Zynq 7000 SoC</th>
    </tr>
    <tr>
      <td>XC7Z100</td>
      <td>GongZiGe XuanWu ZYNQ7100 + FMC to QSFP daughter board</td>
      <td></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Kintex Ultrascale</th>
    </tr>
    <tr>
      <td>XCKU060</td>
      <td>Alpha Data ADM-PCIE-KU3</td>
      <td align="center"><a href="./examples/ADM-PCIE-KU3/">ðŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Virtex Ultrascale</th>
    </tr>
    <tr>
      <td>XCVU095</td>
      <td>BittWare XUS-P3S</td>
      <td></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Kintex UltraScale+</th>
    </tr>
    <tr>
      <td>XCKU5P</td>
      <td>BoChenJingXin KU5P</td>
      <td align="center"><a href="./examples/BoChenJingXin-KU5P/">ðŸ”—</a></td>
    </tr>
    <tr>
      <td>XCKU5P</td>
      <td>RIGUKE RK-XCKU5P-F</td>
      <td align="center"><a href="./examples/RK-XCKU5P-F/">ðŸ”—</a></td>
    </tr>
    <tr>
      <td>XCKU5P</td>
      <td>Milianke MLK-H8-CU06-KU5P</td>
      <td align="center"><a href="./examples/MLK-H8-CU06-KU5P/">ðŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Virtex UltraScale+</th>
    </tr>
    <tr>
      <td>XCVU13P</td>
      <td>Alibaba VU13P</td>
      <td align="center"><a href="./examples/Alibaba-VU13P/">ðŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Altera Stratix V GS</th>
    </tr>
    <tr>
      <td>5SGSKF40I3LNAC</td>
      <td>Microsoft Catapult v2 Storey Peak / X930613-001</td>
      <td align="center"><a href="./examples/Storey-Peak/">ðŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Altera Arria 10 GX</th>
    </tr>
    <tr>
      <td>10AXF40AA</td>
      <td>Microsoft Catapult v3 Longs Peak / Model: 1768</td>
      <td align="center"><a href="./examples/Longs-Peak/">ðŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Altera Stratix 10 GX</th>
    </tr>
    <tr>
      <td>1SG280LN2F43E2VG</td>
      <td>Microsoft A-2020</td>
      <td align="center"><a href="./examples/Microsoft-A-2020/">ðŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Pango Titan-2</th>
    </tr>
    <tr>
      <td>PG2T390H</td>
      <td>XiaoYanJing Titan 390H + FMC to QSFP daughter board</td>
      <td></td>
    </tr>
  </tbody>
</table>

## Example Code

The example code can be built on both Windows and Linux.

### Dependencies

- [Python 3](https://www.python.org/) (for build scripts)
- [Java](https://www.java.com/) (for Chisel)
- [Mill](https://mill-build.org/mill/index.html) (for Chisel)
- [Vivado](https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/vivado.html) (for building Xilinx FPGA projects)
- [Quartus Prime](https://www.intel.com/content/www/us/en/products/details/fpga/development-tools/quartus-prime.html) (for building Altera FPGA projects)

### Build Example Code

Execute the following commands in the corresponding directory to build the example code:

```bash
python build.py build
```

The default video mode is 1920x1080@60Hz. To change the video mode, add the following parameters to the build command:

```bash
python build.py build --resolution 2560x1440 --refresh-rate 144
```

Supported video modes:

 - `1920x1080@30/60/120/144/240Hz`
 - `2560x1440@30/60/120/144Hz`
 - `3840x2160@30/60Hz`

Other resolutions can be implemented by modifying the code.

### Programming Bitstream

```bash
python build.py program
```

### Flashing Bitstream

```bash
python build.py flash
```

## Changelog

See [CHANGELOG.md](./CHANGELOG.md).

## Gallery

![Module Photo 2](./images/Module-Photo-2.jpg)
![Module Photo 3](./images/Module-Photo-3.jpg)
