{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604159849773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604159849773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 16:57:29 2020 " "Processing started: Sat Oct 31 16:57:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604159849773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604159849773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part_2 -c part_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part_2 -c part_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604159849774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604159850044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604159850045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hex7-behav " "Found design unit 1: Hex7-behav" {  } { { "Hex7.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/lab_5/lab_5_2/Hex7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604159856479 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hex7 " "Found entity 1: Hex7" {  } { { "Hex7.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/lab_5/lab_5_2/Hex7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604159856479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604159856479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nt_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nt_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nt_ff-behav " "Found design unit 1: nt_ff-behav" {  } { { "nt_ff.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/lab_5/lab_5_2/nt_ff.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604159856480 ""} { "Info" "ISGN_ENTITY_NAME" "1 nt_ff " "Found entity 1: nt_ff" {  } { { "nt_ff.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/lab_5/lab_5_2/nt_ff.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604159856480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604159856480 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\" part_2.vhd(34) " "VHDL syntax error at part_2.vhd(34) near text \"signal\";  expecting \"end\"" {  } { { "part_2.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/lab_5/lab_5_2/part_2.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604159856480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file part_2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604159856481 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604159856592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 31 16:57:36 2020 " "Processing ended: Sat Oct 31 16:57:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604159856592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604159856592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604159856592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604159856592 ""}
