

================================================================
== Vivado HLS Report for 'getURtoDF'
================================================================
* Date:           Sat Mar  9 22:55:31 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociemba
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     4.644|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- memset_edge6   |    5|    5|         1|          -|          -|      6|    no    |
        |- Loop 2         |   24|   24|         2|          -|          -|     12|    no    |
        |- Loop 3         |    ?|    ?|         ?|          -|          -|      5|    no    |
        | + Loop 3.1      |    ?|    ?|  6 ~ 14  |          -|          -|      ?|    no    |
        |  ++ Loop 3.1.1  |    2|   10|         2|          -|          -| 1 ~ 5 |    no    |
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    144|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|       8|      1|
|Multiplexer      |        -|      -|       -|    160|
|Register         |        -|      -|      72|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      80|    305|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+-----------------+---------+---+----+------+-----+------+-------------+
    |  Memory |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------+---------+---+----+------+-----+------+-------------+
    |edge6_U  |getURtoDF_edge6  |        0|  8|   1|     6|    4|     1|           24|
    +---------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total    |                 |        0|  8|   1|     6|    4|     1|           24|
    +---------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_254_p2          |     +    |      0|  0|  12|           3|           1|
    |indvarinc_fu_154_p2  |     +    |      0|  0|  12|           3|           1|
    |j_6_fu_182_p2        |     +    |      0|  0|  13|           4|           1|
    |j_7_fu_242_p2        |     +    |      0|  0|  12|           3|           2|
    |x_2_fu_202_p2        |     +    |      0|  0|  39|          32|           1|
    |exitcond1_fu_248_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_176_p2   |   icmp   |      0|  0|   9|           4|           4|
    |tmp_252_fu_193_p2    |   icmp   |      0|  0|   9|           4|           3|
    |tmp_253_fu_222_p2    |   icmp   |      0|  0|   9|           3|           1|
    |tmp_256_fu_237_p2    |   icmp   |      0|  0|  11|           5|           5|
    |tmp_s_fu_165_p2      |   icmp   |      0|  0|   9|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 144|          67|          25|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  50|         11|    1|         11|
    |edge6_address0    |  38|          7|    3|         21|
    |edge6_d0          |  27|          5|    4|         20|
    |i_i_reg_142       |   9|          2|    3|          6|
    |invdar_reg_108    |   9|          2|    3|          6|
    |j_reg_119         |   9|          2|    4|          8|
    |r_assign_reg_130  |   9|          2|    3|          6|
    |x_fu_42           |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 160|         33|   53|        142|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  10|   0|   10|          0|
    |edge6_addr_1_reg_314    |   3|   0|    3|          0|
    |i_i_reg_142             |   3|   0|    3|          0|
    |i_reg_335               |   3|   0|    3|          0|
    |invdar_reg_108          |   3|   0|    3|          0|
    |j_6_reg_288             |   4|   0|    4|          0|
    |j_reg_119               |   4|   0|    4|          0|
    |r_assign_cast3_reg_306  |   3|   0|    5|          2|
    |r_assign_reg_130        |   3|   0|    3|          0|
    |temp_reg_327            |   4|   0|    4|          0|
    |x_fu_42                 |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  72|   0|   74|          2|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    getURtoDF   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    getURtoDF   | return value |
|cubiecube_0_ep_address0  | out |    4|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_ce0       | out |    1|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_q0        |  in |    4|  ap_memory | cubiecube_0_ep |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond)
	5  / (exitcond)
4 --> 
	3  / true
5 --> 
	6  / (!tmp_253)
6 --> 
	7  / true
7 --> 
	8  / (!tmp_256)
	5  / (tmp_256)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond1)
	6  / (exitcond1)
10 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%edge6 = alloca [6 x i4], align 1" [kociemba/cubiecube.c:490]   --->   Operation 11 'alloca' 'edge6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%invdar = phi i3 [ 0, %0 ], [ %indvarinc, %meminst ]" [kociemba/cubiecube.c:490]   --->   Operation 13 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.65ns)   --->   "%indvarinc = add i3 %invdar, 1" [kociemba/cubiecube.c:490]   --->   Operation 14 'add' 'indvarinc' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = zext i3 %invdar to i64" [kociemba/cubiecube.c:490]   --->   Operation 15 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%edge6_addr = getelementptr [6 x i4]* %edge6, i64 0, i64 %tmp" [kociemba/cubiecube.c:490]   --->   Operation 16 'getelementptr' 'edge6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.32ns)   --->   "store i4 0, i4* %edge6_addr, align 1" [kociemba/cubiecube.c:490]   --->   Operation 17 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_2 : Operation 18 [1/1] (1.13ns)   --->   "%tmp_s = icmp eq i3 %invdar, -3" [kociemba/cubiecube.c:490]   --->   Operation 18 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_edge6_str) nounwind"   --->   Operation 19 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 20 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader2.preheader, label %meminst" [kociemba/cubiecube.c:490]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%x = alloca i32"   --->   Operation 22 'alloca' 'x' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "store i32 0, i32* %x"   --->   Operation 23 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader2" [kociemba/cubiecube.c:492]   --->   Operation 24 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %.preheader2.preheader ], [ %j_6, %.preheader2.backedge ]"   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %j, -4" [kociemba/cubiecube.c:492]   --->   Operation 26 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 27 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.73ns)   --->   "%j_6 = add i4 %j, 1" [kociemba/cubiecube.c:492]   --->   Operation 28 'add' 'j_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader1.preheader, label %1" [kociemba/cubiecube.c:492]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_251 = zext i4 %j to i64" [kociemba/cubiecube.c:493]   --->   Operation 30 'zext' 'tmp_251' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%cubiecube_0_ep_addr = getelementptr [12 x i4]* %cubiecube_0_ep, i64 0, i64 %tmp_251" [kociemba/cubiecube.c:493]   --->   Operation 31 'getelementptr' 'cubiecube_0_ep_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%cubiecube_0_ep_load = load i4* %cubiecube_0_ep_addr, align 1" [kociemba/cubiecube.c:493]   --->   Operation 32 'load' 'cubiecube_0_ep_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%edge6_addr_3 = getelementptr [6 x i4]* %edge6, i64 0, i64 0"   --->   Operation 33 'getelementptr' 'edge6_addr_3' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader1" [kociemba/cubiecube.c:498]   --->   Operation 34 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%cubiecube_0_ep_load = load i4* %cubiecube_0_ep_addr, align 1" [kociemba/cubiecube.c:493]   --->   Operation 35 'load' 'cubiecube_0_ep_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_4 : Operation 36 [1/1] (1.30ns)   --->   "%tmp_252 = icmp ult i4 %cubiecube_0_ep_load, 6" [kociemba/cubiecube.c:493]   --->   Operation 36 'icmp' 'tmp_252' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_252, label %2, label %.preheader2.backedge" [kociemba/cubiecube.c:493]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%x_load = load i32* %x" [kociemba/cubiecube.c:494]   --->   Operation 38 'load' 'x_load' <Predicate = (tmp_252)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.55ns)   --->   "%x_2 = add nsw i32 %x_load, 1" [kociemba/cubiecube.c:494]   --->   Operation 39 'add' 'x_2' <Predicate = (tmp_252)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_254 = sext i32 %x_load to i64" [kociemba/cubiecube.c:495]   --->   Operation 40 'sext' 'tmp_254' <Predicate = (tmp_252)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%edge6_addr_2 = getelementptr inbounds [6 x i4]* %edge6, i64 0, i64 %tmp_254" [kociemba/cubiecube.c:495]   --->   Operation 41 'getelementptr' 'edge6_addr_2' <Predicate = (tmp_252)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.32ns)   --->   "store i4 %cubiecube_0_ep_load, i4* %edge6_addr_2, align 1" [kociemba/cubiecube.c:495]   --->   Operation 42 'store' <Predicate = (tmp_252)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_4 : Operation 43 [1/1] (1.76ns)   --->   "store i32 %x_2, i32* %x" [kociemba/cubiecube.c:495]   --->   Operation 43 'store' <Predicate = (tmp_252)> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader2.backedge" [kociemba/cubiecube.c:496]   --->   Operation 44 'br' <Predicate = (tmp_252)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.13>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%r_assign = phi i3 [ %j_7, %6 ], [ -3, %.preheader1.preheader ]"   --->   Operation 46 'phi' 'r_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%r_assign_cast3 = zext i3 %r_assign to i5" [kociemba/cubiecube.c:498]   --->   Operation 47 'zext' 'r_assign_cast3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.13ns)   --->   "%tmp_253 = icmp eq i3 %r_assign, 0" [kociemba/cubiecube.c:498]   --->   Operation 48 'icmp' 'tmp_253' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 49 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_253, label %7, label %.preheader.preheader" [kociemba/cubiecube.c:498]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_255 = zext i3 %r_assign to i64" [kociemba/cubiecube.c:502]   --->   Operation 51 'zext' 'tmp_255' <Predicate = (!tmp_253)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%edge6_addr_1 = getelementptr inbounds [6 x i4]* %edge6, i64 0, i64 %tmp_255" [kociemba/cubiecube.c:502]   --->   Operation 52 'getelementptr' 'edge6_addr_1' <Predicate = (!tmp_253)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader" [kociemba/cubiecube.c:502]   --->   Operation 53 'br' <Predicate = (!tmp_253)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 54 'ret' <Predicate = (tmp_253)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.32>
ST_6 : Operation 55 [2/2] (2.32ns)   --->   "%edge6_load = load i4* %edge6_addr_1, align 1" [kociemba/cubiecube.c:502]   --->   Operation 55 'load' 'edge6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>

State 7 <SV = 5> <Delay = 3.62>
ST_7 : Operation 56 [1/2] (2.32ns)   --->   "%edge6_load = load i4* %edge6_addr_1, align 1" [kociemba/cubiecube.c:502]   --->   Operation 56 'load' 'edge6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_293_cast = zext i4 %edge6_load to i5" [kociemba/cubiecube.c:502]   --->   Operation 57 'zext' 'tmp_293_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.30ns)   --->   "%tmp_256 = icmp eq i5 %tmp_293_cast, %r_assign_cast3" [kociemba/cubiecube.c:502]   --->   Operation 58 'icmp' 'tmp_256' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_256, label %6, label %3" [kociemba/cubiecube.c:502]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (2.32ns)   --->   "%temp = load i4* %edge6_addr_3, align 1" [kociemba/cubiecube.c:185->kociemba/cubiecube.c:503]   --->   Operation 60 'load' 'temp' <Predicate = (!tmp_256)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_7 : Operation 61 [1/1] (1.65ns)   --->   "%j_7 = add i3 %r_assign, -1" [kociemba/cubiecube.c:498]   --->   Operation 61 'add' 'j_7' <Predicate = (tmp_256)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader1" [kociemba/cubiecube.c:498]   --->   Operation 62 'br' <Predicate = (tmp_256)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 63 [1/2] (2.32ns)   --->   "%temp = load i4* %edge6_addr_3, align 1" [kociemba/cubiecube.c:185->kociemba/cubiecube.c:503]   --->   Operation 63 'load' 'temp' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_8 : Operation 64 [1/1] (1.76ns)   --->   "br label %4" [kociemba/cubiecube.c:186->kociemba/cubiecube.c:503]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 7> <Delay = 3.97>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%i_i = phi i3 [ 0, %3 ], [ %i, %5 ]"   --->   Operation 65 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 0)"   --->   Operation 66 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i_i, %r_assign" [kociemba/cubiecube.c:186->kociemba/cubiecube.c:503]   --->   Operation 67 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (1.65ns)   --->   "%i = add i3 %i_i, 1" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:503]   --->   Operation 68 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %rotateLeft_edge.2.exit, label %5" [kociemba/cubiecube.c:186->kociemba/cubiecube.c:503]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_i = zext i3 %i to i64" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:503]   --->   Operation 70 'zext' 'tmp_i' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%edge6_addr_4 = getelementptr [6 x i4]* %edge6, i64 0, i64 %tmp_i" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:503]   --->   Operation 71 'getelementptr' 'edge6_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 72 [2/2] (2.32ns)   --->   "%edge6_load_2 = load i4* %edge6_addr_4, align 1" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:503]   --->   Operation 72 'load' 'edge6_load_2' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_9 : Operation 73 [1/1] (2.32ns)   --->   "store i4 %temp, i4* %edge6_addr_1, align 1" [kociemba/cubiecube.c:188->kociemba/cubiecube.c:503]   --->   Operation 73 'store' <Predicate = (exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader" [kociemba/cubiecube.c:505]   --->   Operation 74 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.64>
ST_10 : Operation 75 [1/2] (2.32ns)   --->   "%edge6_load_2 = load i4* %edge6_addr_4, align 1" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:503]   --->   Operation 75 'load' 'edge6_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_285_i = zext i3 %i_i to i64" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:503]   --->   Operation 76 'zext' 'tmp_285_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%edge6_addr_5 = getelementptr [6 x i4]* %edge6, i64 0, i64 %tmp_285_i" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:503]   --->   Operation 77 'getelementptr' 'edge6_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (2.32ns)   --->   "store i4 %edge6_load_2, i4* %edge6_addr_5, align 1" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:503]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 6> <RAM>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "br label %4" [kociemba/cubiecube.c:186->kociemba/cubiecube.c:503]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cubiecube_0_ep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
edge6               (alloca           ) [ 00111111111]
StgValue_12         (br               ) [ 01100000000]
invdar              (phi              ) [ 00100000000]
indvarinc           (add              ) [ 01100000000]
tmp                 (zext             ) [ 00000000000]
edge6_addr          (getelementptr    ) [ 00000000000]
StgValue_17         (store            ) [ 00000000000]
tmp_s               (icmp             ) [ 00100000000]
empty               (specloopname     ) [ 00000000000]
empty_59            (speclooptripcount) [ 00000000000]
StgValue_21         (br               ) [ 01100000000]
x                   (alloca           ) [ 00111000000]
StgValue_23         (store            ) [ 00000000000]
StgValue_24         (br               ) [ 00111000000]
j                   (phi              ) [ 00010000000]
exitcond            (icmp             ) [ 00011000000]
empty_60            (speclooptripcount) [ 00000000000]
j_6                 (add              ) [ 00111000000]
StgValue_29         (br               ) [ 00000000000]
tmp_251             (zext             ) [ 00000000000]
cubiecube_0_ep_addr (getelementptr    ) [ 00001000000]
edge6_addr_3        (getelementptr    ) [ 00000111111]
StgValue_34         (br               ) [ 00011111111]
cubiecube_0_ep_load (load             ) [ 00000000000]
tmp_252             (icmp             ) [ 00011000000]
StgValue_37         (br               ) [ 00000000000]
x_load              (load             ) [ 00000000000]
x_2                 (add              ) [ 00000000000]
tmp_254             (sext             ) [ 00000000000]
edge6_addr_2        (getelementptr    ) [ 00000000000]
StgValue_42         (store            ) [ 00000000000]
StgValue_43         (store            ) [ 00000000000]
StgValue_44         (br               ) [ 00000000000]
StgValue_45         (br               ) [ 00111000000]
r_assign            (phi              ) [ 00000111111]
r_assign_cast3      (zext             ) [ 00000011111]
tmp_253             (icmp             ) [ 00000111111]
empty_61            (speclooptripcount) [ 00000000000]
StgValue_50         (br               ) [ 00000000000]
tmp_255             (zext             ) [ 00000000000]
edge6_addr_1        (getelementptr    ) [ 00000011111]
StgValue_53         (br               ) [ 00000000000]
StgValue_54         (ret              ) [ 00000000000]
edge6_load          (load             ) [ 00000000000]
tmp_293_cast        (zext             ) [ 00000000000]
tmp_256             (icmp             ) [ 00000111111]
StgValue_59         (br               ) [ 00000000000]
j_7                 (add              ) [ 00010111111]
StgValue_62         (br               ) [ 00010111111]
temp                (load             ) [ 00000000011]
StgValue_64         (br               ) [ 00000111111]
i_i                 (phi              ) [ 00000000011]
empty_62            (speclooptripcount) [ 00000000000]
exitcond1           (icmp             ) [ 00000111111]
i                   (add              ) [ 00000111111]
StgValue_69         (br               ) [ 00000000000]
tmp_i               (zext             ) [ 00000000000]
edge6_addr_4        (getelementptr    ) [ 00000000001]
StgValue_73         (store            ) [ 00000000000]
StgValue_74         (br               ) [ 00000000000]
edge6_load_2        (load             ) [ 00000000000]
tmp_285_i           (zext             ) [ 00000000000]
edge6_addr_5        (getelementptr    ) [ 00000000000]
StgValue_78         (store            ) [ 00000000000]
StgValue_79         (br               ) [ 00000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cubiecube_0_ep">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_ep"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_edge6_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="edge6_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge6/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="x_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="edge6_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="3" slack="0"/>
<pin id="50" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge6_addr/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="3" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_17/2 StgValue_42/4 edge6_load/6 temp/7 edge6_load_2/9 StgValue_73/9 StgValue_78/10 "/>
</bind>
</comp>

<comp id="59" class="1004" name="cubiecube_0_ep_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="4" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_ep_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cubiecube_0_ep_load/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="edge6_addr_3_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge6_addr_3/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="edge6_addr_2_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge6_addr_2/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="edge6_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge6_addr_1/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="edge6_addr_4_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge6_addr_4/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="edge6_addr_5_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge6_addr_5/10 "/>
</bind>
</comp>

<comp id="108" class="1005" name="invdar_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="invdar_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="j_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="j_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="r_assign_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="1"/>
<pin id="132" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_assign (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_assign_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="3" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_assign/5 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="1"/>
<pin id="144" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvarinc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_s_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="StgValue_23_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="exitcond_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_6_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_251_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_251/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_252_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_252/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_254_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_254/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="StgValue_43_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_assign_cast3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_assign_cast3/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_253_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_253/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_255_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_255/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_293_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_293_cast/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_256_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="2"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_256/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_7_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="2"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="exitcond1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="4"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_285_i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_285_i/10 "/>
</bind>
</comp>

<comp id="270" class="1005" name="indvarinc_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="278" class="1005" name="x_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="288" class="1005" name="j_6_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="293" class="1005" name="cubiecube_0_ep_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="edge6_addr_3_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="3"/>
<pin id="300" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="edge6_addr_3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="r_assign_cast3_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="2"/>
<pin id="308" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="r_assign_cast3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="edge6_addr_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="1"/>
<pin id="316" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="edge6_addr_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="j_7_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="327" class="1005" name="temp_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="340" class="1005" name="edge6_addr_4_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="1"/>
<pin id="342" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="edge6_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="66" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="93" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="52" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="158"><net_src comp="112" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="112" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="169"><net_src comp="112" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="123" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="123" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="123" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="197"><net_src comp="66" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="199" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="217"><net_src comp="202" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="134" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="134" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="134" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="236"><net_src comp="52" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="130" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="146" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="130" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="146" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="268"><net_src comp="142" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="273"><net_src comp="154" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="281"><net_src comp="42" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="291"><net_src comp="182" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="296"><net_src comp="59" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="301"><net_src comp="72" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="309"><net_src comp="218" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="317"><net_src comp="87" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="325"><net_src comp="242" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="330"><net_src comp="52" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="338"><net_src comp="254" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="343"><net_src comp="93" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="52" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cubiecube_0_ep | {}
 - Input state : 
	Port: getURtoDF : cubiecube_0_ep | {3 4 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		edge6_addr : 2
		StgValue_17 : 3
		tmp_s : 1
		StgValue_21 : 2
		StgValue_23 : 1
	State 3
		exitcond : 1
		j_6 : 1
		StgValue_29 : 2
		tmp_251 : 1
		cubiecube_0_ep_addr : 2
		cubiecube_0_ep_load : 3
	State 4
		tmp_252 : 1
		StgValue_37 : 2
		x_2 : 1
		tmp_254 : 1
		edge6_addr_2 : 2
		StgValue_42 : 3
		StgValue_43 : 2
	State 5
		r_assign_cast3 : 1
		tmp_253 : 1
		StgValue_50 : 2
		tmp_255 : 1
		edge6_addr_1 : 2
	State 6
	State 7
		tmp_293_cast : 1
		tmp_256 : 2
		StgValue_59 : 3
	State 8
	State 9
		exitcond1 : 1
		i : 1
		StgValue_69 : 2
		tmp_i : 2
		edge6_addr_4 : 3
		edge6_load_2 : 4
	State 10
		edge6_addr_5 : 1
		StgValue_78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    indvarinc_fu_154   |    0    |    12   |
|          |       j_6_fu_182      |    0    |    13   |
|    add   |       x_2_fu_202      |    0    |    39   |
|          |       j_7_fu_242      |    0    |    12   |
|          |        i_fu_254       |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |      tmp_s_fu_165     |    0    |    9    |
|          |    exitcond_fu_176    |    0    |    9    |
|   icmp   |     tmp_252_fu_193    |    0    |    9    |
|          |     tmp_253_fu_222    |    0    |    9    |
|          |     tmp_256_fu_237    |    0    |    9    |
|          |    exitcond1_fu_248   |    0    |    9    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_160      |    0    |    0    |
|          |     tmp_251_fu_188    |    0    |    0    |
|          | r_assign_cast3_fu_218 |    0    |    0    |
|   zext   |     tmp_255_fu_228    |    0    |    0    |
|          |  tmp_293_cast_fu_233  |    0    |    0    |
|          |      tmp_i_fu_260     |    0    |    0    |
|          |    tmp_285_i_fu_265   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |     tmp_254_fu_208    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   142   |
|----------|-----------------------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|edge6|    0   |    8   |    1   |
+-----+--------+--------+--------+
|Total|    0   |    8   |    1   |
+-----+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|cubiecube_0_ep_addr_reg_293|    4   |
|    edge6_addr_1_reg_314   |    3   |
|    edge6_addr_3_reg_298   |    3   |
|    edge6_addr_4_reg_340   |    3   |
|        i_i_reg_142        |    3   |
|         i_reg_335         |    3   |
|     indvarinc_reg_270     |    3   |
|       invdar_reg_108      |    3   |
|        j_6_reg_288        |    4   |
|        j_7_reg_322        |    3   |
|         j_reg_119         |    4   |
|   r_assign_cast3_reg_306  |    5   |
|      r_assign_reg_130     |    3   |
|        temp_reg_327       |    4   |
|         x_reg_278         |   32   |
+---------------------------+--------+
|           Total           |   80   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_52 |  p0  |   7  |   3  |   21   ||    38   |
| grp_access_fu_52 |  p1  |   4  |   4  |   16   ||    21   |
| grp_access_fu_66 |  p0  |   2  |   4  |    8   ||    9    |
| r_assign_reg_130 |  p0  |   2  |   3  |    6   ||    9    |
|    i_i_reg_142   |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   57   ||  9.1442 ||    86   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   142  |
|   Memory  |    0   |    -   |    8   |    1   |
|Multiplexer|    -   |    9   |    -   |   86   |
|  Register |    -   |    -   |   80   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   88   |   229  |
+-----------+--------+--------+--------+--------+
