Classic Timing Analyzer report for DE2Bot
Thu Apr 04 13:06:42 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------+------------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack      ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                  ; To                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+------------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A        ; None                              ; 36.028 ns                                      ; KEY[0]                                                                                                                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                                                    ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A        ; None                              ; 13.534 ns                                      ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                                        ; HEX5[4]                                                                                             ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A        ; None                              ; 16.813 ns                                      ; KEY[0]                                                                                                                                                ; WATCH_ST                                                                                            ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A        ; None                              ; 2.222 ns                                       ; SW[7]                                                                                                                                                 ; DIG_IN:inst5|B_DI[7]                                                                                ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; -16.688 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[3]                                                                                                                                 ; ODOMETRY:inst53|TOFFST[15]                                                                          ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 1340         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -7.443 ns  ; 25.00 MHz ( period = 40.000 ns )  ; 18.22 MHz ( period = 54.886 ns )               ; VEL_CONTROL:inst51|POSITION_INT[0]                                                                                                                    ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                    ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 1664         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.122 ns   ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                                                                      ; VEL_CONTROL:inst51|MOTOR_PHASE                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.679 ns  ; 14.73 MHz ( period = 67.901 ns )  ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A        ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]                                                                                                                              ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A        ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]                                                                                                        ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]                                                      ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -2.099 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 118          ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -1.676 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 103          ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns   ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.531 ns   ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                                             ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;            ;                                   ;                                                ;                                                                                                                                                       ;                                                                                                     ;                                              ;                                              ; 3225         ;
+-------------------------------------------------------------+------------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                  ; To                                                                                                                                                    ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.679 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.967 ns                ;
; 63.679 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.967 ns                ;
; 63.679 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.967 ns                ;
; 63.679 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.967 ns                ;
; 63.679 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.967 ns                ;
; 63.705 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.941 ns                ;
; 63.705 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.941 ns                ;
; 63.705 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.941 ns                ;
; 63.705 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.941 ns                ;
; 63.705 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.941 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.923 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.923 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.923 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.923 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.923 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.922 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.732 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.914 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.903 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.903 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.903 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.903 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.646 ns                 ; 3.903 ns                ;
; 63.936 ns                               ; 252.21 MHz ( period = 3.965 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.740 ns                ;
; 63.957 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.729 ns                ;
; 63.957 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.729 ns                ;
; 63.957 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.729 ns                ;
; 63.957 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.729 ns                ;
; 63.957 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.729 ns                ;
; 63.957 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.729 ns                ;
; 63.957 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.729 ns                ;
; 63.975 ns                               ; 254.71 MHz ( period = 3.926 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.701 ns                ;
; 63.996 ns                               ; 256.08 MHz ( period = 3.905 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.690 ns                ;
; 63.996 ns                               ; 256.08 MHz ( period = 3.905 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.690 ns                ;
; 63.996 ns                               ; 256.08 MHz ( period = 3.905 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.690 ns                ;
; 63.996 ns                               ; 256.08 MHz ( period = 3.905 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.690 ns                ;
; 63.996 ns                               ; 256.08 MHz ( period = 3.905 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.690 ns                ;
; 63.996 ns                               ; 256.08 MHz ( period = 3.905 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.690 ns                ;
; 63.996 ns                               ; 256.08 MHz ( period = 3.905 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.690 ns                ;
; 64.091 ns                               ; 262.47 MHz ( period = 3.810 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.585 ns                ;
; 64.112 ns                               ; 263.92 MHz ( period = 3.789 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.574 ns                ;
; 64.112 ns                               ; 263.92 MHz ( period = 3.789 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.574 ns                ;
; 64.112 ns                               ; 263.92 MHz ( period = 3.789 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.574 ns                ;
; 64.112 ns                               ; 263.92 MHz ( period = 3.789 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.574 ns                ;
; 64.112 ns                               ; 263.92 MHz ( period = 3.789 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.574 ns                ;
; 64.112 ns                               ; 263.92 MHz ( period = 3.789 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.574 ns                ;
; 64.112 ns                               ; 263.92 MHz ( period = 3.789 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.574 ns                ;
; 64.114 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.572 ns                ;
; 64.138 ns                               ; 265.75 MHz ( period = 3.763 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.548 ns                ;
; 64.143 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.543 ns                ;
; 64.143 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.543 ns                ;
; 64.143 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.543 ns                ;
; 64.143 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.543 ns                ;
; 64.143 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.543 ns                ;
; 64.143 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.543 ns                ;
; 64.143 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.543 ns                ;
; 64.143 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.543 ns                ;
; 64.143 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.543 ns                ;
; 64.170 ns                               ; 268.02 MHz ( period = 3.731 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.516 ns                ;
; 64.194 ns                               ; 269.76 MHz ( period = 3.707 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.492 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.487 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.487 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.487 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.487 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.487 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.487 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.487 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.487 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.487 ns                ;
; 64.233 ns                               ; 272.63 MHz ( period = 3.668 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.443 ns                ;
; 64.246 ns                               ; 273.60 MHz ( period = 3.655 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.440 ns                ;
; 64.250 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.447 ns                ;
; 64.250 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.447 ns                ;
; 64.250 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.447 ns                ;
; 64.250 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.447 ns                ;
; 64.254 ns                               ; 274.20 MHz ( period = 3.647 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.432 ns                ;
; 64.254 ns                               ; 274.20 MHz ( period = 3.647 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.432 ns                ;
; 64.254 ns                               ; 274.20 MHz ( period = 3.647 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.432 ns                ;
; 64.254 ns                               ; 274.20 MHz ( period = 3.647 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.432 ns                ;
; 64.254 ns                               ; 274.20 MHz ( period = 3.647 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.432 ns                ;
; 64.254 ns                               ; 274.20 MHz ( period = 3.647 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.432 ns                ;
; 64.254 ns                               ; 274.20 MHz ( period = 3.647 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.432 ns                ;
; 64.278 ns                               ; 276.01 MHz ( period = 3.623 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.408 ns                ;
; 64.280 ns                               ; 276.17 MHz ( period = 3.621 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.406 ns                ;
; 64.298 ns                               ; 277.55 MHz ( period = 3.603 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.398 ns                ;
; 64.302 ns                               ; 277.85 MHz ( period = 3.599 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.384 ns                ;
; 64.302 ns                               ; 277.85 MHz ( period = 3.599 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.384 ns                ;
; 64.304 ns                               ; 278.01 MHz ( period = 3.597 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.382 ns                ;
; 64.307 ns                               ; 278.24 MHz ( period = 3.594 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.379 ns                ;
; 64.307 ns                               ; 278.24 MHz ( period = 3.594 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.379 ns                ;
; 64.307 ns                               ; 278.24 MHz ( period = 3.594 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.379 ns                ;
; 64.307 ns                               ; 278.24 MHz ( period = 3.594 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.379 ns                ;
; 64.307 ns                               ; 278.24 MHz ( period = 3.594 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.379 ns                ;
; 64.307 ns                               ; 278.24 MHz ( period = 3.594 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.379 ns                ;
; 64.307 ns                               ; 278.24 MHz ( period = 3.594 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.379 ns                ;
; 64.307 ns                               ; 278.24 MHz ( period = 3.594 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.379 ns                ;
; 64.307 ns                               ; 278.24 MHz ( period = 3.594 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.379 ns                ;
; 64.309 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.377 ns                ;
; 64.309 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.377 ns                ;
; 64.309 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.377 ns                ;
; 64.309 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.377 ns                ;
; 64.309 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.377 ns                ;
; 64.309 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.377 ns                ;
; 64.309 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.377 ns                ;
; 64.309 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.377 ns                ;
; 64.309 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.377 ns                ;
; 64.322 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.374 ns                ;
; 64.327 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.369 ns                ;
; 64.327 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.369 ns                ;
; 64.327 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.369 ns                ;
; 64.327 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.369 ns                ;
; 64.327 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.369 ns                ;
; 64.327 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.369 ns                ;
; 64.327 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.369 ns                ;
; 64.327 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.369 ns                ;
; 64.327 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.369 ns                ;
; 64.352 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.709 ns                 ; 3.357 ns                ;
; 64.352 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.709 ns                 ; 3.357 ns                ;
; 64.352 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.709 ns                 ; 3.357 ns                ;
; 64.352 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.709 ns                 ; 3.357 ns                ;
; 64.352 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|p0addr                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.709 ns                 ; 3.357 ns                ;
; 64.399 ns                               ; 285.55 MHz ( period = 3.502 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.285 ns                ;
; 64.410 ns                               ; 286.45 MHz ( period = 3.491 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.276 ns                ;
; 64.412 ns                               ; 286.62 MHz ( period = 3.489 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.274 ns                ;
; 64.412 ns                               ; 286.62 MHz ( period = 3.489 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.274 ns                ;
; 64.430 ns                               ; 288.10 MHz ( period = 3.471 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.266 ns                ;
; 64.431 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.255 ns                ;
; 64.436 ns                               ; 288.60 MHz ( period = 3.465 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.250 ns                ;
; 64.441 ns                               ; 289.02 MHz ( period = 3.460 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.245 ns                ;
; 64.441 ns                               ; 289.02 MHz ( period = 3.460 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.245 ns                ;
; 64.441 ns                               ; 289.02 MHz ( period = 3.460 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.245 ns                ;
; 64.441 ns                               ; 289.02 MHz ( period = 3.460 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.245 ns                ;
; 64.441 ns                               ; 289.02 MHz ( period = 3.460 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.245 ns                ;
; 64.441 ns                               ; 289.02 MHz ( period = 3.460 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.245 ns                ;
; 64.441 ns                               ; 289.02 MHz ( period = 3.460 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.245 ns                ;
; 64.441 ns                               ; 289.02 MHz ( period = 3.460 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.245 ns                ;
; 64.441 ns                               ; 289.02 MHz ( period = 3.460 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.245 ns                ;
; 64.455 ns                               ; 290.19 MHz ( period = 3.446 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.229 ns                ;
; 64.455 ns                               ; 290.19 MHz ( period = 3.446 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.231 ns                ;
; 64.460 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.226 ns                ;
; 64.460 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.226 ns                ;
; 64.460 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.226 ns                ;
; 64.460 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.226 ns                ;
; 64.460 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.226 ns                ;
; 64.460 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.226 ns                ;
; 64.460 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.226 ns                ;
; 64.460 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.226 ns                ;
; 64.460 ns                               ; 290.61 MHz ( period = 3.441 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.226 ns                ;
; 64.510 ns                               ; 294.90 MHz ( period = 3.391 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.166 ns                ;
; 64.540 ns                               ; 297.53 MHz ( period = 3.361 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.136 ns                ;
; 64.544 ns                               ; 297.89 MHz ( period = 3.357 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.142 ns                ;
; 64.549 ns                               ; 298.33 MHz ( period = 3.352 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.127 ns                ;
; 64.560 ns                               ; 299.31 MHz ( period = 3.341 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.118 ns                ;
; 64.561 ns                               ; 299.40 MHz ( period = 3.340 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.678 ns                 ; 3.117 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.124 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.121 ns                ;
; 64.563 ns                               ; 299.58 MHz ( period = 3.338 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.123 ns                ;
; 64.565 ns                               ; 299.76 MHz ( period = 3.336 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.119 ns                ;
; 64.579 ns                               ; 301.02 MHz ( period = 3.322 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.676 ns                 ; 3.097 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.113 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.113 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.113 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.113 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.113 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.113 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.696 ns                 ; 3.113 ns                ;
; 64.583 ns                               ; 301.39 MHz ( period = 3.318 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.111 ns                ;
; 64.585 ns                               ; 301.57 MHz ( period = 3.316 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.101 ns                ;
; 64.589 ns                               ; 301.93 MHz ( period = 3.312 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.097 ns                ;
; 64.599 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.698 ns                 ; 3.099 ns                ;
; 64.599 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.698 ns                 ; 3.099 ns                ;
; 64.599 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.698 ns                 ; 3.099 ns                ;
; 64.599 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.698 ns                 ; 3.099 ns                ;
; 64.599 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.698 ns                 ; 3.099 ns                ;
; 64.606 ns                               ; 303.49 MHz ( period = 3.295 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.091 ns                ;
; 64.606 ns                               ; 303.49 MHz ( period = 3.295 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.091 ns                ;
; 64.606 ns                               ; 303.49 MHz ( period = 3.295 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.091 ns                ;
; 64.606 ns                               ; 303.49 MHz ( period = 3.295 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.091 ns                ;
; 64.606 ns                               ; 303.49 MHz ( period = 3.295 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.091 ns                ;
; 64.606 ns                               ; 303.49 MHz ( period = 3.295 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.091 ns                ;
; 64.606 ns                               ; 303.49 MHz ( period = 3.295 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.091 ns                ;
; 64.609 ns                               ; 303.77 MHz ( period = 3.292 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.077 ns                ;
; 64.613 ns                               ; 304.14 MHz ( period = 3.288 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.073 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                       ;                                                                                                                                                       ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                         ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -16.688 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.749 ns               ;
; -16.546 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.607 ns               ;
; -16.475 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.536 ns               ;
; -16.404 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.465 ns               ;
; -16.389 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.452 ns               ;
; -16.389 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.450 ns               ;
; -16.364 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.425 ns               ;
; -16.343 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.404 ns               ;
; -16.333 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.394 ns               ;
; -16.283 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.344 ns               ;
; -16.247 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.310 ns               ;
; -16.247 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.308 ns               ;
; -16.235 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.298 ns               ;
; -16.229 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.290 ns               ;
; -16.222 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.283 ns               ;
; -16.201 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.262 ns               ;
; -16.176 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.239 ns               ;
; -16.176 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.237 ns               ;
; -16.174 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.235 ns               ;
; -16.151 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.212 ns               ;
; -16.145 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.208 ns               ;
; -16.141 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.202 ns               ;
; -16.130 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.191 ns               ;
; -16.105 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.168 ns               ;
; -16.105 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.166 ns               ;
; -16.103 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.164 ns               ;
; -16.093 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.156 ns               ;
; -16.087 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.148 ns               ;
; -16.080 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.141 ns               ;
; -16.070 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.131 ns               ;
; -16.059 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.120 ns               ;
; -16.034 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.097 ns               ;
; -16.034 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.095 ns               ;
; -16.032 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.093 ns               ;
; -16.022 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.085 ns               ;
; -16.016 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.077 ns               ;
; -16.009 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.070 ns               ;
; -16.003 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.066 ns               ;
; -15.999 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.060 ns               ;
; -15.988 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.049 ns               ;
; -15.975 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 37.034 ns               ;
; -15.961 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.022 ns               ;
; -15.951 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 37.014 ns               ;
; -15.945 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 37.006 ns               ;
; -15.932 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.995 ns               ;
; -15.928 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.989 ns               ;
; -15.883 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.946 ns               ;
; -15.880 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.943 ns               ;
; -15.875 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.938 ns               ;
; -15.875 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.936 ns               ;
; -15.874 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.935 ns               ;
; -15.861 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.924 ns               ;
; -15.850 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.911 ns               ;
; -15.838 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.901 ns               ;
; -15.833 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.892 ns               ;
; -15.829 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.890 ns               ;
; -15.804 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.867 ns               ;
; -15.804 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.865 ns               ;
; -15.790 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.853 ns               ;
; -15.779 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.840 ns               ;
; -15.769 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.830 ns               ;
; -15.762 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.821 ns               ;
; -15.758 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.819 ns               ;
; -15.741 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.804 ns               ;
; -15.739 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.800 ns               ;
; -15.733 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.796 ns               ;
; -15.733 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.794 ns               ;
; -15.721 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.784 ns               ;
; -15.715 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.776 ns               ;
; -15.708 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.769 ns               ;
; -15.698 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.759 ns               ;
; -15.696 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.759 ns               ;
; -15.691 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.750 ns               ;
; -15.687 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.748 ns               ;
; -15.670 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.733 ns               ;
; -15.668 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.729 ns               ;
; -15.662 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.725 ns               ;
; -15.662 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.723 ns               ;
; -15.650 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.713 ns               ;
; -15.644 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.705 ns               ;
; -15.637 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.698 ns               ;
; -15.631 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.694 ns               ;
; -15.631 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.694 ns               ;
; -15.627 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.688 ns               ;
; -15.625 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.688 ns               ;
; -15.620 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.679 ns               ;
; -15.616 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.677 ns               ;
; -15.599 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.662 ns               ;
; -15.579 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.642 ns               ;
; -15.573 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.634 ns               ;
; -15.560 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.623 ns               ;
; -15.556 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.617 ns               ;
; -15.554 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.617 ns               ;
; -15.528 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.591 ns               ;
; -15.519 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 36.576 ns               ;
; -15.508 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.571 ns               ;
; -15.502 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.563 ns               ;
; -15.489 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.552 ns               ;
; -15.489 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.552 ns               ;
; -15.483 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.546 ns               ;
; -15.461 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.520 ns               ;
; -15.440 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.503 ns               ;
; -15.440 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.501 ns               ;
; -15.418 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.481 ns               ;
; -15.418 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.481 ns               ;
; -15.415 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.476 ns               ;
; -15.394 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.455 ns               ;
; -15.390 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.449 ns               ;
; -15.377 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 36.434 ns               ;
; -15.369 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.432 ns               ;
; -15.369 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.432 ns               ;
; -15.369 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.430 ns               ;
; -15.347 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.410 ns               ;
; -15.344 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.405 ns               ;
; -15.334 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.395 ns               ;
; -15.324 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.387 ns               ;
; -15.323 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.384 ns               ;
; -15.319 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.378 ns               ;
; -15.306 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 36.363 ns               ;
; -15.298 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.361 ns               ;
; -15.286 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.349 ns               ;
; -15.285 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.346 ns               ;
; -15.280 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.341 ns               ;
; -15.276 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.339 ns               ;
; -15.273 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.336 ns               ;
; -15.263 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.324 ns               ;
; -15.253 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.316 ns               ;
; -15.248 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.307 ns               ;
; -15.235 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 36.292 ns               ;
; -15.227 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.290 ns               ;
; -15.215 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.278 ns               ;
; -15.209 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.270 ns               ;
; -15.196 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.259 ns               ;
; -15.182 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.245 ns               ;
; -15.164 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 36.221 ns               ;
; -15.156 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.219 ns               ;
; -15.131 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.194 ns               ;
; -15.125 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.188 ns               ;
; -15.117 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.180 ns               ;
; -15.111 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.174 ns               ;
; -15.060 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.123 ns               ;
; -15.046 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.109 ns               ;
; -15.026 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.085 ns               ;
; -15.005 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 36.062 ns               ;
; -14.989 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.052 ns               ;
; -14.986 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.049 ns               ;
; -14.986 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.047 ns               ;
; -14.975 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 36.038 ns               ;
; -14.961 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.022 ns               ;
; -14.955 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 36.014 ns               ;
; -14.940 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 36.001 ns               ;
; -14.934 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.997 ns               ;
; -14.934 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 35.991 ns               ;
; -14.918 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.981 ns               ;
; -14.904 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.967 ns               ;
; -14.889 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.952 ns               ;
; -14.880 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 35.941 ns               ;
; -14.863 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 35.920 ns               ;
; -14.863 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.926 ns               ;
; -14.832 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.895 ns               ;
; -14.826 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 35.887 ns               ;
; -14.818 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.881 ns               ;
; -14.792 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 35.849 ns               ;
; -14.759 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.822 ns               ;
; -14.742 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.805 ns               ;
; -14.688 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.751 ns               ;
; -14.682 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.745 ns               ;
; -14.627 ns                              ; None                                                ; TIMER:inst20|COUNT[3]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 35.688 ns               ;
; -14.617 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.680 ns               ;
; -14.611 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.674 ns               ;
; -14.572 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 35.631 ns               ;
; -14.570 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 35.627 ns               ;
; -14.546 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.609 ns               ;
; -14.499 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 35.556 ns               ;
; -14.480 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.543 ns               ;
; -14.435 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.498 ns               ;
; -14.387 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.450 ns               ;
; -14.328 ns                              ; None                                                ; TIMER:inst20|COUNT[10] ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.391 ns               ;
; -14.328 ns                              ; None                                                ; TIMER:inst20|COUNT[1]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 35.389 ns               ;
; -14.324 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.387 ns               ;
; -14.303 ns                              ; None                                                ; TIMER:inst20|COUNT[5]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 35.364 ns               ;
; -14.282 ns                              ; None                                                ; TIMER:inst20|COUNT[4]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 35.343 ns               ;
; -14.253 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.316 ns               ;
; -14.245 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.308 ns               ;
; -14.228 ns                              ; None                                                ; TIMER:inst20|COUNT[11] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.291 ns               ;
; -14.222 ns                              ; None                                                ; TIMER:inst20|COUNT[2]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 35.283 ns               ;
; -14.174 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.237 ns               ;
; -14.174 ns                              ; None                                                ; TIMER:inst20|COUNT[8]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.237 ns               ;
; -14.168 ns                              ; None                                                ; TIMER:inst20|COUNT[7]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.061 ns                 ; 35.229 ns               ;
; -14.116 ns                              ; None                                                ; TIMER:inst20|COUNT[6]  ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.057 ns                 ; 35.173 ns               ;
; -14.103 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.166 ns               ;
; -14.084 ns                              ; None                                                ; TIMER:inst20|COUNT[9]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.147 ns               ;
; -14.032 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 35.095 ns               ;
; -13.914 ns                              ; None                                                ; TIMER:inst20|COUNT[0]  ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.059 ns                 ; 34.973 ns               ;
; -13.873 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 34.936 ns               ;
; -13.870 ns                              ; None                                                ; TIMER:inst20|COUNT[14] ; ODOMETRY:inst53|TOFFST[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 34.933 ns               ;
; -13.822 ns                              ; None                                                ; TIMER:inst20|COUNT[13] ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 34.885 ns               ;
; -13.802 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 34.865 ns               ;
; -13.777 ns                              ; None                                                ; TIMER:inst20|COUNT[12] ; ODOMETRY:inst53|TOFFST[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 34.840 ns               ;
; -13.731 ns                              ; None                                                ; TIMER:inst20|COUNT[15] ; ODOMETRY:inst53|TOFFST[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.063 ns                 ; 34.794 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                            ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -7.443 ns                               ; 18.22 MHz ( period = 54.886 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 27.222 ns               ;
; -7.286 ns                               ; 18.32 MHz ( period = 54.572 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 27.065 ns               ;
; -7.203 ns                               ; 18.38 MHz ( period = 54.406 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.984 ns               ;
; -7.189 ns                               ; 18.39 MHz ( period = 54.378 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.968 ns               ;
; -7.187 ns                               ; 18.39 MHz ( period = 54.374 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.966 ns               ;
; -7.186 ns                               ; 18.39 MHz ( period = 54.372 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.965 ns               ;
; -7.185 ns                               ; 18.39 MHz ( period = 54.370 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.964 ns               ;
; -7.185 ns                               ; 18.39 MHz ( period = 54.370 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.966 ns               ;
; -7.183 ns                               ; 18.39 MHz ( period = 54.366 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.964 ns               ;
; -7.182 ns                               ; 18.39 MHz ( period = 54.364 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.963 ns               ;
; -7.182 ns                               ; 18.39 MHz ( period = 54.364 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.963 ns               ;
; -7.169 ns                               ; 18.40 MHz ( period = 54.338 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.947 ns               ;
; -7.038 ns                               ; 18.49 MHz ( period = 54.076 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.863 ns               ;
; -7.036 ns                               ; 18.49 MHz ( period = 54.072 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.814 ns               ;
; -7.033 ns                               ; 18.50 MHz ( period = 54.066 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.858 ns               ;
; -7.032 ns                               ; 18.50 MHz ( period = 54.064 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.811 ns               ;
; -7.031 ns                               ; 18.50 MHz ( period = 54.062 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.856 ns               ;
; -7.031 ns                               ; 18.50 MHz ( period = 54.062 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.856 ns               ;
; -7.030 ns                               ; 18.50 MHz ( period = 54.060 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.809 ns               ;
; -7.029 ns                               ; 18.50 MHz ( period = 54.058 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.808 ns               ;
; -7.028 ns                               ; 18.50 MHz ( period = 54.056 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.807 ns               ;
; -7.028 ns                               ; 18.50 MHz ( period = 54.056 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.809 ns               ;
; -7.026 ns                               ; 18.50 MHz ( period = 54.052 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.807 ns               ;
; -7.025 ns                               ; 18.50 MHz ( period = 54.050 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.806 ns               ;
; -7.025 ns                               ; 18.50 MHz ( period = 54.050 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.806 ns               ;
; -7.010 ns                               ; 18.51 MHz ( period = 54.020 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.789 ns               ;
; -7.010 ns                               ; 18.51 MHz ( period = 54.020 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.787 ns               ;
; -6.975 ns                               ; 18.54 MHz ( period = 53.950 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.788 ns               ;
; -6.964 ns                               ; 18.54 MHz ( period = 53.928 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.742 ns               ;
; -6.956 ns                               ; 18.55 MHz ( period = 53.912 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 26.747 ns               ;
; -6.949 ns                               ; 18.55 MHz ( period = 53.898 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.730 ns               ;
; -6.948 ns                               ; 18.55 MHz ( period = 53.896 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.761 ns               ;
; -6.947 ns                               ; 18.55 MHz ( period = 53.894 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.772 ns               ;
; -6.947 ns                               ; 18.55 MHz ( period = 53.894 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.728 ns               ;
; -6.946 ns                               ; 18.56 MHz ( period = 53.892 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.759 ns               ;
; -6.946 ns                               ; 18.56 MHz ( period = 53.892 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.727 ns               ;
; -6.945 ns                               ; 18.56 MHz ( period = 53.890 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.726 ns               ;
; -6.945 ns                               ; 18.56 MHz ( period = 53.890 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.728 ns               ;
; -6.943 ns                               ; 18.56 MHz ( period = 53.886 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.726 ns               ;
; -6.942 ns                               ; 18.56 MHz ( period = 53.884 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.725 ns               ;
; -6.942 ns                               ; 18.56 MHz ( period = 53.884 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.783 ns                 ; 26.725 ns               ;
; -6.920 ns                               ; 18.57 MHz ( period = 53.840 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.744 ns               ;
; -6.915 ns                               ; 18.58 MHz ( period = 53.830 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.739 ns               ;
; -6.915 ns                               ; 18.58 MHz ( period = 53.830 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.693 ns               ;
; -6.913 ns                               ; 18.58 MHz ( period = 53.826 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.737 ns               ;
; -6.913 ns                               ; 18.58 MHz ( period = 53.826 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.737 ns               ;
; -6.913 ns                               ; 18.58 MHz ( period = 53.826 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.691 ns               ;
; -6.912 ns                               ; 18.58 MHz ( period = 53.824 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.690 ns               ;
; -6.911 ns                               ; 18.58 MHz ( period = 53.822 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.689 ns               ;
; -6.911 ns                               ; 18.58 MHz ( period = 53.822 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.691 ns               ;
; -6.909 ns                               ; 18.58 MHz ( period = 53.818 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.689 ns               ;
; -6.908 ns                               ; 18.58 MHz ( period = 53.816 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.688 ns               ;
; -6.908 ns                               ; 18.58 MHz ( period = 53.816 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.688 ns               ;
; -6.894 ns                               ; 18.59 MHz ( period = 53.788 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.672 ns               ;
; -6.857 ns                               ; 18.62 MHz ( period = 53.714 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.669 ns               ;
; -6.853 ns                               ; 18.62 MHz ( period = 53.706 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.630 ns               ;
; -6.838 ns                               ; 18.63 MHz ( period = 53.676 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 26.628 ns               ;
; -6.830 ns                               ; 18.64 MHz ( period = 53.660 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.642 ns               ;
; -6.829 ns                               ; 18.64 MHz ( period = 53.658 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.653 ns               ;
; -6.828 ns                               ; 18.64 MHz ( period = 53.656 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.640 ns               ;
; -6.782 ns                               ; 18.67 MHz ( period = 53.564 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.560 ns               ;
; -6.780 ns                               ; 18.67 MHz ( period = 53.560 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.604 ns               ;
; -6.780 ns                               ; 18.67 MHz ( period = 53.560 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.558 ns               ;
; -6.779 ns                               ; 18.67 MHz ( period = 53.558 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.557 ns               ;
; -6.778 ns                               ; 18.67 MHz ( period = 53.556 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.556 ns               ;
; -6.778 ns                               ; 18.67 MHz ( period = 53.556 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.558 ns               ;
; -6.776 ns                               ; 18.67 MHz ( period = 53.552 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.556 ns               ;
; -6.775 ns                               ; 18.67 MHz ( period = 53.550 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.599 ns               ;
; -6.775 ns                               ; 18.67 MHz ( period = 53.550 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.555 ns               ;
; -6.775 ns                               ; 18.67 MHz ( period = 53.550 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.555 ns               ;
; -6.773 ns                               ; 18.68 MHz ( period = 53.546 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.597 ns               ;
; -6.773 ns                               ; 18.68 MHz ( period = 53.546 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.597 ns               ;
; -6.770 ns                               ; 18.68 MHz ( period = 53.540 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.549 ns               ;
; -6.765 ns                               ; 18.68 MHz ( period = 53.530 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.544 ns               ;
; -6.756 ns                               ; 18.69 MHz ( period = 53.512 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.535 ns               ;
; -6.754 ns                               ; 18.69 MHz ( period = 53.508 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.533 ns               ;
; -6.753 ns                               ; 18.69 MHz ( period = 53.506 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.532 ns               ;
; -6.752 ns                               ; 18.69 MHz ( period = 53.504 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.531 ns               ;
; -6.752 ns                               ; 18.69 MHz ( period = 53.504 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.533 ns               ;
; -6.750 ns                               ; 18.69 MHz ( period = 53.500 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.531 ns               ;
; -6.749 ns                               ; 18.69 MHz ( period = 53.498 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.530 ns               ;
; -6.749 ns                               ; 18.69 MHz ( period = 53.498 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.530 ns               ;
; -6.744 ns                               ; 18.70 MHz ( period = 53.488 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.568 ns               ;
; -6.740 ns                               ; 18.70 MHz ( period = 53.480 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.517 ns               ;
; -6.740 ns                               ; 18.70 MHz ( period = 53.480 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.517 ns               ;
; -6.740 ns                               ; 18.70 MHz ( period = 53.480 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.517 ns               ;
; -6.739 ns                               ; 18.70 MHz ( period = 53.478 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.563 ns               ;
; -6.737 ns                               ; 18.70 MHz ( period = 53.474 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.561 ns               ;
; -6.737 ns                               ; 18.70 MHz ( period = 53.474 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.561 ns               ;
; -6.737 ns                               ; 18.70 MHz ( period = 53.474 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.514 ns               ;
; -6.736 ns                               ; 18.70 MHz ( period = 53.472 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.513 ns               ;
; -6.736 ns                               ; 18.70 MHz ( period = 53.472 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.513 ns               ;
; -6.736 ns                               ; 18.70 MHz ( period = 53.472 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.512 ns               ;
; -6.734 ns                               ; 18.70 MHz ( period = 53.468 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.511 ns               ;
; -6.717 ns                               ; 18.71 MHz ( period = 53.434 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.529 ns               ;
; -6.710 ns                               ; 18.72 MHz ( period = 53.420 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.488 ns               ;
; -6.709 ns                               ; 18.72 MHz ( period = 53.418 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[9]  ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.488 ns               ;
; -6.708 ns                               ; 18.72 MHz ( period = 53.416 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.486 ns               ;
; -6.707 ns                               ; 18.72 MHz ( period = 53.414 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.485 ns               ;
; -6.706 ns                               ; 18.72 MHz ( period = 53.412 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.484 ns               ;
; -6.706 ns                               ; 18.72 MHz ( period = 53.412 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.486 ns               ;
; -6.704 ns                               ; 18.72 MHz ( period = 53.408 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.484 ns               ;
; -6.703 ns                               ; 18.72 MHz ( period = 53.406 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.483 ns               ;
; -6.703 ns                               ; 18.72 MHz ( period = 53.406 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.483 ns               ;
; -6.698 ns                               ; 18.73 MHz ( period = 53.396 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 26.488 ns               ;
; -6.690 ns                               ; 18.73 MHz ( period = 53.380 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.502 ns               ;
; -6.689 ns                               ; 18.73 MHz ( period = 53.378 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.513 ns               ;
; -6.688 ns                               ; 18.74 MHz ( period = 53.376 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.500 ns               ;
; -6.681 ns                               ; 18.74 MHz ( period = 53.362 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.493 ns               ;
; -6.681 ns                               ; 18.74 MHz ( period = 53.362 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.506 ns               ;
; -6.676 ns                               ; 18.74 MHz ( period = 53.352 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.501 ns               ;
; -6.674 ns                               ; 18.74 MHz ( period = 53.348 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.499 ns               ;
; -6.674 ns                               ; 18.74 MHz ( period = 53.348 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.499 ns               ;
; -6.674 ns                               ; 18.74 MHz ( period = 53.348 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.448 ns               ;
; -6.673 ns                               ; 18.75 MHz ( period = 53.346 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.497 ns               ;
; -6.670 ns                               ; 18.75 MHz ( period = 53.340 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.444 ns               ;
; -6.669 ns                               ; 18.75 MHz ( period = 53.338 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.443 ns               ;
; -6.668 ns                               ; 18.75 MHz ( period = 53.336 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.492 ns               ;
; -6.666 ns                               ; 18.75 MHz ( period = 53.332 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.490 ns               ;
; -6.666 ns                               ; 18.75 MHz ( period = 53.332 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.490 ns               ;
; -6.666 ns                               ; 18.75 MHz ( period = 53.332 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.440 ns               ;
; -6.665 ns                               ; 18.75 MHz ( period = 53.330 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.439 ns               ;
; -6.664 ns                               ; 18.75 MHz ( period = 53.328 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.438 ns               ;
; -6.662 ns                               ; 18.75 MHz ( period = 53.324 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 26.452 ns               ;
; -6.662 ns                               ; 18.75 MHz ( period = 53.324 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.436 ns               ;
; -6.654 ns                               ; 18.76 MHz ( period = 53.308 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.466 ns               ;
; -6.653 ns                               ; 18.76 MHz ( period = 53.306 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.477 ns               ;
; -6.652 ns                               ; 18.76 MHz ( period = 53.304 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.464 ns               ;
; -6.640 ns                               ; 18.77 MHz ( period = 53.280 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.418 ns               ;
; -6.638 ns                               ; 18.77 MHz ( period = 53.276 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.416 ns               ;
; -6.637 ns                               ; 18.77 MHz ( period = 53.274 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.415 ns               ;
; -6.636 ns                               ; 18.77 MHz ( period = 53.272 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.414 ns               ;
; -6.636 ns                               ; 18.77 MHz ( period = 53.272 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.416 ns               ;
; -6.634 ns                               ; 18.77 MHz ( period = 53.268 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.414 ns               ;
; -6.633 ns                               ; 18.77 MHz ( period = 53.266 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.413 ns               ;
; -6.633 ns                               ; 18.77 MHz ( period = 53.266 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.780 ns                 ; 26.413 ns               ;
; -6.618 ns                               ; 18.78 MHz ( period = 53.236 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.431 ns               ;
; -6.610 ns                               ; 18.79 MHz ( period = 53.220 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.422 ns               ;
; -6.605 ns                               ; 18.79 MHz ( period = 53.210 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.429 ns               ;
; -6.603 ns                               ; 18.79 MHz ( period = 53.206 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.379 ns               ;
; -6.600 ns                               ; 18.80 MHz ( period = 53.200 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.424 ns               ;
; -6.599 ns                               ; 18.80 MHz ( period = 53.198 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.791 ns                 ; 26.390 ns               ;
; -6.598 ns                               ; 18.80 MHz ( period = 53.196 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.422 ns               ;
; -6.598 ns                               ; 18.80 MHz ( period = 53.196 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.422 ns               ;
; -6.594 ns                               ; 18.80 MHz ( period = 53.188 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0]  ; VEL_CONTROL:inst51|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.368 ns               ;
; -6.591 ns                               ; 18.80 MHz ( period = 53.182 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.404 ns               ;
; -6.591 ns                               ; 18.80 MHz ( period = 53.182 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 26.381 ns               ;
; -6.590 ns                               ; 18.80 MHz ( period = 53.180 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.825 ns                 ; 26.415 ns               ;
; -6.589 ns                               ; 18.80 MHz ( period = 53.178 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.813 ns                 ; 26.402 ns               ;
; -6.583 ns                               ; 18.81 MHz ( period = 53.166 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.395 ns               ;
; -6.583 ns                               ; 18.81 MHz ( period = 53.166 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.360 ns               ;
; -6.583 ns                               ; 18.81 MHz ( period = 53.166 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.360 ns               ;
; -6.583 ns                               ; 18.81 MHz ( period = 53.166 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.360 ns               ;
; -6.582 ns                               ; 18.81 MHz ( period = 53.164 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.406 ns               ;
; -6.581 ns                               ; 18.81 MHz ( period = 53.162 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.393 ns               ;
; -6.580 ns                               ; 18.81 MHz ( period = 53.160 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.357 ns               ;
; -6.579 ns                               ; 18.81 MHz ( period = 53.158 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.356 ns               ;
; -6.579 ns                               ; 18.81 MHz ( period = 53.158 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.356 ns               ;
; -6.577 ns                               ; 18.81 MHz ( period = 53.154 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.354 ns               ;
; -6.577 ns                               ; 18.81 MHz ( period = 53.154 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.777 ns                 ; 26.354 ns               ;
; -6.569 ns                               ; 18.82 MHz ( period = 53.138 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[11] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.348 ns               ;
; -6.542 ns                               ; 18.84 MHz ( period = 53.084 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.354 ns               ;
; -6.531 ns                               ; 18.85 MHz ( period = 53.062 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.820 ns                 ; 26.351 ns               ;
; -6.531 ns                               ; 18.85 MHz ( period = 53.062 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4]  ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.307 ns               ;
; -6.529 ns                               ; 18.85 MHz ( period = 53.058 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.820 ns                 ; 26.349 ns               ;
; -6.523 ns                               ; 18.85 MHz ( period = 53.046 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.790 ns                 ; 26.313 ns               ;
; -6.521 ns                               ; 18.85 MHz ( period = 53.042 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.820 ns                 ; 26.341 ns               ;
; -6.517 ns                               ; 18.86 MHz ( period = 53.034 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.291 ns               ;
; -6.515 ns                               ; 18.86 MHz ( period = 53.030 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.327 ns               ;
; -6.514 ns                               ; 18.86 MHz ( period = 53.028 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.824 ns                 ; 26.338 ns               ;
; -6.513 ns                               ; 18.86 MHz ( period = 53.026 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5]  ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.812 ns                 ; 26.325 ns               ;
; -6.513 ns                               ; 18.86 MHz ( period = 53.026 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.287 ns               ;
; -6.512 ns                               ; 18.86 MHz ( period = 53.024 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.286 ns               ;
; -6.511 ns                               ; 18.86 MHz ( period = 53.022 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.290 ns               ;
; -6.509 ns                               ; 18.86 MHz ( period = 53.018 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.283 ns               ;
; -6.509 ns                               ; 18.86 MHz ( period = 53.018 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.288 ns               ;
; -6.508 ns                               ; 18.86 MHz ( period = 53.016 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.282 ns               ;
; -6.508 ns                               ; 18.86 MHz ( period = 53.016 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.287 ns               ;
; -6.507 ns                               ; 18.86 MHz ( period = 53.014 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.281 ns               ;
; -6.507 ns                               ; 18.86 MHz ( period = 53.014 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.286 ns               ;
; -6.507 ns                               ; 18.86 MHz ( period = 53.014 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.288 ns               ;
; -6.505 ns                               ; 18.86 MHz ( period = 53.010 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2]  ; VEL_CONTROL:inst51|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.774 ns                 ; 26.279 ns               ;
; -6.505 ns                               ; 18.86 MHz ( period = 53.010 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.286 ns               ;
; -6.504 ns                               ; 18.87 MHz ( period = 53.008 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.820 ns                 ; 26.324 ns               ;
; -6.504 ns                               ; 18.87 MHz ( period = 53.008 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.285 ns               ;
; -6.504 ns                               ; 18.87 MHz ( period = 53.008 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[8]  ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.781 ns                 ; 26.285 ns               ;
; -6.503 ns                               ; 18.87 MHz ( period = 53.006 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.820 ns                 ; 26.323 ns               ;
; -6.503 ns                               ; 18.87 MHz ( period = 53.006 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.820 ns                 ; 26.323 ns               ;
; -6.500 ns                               ; 18.87 MHz ( period = 53.000 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.279 ns               ;
; -6.500 ns                               ; 18.87 MHz ( period = 53.000 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.279 ns               ;
; -6.500 ns                               ; 18.87 MHz ( period = 53.000 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.279 ns               ;
; -6.497 ns                               ; 18.87 MHz ( period = 52.994 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.276 ns               ;
; -6.496 ns                               ; 18.87 MHz ( period = 52.992 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.820 ns                 ; 26.316 ns               ;
; -6.496 ns                               ; 18.87 MHz ( period = 52.992 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.275 ns               ;
; -6.496 ns                               ; 18.87 MHz ( period = 52.992 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.275 ns               ;
; -6.494 ns                               ; 18.87 MHz ( period = 52.988 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[7]  ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.779 ns                 ; 26.273 ns               ;
; -6.493 ns                               ; 18.87 MHz ( period = 52.986 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1]  ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.820 ns                 ; 26.313 ns               ;
; -6.481 ns                               ; 18.88 MHz ( period = 52.962 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[10] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.778 ns                 ; 26.259 ns               ;
; -6.466 ns                               ; 18.89 MHz ( period = 52.932 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.242 ns               ;
; -6.466 ns                               ; 18.89 MHz ( period = 52.932 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1]  ; VEL_CONTROL:inst51|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.776 ns                 ; 26.242 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.122 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.979 ns                  ; 5.857 ns                ;
; 0.124 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 5.867 ns                ;
; 0.161 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 5.830 ns                ;
; 0.200 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.996 ns                  ; 5.796 ns                ;
; 0.321 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.984 ns                  ; 5.663 ns                ;
; 0.325 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 5.666 ns                ;
; 0.350 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.979 ns                  ; 5.629 ns                ;
; 0.351 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.984 ns                  ; 5.633 ns                ;
; 0.391 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 5.600 ns                ;
; 0.423 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 5.568 ns                ;
; 0.427 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 5.564 ns                ;
; 0.441 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.003 ns                  ; 5.562 ns                ;
; 0.522 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.984 ns                  ; 5.462 ns                ;
; 0.527 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.984 ns                  ; 5.457 ns                ;
; 0.534 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.979 ns                  ; 5.445 ns                ;
; 0.566 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.984 ns                  ; 5.418 ns                ;
; 0.599 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 5.392 ns                ;
; 0.614 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.996 ns                  ; 5.382 ns                ;
; 0.619 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.996 ns                  ; 5.377 ns                ;
; 0.629 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.984 ns                  ; 5.355 ns                ;
; 0.631 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.979 ns                  ; 5.348 ns                ;
; 0.701 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 5.290 ns                ;
; 0.735 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.984 ns                  ; 5.249 ns                ;
; 0.740 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.996 ns                  ; 5.256 ns                ;
; 0.760 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.981 ns                  ; 5.221 ns                ;
; 0.782 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.973 ns                  ; 5.191 ns                ;
; 0.843 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.984 ns                  ; 5.141 ns                ;
; 1.071 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.996 ns                  ; 4.925 ns                ;
; 1.224 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.981 ns                  ; 4.757 ns                ;
; 1.361 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.981 ns                  ; 4.620 ns                ;
; 1.405 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.003 ns                  ; 4.598 ns                ;
; 1.469 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 4.522 ns                ;
; 1.540 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.996 ns                  ; 4.456 ns                ;
; 1.558 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.979 ns                  ; 4.421 ns                ;
; 1.629 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.996 ns                  ; 4.367 ns                ;
; 1.656 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.981 ns                  ; 4.325 ns                ;
; 1.676 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.981 ns                  ; 4.305 ns                ;
; 1.708 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.977 ns                  ; 4.269 ns                ;
; 1.774 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 4.217 ns                ;
; 1.795 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.996 ns                  ; 4.201 ns                ;
; 1.809 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.996 ns                  ; 4.187 ns                ;
; 2.073 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.981 ns                  ; 3.908 ns                ;
; 2.175 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.003 ns                  ; 3.828 ns                ;
; 2.199 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.977 ns                  ; 3.778 ns                ;
; 2.211 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 3.780 ns                ;
; 2.228 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.981 ns                  ; 3.753 ns                ;
; 2.344 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 3.647 ns                ;
; 2.348 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.977 ns                  ; 3.629 ns                ;
; 2.469 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.025 ns                  ; 3.556 ns                ;
; 2.660 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.981 ns                  ; 3.321 ns                ;
; 3.144 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.991 ns                  ; 2.847 ns                ;
; 3.303 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 5.977 ns                  ; 2.674 ns                ;
; 6.441 ns                                ; 280.98 MHz ( period = 3.559 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 3.345 ns                ;
; 6.655 ns                                ; 298.95 MHz ( period = 3.345 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 3.131 ns                ;
; 6.696 ns                                ; 302.66 MHz ( period = 3.304 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 3.090 ns                ;
; 6.860 ns                                ; 318.47 MHz ( period = 3.140 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.926 ns                ;
; 6.893 ns                                ; 321.85 MHz ( period = 3.107 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.893 ns                ;
; 6.933 ns                                ; 326.05 MHz ( period = 3.067 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.853 ns                ;
; 6.977 ns                                ; 330.80 MHz ( period = 3.023 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.809 ns                ;
; 7.042 ns                                ; 338.07 MHz ( period = 2.958 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.744 ns                ;
; 7.114 ns                                ; 346.50 MHz ( period = 2.886 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.672 ns                ;
; 7.142 ns                                ; 349.90 MHz ( period = 2.858 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.644 ns                ;
; 7.143 ns                                ; 350.02 MHz ( period = 2.857 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.643 ns                ;
; 7.160 ns                                ; 352.11 MHz ( period = 2.840 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.626 ns                ;
; 7.181 ns                                ; 354.74 MHz ( period = 2.819 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.605 ns                ;
; 7.265 ns                                ; 365.63 MHz ( period = 2.735 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.521 ns                ;
; 7.267 ns                                ; 365.90 MHz ( period = 2.733 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.519 ns                ;
; 7.298 ns                                ; 370.10 MHz ( period = 2.702 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.488 ns                ;
; 7.349 ns                                ; 377.22 MHz ( period = 2.651 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.437 ns                ;
; 7.399 ns                                ; 384.47 MHz ( period = 2.601 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.387 ns                ;
; 7.412 ns                                ; 386.40 MHz ( period = 2.588 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.374 ns                ;
; 7.422 ns                                ; 387.90 MHz ( period = 2.578 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.364 ns                ;
; 7.499 ns                                ; 399.84 MHz ( period = 2.501 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.287 ns                ;
; 7.613 ns                                ; 418.94 MHz ( period = 2.387 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.173 ns                ;
; 7.636 ns                                ; 423.01 MHz ( period = 2.364 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.150 ns                ;
; 7.676 ns                                ; 430.29 MHz ( period = 2.324 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.110 ns                ;
; 7.740 ns                                ; 442.48 MHz ( period = 2.260 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.046 ns                ;
; 7.780 ns                                ; 450.45 MHz ( period = 2.220 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.006 ns                ;
; 7.811 ns                                ; 456.83 MHz ( period = 2.189 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.975 ns                ;
; 7.815 ns                                ; 457.67 MHz ( period = 2.185 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.971 ns                ;
; 7.851 ns                                ; 465.33 MHz ( period = 2.149 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.935 ns                ;
; 7.851 ns                                ; 465.33 MHz ( period = 2.149 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.935 ns                ;
; 7.882 ns                                ; 472.14 MHz ( period = 2.118 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.904 ns                ;
; 7.885 ns                                ; 472.81 MHz ( period = 2.115 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.901 ns                ;
; 7.886 ns                                ; 473.04 MHz ( period = 2.114 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.900 ns                ;
; 7.889 ns                                ; 473.71 MHz ( period = 2.111 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.897 ns                ;
; 7.922 ns                                ; 481.23 MHz ( period = 2.078 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.864 ns                ;
; 7.922 ns                                ; 481.23 MHz ( period = 2.078 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.864 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.956 ns                                ; 489.24 MHz ( period = 2.044 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.830 ns                ;
; 7.956 ns                                ; 489.24 MHz ( period = 2.044 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.830 ns                ;
; 7.957 ns                                ; 489.48 MHz ( period = 2.043 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.829 ns                ;
; 7.960 ns                                ; 490.20 MHz ( period = 2.040 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.826 ns                ;
; 7.992 ns                                ; 498.01 MHz ( period = 2.008 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.794 ns                ;
; 7.993 ns                                ; 498.26 MHz ( period = 2.007 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.793 ns                ;
; 7.993 ns                                ; 498.26 MHz ( period = 2.007 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.793 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.759 ns                ;
; 8.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.759 ns                ;
; 8.028 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.758 ns                ;
; 8.031 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.755 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.722 ns                ;
; 8.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.722 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.098 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.688 ns                ;
; 8.099 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.687 ns                ;
; 8.102 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.684 ns                ;
; 8.120 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.666 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.135 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.651 ns                ;
; 8.135 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.651 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.170 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.616 ns                ;
; 8.173 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.613 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.206 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.580 ns                ;
; 8.206 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.580 ns                ;
; 8.231 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.555 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.240 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.546 ns                ;
; 8.241 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.545 ns                ;
; 8.244 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.542 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.277 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.509 ns                ;
; 8.277 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.509 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.311 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.475 ns                ;
; 8.312 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.474 ns                ;
; 8.315 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.471 ns                ;
; 8.325 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.461 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.347 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.439 ns                ;
; 8.347 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.439 ns                ;
; 8.372 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.414 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.382 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.404 ns                ;
; 8.386 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.400 ns                ;
; 8.396 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.390 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.418 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.368 ns                ;
; 8.418 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.368 ns                ;
; 8.436 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.350 ns                ;
; 8.436 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.350 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.467 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.319 ns                ;
; 8.470 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.316 ns                ;
; 8.471 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.315 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.489 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.297 ns                ;
; 8.489 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.297 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.541 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.245 ns                ;
; 8.542 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.244 ns                ;
; 8.545 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.241 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.577 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.209 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.926 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; 443.07 MHz ( period = 2.257 ns )               ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.849 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.665 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.778 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.747 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.644 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.490 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.477 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.434 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.335 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.283 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.033 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[0]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.810 ns                ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.579 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.574 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.562 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.691 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.671 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.662 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.532 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[2]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.546 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[6]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.569 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.585 ns                 ;
; 0.570 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.586 ns                 ;
; 0.570 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.586 ns                 ;
; 0.659 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.673 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.676 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.680 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.680 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.682 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.683 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.695 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.711 ns                 ;
; 0.695 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.711 ns                 ;
; 0.705 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.721 ns                 ;
; 0.710 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 0.737 ns                 ;
; 0.733 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.750 ns                 ;
; 0.764 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 0.791 ns                 ;
; 0.766 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[0]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 0.793 ns                 ;
; 0.767 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 0.794 ns                 ;
; 0.769 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.785 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.812 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.815 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.818 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.820 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.825 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.825 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.826 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.827 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 0.840 ns                 ;
; 0.836 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.852 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.854 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.856 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.857 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.859 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.874 ns                 ;
; 0.860 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.864 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.865 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.865 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.866 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.872 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.888 ns                 ;
; 0.891 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.907 ns                 ;
; 0.891 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.928 ns                 ;
; 0.897 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.934 ns                 ;
; 0.897 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.934 ns                 ;
; 0.898 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.935 ns                 ;
; 0.899 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.936 ns                 ;
; 0.899 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.936 ns                 ;
; 0.900 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.937 ns                 ;
; 0.906 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.077 ns                   ; 0.983 ns                 ;
; 0.914 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.930 ns                 ;
; 0.925 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.941 ns                 ;
; 0.942 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 0.969 ns                 ;
; 0.943 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.958 ns                 ;
; 0.947 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 0.984 ns                 ;
; 0.960 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.048 ns                   ; 1.008 ns                 ;
; 0.962 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 0.987 ns                 ;
; 0.970 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.007 ns                 ;
; 0.975 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.023 ns                   ; 0.998 ns                 ;
; 0.983 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.999 ns                 ;
; 0.985 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.001 ns                 ;
; 0.986 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.002 ns                 ;
; 0.992 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.017 ns                 ;
; 0.994 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.009 ns                 ;
; 0.997 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.002 ns                 ;
; 1.001 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[1]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.015 ns                 ;
; 1.015 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.032 ns                 ;
; 1.019 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.024 ns                 ;
; 1.037 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.053 ns                 ;
; 1.038 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.054 ns                 ;
; 1.062 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.079 ns                 ;
; 1.064 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.069 ns                 ;
; 1.068 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.084 ns                 ;
; 1.075 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.091 ns                 ;
; 1.081 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.106 ns                 ;
; 1.090 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.106 ns                 ;
; 1.091 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.116 ns                 ;
; 1.091 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.107 ns                 ;
; 1.091 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.107 ns                 ;
; 1.111 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.136 ns                 ;
; 1.115 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.140 ns                 ;
; 1.158 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.174 ns                 ;
; 1.174 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 1.200 ns                 ;
; 1.175 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 1.201 ns                 ;
; 1.178 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 1.204 ns                 ;
; 1.179 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.195 ns                 ;
; 1.180 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 1.206 ns                 ;
; 1.180 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.185 ns                 ;
; 1.184 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 1.210 ns                 ;
; 1.185 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.186 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 1.212 ns                 ;
; 1.187 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 1.213 ns                 ;
; 1.188 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 1.214 ns                 ;
; 1.196 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.077 ns                   ; 1.273 ns                 ;
; 1.203 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.219 ns                 ;
; 1.209 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.210 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.226 ns                 ;
; 1.211 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.227 ns                 ;
; 1.211 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.037 ns                   ; 1.248 ns                 ;
; 1.212 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                  ; To                                                                                                                                    ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.676 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 1.671 ns                 ;
; -1.662 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 1.685 ns                 ;
; -1.651 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 1.696 ns                 ;
; -1.649 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 1.698 ns                 ;
; -1.641 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 1.706 ns                 ;
; -1.626 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 1.721 ns                 ;
; -1.612 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 1.735 ns                 ;
; -1.561 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 1.786 ns                 ;
; -1.549 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 1.798 ns                 ;
; -1.497 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                  ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.898 ns                   ; 2.401 ns                 ;
; -1.334 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.551 ns                   ; 2.217 ns                 ;
; -1.305 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.042 ns                 ;
; -1.268 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.079 ns                 ;
; -1.266 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.081 ns                 ;
; -1.255 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.092 ns                 ;
; -1.239 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.108 ns                 ;
; -1.224 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.123 ns                 ;
; -1.200 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.898 ns                   ; 2.698 ns                 ;
; -1.195 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.152 ns                 ;
; -1.173 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.174 ns                 ;
; -1.168 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.179 ns                 ;
; -1.166 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.181 ns                 ;
; -1.153 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.194 ns                 ;
; -1.102 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.245 ns                 ;
; -1.097 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.250 ns                 ;
; -1.095 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.252 ns                 ;
; -1.082 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.265 ns                 ;
; -1.051 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.296 ns                 ;
; -1.031 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.316 ns                 ;
; -1.026 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.321 ns                 ;
; -1.024 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.323 ns                 ;
; -1.011 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.336 ns                 ;
; -0.984 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                  ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.382 ns                   ; 2.398 ns                 ;
; -0.955 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.392 ns                 ;
; -0.922 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.425 ns                 ;
; -0.900 ns                               ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|step[2]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.551 ns                   ; 3.651 ns                 ;
; -0.853 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.494 ns                 ;
; -0.851 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.496 ns                 ;
; -0.780 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.567 ns                 ;
; -0.769 ns                               ; SONAR:inst54|SONAR_RESULT[12][3]                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.721 ns                   ; 1.952 ns                 ;
; -0.750 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.286 ns                   ; 1.536 ns                 ;
; -0.726 ns                               ; SONAR:inst54|SONAR_RESULT[13][3]                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.733 ns                   ; 2.007 ns                 ;
; -0.709 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.638 ns                 ;
; -0.687 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.382 ns                   ; 2.695 ns                 ;
; -0.665 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.682 ns                 ;
; -0.639 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.286 ns                   ; 1.647 ns                 ;
; -0.594 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.753 ns                 ;
; -0.592 ns                               ; SCOMP:inst8|IR[1]                                                                                                                     ; DAC_BEEP:inst35|step[7]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.580 ns                   ; 3.988 ns                 ;
; -0.549 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.550 ns                   ; 3.001 ns                 ;
; -0.473 ns                               ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.604 ns                   ; 4.131 ns                 ;
; -0.470 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.877 ns                 ;
; -0.461 ns                               ; ODOMETRY:inst53|XPOS[18]                                                                                                              ; ODOMETRY:inst53|XOFFST[7]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.011 ns                 ;
; -0.457 ns                               ; ODOMETRY:inst53|XPOS[23]                                                                                                              ; ODOMETRY:inst53|XOFFST[12]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.015 ns                 ;
; -0.455 ns                               ; ODOMETRY:inst53|XPOS[22]                                                                                                              ; ODOMETRY:inst53|XOFFST[11]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.017 ns                 ;
; -0.453 ns                               ; ODOMETRY:inst53|XPOS[25]                                                                                                              ; ODOMETRY:inst53|XOFFST[14]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.019 ns                 ;
; -0.451 ns                               ; ODOMETRY:inst53|XPOS[19]                                                                                                              ; ODOMETRY:inst53|XOFFST[8]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.021 ns                 ;
; -0.427 ns                               ; ODOMETRY:inst53|XPOS[15]                                                                                                              ; ODOMETRY:inst53|XOFFST[4]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.045 ns                 ;
; -0.421 ns                               ; ODOMETRY:inst53|XPOS[14]                                                                                                              ; ODOMETRY:inst53|XOFFST[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.051 ns                 ;
; -0.404 ns                               ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|step[1]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.610 ns                   ; 4.206 ns                 ;
; -0.399 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 2.948 ns                 ;
; -0.378 ns                               ; DIG_IN:inst41|B_DI[3]                                                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.906 ns                   ; 2.528 ns                 ;
; -0.374 ns                               ; SONAR:inst54|SONAR_RESULT[4][3]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.721 ns                   ; 2.347 ns                 ;
; -0.328 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 3.019 ns                 ;
; -0.299 ns                               ; SCOMP:inst8|IR[3]                                                                                                                     ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.575 ns                   ; 4.276 ns                 ;
; -0.298 ns                               ; SCOMP:inst8|IR[4]                                                                                                                     ; DAC_BEEP:inst35|step[7]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.580 ns                   ; 4.282 ns                 ;
; -0.257 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 3.090 ns                 ;
; -0.253 ns                               ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|step[7]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.609 ns                   ; 4.356 ns                 ;
; -0.244 ns                               ; SCOMP:inst8|IR[0]                                                                                                                     ; DAC_BEEP:inst35|step[2]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.522 ns                   ; 4.278 ns                 ;
; -0.234 ns                               ; SCOMP:inst8|IR[1]                                                                                                                     ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.575 ns                   ; 4.341 ns                 ;
; -0.228 ns                               ; SCOMP:inst8|IR[3]                                                                                                                     ; DAC_BEEP:inst35|step[1]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.353 ns                 ;
; -0.225 ns                               ; ODOMETRY:inst53|XPOS[13]                                                                                                              ; ODOMETRY:inst53|XOFFST[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.247 ns                 ;
; -0.220 ns                               ; ODOMETRY:inst53|XPOS[16]                                                                                                              ; ODOMETRY:inst53|XOFFST[5]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.252 ns                 ;
; -0.202 ns                               ; SONAR:inst54|SONAR_RESULT[12][4]                                                                                                      ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.327 ns                   ; 2.125 ns                 ;
; -0.197 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.062 ns                   ; 1.865 ns                 ;
; -0.196 ns                               ; ODOMETRY:inst53|XPOS[21]                                                                                                              ; ODOMETRY:inst53|XOFFST[10]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.276 ns                 ;
; -0.190 ns                               ; SCOMP:inst8|IR[6]                                                                                                                     ; DAC_BEEP:inst35|step[1]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.391 ns                 ;
; -0.188 ns                               ; SCOMP:inst8|IR[5]                                                                                                                     ; DAC_BEEP:inst35|step[7]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.580 ns                   ; 4.392 ns                 ;
; -0.186 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.347 ns                   ; 3.161 ns                 ;
; -0.184 ns                               ; ODOMETRY:inst53|XPOS[24]                                                                                                              ; ODOMETRY:inst53|XOFFST[13]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.288 ns                 ;
; -0.169 ns                               ; ODOMETRY:inst53|XPOS[20]                                                                                                              ; ODOMETRY:inst53|XOFFST[9]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.303 ns                 ;
; -0.169 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.067 ns                   ; 1.898 ns                 ;
; -0.146 ns                               ; SCOMP:inst8|IR[1]                                                                                                                     ; DAC_BEEP:inst35|step[2]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.522 ns                   ; 4.376 ns                 ;
; -0.142 ns                               ; ODOMETRY:inst53|XPOS[11]                                                                                                              ; ODOMETRY:inst53|XOFFST[0]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.465 ns                   ; 1.323 ns                 ;
; -0.137 ns                               ; SCOMP:inst8|IR[1]                                                                                                                     ; DAC_BEEP:inst35|step[1]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.444 ns                 ;
; -0.115 ns                               ; SCOMP:inst8|IR[3]                                                                                                                     ; DAC_BEEP:inst35|step[2]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.522 ns                   ; 4.407 ns                 ;
; -0.108 ns                               ; ODOMETRY:inst53|YPOS[22]                                                                                                              ; ODOMETRY:inst53|YOFFST[11]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.321 ns                 ;
; -0.105 ns                               ; ODOMETRY:inst53|YPOS[25]                                                                                                              ; ODOMETRY:inst53|YOFFST[14]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.324 ns                 ;
; -0.091 ns                               ; SCOMP:inst8|IR[0]                                                                                                                     ; DAC_BEEP:inst35|step[7]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.580 ns                   ; 4.489 ns                 ;
; -0.078 ns                               ; SCOMP:inst8|IR[4]                                                                                                                     ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.575 ns                   ; 4.497 ns                 ;
; -0.077 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                      ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.860 ns                   ; 1.783 ns                 ;
; -0.074 ns                               ; ODOMETRY:inst53|XPOS[23]                                                                                                              ; ODOMETRY:inst53|XOFFST[13]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.398 ns                 ;
; -0.074 ns                               ; ODOMETRY:inst53|YPOS[21]                                                                                                              ; ODOMETRY:inst53|YOFFST[10]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.355 ns                 ;
; -0.072 ns                               ; ODOMETRY:inst53|XPOS[22]                                                                                                              ; ODOMETRY:inst53|XOFFST[12]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.400 ns                 ;
; -0.070 ns                               ; ODOMETRY:inst53|XPOS[25]                                                                                                              ; ODOMETRY:inst53|XOFFST[15]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.402 ns                 ;
; -0.068 ns                               ; ODOMETRY:inst53|XPOS[19]                                                                                                              ; ODOMETRY:inst53|XOFFST[9]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.404 ns                 ;
; -0.066 ns                               ; SONAR:inst54|SONAR_RESULT[15][3]                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.733 ns                   ; 2.667 ns                 ;
; -0.039 ns                               ; ODOMETRY:inst53|XPOS[15]                                                                                                              ; ODOMETRY:inst53|XOFFST[5]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.433 ns                 ;
; -0.035 ns                               ; ODOMETRY:inst53|XPOS[14]                                                                                                              ; ODOMETRY:inst53|XOFFST[4]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.437 ns                 ;
; -0.030 ns                               ; SCOMP:inst8|AC[0]                                                                                                                     ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.599 ns                   ; 4.569 ns                 ;
; -0.018 ns                               ; SCOMP:inst8|IR[6]                                                                                                                     ; DAC_BEEP:inst35|step[2]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.522 ns                   ; 4.504 ns                 ;
; -0.017 ns                               ; SCOMP:inst8|IR[6]                                                                                                                     ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.575 ns                   ; 4.558 ns                 ;
; -0.003 ns                               ; ODOMETRY:inst53|XPOS[23]                                                                                                              ; ODOMETRY:inst53|XOFFST[14]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.469 ns                 ;
; -0.001 ns                               ; ODOMETRY:inst53|XPOS[22]                                                                                                              ; ODOMETRY:inst53|XOFFST[13]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.471 ns                 ;
; 0.002 ns                                ; SCOMP:inst8|IR[3]                                                                                                                     ; DAC_BEEP:inst35|step[7]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.580 ns                   ; 4.582 ns                 ;
; 0.003 ns                                ; ODOMETRY:inst53|XPOS[19]                                                                                                              ; ODOMETRY:inst53|XOFFST[10]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.475 ns                 ;
; 0.014 ns                                ; ODOMETRY:inst53|XPOS[18]                                                                                                              ; ODOMETRY:inst53|XOFFST[8]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.486 ns                 ;
; 0.024 ns                                ; SCOMP:inst8|IR[0]                                                                                                                     ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.575 ns                   ; 4.599 ns                 ;
; 0.029 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                      ; LEDS:inst59|BLED[5]                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.882 ns                   ; 1.911 ns                 ;
; 0.032 ns                                ; SCOMP:inst8|IR[5]                                                                                                                     ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.575 ns                   ; 4.607 ns                 ;
; 0.032 ns                                ; ODOMETRY:inst53|XPOS[15]                                                                                                              ; ODOMETRY:inst53|XOFFST[6]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.504 ns                 ;
; 0.036 ns                                ; ODOMETRY:inst53|XPOS[14]                                                                                                              ; ODOMETRY:inst53|XOFFST[5]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.508 ns                 ;
; 0.048 ns                                ; DIG_IN:inst5|B_DI[3]                                                                                                                  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.624 ns                   ; 2.672 ns                 ;
; 0.068 ns                                ; ODOMETRY:inst53|XPOS[23]                                                                                                              ; ODOMETRY:inst53|XOFFST[15]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.540 ns                 ;
; 0.070 ns                                ; ODOMETRY:inst53|XPOS[22]                                                                                                              ; ODOMETRY:inst53|XOFFST[14]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.542 ns                 ;
; 0.074 ns                                ; ODOMETRY:inst53|XPOS[19]                                                                                                              ; ODOMETRY:inst53|XOFFST[11]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.546 ns                 ;
; 0.085 ns                                ; ODOMETRY:inst53|XPOS[18]                                                                                                              ; ODOMETRY:inst53|XOFFST[9]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.557 ns                 ;
; 0.101 ns                                ; DIG_IN:inst38|B_DI[3]                                                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.282 ns                   ; 3.383 ns                 ;
; 0.103 ns                                ; ODOMETRY:inst53|XPOS[15]                                                                                                              ; ODOMETRY:inst53|XOFFST[7]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.575 ns                 ;
; 0.107 ns                                ; ODOMETRY:inst53|XPOS[14]                                                                                                              ; ODOMETRY:inst53|XOFFST[6]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.579 ns                 ;
; 0.108 ns                                ; ODOMETRY:inst53|XPOS[26]                                                                                                              ; ODOMETRY:inst53|XOFFST[15]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.580 ns                 ;
; 0.112 ns                                ; ODOMETRY:inst53|XPOS[12]                                                                                                              ; ODOMETRY:inst53|XOFFST[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.465 ns                   ; 1.577 ns                 ;
; 0.123 ns                                ; ODOMETRY:inst53|YPOS[17]                                                                                                              ; ODOMETRY:inst53|YOFFST[6]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.552 ns                 ;
; 0.133 ns                                ; DIG_IN:inst6|B_DI[7]                                                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.066 ns                   ; 3.199 ns                 ;
; 0.141 ns                                ; ODOMETRY:inst53|XPOS[22]                                                                                                              ; ODOMETRY:inst53|XOFFST[15]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.613 ns                 ;
; 0.143 ns                                ; ODOMETRY:inst53|YPOS[12]                                                                                                              ; ODOMETRY:inst53|YOFFST[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.420 ns                   ; 1.563 ns                 ;
; 0.145 ns                                ; ODOMETRY:inst53|XPOS[19]                                                                                                              ; ODOMETRY:inst53|XOFFST[12]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.617 ns                 ;
; 0.156 ns                                ; SONAR:inst54|SONAR_RESULT[12][4]                                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.789 ns                   ; 2.945 ns                 ;
; 0.156 ns                                ; ODOMETRY:inst53|XPOS[18]                                                                                                              ; ODOMETRY:inst53|XOFFST[10]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.628 ns                 ;
; 0.158 ns                                ; ODOMETRY:inst53|XPOS[13]                                                                                                              ; ODOMETRY:inst53|XOFFST[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.630 ns                 ;
; 0.160 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.293 ns                   ; 2.453 ns                 ;
; 0.163 ns                                ; ODOMETRY:inst53|XPOS[16]                                                                                                              ; ODOMETRY:inst53|XOFFST[6]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.635 ns                 ;
; 0.165 ns                                ; ODOMETRY:inst53|YPOS[11]                                                                                                              ; ODOMETRY:inst53|YOFFST[0]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.420 ns                   ; 1.585 ns                 ;
; 0.166 ns                                ; SCOMP:inst8|IR[0]                                                                                                                     ; DAC_BEEP:inst35|step[1]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.747 ns                 ;
; 0.169 ns                                ; SCOMP:inst8|IR[4]                                                                                                                     ; DAC_BEEP:inst35|step[2]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.522 ns                   ; 4.691 ns                 ;
; 0.170 ns                                ; SCOMP:inst8|IO_CYCLE                                                                                                                  ; DAC_BEEP:inst35|step[7]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.580 ns                   ; 4.750 ns                 ;
; 0.177 ns                                ; DIG_IN:inst38|B_DI[7]                                                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.056 ns                   ; 3.233 ns                 ;
; 0.178 ns                                ; ODOMETRY:inst53|XPOS[14]                                                                                                              ; ODOMETRY:inst53|XOFFST[7]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.650 ns                 ;
; 0.180 ns                                ; SCOMP:inst8|IR[4]                                                                                                                     ; DAC_BEEP:inst35|step[1]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.761 ns                 ;
; 0.181 ns                                ; ODOMETRY:inst53|YPOS[23]                                                                                                              ; ODOMETRY:inst53|YOFFST[12]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.610 ns                 ;
; 0.182 ns                                ; ODOMETRY:inst53|YPOS[16]                                                                                                              ; ODOMETRY:inst53|YOFFST[5]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.611 ns                 ;
; 0.183 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|step[6]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.558 ns                   ; 4.741 ns                 ;
; 0.192 ns                                ; ODOMETRY:inst53|XPOS[21]                                                                                                              ; ODOMETRY:inst53|XOFFST[11]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.664 ns                 ;
; 0.202 ns                                ; ODOMETRY:inst53|XPOS[24]                                                                                                              ; ODOMETRY:inst53|XOFFST[14]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.674 ns                 ;
; 0.207 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                      ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.862 ns                   ; 2.069 ns                 ;
; 0.214 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|step[4]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.549 ns                   ; 4.763 ns                 ;
; 0.215 ns                                ; DIG_IN:inst38|B_DI[2]                                                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.756 ns                   ; 2.971 ns                 ;
; 0.216 ns                                ; ODOMETRY:inst53|XPOS[19]                                                                                                              ; ODOMETRY:inst53|XOFFST[13]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.688 ns                 ;
; 0.217 ns                                ; ODOMETRY:inst53|XPOS[20]                                                                                                              ; ODOMETRY:inst53|XOFFST[10]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.689 ns                 ;
; 0.219 ns                                ; SCOMP:inst8|IR[6]                                                                                                                     ; DAC_BEEP:inst35|step[7]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.580 ns                   ; 4.799 ns                 ;
; 0.227 ns                                ; ODOMETRY:inst53|XPOS[18]                                                                                                              ; ODOMETRY:inst53|XOFFST[11]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.699 ns                 ;
; 0.229 ns                                ; ODOMETRY:inst53|XPOS[13]                                                                                                              ; ODOMETRY:inst53|XOFFST[4]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.701 ns                 ;
; 0.233 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|timer[3]~latch                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.616 ns                   ; 4.849 ns                 ;
; 0.234 ns                                ; ODOMETRY:inst53|XPOS[16]                                                                                                              ; ODOMETRY:inst53|XOFFST[7]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.706 ns                 ;
; 0.235 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|step[3]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.548 ns                   ; 4.783 ns                 ;
; 0.245 ns                                ; ODOMETRY:inst53|XPOS[11]                                                                                                              ; ODOMETRY:inst53|XOFFST[1]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.465 ns                   ; 1.710 ns                 ;
; 0.249 ns                                ; ODOMETRY:inst53|YPOS[20]                                                                                                              ; ODOMETRY:inst53|YOFFST[9]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.678 ns                 ;
; 0.262 ns                                ; ODOMETRY:inst53|XPOS[15]                                                                                                              ; ODOMETRY:inst53|XOFFST[8]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.734 ns                 ;
; 0.262 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.762 ns                   ; 2.024 ns                 ;
; 0.263 ns                                ; ODOMETRY:inst53|XPOS[21]                                                                                                              ; ODOMETRY:inst53|XOFFST[12]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.735 ns                 ;
; 0.271 ns                                ; SCOMP:inst8|IO_CYCLE                                                                                                                  ; DAC_BEEP:inst35|step[1]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.852 ns                 ;
; 0.273 ns                                ; ODOMETRY:inst53|XPOS[24]                                                                                                              ; ODOMETRY:inst53|XOFFST[15]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.745 ns                 ;
; 0.273 ns                                ; SONAR:inst54|SONAR_RESULT[13][7]                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.507 ns                   ; 2.780 ns                 ;
; 0.275 ns                                ; ODOMETRY:inst53|YPOS[22]                                                                                                              ; ODOMETRY:inst53|YOFFST[12]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.704 ns                 ;
; 0.278 ns                                ; ODOMETRY:inst53|YPOS[25]                                                                                                              ; ODOMETRY:inst53|YOFFST[15]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.707 ns                 ;
; 0.281 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                      ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.322 ns                   ; 2.603 ns                 ;
; 0.285 ns                                ; SCOMP:inst8|IR[4]                                                                                                                     ; DAC_BEEP:inst35|step[6]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.529 ns                   ; 4.814 ns                 ;
; 0.287 ns                                ; ODOMETRY:inst53|XPOS[19]                                                                                                              ; ODOMETRY:inst53|XOFFST[14]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.759 ns                 ;
; 0.288 ns                                ; ODOMETRY:inst53|XPOS[20]                                                                                                              ; ODOMETRY:inst53|XOFFST[11]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.760 ns                 ;
; 0.290 ns                                ; SCOMP:inst8|IR[5]                                                                                                                     ; DAC_BEEP:inst35|step[1]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.581 ns                   ; 4.871 ns                 ;
; 0.292 ns                                ; SCOMP:inst8|IR[7]                                                                                                                     ; DAC_BEEP:inst35|step[7]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.580 ns                   ; 4.872 ns                 ;
; 0.298 ns                                ; ODOMETRY:inst53|XPOS[18]                                                                                                              ; ODOMETRY:inst53|XOFFST[12]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.770 ns                 ;
; 0.300 ns                                ; ODOMETRY:inst53|XPOS[13]                                                                                                              ; ODOMETRY:inst53|XOFFST[5]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.772 ns                 ;
; 0.302 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|timer[5]~latch                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.598 ns                   ; 4.900 ns                 ;
; 0.314 ns                                ; ODOMETRY:inst53|YPOS[21]                                                                                                              ; ODOMETRY:inst53|YOFFST[11]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.743 ns                 ;
; 0.316 ns                                ; ODOMETRY:inst53|XPOS[11]                                                                                                              ; ODOMETRY:inst53|XOFFST[2]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.465 ns                   ; 1.781 ns                 ;
; 0.330 ns                                ; SCOMP:inst8|IR[0]                                                                                                                     ; DAC_BEEP:inst35|step[6]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.529 ns                   ; 4.859 ns                 ;
; 0.333 ns                                ; ODOMETRY:inst53|XPOS[15]                                                                                                              ; ODOMETRY:inst53|XOFFST[9]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.805 ns                 ;
; 0.334 ns                                ; ODOMETRY:inst53|XPOS[21]                                                                                                              ; ODOMETRY:inst53|XOFFST[13]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.806 ns                 ;
; 0.337 ns                                ; ODOMETRY:inst53|XPOS[14]                                                                                                              ; ODOMETRY:inst53|XOFFST[8]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.809 ns                 ;
; 0.339 ns                                ; SCOMP:inst8|IR[5]                                                                                                                     ; DAC_BEEP:inst35|step[2]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.522 ns                   ; 4.861 ns                 ;
; 0.340 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                              ; DAC_BEEP:inst35|step[5]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.549 ns                   ; 4.889 ns                 ;
; 0.346 ns                                ; ODOMETRY:inst53|YPOS[22]                                                                                                              ; ODOMETRY:inst53|YOFFST[13]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.775 ns                 ;
; 0.353 ns                                ; DIG_IN:inst38|B_DI[1]                                                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.282 ns                   ; 3.635 ns                 ;
; 0.358 ns                                ; SCOMP:inst8|AC[1]                                                                                                                     ; DAC_BEEP:inst35|step[1]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.603 ns                   ; 4.961 ns                 ;
; 0.358 ns                                ; ODOMETRY:inst53|XPOS[19]                                                                                                              ; ODOMETRY:inst53|XOFFST[15]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.830 ns                 ;
; 0.359 ns                                ; ODOMETRY:inst53|XPOS[20]                                                                                                              ; ODOMETRY:inst53|XOFFST[12]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.831 ns                 ;
; 0.364 ns                                ; SCOMP:inst8|IR[2]                                                                                                                     ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.575 ns                   ; 4.939 ns                 ;
; 0.369 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                                                                                      ; LEDS:inst58|BLED[5]                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.760 ns                   ; 2.129 ns                 ;
; 0.369 ns                                ; ODOMETRY:inst53|XPOS[18]                                                                                                              ; ODOMETRY:inst53|XOFFST[13]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.841 ns                 ;
; 0.371 ns                                ; ODOMETRY:inst53|XPOS[13]                                                                                                              ; ODOMETRY:inst53|XOFFST[6]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.472 ns                   ; 1.843 ns                 ;
; 0.385 ns                                ; ODOMETRY:inst53|YPOS[21]                                                                                                              ; ODOMETRY:inst53|YOFFST[12]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.429 ns                   ; 1.814 ns                 ;
; 0.387 ns                                ; ODOMETRY:inst53|XPOS[11]                                                                                                              ; ODOMETRY:inst53|XOFFST[3]                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.465 ns                   ; 1.852 ns                 ;
; 0.390 ns                                ; SCOMP:inst8|IO_CYCLE                                                                                                                  ; DAC_BEEP:inst35|step[0]~latch                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.575 ns                   ; 4.965 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1] ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0] ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2] ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5] ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                   ;                                                                                                                                       ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                ; To                                                                                  ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.099 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.112 ns                   ; 1.013 ns                 ;
; -1.964 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.112 ns                   ; 1.148 ns                 ;
; -1.962 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.112 ns                   ; 1.150 ns                 ;
; -1.957 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.112 ns                   ; 1.155 ns                 ;
; -1.957 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.112 ns                   ; 1.155 ns                 ;
; -1.951 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.112 ns                   ; 1.161 ns                 ;
; -1.905 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.112 ns                   ; 1.207 ns                 ;
; -1.731 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.112 ns                   ; 1.381 ns                 ;
; -1.717 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.584 ns                   ; 0.867 ns                 ;
; -1.633 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.570 ns                   ; 0.937 ns                 ;
; -1.391 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.931 ns                   ; 0.540 ns                 ;
; -1.389 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.931 ns                   ; 0.542 ns                 ;
; -1.387 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.931 ns                   ; 0.544 ns                 ;
; -1.235 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.930 ns                   ; 0.695 ns                 ;
; -1.204 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.930 ns                   ; 0.726 ns                 ;
; -1.196 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.930 ns                   ; 0.734 ns                 ;
; -1.193 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.930 ns                   ; 0.737 ns                 ;
; -1.184 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.930 ns                   ; 0.746 ns                 ;
; -1.071 ns                               ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 2.749 ns                 ;
; -1.070 ns                               ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 2.750 ns                 ;
; -1.069 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.930 ns                   ; 0.861 ns                 ;
; -1.062 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.930 ns                   ; 0.868 ns                 ;
; -1.055 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.930 ns                   ; 0.875 ns                 ;
; -1.039 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.930 ns                   ; 0.891 ns                 ;
; -1.036 ns                               ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 2.784 ns                 ;
; -0.905 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.925 ns                   ; 1.020 ns                 ;
; -0.901 ns                               ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 2.919 ns                 ;
; -0.901 ns                               ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 2.919 ns                 ;
; -0.901 ns                               ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 2.919 ns                 ;
; -0.901 ns                               ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 2.919 ns                 ;
; -0.901 ns                               ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 2.919 ns                 ;
; -0.833 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.925 ns                   ; 1.092 ns                 ;
; -0.831 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.925 ns                   ; 1.094 ns                 ;
; -0.753 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.925 ns                   ; 1.172 ns                 ;
; -0.743 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.925 ns                   ; 1.182 ns                 ;
; -0.634 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; I2C_INTERFACE:inst16|i2c_master:inst|state.wr                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.924 ns                   ; 1.290 ns                 ;
; -0.593 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.925 ns                   ; 1.332 ns                 ;
; -0.588 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.start                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.925 ns                   ; 1.337 ns                 ;
; -0.571 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.927 ns                   ; 1.356 ns                 ;
; -0.441 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.809 ns                   ; 2.368 ns                 ;
; -0.441 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.809 ns                   ; 2.368 ns                 ;
; -0.441 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.809 ns                   ; 2.368 ns                 ;
; -0.441 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.809 ns                   ; 2.368 ns                 ;
; -0.441 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.809 ns                   ; 2.368 ns                 ;
; -0.441 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.809 ns                   ; 2.368 ns                 ;
; -0.441 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.809 ns                   ; 2.368 ns                 ;
; -0.441 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.809 ns                   ; 2.368 ns                 ;
; -0.401 ns                               ; SCOMP:inst8|IO_CYCLE                                                                ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.419 ns                 ;
; -0.400 ns                               ; SCOMP:inst8|IO_CYCLE                                                                ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.420 ns                 ;
; -0.366 ns                               ; SCOMP:inst8|IO_CYCLE                                                                ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.454 ns                 ;
; -0.341 ns                               ; SCOMP:inst8|IR[5]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.479 ns                 ;
; -0.340 ns                               ; SCOMP:inst8|IR[5]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.480 ns                 ;
; -0.306 ns                               ; SCOMP:inst8|IR[5]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.514 ns                 ;
; -0.290 ns                               ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.530 ns                 ;
; -0.289 ns                               ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.531 ns                 ;
; -0.285 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                   ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.958 ns                   ; 0.673 ns                 ;
; -0.277 ns                               ; SCOMP:inst8|IR[2]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.543 ns                 ;
; -0.276 ns                               ; SCOMP:inst8|IR[2]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.544 ns                 ;
; -0.255 ns                               ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.565 ns                 ;
; -0.246 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                   ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.918 ns                   ; 0.672 ns                 ;
; -0.242 ns                               ; SCOMP:inst8|IR[2]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.578 ns                 ;
; -0.231 ns                               ; SCOMP:inst8|IO_CYCLE                                                                ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.589 ns                 ;
; -0.231 ns                               ; SCOMP:inst8|IO_CYCLE                                                                ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.589 ns                 ;
; -0.231 ns                               ; SCOMP:inst8|IO_CYCLE                                                                ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.589 ns                 ;
; -0.231 ns                               ; SCOMP:inst8|IO_CYCLE                                                                ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.589 ns                 ;
; -0.231 ns                               ; SCOMP:inst8|IO_CYCLE                                                                ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.589 ns                 ;
; -0.215 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.098 ns                   ; 2.883 ns                 ;
; -0.215 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.098 ns                   ; 2.883 ns                 ;
; -0.215 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.098 ns                   ; 2.883 ns                 ;
; -0.215 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.098 ns                   ; 2.883 ns                 ;
; -0.215 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.098 ns                   ; 2.883 ns                 ;
; -0.215 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.098 ns                   ; 2.883 ns                 ;
; -0.215 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.098 ns                   ; 2.883 ns                 ;
; -0.215 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.098 ns                   ; 2.883 ns                 ;
; -0.199 ns                               ; SCOMP:inst8|IR[7]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.621 ns                 ;
; -0.198 ns                               ; SCOMP:inst8|IR[7]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.622 ns                 ;
; -0.189 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.837 ns                   ; 2.648 ns                 ;
; -0.189 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.837 ns                   ; 2.648 ns                 ;
; -0.189 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.837 ns                   ; 2.648 ns                 ;
; -0.189 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.837 ns                   ; 2.648 ns                 ;
; -0.189 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.837 ns                   ; 2.648 ns                 ;
; -0.189 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.837 ns                   ; 2.648 ns                 ;
; -0.189 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.837 ns                   ; 2.648 ns                 ;
; -0.189 ns                               ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                   ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.837 ns                   ; 2.648 ns                 ;
; -0.179 ns                               ; SCOMP:inst8|IR[1]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.641 ns                 ;
; -0.178 ns                               ; SCOMP:inst8|IR[1]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.642 ns                 ;
; -0.171 ns                               ; SCOMP:inst8|IR[5]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.649 ns                 ;
; -0.171 ns                               ; SCOMP:inst8|IR[5]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.649 ns                 ;
; -0.171 ns                               ; SCOMP:inst8|IR[5]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.649 ns                 ;
; -0.171 ns                               ; SCOMP:inst8|IR[5]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.649 ns                 ;
; -0.171 ns                               ; SCOMP:inst8|IR[5]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.649 ns                 ;
; -0.164 ns                               ; SCOMP:inst8|IR[7]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.656 ns                 ;
; -0.157 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; I2C_INTERFACE:inst16|i2c_master:inst|scl_req                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.925 ns                   ; 1.768 ns                 ;
; -0.144 ns                               ; SCOMP:inst8|IR[1]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.676 ns                 ;
; -0.143 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                        ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.926 ns                   ; 1.783 ns                 ;
; -0.120 ns                               ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.700 ns                 ;
; -0.120 ns                               ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.700 ns                 ;
; -0.120 ns                               ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.700 ns                 ;
; -0.120 ns                               ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.700 ns                 ;
; -0.120 ns                               ; SCOMP:inst8|IR[3]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.700 ns                 ;
; -0.107 ns                               ; SCOMP:inst8|IR[2]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.713 ns                 ;
; -0.107 ns                               ; SCOMP:inst8|IR[2]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.713 ns                 ;
; -0.107 ns                               ; SCOMP:inst8|IR[2]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.713 ns                 ;
; -0.107 ns                               ; SCOMP:inst8|IR[2]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.713 ns                 ;
; -0.107 ns                               ; SCOMP:inst8|IR[2]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.713 ns                 ;
; -0.065 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                        ; I2C_INTERFACE:inst16|i2c_master:inst|scl_req                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.926 ns                   ; 1.861 ns                 ;
; -0.029 ns                               ; SCOMP:inst8|IR[7]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.791 ns                 ;
; -0.029 ns                               ; SCOMP:inst8|IR[7]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.791 ns                 ;
; -0.029 ns                               ; SCOMP:inst8|IR[7]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.791 ns                 ;
; -0.029 ns                               ; SCOMP:inst8|IR[7]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.791 ns                 ;
; -0.029 ns                               ; SCOMP:inst8|IR[7]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.791 ns                 ;
; -0.013 ns                               ; SCOMP:inst8|IR[4]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.807 ns                 ;
; -0.012 ns                               ; SCOMP:inst8|IR[4]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.808 ns                 ;
; -0.009 ns                               ; SCOMP:inst8|IR[1]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.811 ns                 ;
; -0.009 ns                               ; SCOMP:inst8|IR[1]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.811 ns                 ;
; -0.009 ns                               ; SCOMP:inst8|IR[1]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.811 ns                 ;
; -0.009 ns                               ; SCOMP:inst8|IR[1]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.811 ns                 ;
; -0.009 ns                               ; SCOMP:inst8|IR[1]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.811 ns                 ;
; 0.022 ns                                ; SCOMP:inst8|IR[4]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.842 ns                 ;
; 0.101 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.928 ns                   ; 2.029 ns                 ;
; 0.111 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.928 ns                   ; 2.039 ns                 ;
; 0.139 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.849 ns                   ; 3.988 ns                 ;
; 0.140 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.849 ns                   ; 3.989 ns                 ;
; 0.157 ns                                ; SCOMP:inst8|IR[4]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.977 ns                 ;
; 0.157 ns                                ; SCOMP:inst8|IR[4]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.977 ns                 ;
; 0.157 ns                                ; SCOMP:inst8|IR[4]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.977 ns                 ;
; 0.157 ns                                ; SCOMP:inst8|IR[4]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.977 ns                 ;
; 0.157 ns                                ; SCOMP:inst8|IR[4]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 3.977 ns                 ;
; 0.174 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.849 ns                   ; 4.023 ns                 ;
; 0.262 ns                                ; SCOMP:inst8|IR[0]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 4.082 ns                 ;
; 0.263 ns                                ; SCOMP:inst8|IR[0]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 4.083 ns                 ;
; 0.268 ns                                ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|CMD_VEL[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.803 ns                   ; 4.071 ns                 ;
; 0.270 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.094 ns                   ; 1.364 ns                 ;
; 0.278 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                  ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.231 ns                   ; 1.509 ns                 ;
; 0.297 ns                                ; SCOMP:inst8|IR[0]                                                                   ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.820 ns                   ; 4.117 ns                 ;
; 0.309 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.849 ns                   ; 4.158 ns                 ;
; 0.309 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.849 ns                   ; 4.158 ns                 ;
; 0.309 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.849 ns                   ; 4.158 ns                 ;
; 0.309 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.849 ns                   ; 4.158 ns                 ;
; 0.309 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                            ; VEL_CONTROL:inst51|WATCHDOG_INT[1]                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.849 ns                   ; 4.158 ns                 ;
; 0.346 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.928 ns                   ; 2.274 ns                 ;
; 0.356 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.928 ns                   ; 2.284 ns                 ;
; 0.369 ns                                ; SCOMP:inst8|IR[6]                                                                   ; VEL_CONTROL:inst51|CMD_VEL[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.808 ns                   ; 4.177 ns                 ;
; 0.377 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.928 ns                   ; 2.305 ns                 ;
; 0.387 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.928 ns                   ; 2.315 ns                 ;
; 0.388 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.148 ns                   ; 0.536 ns                 ;
; 0.389 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.148 ns                   ; 0.537 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                ; SLCD:inst55|LCD_D[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                ; SLCD:inst55|LCD_D[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                 ; SONAR:inst54|LISTEN                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                               ; SONAR:inst54|INIT_INT                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                  ; SLCD:inst55|LCD_RS                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                   ; SLCD:inst55|LCD_E                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                          ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                          ; oneshot_i2c:inst18|i2c_master:inst|stretch                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                         ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                       ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[2]                                       ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[2]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                    ; oneshot_i2c:inst18|i2c_master:inst|state.command                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                        ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                         ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                 ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                 ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                             ; SLCD:inst55|state.RESET                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                  ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                 ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.148 ns                   ; 0.539 ns                 ;
; 0.391 ns                                ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; IR_RCVR:inst44|ir_lpm_shiftreg0:inst25|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.148 ns                   ; 0.539 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                        ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                       ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[4]                                                       ; VEL_CONTROL:inst52|CMD_VEL[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[3]                                                       ; VEL_CONTROL:inst52|CMD_VEL[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[5]                                                       ; VEL_CONTROL:inst52|CMD_VEL[5]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                  ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                        ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[2]                                                       ; VEL_CONTROL:inst51|CMD_VEL[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[2]                                                       ; VEL_CONTROL:inst52|CMD_VEL[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[6]                                                       ; VEL_CONTROL:inst52|CMD_VEL[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                               ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                  ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                      ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                 ;                                                                                     ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.531 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.535 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.842 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.193 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.228 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.229 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.281 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.299 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.300 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.316 ns                 ;
; 1.303 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.334 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.334 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.352 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.352 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.374 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.384 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.388 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.404 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.398 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.414 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.445 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.461 ns                 ;
; 1.455 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.458 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.474 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.459 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.475 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.493 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.493 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.512 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.528 ns                 ;
; 1.526 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.542 ns                 ;
; 1.529 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.545 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.530 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.546 ns                 ;
; 1.539 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.555 ns                 ;
; 1.564 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.580 ns                 ;
; 1.564 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.580 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.597 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.613 ns                 ;
; 1.600 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.616 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.601 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.635 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.651 ns                 ;
; 1.635 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.651 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.650 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.666 ns                 ;
; 1.658 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.674 ns                 ;
; 1.668 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.684 ns                 ;
; 1.671 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.687 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.672 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.688 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.694 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.710 ns                 ;
; 1.706 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.722 ns                 ;
; 1.706 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.722 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.721 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.737 ns                 ;
; 1.734 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.750 ns                 ;
; 1.739 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.755 ns                 ;
; 1.742 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.758 ns                 ;
; 1.743 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.759 ns                 ;
; 1.743 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.759 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.753 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.769 ns                 ;
; 1.777 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.793 ns                 ;
; 1.777 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.793 ns                 ;
; 1.778 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.794 ns                 ;
; 1.810 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.826 ns                 ;
; 1.813 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.829 ns                 ;
; 1.814 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.830 ns                 ;
; 1.814 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.830 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.848 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.864 ns                 ;
; 1.848 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.864 ns                 ;
; 1.881 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.897 ns                 ;
; 1.884 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.900 ns                 ;
; 1.885 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.901 ns                 ;
; 1.888 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.904 ns                 ;
; 1.910 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.926 ns                 ;
; 1.919 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.935 ns                 ;
; 1.919 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.935 ns                 ;
; 1.927 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.943 ns                 ;
; 1.955 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.971 ns                 ;
; 1.958 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.974 ns                 ;
; 1.959 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.975 ns                 ;
; 1.990 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.006 ns                 ;
; 2.030 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.046 ns                 ;
; 2.139 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.155 ns                 ;
; 2.172 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.188 ns                 ;
; 2.261 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.277 ns                 ;
; 2.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.311 ns                 ;
; 2.308 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.324 ns                 ;
; 2.316 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.332 ns                 ;
; 2.320 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.336 ns                 ;
; 2.328 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.344 ns                 ;
; 2.329 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.345 ns                 ;
; 2.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.413 ns                 ;
; 2.463 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.479 ns                 ;
; 2.504 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.520 ns                 ;
; 2.512 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.528 ns                 ;
; 2.658 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.674 ns                 ;
; 3.111 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 3.127 ns                 ;
; 6.129 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.793 ns                  ; 2.336 ns                 ;
; 6.268 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.779 ns                  ; 2.489 ns                 ;
; 6.691 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.789 ns                  ; 2.902 ns                 ;
; 6.768 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.789 ns                  ; 2.979 ns                 ;
; 6.772 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.789 ns                  ; 2.983 ns                 ;
; 6.803 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.793 ns                  ; 3.010 ns                 ;
; 6.822 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.779 ns                  ; 3.043 ns                 ;
; 6.829 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.779 ns                  ; 3.050 ns                 ;
; 6.846 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.789 ns                  ; 3.057 ns                 ;
; 6.849 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.774 ns                  ; 3.075 ns                 ;
; 6.858 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.767 ns                  ; 3.091 ns                 ;
; 6.874 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.774 ns                  ; 3.100 ns                 ;
; 6.887 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.779 ns                  ; 3.108 ns                 ;
; 6.910 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.793 ns                  ; 3.117 ns                 ;
; 6.943 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.745 ns                  ; 3.198 ns                 ;
; 6.976 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.791 ns                  ; 3.185 ns                 ;
; 6.984 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.779 ns                  ; 3.205 ns                 ;
; 7.024 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.774 ns                  ; 3.250 ns                 ;
; 7.098 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.789 ns                  ; 3.309 ns                 ;
; 7.102 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.793 ns                  ; 3.309 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------------------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                                            ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------------------------------------------------+-----------+
; N/A                                     ; None                                                ; 36.028 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.023 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.021 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 36.021 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.997 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.965 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.946 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.938 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.937 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.936 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.743 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.741 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.740 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.739 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[22]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.739 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.737 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[21]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.736 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[24]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.736 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[18]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.564 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.521 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.519 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.511 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.494 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.493 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.493 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.486 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.483 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.324 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.319 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.307 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.306 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.303 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.303 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.302 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.299 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.294 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[19]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.294 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[15]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.294 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.291 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.290 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.290 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.288 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[23]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.228 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[5]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.224 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[6]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.223 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[1]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.220 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[7]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.219 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[0]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.218 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[4]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.216 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[2]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.148 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[3]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 33.217 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[31]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 32.597 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[31]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 26.719 ns  ; KEY[0] ; VEL_CONTROL:inst52|I_WARN_INT                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 25.820 ns  ; KEY[0] ; VEL_CONTROL:inst51|I_WARN_INT                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.006 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[7]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.986 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[30]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.683 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[31]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.662 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[30]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.662 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[28]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.662 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[29]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.646 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[27]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.596 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[0]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.593 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[15]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.511 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[22]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.510 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[25]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.510 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[19]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.508 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[26]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.507 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[21]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.507 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[24]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.487 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[23]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.483 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[20]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.483 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[18]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.469 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[17]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.453 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[13]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.452 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[8]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.449 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[2]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.447 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[7]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.447 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[12]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.435 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[0]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.435 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[11]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.434 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[3]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.434 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[5]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.433 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[10]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.433 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[12]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.432 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[9]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.431 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[2]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.429 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[6]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.417 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[16]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.397 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[5]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.395 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[6]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.394 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[13]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.394 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[14]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.393 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[14]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.392 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[4]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.392 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[9]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.391 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[11]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.391 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[10]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.389 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[8]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.381 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[1]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.330 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[28]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.258 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[1]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.197 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[29]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.197 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[27]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.197 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[26]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.196 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[23]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.196 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[17]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.194 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[24]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.194 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[25]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.193 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[22]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.190 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[16]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.188 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[21]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.188 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[15]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.187 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[18]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.185 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[20]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.185 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[19]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.846 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[4]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.808 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[31]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.705 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[3]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.256 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[27]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 13.056 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[10]                                     ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[2]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[1]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[0]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[3]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[4]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[5]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[6]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[7]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[8]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 13.049 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[9]                                      ; AUD_DACLR ;
; N/A                                     ; None                                                ; 12.963 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[30]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.851 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[28]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.681 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][2]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.681 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][1]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.605 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[29]                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.552 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.551 ns  ; KEY[0] ; SCOMP:inst8|IR[4]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.551 ns  ; KEY[0] ; SCOMP:inst8|IR[1]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.551 ns  ; KEY[0] ; SCOMP:inst8|IR[0]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.551 ns  ; KEY[0] ; SCOMP:inst8|IR[7]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.551 ns  ; KEY[0] ; SCOMP:inst8|IR[6]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.551 ns  ; KEY[0] ; SCOMP:inst8|IR[5]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.551 ns  ; KEY[0] ; SCOMP:inst8|IR[3]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.551 ns  ; KEY[0] ; SCOMP:inst8|IR[2]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.528 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data     ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.523 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.523 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.523 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.523 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.523 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.523 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.523 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.523 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]         ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.523 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]              ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.491 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.491 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.472 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][6]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.472 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[9][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[0][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[2]                                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[3]                                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[1][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[2][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[3][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[4][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[4][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[5][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[5][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[6][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[6][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[7][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[7][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[8][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.469 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[8][9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[0][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[0][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[1][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[1][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[2][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[2][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[3][0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[3][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[4][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[5][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[6][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[7][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[8][6]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.455 ns  ; KEY[0] ; SCOMP:inst8|PC_STACK[8][8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.420 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]              ; CLOCK_27  ;
; N/A                                     ; None                                                ; 12.352 ns  ; KEY[0] ; SCOMP:inst8|PC[0]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.352 ns  ; KEY[0] ; SCOMP:inst8|PC[3]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.352 ns  ; KEY[0] ; SCOMP:inst8|PC[7]                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.324 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[5]                                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.324 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[1]                                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.307 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[0]                                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.305 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[7]                                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.294 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[4]                                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.294 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[12]                                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.294 ns  ; KEY[0] ; SCOMP:inst8|AC_SAVED[15]                                      ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.290 ns  ; KEY[0] ; SCOMP:inst8|INT_ACK[1]                                        ; CLOCK_50  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                               ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+---------------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                               ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 13.534 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.027 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.017 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.start   ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.011 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int       ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.969 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.940 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.724 ns  ; I2C_INTERFACE:inst16|i2c_master:inst|state.stop    ; SDA_BOT  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.678 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.621 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.597 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.576 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.529 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.505 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.484 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.473 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.463 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.452 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.443 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[2]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.441 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.430 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.430 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.406 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.394 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.362 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.362 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.354 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.350 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.349 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.343 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.343 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.332 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.329 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.320 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.280 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.273 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.261 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.256 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.252 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.241 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.233 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.172 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.140 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.119 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.086 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.069 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.056 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.050 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.046 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.041 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.033 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.027 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.027 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.016 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[3]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.011 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.008 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.001 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.998 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.995 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.994 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.975 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.964 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.962 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.961 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.959 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.952 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.939 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.933 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.929 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.928 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.925 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.921 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.920 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.914 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.907 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.905 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.900 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.894 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.894 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.894 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.892 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.888 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.868 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.863 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.861 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.859 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.843 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[6]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.842 ns  ; oneshot_i2c:inst18|i2c_master:inst|scl_ena         ; SCL_DE2  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.825 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.822 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.818 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.816 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.811 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.806 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.795 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.795 ns  ; SCOMP:inst8|IR[0]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.790 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.785 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.777 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.777 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.775 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[6]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.770 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.770 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.759 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.757 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.756 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]     ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.754 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[4]~_emulated       ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.749 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.748 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.738 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.726 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.723 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.708 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.675 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.673 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.672 ns  ; SCOMP:inst8|IO_WRITE_INT                           ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.670 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.667 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]     ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.666 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.658 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.658 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated       ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.653 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]     ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.648 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.640 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.640 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.637 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.627 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.620 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.608 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.608 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.598 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.593 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.585 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.581 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.574 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.570 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.568 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.563 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.552 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.546 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.541 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.536 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.520 ns  ; SCOMP:inst8|IR[4]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.518 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]     ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.513 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[5]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.511 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]     ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.508 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.508 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.506 ns  ; LEDS:inst58|BLED[0]                                ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.503 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.482 ns  ; LEDS:inst58|BLED[5]                                ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.479 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.479 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.476 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[5]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.455 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.453 ns  ; LEDS:inst58|BLED[3]                                ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.453 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.452 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.439 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.433 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.418 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]     ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.404 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]     ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.402 ns  ; LEDS:inst58|BLED[7]                                ; LEDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.388 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.387 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.384 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]     ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.373 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.369 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]     ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.355 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]     ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.354 ns  ; SCOMP:inst8|IR[1]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.347 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.342 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.322 ns  ; LEDS:inst59|BLED[0]                                ; LEDG[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.322 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.321 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.319 ns  ; LEDS:inst58|BLED[2]                                ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.319 ns  ; LEDS:inst59|BLED[2]                                ; LEDG[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.316 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.315 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.306 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.301 ns  ; LEDS:inst59|BLED[6]                                ; LEDG[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.301 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]     ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.295 ns  ; SCOMP:inst8|IR[7]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.292 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]     ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.284 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]     ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.282 ns  ; LEDS:inst59|BLED[4]                                ; LEDG[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.275 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]     ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.262 ns  ; LEDS:inst59|BLED[7]                                ; LEDG[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.252 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.248 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.242 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]     ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.242 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.238 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]     ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.232 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]     ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.226 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[3]                 ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.217 ns  ; SCOMP:inst8|IR[2]                                  ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.210 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.201 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]     ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.195 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]     ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.188 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]     ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.188 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]     ; HEX4[5]  ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                    ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+----------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+-----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To       ;
+-------+-------------------+-----------------+-----------+----------+
; N/A   ; None              ; 16.813 ns       ; KEY[0]    ; WATCH_ST ;
; N/A   ; None              ; 12.151 ns       ; ASLEEP    ; LEDG[8]  ;
; N/A   ; None              ; 11.492 ns       ; BATT_GOOD ; LEDG[8]  ;
; N/A   ; None              ; 11.073 ns       ; DI[0]     ; LAA2[0]  ;
; N/A   ; None              ; 10.922 ns       ; DI[1]     ; LAA2[0]  ;
+-------+-------------------+-----------------+-----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 2.222 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.482 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.157 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.084 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.063 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.944 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.780 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.736 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.443 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.421 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.301 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.122 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.440 ns ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.048 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.202 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.203 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.204 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.207 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.208 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.208 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.209 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.209 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.104 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.743 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.937 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|scl_ena                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.952 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.220 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|scl_ena                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.277 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.282 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.296 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.327 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.327 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.327 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.327 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.335 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.386 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.405 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.424 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.438 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.495 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.502 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.502 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.503 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.612 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.616 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.639 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.639 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.641 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.641 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.653 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.654 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.655 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.658 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.658 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.670 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.673 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.676 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.678 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.681 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.695 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.696 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.701 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.741 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.757 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.757 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.757 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.757 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.757 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.757 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.757 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.757 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.816 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.861 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.909 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.932 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.942 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.944 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.945 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.945 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.945 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.945 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.945 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.947 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.965 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.973 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.974 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.980 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.982 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.993 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.998 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.003 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.127 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.209 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.219 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.249 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.259 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.262 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.296 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.306 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.306 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.306 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.306 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.306 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.306 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.306 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.306 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.331 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.334 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.334 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.334 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.357 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.359 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.379 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.394 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.398 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.401 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.416 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.439 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.452 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.462 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.507 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.509 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.573 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.573 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.573 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.573 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.573 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.609 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|scl_clk~en                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.744 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.019 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.125 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.159 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|prev_busy                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.180 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.185 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.291 ns ; KEY[0]     ; DAC_BEEP:inst35|timer[15]~_emulated                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.308 ns ; KEY[0]     ; DAC_BEEP:inst35|timer[0]~_emulated                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.309 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.324 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.324 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][10]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.324 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][13]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.324 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][15]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.324 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][9]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.324 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.324 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][12]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.345 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.387 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.387 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.387 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.516 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][13]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.516 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][15]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.545 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.545 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.545 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.545 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.545 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.545 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.545 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.560 ns ; KEY[0]     ; DAC_BEEP:inst35|timer[11]~_emulated                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.563 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][13]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.563 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][8]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.570 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.579 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.587 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.606 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.616 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.619 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.619 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.619 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.619 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.619 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.620 ns ; KEY[0]     ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.623 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.623 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.623 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.623 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.623 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.623 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][11]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.623 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][14]                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.624 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.624 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.624 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.626 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.626 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.626 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.626 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.626 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.626 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.628 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.629 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.633 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.633 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.633 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][10]                                   ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                    ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Apr 04 13:06:39 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "VEL_CONTROL:inst52|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "VEL_CONTROL:inst51|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[0]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[15]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[8]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[9]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[3]~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 99 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70~0" as buffer
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "DAC_BEEP:inst35|step[0]~17" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected gated clock "inst25~2" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH~0" as buffer
    Info: Detected gated clock "ODOMETRY:inst53|WRT" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst1" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|inst5" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst7" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17~0" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "IR_RCVR:inst44|ir_lpm_counter1:inst24|lpm_counter:lpm_counter_component|cntr_7ij:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected gated clock "IR_RCVR:inst44|inst17" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~0" as buffer
    Info: Detected gated clock "ODOMETRY:inst53|WRY" as buffer
    Info: Detected gated clock "ODOMETRY:inst53|WRX" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24~2" as buffer
    Info: Detected gated clock "inst76~0" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal22~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal18~1" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3~1" as buffer
    Info: Detected gated clock "inst48~0" as buffer
    Info: Detected gated clock "inst45~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal12~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "inst48" as buffer
    Info: Detected gated clock "inst45" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal23~0" as buffer
    Info: Detected gated clock "inst77~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_CYCLE" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 63.679 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source memory "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: Fmax is restricted to 235.07 MHz due to tcl and tch limits
    Info: + Largest memory to register requirement is 67.646 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.082 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.633 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.096 ns ( 79.61 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source memory is 2.715 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.951 ns) + CELL(0.689 ns) = 2.715 ns; Loc. = M4K_X52_Y18; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
                Info: Total cell delay = 0.689 ns ( 25.38 % )
                Info: Total interconnect delay = 2.026 ns ( 74.62 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 3.967 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y18; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7]'
        Info: 3: + IC(0.454 ns) + CELL(0.438 ns) = 3.883 ns; Loc. = LCCOMB_X53_Y18_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.967 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 3.513 ns ( 88.56 % )
        Info: Total interconnect delay = 0.454 ns ( 11.44 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is -16.688 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[3]" and destination register "ODOMETRY:inst53|TOFFST[15]"
    Info: + Largest register to register requirement is 21.061 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.275 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 4.201 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 0.559 ns; Loc. = LCFF_X31_Y16_N23; Fanout = 89; REG Node = 'SCOMP:inst8|IR[4]'
                Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 0.882 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 13; COMB Node = 'IO_DECODER:inst24|Equal23~0'
                Info: 5: + IC(1.994 ns) + CELL(0.150 ns) = 3.026 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 16; COMB Node = 'ODOMETRY:inst53|WRT'
                Info: 6: + IC(0.638 ns) + CELL(0.537 ns) = 4.201 ns; Loc. = LCFF_X46_Y23_N27; Fanout = 1; REG Node = 'ODOMETRY:inst53|TOFFST[15]'
                Info: Total cell delay = 1.797 ns ( 27.40 % )
                Info: Total interconnect delay = 4.762 ns ( 72.60 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.926 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 0.559 ns; Loc. = LCFF_X31_Y32_N9; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.826 ns) + CELL(0.000 ns) = 1.385 ns; Loc. = CLKCTRL_G9; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 2.926 ns; Loc. = LCFF_X35_Y16_N31; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[3]'
                Info: Total cell delay = 1.324 ns ( 25.06 % )
                Info: Total interconnect delay = 3.960 ns ( 74.94 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 37.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N31; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[3]'
        Info: 2: + IC(0.310 ns) + CELL(0.150 ns) = 0.460 ns; Loc. = LCCOMB_X35_Y16_N4; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[3]~121'
        Info: 3: + IC(0.996 ns) + CELL(0.150 ns) = 1.606 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[3]~129'
        Info: 4: + IC(0.273 ns) + CELL(0.150 ns) = 2.029 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 23; COMB Node = 'I2C_INTERFACE:inst16|inst1[3]~130'
        Info: 5: + IC(1.506 ns) + CELL(0.393 ns) = 3.928 ns; Loc. = LCCOMB_X45_Y21_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add10~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.999 ns; Loc. = LCCOMB_X45_Y21_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add10~9'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 4.409 ns; Loc. = LCCOMB_X45_Y21_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add10~10'
        Info: 8: + IC(0.977 ns) + CELL(0.414 ns) = 5.800 ns; Loc. = LCCOMB_X46_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~11'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.871 ns; Loc. = LCCOMB_X46_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~13'
        Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 6.030 ns; Loc. = LCCOMB_X46_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~15'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.101 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~17'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.172 ns; Loc. = LCCOMB_X46_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~19'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.243 ns; Loc. = LCCOMB_X46_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~21'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.314 ns; Loc. = LCCOMB_X46_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~23'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.385 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~25'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.456 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53|Add11~27'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.527 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53|Add11~29'
        Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.937 ns; Loc. = LCCOMB_X46_Y25_N30; Fanout = 77; COMB Node = 'ODOMETRY:inst53|Add11~30'
        Info: 19: + IC(0.509 ns) + CELL(0.414 ns) = 7.860 ns; Loc. = LCCOMB_X47_Y25_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.931 ns; Loc. = LCCOMB_X47_Y25_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.002 ns; Loc. = LCCOMB_X47_Y25_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.073 ns; Loc. = LCCOMB_X47_Y25_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.144 ns; Loc. = LCCOMB_X47_Y25_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.215 ns; Loc. = LCCOMB_X47_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.286 ns; Loc. = LCCOMB_X47_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13'
        Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 8.445 ns; Loc. = LCCOMB_X47_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.516 ns; Loc. = LCCOMB_X47_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 8.587 ns; Loc. = LCCOMB_X47_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.658 ns; Loc. = LCCOMB_X47_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 8.729 ns; Loc. = LCCOMB_X47_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~23'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 8.800 ns; Loc. = LCCOMB_X47_Y25_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~25'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 8.871 ns; Loc. = LCCOMB_X47_Y25_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~27'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 8.942 ns; Loc. = LCCOMB_X47_Y25_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~29'
        Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 9.352 ns; Loc. = LCCOMB_X47_Y25_N30; Fanout = 4; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~30'
        Info: 35: + IC(0.959 ns) + CELL(0.485 ns) = 10.796 ns; Loc. = LCCOMB_X46_Y26_N14; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~11'
        Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 11.206 ns; Loc. = LCCOMB_X46_Y26_N16; Fanout = 20; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~12'
        Info: 37: + IC(0.322 ns) + CELL(0.271 ns) = 11.799 ns; Loc. = LCCOMB_X46_Y26_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[130]~334'
        Info: 38: + IC(0.443 ns) + CELL(0.393 ns) = 12.635 ns; Loc. = LCCOMB_X47_Y26_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~1'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 12.706 ns; Loc. = LCCOMB_X47_Y26_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~3'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 12.777 ns; Loc. = LCCOMB_X47_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~5'
        Info: 41: + IC(0.000 ns) + CELL(0.159 ns) = 12.936 ns; Loc. = LCCOMB_X47_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~7'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 13.007 ns; Loc. = LCCOMB_X47_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~9'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 13.078 ns; Loc. = LCCOMB_X47_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~11'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 13.149 ns; Loc. = LCCOMB_X47_Y26_N20; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~13'
        Info: 45: + IC(0.000 ns) + CELL(0.410 ns) = 13.559 ns; Loc. = LCCOMB_X47_Y26_N22; Fanout = 23; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~14'
        Info: 46: + IC(0.740 ns) + CELL(0.150 ns) = 14.449 ns; Loc. = LCCOMB_X48_Y27_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[146]~344'
        Info: 47: + IC(0.447 ns) + CELL(0.414 ns) = 15.310 ns; Loc. = LCCOMB_X47_Y27_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~1'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 15.381 ns; Loc. = LCCOMB_X47_Y27_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~3'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 15.452 ns; Loc. = LCCOMB_X47_Y27_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~5'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 15.523 ns; Loc. = LCCOMB_X47_Y27_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~7'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 15.594 ns; Loc. = LCCOMB_X47_Y27_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~9'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 15.665 ns; Loc. = LCCOMB_X47_Y27_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~11'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 15.736 ns; Loc. = LCCOMB_X47_Y27_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~13'
        Info: 54: + IC(0.000 ns) + CELL(0.159 ns) = 15.895 ns; Loc. = LCCOMB_X47_Y27_N14; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~15'
        Info: 55: + IC(0.000 ns) + CELL(0.410 ns) = 16.305 ns; Loc. = LCCOMB_X47_Y27_N16; Fanout = 26; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~16'
        Info: 56: + IC(0.728 ns) + CELL(0.150 ns) = 17.183 ns; Loc. = LCCOMB_X43_Y27_N8; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[164]~470'
        Info: 57: + IC(0.674 ns) + CELL(0.393 ns) = 18.250 ns; Loc. = LCCOMB_X45_Y27_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~5'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 18.321 ns; Loc. = LCCOMB_X45_Y27_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~7'
        Info: 59: + IC(0.000 ns) + CELL(0.159 ns) = 18.480 ns; Loc. = LCCOMB_X45_Y27_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~9'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 18.551 ns; Loc. = LCCOMB_X45_Y27_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~11'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 18.622 ns; Loc. = LCCOMB_X45_Y27_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~13'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 18.693 ns; Loc. = LCCOMB_X45_Y27_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~15'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 18.764 ns; Loc. = LCCOMB_X45_Y27_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~17'
        Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 19.174 ns; Loc. = LCCOMB_X45_Y27_N24; Fanout = 29; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~18'
        Info: 65: + IC(0.704 ns) + CELL(0.150 ns) = 20.028 ns; Loc. = LCCOMB_X48_Y27_N28; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[180]~484'
        Info: 66: + IC(0.672 ns) + CELL(0.393 ns) = 21.093 ns; Loc. = LCCOMB_X44_Y27_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~5'
        Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 21.164 ns; Loc. = LCCOMB_X44_Y27_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~7'
        Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 21.235 ns; Loc. = LCCOMB_X44_Y27_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~9'
        Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 21.306 ns; Loc. = LCCOMB_X44_Y27_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~11'
        Info: 70: + IC(0.000 ns) + CELL(0.159 ns) = 21.465 ns; Loc. = LCCOMB_X44_Y27_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~13'
        Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 21.536 ns; Loc. = LCCOMB_X44_Y27_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~15'
        Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 21.607 ns; Loc. = LCCOMB_X44_Y27_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~17'
        Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 21.678 ns; Loc. = LCCOMB_X44_Y27_N20; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~19'
        Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 22.088 ns; Loc. = LCCOMB_X44_Y27_N22; Fanout = 32; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~20'
        Info: 75: + IC(0.803 ns) + CELL(0.275 ns) = 23.166 ns; Loc. = LCCOMB_X45_Y25_N18; Fanout = 3; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[196]~490'
        Info: 76: + IC(0.691 ns) + CELL(0.393 ns) = 24.250 ns; Loc. = LCCOMB_X44_Y26_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~5'
        Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 24.321 ns; Loc. = LCCOMB_X44_Y26_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~7'
        Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 24.392 ns; Loc. = LCCOMB_X44_Y26_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~9'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 24.463 ns; Loc. = LCCOMB_X44_Y26_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~11'
        Info: 80: + IC(0.000 ns) + CELL(0.159 ns) = 24.622 ns; Loc. = LCCOMB_X44_Y26_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~13'
        Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 24.693 ns; Loc. = LCCOMB_X44_Y26_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~15'
        Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 24.764 ns; Loc. = LCCOMB_X44_Y26_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~17'
        Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 24.835 ns; Loc. = LCCOMB_X44_Y26_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~19'
        Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 24.906 ns; Loc. = LCCOMB_X44_Y26_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~21'
        Info: 85: + IC(0.000 ns) + CELL(0.410 ns) = 25.316 ns; Loc. = LCCOMB_X44_Y26_N24; Fanout = 35; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~22'
        Info: 86: + IC(0.798 ns) + CELL(0.150 ns) = 26.264 ns; Loc. = LCCOMB_X43_Y25_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[210]~478'
        Info: 87: + IC(0.444 ns) + CELL(0.393 ns) = 27.101 ns; Loc. = LCCOMB_X44_Y25_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~1'
        Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 27.172 ns; Loc. = LCCOMB_X44_Y25_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~3'
        Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 27.243 ns; Loc. = LCCOMB_X44_Y25_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~5'
        Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 27.314 ns; Loc. = LCCOMB_X44_Y25_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~7'
        Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 27.385 ns; Loc. = LCCOMB_X44_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~9'
        Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 27.456 ns; Loc. = LCCOMB_X44_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~11'
        Info: 93: + IC(0.000 ns) + CELL(0.159 ns) = 27.615 ns; Loc. = LCCOMB_X44_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~13'
        Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 27.686 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~15'
        Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 27.757 ns; Loc. = LCCOMB_X44_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~17'
        Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 27.828 ns; Loc. = LCCOMB_X44_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~19'
        Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 27.899 ns; Loc. = LCCOMB_X44_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~21'
        Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 27.970 ns; Loc. = LCCOMB_X44_Y25_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~23'
        Info: 99: + IC(0.000 ns) + CELL(0.410 ns) = 28.380 ns; Loc. = LCCOMB_X44_Y25_N26; Fanout = 38; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~24'
        Info: 100: + IC(0.813 ns) + CELL(0.150 ns) = 29.343 ns; Loc. = LCCOMB_X43_Y24_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[226]~480'
        Info: 101: + IC(0.437 ns) + CELL(0.393 ns) = 30.173 ns; Loc. = LCCOMB_X44_Y24_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[3]~1'
        Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 30.244 ns; Loc. = LCCOMB_X44_Y24_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[4]~3'
        Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 30.315 ns; Loc. = LCCOMB_X44_Y24_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~5'
        Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 30.386 ns; Loc. = LCCOMB_X44_Y24_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~7'
        Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 30.457 ns; Loc. = LCCOMB_X44_Y24_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~9'
        Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 30.528 ns; Loc. = LCCOMB_X44_Y24_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~11'
        Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 30.599 ns; Loc. = LCCOMB_X44_Y24_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~13'
        Info: 108: + IC(0.000 ns) + CELL(0.159 ns) = 30.758 ns; Loc. = LCCOMB_X44_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~15'
        Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 30.829 ns; Loc. = LCCOMB_X44_Y24_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~17'
        Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 30.900 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~19'
        Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 30.971 ns; Loc. = LCCOMB_X44_Y24_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~21'
        Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 31.042 ns; Loc. = LCCOMB_X44_Y24_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~23'
        Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 31.113 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~25'
        Info: 114: + IC(0.000 ns) + CELL(0.410 ns) = 31.523 ns; Loc. = LCCOMB_X44_Y24_N26; Fanout = 32; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~26'
        Info: 115: + IC(0.768 ns) + CELL(0.271 ns) = 32.562 ns; Loc. = LCCOMB_X45_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[240]~400'
        Info: 116: + IC(0.411 ns) + CELL(0.393 ns) = 33.366 ns; Loc. = LCCOMB_X44_Y23_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~1'
        Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 33.437 ns; Loc. = LCCOMB_X44_Y23_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~3'
        Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 33.508 ns; Loc. = LCCOMB_X44_Y23_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~5'
        Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 33.579 ns; Loc. = LCCOMB_X44_Y23_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7'
        Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 33.650 ns; Loc. = LCCOMB_X44_Y23_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9'
        Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 33.721 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11'
        Info: 122: + IC(0.000 ns) + CELL(0.410 ns) = 34.131 ns; Loc. = LCCOMB_X44_Y23_N12; Fanout = 1; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~12'
        Info: 123: + IC(0.744 ns) + CELL(0.271 ns) = 35.146 ns; Loc. = LCCOMB_X43_Y25_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|lpm_divide:Mod1|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[6]~3'
        Info: 124: + IC(0.968 ns) + CELL(0.414 ns) = 36.528 ns; Loc. = LCCOMB_X46_Y23_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[6]~22'
        Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 36.599 ns; Loc. = LCCOMB_X46_Y23_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[7]~24'
        Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 36.670 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[8]~26'
        Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 36.741 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[9]~28'
        Info: 128: + IC(0.000 ns) + CELL(0.159 ns) = 36.900 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[10]~30'
        Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 36.971 ns; Loc. = LCCOMB_X46_Y23_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[11]~32'
        Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 37.042 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[12]~34'
        Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 37.113 ns; Loc. = LCCOMB_X46_Y23_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53|TOFFST[13]~36'
        Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 37.184 ns; Loc. = LCCOMB_X46_Y23_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53|TOFFST[14]~38'
        Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 37.255 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53|TOFFST[3]~40'
        Info: 134: + IC(0.000 ns) + CELL(0.410 ns) = 37.665 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53|TOFFST[15]~41'
        Info: 135: + IC(0.000 ns) + CELL(0.084 ns) = 37.749 ns; Loc. = LCFF_X46_Y23_N27; Fanout = 1; REG Node = 'ODOMETRY:inst53|TOFFST[15]'
        Info: Total cell delay = 20.612 ns ( 54.60 % )
        Info: Total interconnect delay = 17.137 ns ( 45.40 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0' along 1340 path(s). See Report window for details.
Info: Slack time is -7.443 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst51|POSITION_INT[0]" and destination register "VEL_CONTROL:inst51|MOTOR_CMD[12]"
    Info: Fmax is 18.22 MHz (period= 54.886 ns)
    Info: + Largest register to register requirement is 19.779 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.007 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.445 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X40_Y22_N9; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(2.003 ns) + CELL(0.000 ns) = 4.901 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.445 ns; Loc. = LCFF_X36_Y20_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
                Info: Total cell delay = 1.324 ns ( 20.54 % )
                Info: Total interconnect delay = 5.121 ns ( 79.46 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 6.452 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X40_Y22_N9; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(2.003 ns) + CELL(0.000 ns) = 4.901 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.014 ns) + CELL(0.537 ns) = 6.452 ns; Loc. = LCFF_X40_Y16_N19; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|POSITION_INT[0]'
                Info: Total cell delay = 1.324 ns ( 20.52 % )
                Info: Total interconnect delay = 5.128 ns ( 79.48 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 27.222 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y16_N19; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|POSITION_INT[0]'
        Info: 2: + IC(0.511 ns) + CELL(0.393 ns) = 0.904 ns; Loc. = LCCOMB_X41_Y16_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.975 ns; Loc. = LCCOMB_X41_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.046 ns; Loc. = LCCOMB_X41_Y16_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.117 ns; Loc. = LCCOMB_X41_Y16_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.188 ns; Loc. = LCCOMB_X41_Y16_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.259 ns; Loc. = LCCOMB_X41_Y16_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.330 ns; Loc. = LCCOMB_X41_Y16_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~13'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.489 ns; Loc. = LCCOMB_X41_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.560 ns; Loc. = LCCOMB_X41_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.631 ns; Loc. = LCCOMB_X41_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.702 ns; Loc. = LCCOMB_X41_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.773 ns; Loc. = LCCOMB_X41_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.844 ns; Loc. = LCCOMB_X41_Y16_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.915 ns; Loc. = LCCOMB_X41_Y16_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.986 ns; Loc. = LCCOMB_X41_Y16_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~29'
        Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.132 ns; Loc. = LCCOMB_X41_Y16_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.203 ns; Loc. = LCCOMB_X41_Y15_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.274 ns; Loc. = LCCOMB_X41_Y15_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.345 ns; Loc. = LCCOMB_X41_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.416 ns; Loc. = LCCOMB_X41_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.487 ns; Loc. = LCCOMB_X41_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.558 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.629 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~45'
        Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.788 ns; Loc. = LCCOMB_X41_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~47'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.859 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~49'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.930 ns; Loc. = LCCOMB_X41_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add3~51'
        Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 3.340 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51|Add3~52'
        Info: 29: + IC(0.468 ns) + CELL(0.414 ns) = 4.222 ns; Loc. = LCCOMB_X42_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~53'
        Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 4.632 ns; Loc. = LCCOMB_X42_Y15_N22; Fanout = 19; COMB Node = 'VEL_CONTROL:inst51|Add4~54'
        Info: 31: + IC(0.756 ns) + CELL(0.393 ns) = 5.781 ns; Loc. = LCCOMB_X43_Y16_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~3'
        Info: 32: + IC(0.251 ns) + CELL(0.393 ns) = 6.425 ns; Loc. = LCCOMB_X43_Y16_N16; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~9'
        Info: 33: + IC(0.548 ns) + CELL(0.275 ns) = 7.248 ns; Loc. = LCCOMB_X43_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~29'
        Info: 34: + IC(1.294 ns) + CELL(0.393 ns) = 8.935 ns; Loc. = LCCOMB_X42_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~5'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 9.006 ns; Loc. = LCCOMB_X42_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~7'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 9.077 ns; Loc. = LCCOMB_X42_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~9'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 9.148 ns; Loc. = LCCOMB_X42_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~11'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 9.219 ns; Loc. = LCCOMB_X42_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~13'
        Info: 39: + IC(0.000 ns) + CELL(0.159 ns) = 9.378 ns; Loc. = LCCOMB_X42_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~15'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 9.449 ns; Loc. = LCCOMB_X42_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~17'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 9.520 ns; Loc. = LCCOMB_X42_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~19'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 9.591 ns; Loc. = LCCOMB_X42_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~21'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.662 ns; Loc. = LCCOMB_X42_Y20_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~23'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.733 ns; Loc. = LCCOMB_X42_Y20_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~25'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.804 ns; Loc. = LCCOMB_X42_Y20_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~27'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.875 ns; Loc. = LCCOMB_X42_Y20_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~29'
        Info: 47: + IC(0.000 ns) + CELL(0.146 ns) = 10.021 ns; Loc. = LCCOMB_X42_Y20_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~31'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 10.092 ns; Loc. = LCCOMB_X42_Y19_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~33'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 10.163 ns; Loc. = LCCOMB_X42_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~35'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 10.234 ns; Loc. = LCCOMB_X42_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~37'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 10.305 ns; Loc. = LCCOMB_X42_Y19_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~39'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 10.376 ns; Loc. = LCCOMB_X42_Y19_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~41'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 10.447 ns; Loc. = LCCOMB_X42_Y19_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~43'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 10.518 ns; Loc. = LCCOMB_X42_Y19_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~45'
        Info: 55: + IC(0.000 ns) + CELL(0.159 ns) = 10.677 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~47'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 10.748 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~49'
        Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 10.819 ns; Loc. = LCCOMB_X42_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~51'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 10.890 ns; Loc. = LCCOMB_X42_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~53'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 10.961 ns; Loc. = LCCOMB_X42_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~55'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 11.032 ns; Loc. = LCCOMB_X42_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~57'
        Info: 61: + IC(0.000 ns) + CELL(0.410 ns) = 11.442 ns; Loc. = LCCOMB_X42_Y19_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|Add6~58'
        Info: 62: + IC(0.482 ns) + CELL(0.438 ns) = 12.362 ns; Loc. = LCCOMB_X41_Y19_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan6~4'
        Info: 63: + IC(0.251 ns) + CELL(0.416 ns) = 13.029 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51|LessThan6~5'
        Info: 64: + IC(0.266 ns) + CELL(0.150 ns) = 13.445 ns; Loc. = LCCOMB_X41_Y19_N10; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~29'
        Info: 65: + IC(0.620 ns) + CELL(0.275 ns) = 14.340 ns; Loc. = LCCOMB_X40_Y19_N2; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~32'
        Info: 66: + IC(0.444 ns) + CELL(2.663 ns) = 17.447 ns; Loc. = DSPMULT_X39_Y19_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 67: + IC(0.000 ns) + CELL(0.224 ns) = 17.671 ns; Loc. = DSPOUT_X39_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 68: + IC(0.854 ns) + CELL(0.414 ns) = 18.939 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 19.349 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2'
        Info: 70: + IC(0.444 ns) + CELL(0.393 ns) = 20.186 ns; Loc. = LCCOMB_X36_Y19_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15'
        Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 20.596 ns; Loc. = LCCOMB_X36_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16'
        Info: 72: + IC(0.670 ns) + CELL(0.393 ns) = 21.659 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~49'
        Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 21.730 ns; Loc. = LCCOMB_X38_Y19_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~51'
        Info: 74: + IC(0.000 ns) + CELL(0.410 ns) = 22.140 ns; Loc. = LCCOMB_X38_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~52'
        Info: 75: + IC(0.659 ns) + CELL(0.393 ns) = 23.192 ns; Loc. = LCCOMB_X37_Y19_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~53'
        Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 23.602 ns; Loc. = LCCOMB_X37_Y19_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~54'
        Info: 77: + IC(0.754 ns) + CELL(0.420 ns) = 24.776 ns; Loc. = LCCOMB_X36_Y21_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan10~1'
        Info: 78: + IC(0.255 ns) + CELL(0.245 ns) = 25.276 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51|LessThan10~10'
        Info: 79: + IC(0.282 ns) + CELL(0.413 ns) = 25.971 ns; Loc. = LCCOMB_X36_Y21_N26; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[5]~27'
        Info: 80: + IC(0.747 ns) + CELL(0.420 ns) = 27.138 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]~12'
        Info: 81: + IC(0.000 ns) + CELL(0.084 ns) = 27.222 ns; Loc. = LCFF_X36_Y20_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
        Info: Total cell delay = 16.666 ns ( 61.22 % )
        Info: Total interconnect delay = 10.556 ns ( 38.78 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 1664 path(s). See Report window for details.
Info: Slack time is 122 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|MOTOR_CMD[12]" and destination register "VEL_CONTROL:inst51|MOTOR_PHASE"
    Info: + Largest register to register requirement is 5.979 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.807 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.280 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 0.280 ns; Loc. = LCFF_X34_Y22_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 4.087 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 0.540 ns; Loc. = LCFF_X40_Y22_N9; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(2.003 ns) + CELL(0.000 ns) = 2.543 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 4.087 ns; Loc. = LCFF_X36_Y20_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
                Info: Total cell delay = 1.324 ns ( 20.54 % )
                Info: Total interconnect delay = 5.121 ns ( 79.46 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y20_N27; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
        Info: 2: + IC(0.526 ns) + CELL(0.438 ns) = 0.964 ns; Loc. = LCCOMB_X36_Y20_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~2'
        Info: 3: + IC(0.734 ns) + CELL(0.149 ns) = 1.847 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~3'
        Info: 4: + IC(0.241 ns) + CELL(0.393 ns) = 2.481 ns; Loc. = LCCOMB_X35_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.552 ns; Loc. = LCCOMB_X35_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.623 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.694 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~7'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.853 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.924 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~11'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.995 ns; Loc. = LCCOMB_X35_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~13'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.405 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add12~14'
        Info: 12: + IC(0.697 ns) + CELL(0.485 ns) = 4.587 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.658 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.729 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.800 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.871 ns; Loc. = LCCOMB_X34_Y22_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21'
        Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.281 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22'
        Info: 18: + IC(0.247 ns) + CELL(0.245 ns) = 5.773 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.857 ns; Loc. = LCFF_X34_Y22_N29; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
        Info: Total cell delay = 3.412 ns ( 58.26 % )
        Info: Total interconnect delay = 2.445 ns ( 41.74 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst35|phase[5]" and destination memory "DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 1.928 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N15; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[5]'
            Info: 2: + IC(1.786 ns) + CELL(0.142 ns) = 1.928 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3'
            Info: Total cell delay = 0.142 ns ( 7.37 % )
            Info: Total interconnect delay = 1.786 ns ( 92.63 % )
        Info: - Smallest clock skew is 0.947 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.341 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.820 ns) + CELL(0.661 ns) = 3.341 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3'
                Info: Total cell delay = 1.521 ns ( 45.53 % )
                Info: Total interconnect delay = 1.820 ns ( 54.47 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.394 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.997 ns) + CELL(0.537 ns) = 2.394 ns; Loc. = LCFF_X2_Y34_N15; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[5]'
                Info: Total cell delay = 1.397 ns ( 58.35 % )
                Info: Total interconnect delay = 0.997 ns ( 41.65 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]" and destination register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.834 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N17; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]'
            Info: 2: + IC(0.495 ns) + CELL(0.420 ns) = 0.915 ns; Loc. = LCCOMB_X2_Y34_N2; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~25'
            Info: 3: + IC(0.686 ns) + CELL(0.149 ns) = 1.750 ns; Loc. = LCCOMB_X2_Y35_N24; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.834 ns; Loc. = LCFF_X2_Y35_N25; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]'
            Info: Total cell delay = 0.653 ns ( 35.61 % )
            Info: Total interconnect delay = 1.181 ns ( 64.39 % )
        Info: - Smallest clock skew is -0.012 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.369 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.962 ns) + CELL(0.537 ns) = 2.369 ns; Loc. = LCFF_X2_Y35_N25; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]'
                Info: Total cell delay = 1.407 ns ( 59.39 % )
                Info: Total interconnect delay = 0.962 ns ( 40.61 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.381 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.974 ns) + CELL(0.537 ns) = 2.381 ns; Loc. = LCFF_X1_Y34_N17; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]'
                Info: Total cell delay = 1.407 ns ( 59.09 % )
                Info: Total interconnect delay = 0.974 ns ( 40.91 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X53_Y18_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.633 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.096 ns ( 79.61 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.633 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X53_Y18_N19; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.096 ns ( 79.61 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -1.676 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]"
    Info: + Shortest register to register delay is 1.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
        Info: 2: + IC(1.437 ns) + CELL(0.150 ns) = 1.587 ns; Loc. = LCCOMB_X35_Y19_N30; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.671 ns; Loc. = LCFF_X35_Y19_N31; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 0.234 ns ( 14.00 % )
        Info: Total interconnect delay = 1.437 ns ( 86.00 % )
    Info: - Smallest register to register requirement is 3.347 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.331 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 5.988 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N21; Fanout = 7; REG Node = 'SCOMP:inst8|IR[7]'
                Info: 4: + IC(0.359 ns) + CELL(0.438 ns) = 3.714 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 16; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 5: + IC(0.315 ns) + CELL(0.408 ns) = 4.437 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 21; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 6: + IC(1.014 ns) + CELL(0.537 ns) = 5.988 ns; Loc. = LCFF_X35_Y19_N31; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
                Info: Total cell delay = 2.170 ns ( 36.24 % )
                Info: Total interconnect delay = 3.818 ns ( 63.76 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
                Info: Total cell delay = 0.537 ns ( 20.21 % )
                Info: Total interconnect delay = 2.120 ns ( 79.79 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 103 path(s). See Report window for details.
Info: Minimum slack time is -2.099 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]" and destination register "oneshot_i2c:inst18|i2c_master:inst|data_tx[1]"
    Info: + Shortest register to register delay is 1.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y24_N13; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]'
        Info: 2: + IC(0.780 ns) + CELL(0.149 ns) = 0.929 ns; Loc. = LCCOMB_X17_Y25_N30; Fanout = 1; COMB Node = 'oneshot_i2c:inst18|i2c_master:inst|data_tx[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.013 ns; Loc. = LCFF_X17_Y25_N31; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_tx[1]'
        Info: Total cell delay = 0.233 ns ( 23.00 % )
        Info: Total interconnect delay = 0.780 ns ( 77.00 % )
    Info: - Smallest register to register requirement is 3.112 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.096 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 8.865 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.033 ns) + CELL(0.787 ns) = 2.911 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_400KHz'
                Info: 4: + IC(1.366 ns) + CELL(0.787 ns) = 5.064 ns; Loc. = LCFF_X17_Y25_N15; Fanout = 23; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_clk'
                Info: 5: + IC(3.264 ns) + CELL(0.537 ns) = 8.865 ns; Loc. = LCFF_X17_Y25_N31; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_master:inst|data_tx[1]'
                Info: Total cell delay = 2.111 ns ( 23.81 % )
                Info: Total interconnect delay = 6.754 ns ( 76.19 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 5.769 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.033 ns) + CELL(0.787 ns) = 2.911 ns; Loc. = LCFF_X20_Y18_N7; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_400KHz'
                Info: 4: + IC(1.309 ns) + CELL(0.000 ns) = 4.220 ns; Loc. = CLKCTRL_G0; Fanout = 68; COMB Node = 'ACC_CLK_GEN:inst60|clock_400KHz~clkctrl'
                Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 5.769 ns; Loc. = LCFF_X17_Y24_N13; Fanout = 2; REG Node = 'oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]'
                Info: Total cell delay = 1.324 ns ( 22.95 % )
                Info: Total interconnect delay = 4.445 ns ( 77.05 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 118 path(s). See Report window for details.
Info: Minimum slack time is 531 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y22_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X32_Y22_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X32_Y22_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 42.78 % )
        Info: Total interconnect delay = 0.313 ns ( 57.22 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.667 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y22_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.13 % )
                Info: Total interconnect delay = 2.130 ns ( 79.87 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.667 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X32_Y22_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.13 % )
                Info: Total interconnect delay = 2.130 ns ( 79.87 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "VEL_CONTROL:inst52|MOTOR_CMD[15]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 36.028 ns
    Info: + Longest pin to register delay is 40.168 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.159 ns) + CELL(0.150 ns) = 7.171 ns; Loc. = LCCOMB_X24_Y16_N12; Fanout = 792; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
        Info: 3: + IC(2.277 ns) + CELL(0.378 ns) = 9.826 ns; Loc. = LCCOMB_X33_Y28_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut'
        Info: 4: + IC(0.494 ns) + CELL(0.438 ns) = 10.758 ns; Loc. = LCCOMB_X33_Y28_N4; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52|Mux0~2'
        Info: 5: + IC(0.796 ns) + CELL(0.393 ns) = 11.947 ns; Loc. = LCCOMB_X33_Y27_N12; Fanout = 47; COMB Node = 'VEL_CONTROL:inst52|Add0~3'
        Info: 6: + IC(0.734 ns) + CELL(0.414 ns) = 13.095 ns; Loc. = LCCOMB_X34_Y27_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~7'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 13.166 ns; Loc. = LCCOMB_X34_Y27_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~9'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 13.325 ns; Loc. = LCCOMB_X34_Y27_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~11'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.396 ns; Loc. = LCCOMB_X34_Y27_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~13'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 13.467 ns; Loc. = LCCOMB_X34_Y27_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~15'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 13.538 ns; Loc. = LCCOMB_X34_Y27_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~17'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 13.609 ns; Loc. = LCCOMB_X34_Y27_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~19'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 13.680 ns; Loc. = LCCOMB_X34_Y27_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~21'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 13.751 ns; Loc. = LCCOMB_X34_Y27_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~23'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 13.822 ns; Loc. = LCCOMB_X34_Y27_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~25'
        Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 13.968 ns; Loc. = LCCOMB_X34_Y27_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~27'
        Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 14.378 ns; Loc. = LCCOMB_X34_Y26_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Add0~28'
        Info: 18: + IC(0.241 ns) + CELL(0.150 ns) = 14.769 ns; Loc. = LCCOMB_X34_Y26_N26; Fanout = 23; COMB Node = 'VEL_CONTROL:inst52|CMD_VEL[19]~12'
        Info: 19: + IC(1.686 ns) + CELL(0.414 ns) = 16.869 ns; Loc. = LCCOMB_X37_Y24_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~39'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 16.940 ns; Loc. = LCCOMB_X37_Y24_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~41'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 17.011 ns; Loc. = LCCOMB_X37_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~43'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 17.082 ns; Loc. = LCCOMB_X37_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~45'
        Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 17.241 ns; Loc. = LCCOMB_X37_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~47'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 17.312 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~49'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 17.383 ns; Loc. = LCCOMB_X37_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~51'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 17.454 ns; Loc. = LCCOMB_X37_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~53'
        Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 17.864 ns; Loc. = LCCOMB_X37_Y24_N22; Fanout = 19; COMB Node = 'VEL_CONTROL:inst52|Add4~54'
        Info: 28: + IC(0.815 ns) + CELL(0.410 ns) = 19.089 ns; Loc. = LCCOMB_X38_Y27_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~3'
        Info: 29: + IC(0.248 ns) + CELL(0.393 ns) = 19.730 ns; Loc. = LCCOMB_X38_Y27_N6; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~9'
        Info: 30: + IC(0.844 ns) + CELL(0.150 ns) = 20.724 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~24'
        Info: 31: + IC(0.961 ns) + CELL(0.485 ns) = 22.170 ns; Loc. = LCCOMB_X37_Y27_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~15'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 22.241 ns; Loc. = LCCOMB_X37_Y27_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~17'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 22.312 ns; Loc. = LCCOMB_X37_Y27_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~19'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 22.383 ns; Loc. = LCCOMB_X37_Y27_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~21'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 22.454 ns; Loc. = LCCOMB_X37_Y27_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~23'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 22.525 ns; Loc. = LCCOMB_X37_Y27_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~25'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 22.596 ns; Loc. = LCCOMB_X37_Y27_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~27'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 22.667 ns; Loc. = LCCOMB_X37_Y27_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~29'
        Info: 39: + IC(0.000 ns) + CELL(0.146 ns) = 22.813 ns; Loc. = LCCOMB_X37_Y27_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~31'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 22.884 ns; Loc. = LCCOMB_X37_Y26_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~33'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 22.955 ns; Loc. = LCCOMB_X37_Y26_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~35'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 23.026 ns; Loc. = LCCOMB_X37_Y26_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~37'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 23.097 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~39'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 23.168 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~41'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 23.239 ns; Loc. = LCCOMB_X37_Y26_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~43'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 23.310 ns; Loc. = LCCOMB_X37_Y26_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~45'
        Info: 47: + IC(0.000 ns) + CELL(0.159 ns) = 23.469 ns; Loc. = LCCOMB_X37_Y26_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~47'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 23.540 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~49'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 23.611 ns; Loc. = LCCOMB_X37_Y26_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~51'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 23.682 ns; Loc. = LCCOMB_X37_Y26_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~53'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 23.753 ns; Loc. = LCCOMB_X37_Y26_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~55'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 23.824 ns; Loc. = LCCOMB_X37_Y26_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~57'
        Info: 53: + IC(0.000 ns) + CELL(0.410 ns) = 24.234 ns; Loc. = LCCOMB_X37_Y26_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add6~58'
        Info: 54: + IC(0.686 ns) + CELL(0.438 ns) = 25.358 ns; Loc. = LCCOMB_X38_Y26_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan7~9'
        Info: 55: + IC(0.260 ns) + CELL(0.420 ns) = 26.038 ns; Loc. = LCCOMB_X38_Y26_N18; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|LessThan7~10'
        Info: 56: + IC(0.263 ns) + CELL(0.150 ns) = 26.451 ns; Loc. = LCCOMB_X38_Y26_N14; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~30'
        Info: 57: + IC(0.820 ns) + CELL(0.275 ns) = 27.546 ns; Loc. = LCCOMB_X38_Y23_N18; Fanout = 16; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~38'
        Info: 58: + IC(0.438 ns) + CELL(2.663 ns) = 30.647 ns; Loc. = DSPMULT_X39_Y23_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 59: + IC(0.000 ns) + CELL(0.224 ns) = 30.871 ns; Loc. = DSPOUT_X39_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 60: + IC(0.844 ns) + CELL(0.414 ns) = 32.129 ns; Loc. = LCCOMB_X35_Y23_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 61: + IC(0.000 ns) + CELL(0.410 ns) = 32.539 ns; Loc. = LCCOMB_X35_Y23_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2'
        Info: 62: + IC(0.729 ns) + CELL(0.393 ns) = 33.661 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 33.732 ns; Loc. = LCCOMB_X34_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~17'
        Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 34.142 ns; Loc. = LCCOMB_X34_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~18'
        Info: 65: + IC(0.675 ns) + CELL(0.393 ns) = 35.210 ns; Loc. = LCCOMB_X33_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~51'
        Info: 66: + IC(0.000 ns) + CELL(0.410 ns) = 35.620 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~52'
        Info: 67: + IC(0.703 ns) + CELL(0.393 ns) = 36.716 ns; Loc. = LCCOMB_X32_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~53'
        Info: 68: + IC(0.000 ns) + CELL(0.410 ns) = 37.126 ns; Loc. = LCCOMB_X32_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~54'
        Info: 69: + IC(0.486 ns) + CELL(0.393 ns) = 38.005 ns; Loc. = LCCOMB_X31_Y24_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]~25'
        Info: 70: + IC(0.243 ns) + CELL(0.150 ns) = 38.398 ns; Loc. = LCCOMB_X31_Y24_N16; Fanout = 9; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]~26'
        Info: 71: + IC(0.265 ns) + CELL(0.245 ns) = 38.908 ns; Loc. = LCCOMB_X31_Y24_N6; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]~27'
        Info: 72: + IC(0.739 ns) + CELL(0.437 ns) = 40.084 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[15]~9'
        Info: 73: + IC(0.000 ns) + CELL(0.084 ns) = 40.168 ns; Loc. = LCFF_X31_Y23_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[15]'
        Info: Total cell delay = 17.762 ns ( 44.22 % )
        Info: Total interconnect delay = 22.406 ns ( 55.78 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.462 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X40_Y22_N9; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
        Info: 4: + IC(2.003 ns) + CELL(0.000 ns) = 4.901 ns; Loc. = CLKCTRL_G8; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
        Info: 5: + IC(1.024 ns) + CELL(0.537 ns) = 6.462 ns; Loc. = LCFF_X31_Y23_N25; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[15]'
        Info: Total cell delay = 1.324 ns ( 20.49 % )
        Info: Total interconnect delay = 5.138 ns ( 79.51 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX5[4]" through register "QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]" is 13.534 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 7.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N27; Fanout = 22; REG Node = 'SCOMP:inst8|IR[6]'
        Info: 4: + IC(0.554 ns) + CELL(0.398 ns) = 3.869 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 5; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 5: + IC(0.439 ns) + CELL(0.150 ns) = 4.458 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 5; COMB Node = 'inst25~2'
        Info: 6: + IC(0.694 ns) + CELL(0.438 ns) = 5.590 ns; Loc. = LCCOMB_X27_Y17_N30; Fanout = 16; COMB Node = 'inst73'
        Info: 7: + IC(1.347 ns) + CELL(0.537 ns) = 7.474 ns; Loc. = LCFF_X27_Y18_N29; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]'
        Info: Total cell delay = 2.310 ns ( 30.91 % )
        Info: Total interconnect delay = 5.164 ns ( 69.09 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.168 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y18_N29; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]'
        Info: 2: + IC(1.556 ns) + CELL(0.275 ns) = 1.831 ns; Loc. = LCCOMB_X35_Y15_N2; Fanout = 1; COMB Node = 'QUAD_HEX:inst56|HEX_DISP:inst22|Mux2~0'
        Info: 3: + IC(3.687 ns) + CELL(2.650 ns) = 8.168 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'HEX5[4]'
        Info: Total cell delay = 2.925 ns ( 35.81 % )
        Info: Total interconnect delay = 5.243 ns ( 64.19 % )
Info: Longest tpd from source pin "KEY[0]" to destination pin "WATCH_ST" is 16.813 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
    Info: 2: + IC(6.159 ns) + CELL(0.150 ns) = 7.171 ns; Loc. = LCCOMB_X24_Y16_N12; Fanout = 792; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
    Info: 3: + IC(2.277 ns) + CELL(0.378 ns) = 9.826 ns; Loc. = LCCOMB_X33_Y28_N0; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|WATCHDOG_INT[4]~head_lut'
    Info: 4: + IC(0.494 ns) + CELL(0.438 ns) = 10.758 ns; Loc. = LCCOMB_X33_Y28_N4; Fanout = 21; COMB Node = 'VEL_CONTROL:inst52|Mux0~2'
    Info: 5: + IC(1.355 ns) + CELL(0.150 ns) = 12.263 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'inst7~0'
    Info: 6: + IC(1.900 ns) + CELL(2.650 ns) = 16.813 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'
    Info: Total cell delay = 4.628 ns ( 27.53 % )
    Info: Total interconnect delay = 12.185 ns ( 72.47 % )
Info: th for register "DIG_IN:inst5|B_DI[7]" (data pin = "SW[7]", clock pin = "CLOCK_50") is 2.222 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 471; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N25; Fanout = 130; REG Node = 'SCOMP:inst8|IR[0]'
        Info: 4: + IC(1.112 ns) + CELL(0.275 ns) = 4.304 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 11; COMB Node = 'inst77~0'
        Info: 5: + IC(0.491 ns) + CELL(0.275 ns) = 5.070 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 33; COMB Node = 'inst77'
        Info: 6: + IC(1.022 ns) + CELL(0.537 ns) = 6.629 ns; Loc. = LCFF_X32_Y19_N5; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[7]'
        Info: Total cell delay = 1.874 ns ( 28.27 % )
        Info: Total interconnect delay = 4.755 ns ( 71.73 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.315 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'SW[7]'
        Info: 2: + IC(1.103 ns) + CELL(0.149 ns) = 2.231 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 1; COMB Node = 'DIG_IN:inst5|B_DI[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.315 ns; Loc. = LCFF_X32_Y19_N5; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[7]'
        Info: Total cell delay = 1.212 ns ( 52.35 % )
        Info: Total interconnect delay = 1.103 ns ( 47.65 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4451 megabytes
    Info: Processing ended: Thu Apr 04 13:06:42 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


