;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 23.06.2021 23:33:29
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF4F  	GOTO        158
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_UART1_Read:
;__Lib_UART_c67.c,39 :: 		
;__Lib_UART_c67.c,42 :: 		
0x001C	0xF001CFAE  	MOVFF       RCREG, R1
;__Lib_UART_c67.c,43 :: 		
0x0020	0xA2AB      	BTFSS       RCSTA, 1 
0x0022	0xD002      	BRA         L_UART1_Read2
;__Lib_UART_c67.c,44 :: 		
0x0024	0x98AB      	BCF         RCSTA, 4 
;__Lib_UART_c67.c,45 :: 		
0x0026	0x88AB      	BSF         RCSTA, 4 
;__Lib_UART_c67.c,46 :: 		
L_UART1_Read2:
;__Lib_UART_c67.c,47 :: 		
0x0028	0xF000C001  	MOVFF       R1, R0
;__Lib_UART_c67.c,48 :: 		
L_end_UART1_Read:
0x002C	0x0012      	RETURN      0
; end of _UART1_Read
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x002E	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x0030	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0034	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0036	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0038	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x003A	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x003C	0x0012      	RETURN      0
; end of ___CC2DW
_UART1_Data_Ready:
;__Lib_UART_c67.c,34 :: 		
;__Lib_UART_c67.c,35 :: 		
0x003E	0x0E00      	MOVLW       0
0x0040	0xBA9E      	BTFSC       PIR1, 5 
0x0042	0x0E01      	MOVLW       1
0x0044	0x6E00      	MOVWF       R0 
;__Lib_UART_c67.c,36 :: 		
L_end_UART1_Data_Ready:
0x0046	0x0012      	RETURN      0
; end of _UART1_Data_Ready
_UART1_Init:
;__Lib_UART_c67.c,15 :: 		
;__Lib_UART_c67.c,18 :: 		
0x0048	0x0EFF      	MOVLW       _UART1_Write
0x004A	0x6E1E      	MOVWF       _UART_Wr_Ptr 
0x004C	0x0EFF      	MOVLW       hi_addr(_UART1_Write)
0x004E	0x6E1F      	MOVWF       _UART_Wr_Ptr+1 
0x0050	0x0EFF      	MOVLW       FARG_UART1_Write_data_
0x0052	0x6E20      	MOVWF       _UART_Wr_Ptr+2 
0x0054	0x0EFF      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x0056	0x6E21      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67.c,19 :: 		
0x0058	0x0E1C      	MOVLW       _UART1_Read
0x005A	0x6E15      	MOVWF       _UART_Rd_Ptr 
0x005C	0x0E00      	MOVLW       hi_addr(_UART1_Read)
0x005E	0x6E16      	MOVWF       _UART_Rd_Ptr+1 
0x0060	0x0E00      	MOVLW       0
0x0062	0x6E17      	MOVWF       _UART_Rd_Ptr+2 
0x0064	0x0E00      	MOVLW       0
0x0066	0x6E18      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67.c,20 :: 		
0x0068	0x0E3E      	MOVLW       _UART1_Data_Ready
0x006A	0x6E19      	MOVWF       _UART_Rdy_Ptr 
0x006C	0x0E00      	MOVLW       hi_addr(_UART1_Data_Ready)
0x006E	0x6E1A      	MOVWF       _UART_Rdy_Ptr+1 
0x0070	0x0E00      	MOVLW       0
0x0072	0x6E1B      	MOVWF       _UART_Rdy_Ptr+2 
0x0074	0x0E00      	MOVLW       0
0x0076	0x6E1C      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67.c,21 :: 		
0x0078	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x007A	0x6E22      	MOVWF       _UART_Tx_Idle_Ptr 
0x007C	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x007E	0x6E23      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x0080	0x0E00      	MOVLW       0
0x0082	0x6E24      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x0084	0x0E00      	MOVLW       0
0x0086	0x6E25      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67.c,23 :: 		
0x0088	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67.c,24 :: 		
0x008A	0x0E90      	MOVLW       144
0x008C	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67.c,25 :: 		
0x008E	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67.c,26 :: 		
0x0090	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67.c,28 :: 		
L_UART1_Init0:
0x0092	0xAA9E      	BTFSS       PIR1, 5 
0x0094	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67.c,29 :: 		
0x0096	0xF000CFAE  	MOVFF       RCREG, R0
0x009A	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67.c,30 :: 		
L_end_UART1_Init:
0x009C	0x0012      	RETURN      0
; end of _UART1_Init
_main:
;MyProject.c,2 :: 		void main() {
;MyProject.c,3 :: 		TRISB=0x00;
0x009E	0x6A93      	CLRF        TRISB 
;MyProject.c,4 :: 		OSCCON=0x67;       //Configure OSCON Register to use
0x00A0	0x0E67      	MOVLW       103
0x00A2	0x6ED3      	MOVWF       OSCCON 
;MyProject.c,8 :: 		UART1_Init(19200);     // Initialize UART module at 9600 bps
0x00A4	0x86B8      	BSF         BAUDCON, 3, 0
0x00A6	0x6AB0      	CLRF        SPBRGH 
0x00A8	0x0E67      	MOVLW       103
0x00AA	0x6EAF      	MOVWF       SPBRG 
0x00AC	0x84AC      	BSF         TXSTA, 2, 0
0x00AE	0xDFCC      	RCALL       _UART1_Init
;MyProject.c,9 :: 		Delay_ms(100);        // Wait for UART module to stabilize
0x00B0	0x0E02      	MOVLW       2
0x00B2	0x6E0B      	MOVWF       R11, 0
0x00B4	0x0E04      	MOVLW       4
0x00B6	0x6E0C      	MOVWF       R12, 0
0x00B8	0x0EBA      	MOVLW       186
0x00BA	0x6E0D      	MOVWF       R13, 0
L_main0:
0x00BC	0x2E0D      	DECFSZ      R13, 1, 0
0x00BE	0xD7FE      	BRA         L_main0
0x00C0	0x2E0C      	DECFSZ      R12, 1, 0
0x00C2	0xD7FC      	BRA         L_main0
0x00C4	0x2E0B      	DECFSZ      R11, 1, 0
0x00C6	0xD7FA      	BRA         L_main0
0x00C8	0x0000      	NOP
;MyProject.c,11 :: 		while (1) {                     // Endless loop
L_main1:
;MyProject.c,12 :: 		if (UART1_Data_Ready()) {     // If data is received,
0x00CA	0xDFB9      	RCALL       _UART1_Data_Ready
0x00CC	0x5200      	MOVF        R0, 1 
0x00CE	0xE01E      	BZ          L_main3
;MyProject.c,13 :: 		uart_rd = UART1_Read();     // read the received data
0x00D0	0xDFA5      	RCALL       _UART1_Read
0x00D2	0xF01DC000  	MOVFF       R0, _uart_rd
;MyProject.c,14 :: 		switch(uart_rd){
0x00D6	0xD010      	BRA         L_main4
;MyProject.c,15 :: 		case 'a':LATB0_bit = 1;
L_main6:
0x00D8	0x808A      	BSF         LATB0_bit, BitPos(LATB0_bit+0) 
;MyProject.c,16 :: 		LATB1_bit = 0;
0x00DA	0x928A      	BCF         LATB1_bit, BitPos(LATB1_bit+0) 
;MyProject.c,17 :: 		LATB2_bit = 0;
0x00DC	0x948A      	BCF         LATB2_bit, BitPos(LATB2_bit+0) 
;MyProject.c,19 :: 		break;
0x00DE	0xD016      	BRA         L_main5
;MyProject.c,21 :: 		case 'b':LATB0_bit = 0;
L_main7:
0x00E0	0x908A      	BCF         LATB0_bit, BitPos(LATB0_bit+0) 
;MyProject.c,22 :: 		LATB1_bit = 1;
0x00E2	0x828A      	BSF         LATB1_bit, BitPos(LATB1_bit+0) 
;MyProject.c,23 :: 		LATB2_bit = 0;
0x00E4	0x948A      	BCF         LATB2_bit, BitPos(LATB2_bit+0) 
;MyProject.c,25 :: 		break;
0x00E6	0xD012      	BRA         L_main5
;MyProject.c,26 :: 		case 'c':LATB0_bit = 0;
L_main8:
0x00E8	0x908A      	BCF         LATB0_bit, BitPos(LATB0_bit+0) 
;MyProject.c,27 :: 		LATB1_bit = 0;
0x00EA	0x928A      	BCF         LATB1_bit, BitPos(LATB1_bit+0) 
;MyProject.c,28 :: 		LATB2_bit = 1;
0x00EC	0x848A      	BSF         LATB2_bit, BitPos(LATB2_bit+0) 
;MyProject.c,30 :: 		break;
0x00EE	0xD00E      	BRA         L_main5
;MyProject.c,31 :: 		default:LATB0_bit = 0;
L_main9:
0x00F0	0x908A      	BCF         LATB0_bit, BitPos(LATB0_bit+0) 
;MyProject.c,32 :: 		LATB1_bit = 0;
0x00F2	0x928A      	BCF         LATB1_bit, BitPos(LATB1_bit+0) 
;MyProject.c,33 :: 		LATB2_bit = 0;
0x00F4	0x948A      	BCF         LATB2_bit, BitPos(LATB2_bit+0) 
;MyProject.c,34 :: 		break;
0x00F6	0xD00A      	BRA         L_main5
;MyProject.c,36 :: 		}
L_main4:
0x00F8	0x501D      	MOVF        _uart_rd, 0 
0x00FA	0x0A61      	XORLW       97
0x00FC	0xE0ED      	BZ          L_main6
0x00FE	0x501D      	MOVF        _uart_rd, 0 
0x0100	0x0A62      	XORLW       98
0x0102	0xE0EE      	BZ          L_main7
0x0104	0x501D      	MOVF        _uart_rd, 0 
0x0106	0x0A63      	XORLW       99
0x0108	0xE0EF      	BZ          L_main8
0x010A	0xD7F2      	BRA         L_main9
L_main5:
;MyProject.c,37 :: 		}
L_main3:
;MyProject.c,38 :: 		}
0x010C	0xD7DE      	BRA         L_main1
;MyProject.c,40 :: 		}
L_end_main:
0x010E	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [18]    _UART1_Read
0x002E      [16]    ___CC2DW
0x003E      [10]    _UART1_Data_Ready
0x0048      [86]    _UART1_Init
0x009E     [114]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    R0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    __Lib_TFT_JPEG_FileReadBytes_Result_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileReadBytes_Result_L0
0x0001       [1]    __Lib_TFT_JPEG_FileRead_i_L0
0x0001       [1]    R1
0x0001       [1]    __Lib_Conversions_Adjust_Hex_tmp_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    FLASH_Write_64_i_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileRead_i_L0
0x0002       [2]    strlen_cp_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    memset_pp_L0
0x0002       [1]    FLASH_Write_64_SaveINTCON_L0
0x0002       [1]    R2
0x0002       [2]    memchr_s_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0003       [2]    Ltrim_original_L0
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT29
0x0003       [2]    memmove_tt_L0
0x0003       [1]    R3
0x0003       [2]    __Lib_MmcFat16_f16_toInt_l_L0
0x0003       [1]    MM_Init_i_L0
0x0003       [2]    MM_TotalFreeMemSize_Tot_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    __Lib_MemManager_MM_GetMemAlign_P_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [1]    R4
0x0004       [2]    frexp_pom_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strcpy_cp_L0
0x0004       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT40
0x0005       [2]    Ltrim_p_L0
0x0005       [1]    MM_TotalFreeMemSize_i_L0
0x0005       [1]    R5
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [2]    memmove_ff_L0
0x0005       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT54
0x0005       [2]    LongWordToHex_input_half_L0
0x0006       [1]    R6
0x0006       [1]    __Lib_MemManager_MM_GetMemAlign_i_L0
0x0006       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT69
0x0007       [1]    R7
0x0007       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bLength_L0
0x0007       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bLength_L0
0x0008       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [1]    R8
0x0008       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bTable_L0
0x0009       [1]    R9
0x0009       [4]    __Lib_MmcFat16_f16_toLong_l_L0
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [4]    _UART_Rd_Ptr
0x0019       [4]    _UART_Rdy_Ptr
0x001D       [1]    _uart_rd
0x001E       [4]    _UART_Wr_Ptr
0x0022       [4]    _UART_Tx_Idle_Ptr
0x0F8A       [0]    LATB2_bit
0x0F8A       [0]    LATB1_bit
0x0F8A       [0]    LATB0_bit
0x0F93       [1]    TRISB
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC6_bit
0x0F9E       [1]    PIR1
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB8       [1]    BAUDCON
0x0FD3       [1]    OSCCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
