Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Jul 27 11:52:12 2023
| Host         : cadence32 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.831        0.000                      0                  801        0.122        0.000                      0                  801        3.000        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        3.233        0.000                      0                  485        0.122        0.000                      0                  485        4.500        0.000                       0                   319  
  clk40MHz_clk_wiz_0        18.333        0.000                      0                  284        0.125        0.000                      0                  284       11.520        0.000                       0                   254  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_wiz_0   clk100MHz_clk_wiz_0        1.831        0.000                      0                   32        0.127        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.151ns (34.551%)  route 4.075ns (65.449%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.433     4.057    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.163     5.344    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.512     8.517    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
                         clock pessimism              0.564     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X5Y35          FDSE (Setup_fdse_C_S)       -0.429     8.577    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.151ns (34.551%)  route 4.075ns (65.449%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.433     4.057    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.163     5.344    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.512     8.517    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/C
                         clock pessimism              0.564     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X5Y35          FDSE (Setup_fdse_C_S)       -0.429     8.577    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.151ns (34.551%)  route 4.075ns (65.449%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.433     4.057    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.163     5.344    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.512     8.517    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/C
                         clock pessimism              0.564     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X5Y35          FDSE (Setup_fdse_C_S)       -0.429     8.577    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.275ns (34.550%)  route 4.310ns (65.450%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           0.797     3.421    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124     3.545 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_6/O
                         net (fo=7, routed)           0.920     4.466    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_6_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.590 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1/O
                         net (fo=3, routed)           1.113     5.703    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1_n_0
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.512     8.517    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
                         clock pessimism              0.564     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X5Y35          FDSE (Setup_fdse_C_D)       -0.067     8.939    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 2.275ns (35.146%)  route 4.198ns (64.854%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           0.797     3.421    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124     3.545 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_6/O
                         net (fo=7, routed)           0.920     4.466    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_6_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.590 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1/O
                         net (fo=3, routed)           1.002     5.591    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1_n_0
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.512     8.517    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/C
                         clock pessimism              0.564     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X5Y35          FDSE (Setup_fdse_C_D)       -0.081     8.925    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 2.275ns (35.146%)  route 4.198ns (64.854%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           0.797     3.421    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124     3.545 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_6/O
                         net (fo=7, routed)           0.920     4.466    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_6_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     4.590 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1/O
                         net (fo=3, routed)           1.002     5.591    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[6]_i_1_n_0
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.512     8.517    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/C
                         clock pessimism              0.564     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X5Y35          FDSE (Setup_fdse_C_D)       -0.061     8.945    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 2.151ns (35.494%)  route 3.909ns (64.506%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.433     4.057    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.997     5.179    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X4Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.500     8.505    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X4Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y24          FDSE (Setup_fdse_C_S)       -0.429     8.578    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 2.151ns (35.520%)  route 3.905ns (64.480%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.433     4.057    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.993     5.174    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.500     8.505    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     8.578    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 2.151ns (35.520%)  route 3.905ns (64.480%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.433     4.057    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.993     5.174    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.500     8.505    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     8.578    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 2.151ns (35.520%)  route 3.905ns (64.480%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.630    -0.882    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y13          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=3, routed)           0.886     0.460    u_top_vga/u_MouseCtl/Q[8]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.134 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.134    u_top_vga/u_MouseCtl/i__carry__0_i_5__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.356 f  u_top_vga/u_MouseCtl/i__carry__1_i_5__0/O[0]
                         net (fo=1, routed)           0.593     1.949    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_1[0]
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.299     2.248 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.248    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__1_i_1__0_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.624 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.433     4.057    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.181 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.993     5.174    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_1_n_0
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.500     8.505    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X5Y24          FDSE (Setup_fdse_C_S)       -0.429     8.578    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  3.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_wiz_0_clk_wiz/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.617%)  route 0.106ns (36.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y10          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_MouseCtl/tx_data_reg[3]/Q
                         net (fo=2, routed)           0.106    -0.341    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[8]_0[3]
    SLICE_X3Y9           LUT5 (Prop_lut5_I1_O)        0.045    -0.296 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.296    u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.865    -0.825    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y9           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.253    -0.571    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.092    -0.479    u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y9           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity_reg/Q
                         net (fo=1, routed)           0.138    -0.308    u_top_vga/u_MouseCtl/Inst_Ps2Interface/tx_parity
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.049    -0.259 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame[9]_i_2_n_0
    SLICE_X2Y9           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.865    -0.825    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y9           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.131    -0.443    u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y8           FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.134    -0.313    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[11]
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.045    -0.268 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[12]_i_1__0_n_0
    SLICE_X2Y8           FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.865    -0.825    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y8           FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.120    -0.454    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk_wiz_0_clk_wiz/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.306%)  route 0.113ns (37.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.334    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]
    SLICE_X3Y7           LUT6 (Prop_lut6_I3_O)        0.045    -0.289 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.865    -0.825    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.092    -0.479    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.686%)  route 0.116ns (38.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/Q
                         net (fo=5, routed)           0.116    -0.331    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[2]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.045    -0.286 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.865    -0.825    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.092    -0.479    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.128    -0.319    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.865    -0.825    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.075    -0.512    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/write_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.009%)  route 0.119ns (38.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.593    -0.588    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y11          FDRE                                         r  u_top_vga/u_MouseCtl/write_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_MouseCtl/write_data_reg/Q
                         net (fo=2, routed)           0.119    -0.328    u_top_vga/u_MouseCtl/Inst_Ps2Interface/write_data
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.045    -0.283 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[6]_i_1__0_n_0
    SLICE_X1Y10          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.864    -0.826    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y10          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.092    -0.480    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.957%)  route 0.119ns (39.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.594    -0.587    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X0Y9           FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.119    -0.327    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[1]
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.282 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[2]_i_1__0_n_0
    SLICE_X1Y10          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.864    -0.826    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y10          FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.092    -0.480    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0_clk_wiz/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk_wiz_0_clk_wiz/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.090ns (17.845%)  route 5.018ns (82.155%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    -0.948    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/Q
                         net (fo=8, routed)           1.499     0.970    u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[10]_0[2]
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.299     1.269 f  u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24/O
                         net (fo=4, routed)           0.833     2.102    u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     2.226 f  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6/O
                         net (fo=1, routed)           0.805     3.032    u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_2/O
                         net (fo=7, routed)           0.540     3.696    u_top_vga/u_draw_end_bg/bg_if_out\\.hcount_reg[8]_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  u_top_vga/u_draw_end_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           1.341     5.161    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.441    23.446    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X11Y18         FDRE (Setup_fdre_C_R)       -0.429    23.493    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.493    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.090ns (17.845%)  route 5.018ns (82.155%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    -0.948    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/Q
                         net (fo=8, routed)           1.499     0.970    u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[10]_0[2]
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.299     1.269 f  u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24/O
                         net (fo=4, routed)           0.833     2.102    u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     2.226 f  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6/O
                         net (fo=1, routed)           0.805     3.032    u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_2/O
                         net (fo=7, routed)           0.540     3.696    u_top_vga/u_draw_end_bg/bg_if_out\\.hcount_reg[8]_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  u_top_vga/u_draw_end_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           1.341     5.161    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.441    23.446    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X11Y18         FDRE (Setup_fdre_C_R)       -0.429    23.493    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         23.493    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.783ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 1.090ns (19.225%)  route 4.580ns (80.775%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    -0.948    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/Q
                         net (fo=8, routed)           1.499     0.970    u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[10]_0[2]
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.299     1.269 f  u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24/O
                         net (fo=4, routed)           0.833     2.102    u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     2.226 f  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6/O
                         net (fo=1, routed)           0.805     3.032    u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_2/O
                         net (fo=7, routed)           0.540     3.696    u_top_vga/u_draw_end_bg/bg_if_out\\.hcount_reg[8]_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  u_top_vga/u_draw_end_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.903     4.722    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.439    23.444    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[6]/C
                         clock pessimism              0.578    24.021    
                         clock uncertainty           -0.087    23.934    
    SLICE_X13Y19         FDRE (Setup_fdre_C_R)       -0.429    23.505    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         23.505    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 18.783    

Slack (MET) :             18.783ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 1.090ns (19.225%)  route 4.580ns (80.775%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    -0.948    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/Q
                         net (fo=8, routed)           1.499     0.970    u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[10]_0[2]
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.299     1.269 f  u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24/O
                         net (fo=4, routed)           0.833     2.102    u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     2.226 f  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6/O
                         net (fo=1, routed)           0.805     3.032    u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_2/O
                         net (fo=7, routed)           0.540     3.696    u_top_vga/u_draw_end_bg/bg_if_out\\.hcount_reg[8]_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.820 r  u_top_vga/u_draw_end_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.903     4.722    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.439    23.444    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[7]/C
                         clock pessimism              0.578    24.021    
                         clock uncertainty           -0.087    23.934    
    SLICE_X13Y19         FDRE (Setup_fdre_C_R)       -0.429    23.505    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.505    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 18.783    

Slack (MET) :             18.991ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.090ns (18.759%)  route 4.721ns (81.241%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    -0.948    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/Q
                         net (fo=8, routed)           1.499     0.970    u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[10]_0[2]
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.299     1.269 f  u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24/O
                         net (fo=4, routed)           0.833     2.102    u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     2.226 f  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6/O
                         net (fo=1, routed)           0.805     3.032    u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_2/O
                         net (fo=7, routed)           1.239     4.394    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[1]_i_1__0/O
                         net (fo=2, routed)           0.345     4.863    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[1]_i_1__0_n_0
    SLICE_X11Y20         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.440    23.445    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X11Y20         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[3]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.067    23.854    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         23.854    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                 18.991    

Slack (MET) :             19.013ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.090ns (18.762%)  route 4.720ns (81.238%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    -0.948    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/Q
                         net (fo=8, routed)           1.499     0.970    u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[10]_0[2]
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.299     1.269 f  u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24/O
                         net (fo=4, routed)           0.833     2.102    u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     2.226 f  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6/O
                         net (fo=1, routed)           0.805     3.032    u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_2/O
                         net (fo=7, routed)           1.239     4.394    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X10Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[1]_i_1__0/O
                         net (fo=2, routed)           0.344     4.862    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[1]_i_1__0_n_0
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.441    23.446    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)       -0.047    23.875    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         23.875    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                 19.013    

Slack (MET) :             19.267ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 1.090ns (19.356%)  route 4.541ns (80.644%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    -0.948    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/Q
                         net (fo=8, routed)           1.499     0.970    u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[10]_0[2]
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.299     1.269 f  u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24/O
                         net (fo=4, routed)           0.833     2.102    u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     2.226 f  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6/O
                         net (fo=1, routed)           0.805     3.032    u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_2/O
                         net (fo=7, routed)           1.404     4.560    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X11Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.684 r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[10]_i_1/O
                         net (fo=1, routed)           0.000     4.684    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[10]_i_1_n_0
    SLICE_X11Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.440    23.445    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X11Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[10]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)        0.029    23.950    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         23.950    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 19.267    

Slack (MET) :             19.320ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.090ns (19.538%)  route 4.489ns (80.462%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    -0.948    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/Q
                         net (fo=8, routed)           1.499     0.970    u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[10]_0[2]
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.299     1.269 f  u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24/O
                         net (fo=4, routed)           0.833     2.102    u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     2.226 f  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6/O
                         net (fo=1, routed)           0.805     3.032    u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_2/O
                         net (fo=7, routed)           1.352     4.507    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.124     4.631 r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[11]_i_2/O
                         net (fo=1, routed)           0.000     4.631    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[11]_i_2_n_0
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.441    23.446    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.009    
                         clock uncertainty           -0.087    23.922    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.029    23.951    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.951    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 19.320    

Slack (MET) :             19.469ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 1.116ns (20.321%)  route 4.376ns (79.679%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.564    -0.948    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.529 f  u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[4]/Q
                         net (fo=8, routed)           1.499     0.970    u_top_vga/u_draw_end_bg/bg_if_out\\.vcount_reg[10]_0[2]
    SLICE_X15Y11         LUT3 (Prop_lut3_I0_O)        0.299     1.269 r  u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24/O
                         net (fo=4, routed)           0.833     2.102    u_top_vga/u_draw_end_bg/char_line_pixels_reg_i_24_n_0
    SLICE_X14Y14         LUT5 (Prop_lut5_I4_O)        0.124     2.226 r  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6/O
                         net (fo=1, routed)           0.805     3.032    u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  u_top_vga/u_draw_end_bg/out\\.rgb[8]_i_2/O
                         net (fo=7, routed)           1.239     4.394    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]_1
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.150     4.544 r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[8]_i_1/O
                         net (fo=1, routed)           0.000     4.544    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb[8]_i_1_n_0
    SLICE_X10Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.440    23.445    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X10Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[8]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)        0.092    24.013    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         24.013    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 19.469    

Slack (MET) :             19.658ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.480ns (27.879%)  route 3.829ns (72.121%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.561    -0.951    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X14Y16         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[2]/Q
                         net (fo=13, routed)          1.514     1.081    u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[10]_0[2]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.150     1.231 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[10]_i_3/O
                         net (fo=1, routed)           0.591     1.822    u_top_vga/u_vga_timing/bg_if_out\\.rgb[10]_i_3_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.328     2.150 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[10]_i_2/O
                         net (fo=4, routed)           1.018     3.168    u_top_vga/u_vga_timing/bg_if_out\\.rgb[10]_i_2_n_0
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.153     3.321 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_2/O
                         net (fo=2, routed)           0.707     4.027    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_2_n_0
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.331     4.358 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000     4.358    u_top_vga/u_draw_end_bg/D[4]
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.442    23.447    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[11]/C
                         clock pessimism              0.578    24.024    
                         clock uncertainty           -0.087    23.937    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)        0.079    24.016    u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                 19.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.hblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.561    -0.620    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X13Y16         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_vga_timing/tim_if_out\\.hblnk_reg/Q
                         net (fo=5, routed)           0.114    -0.365    u_top_vga/u_draw_char_2/u_draw_rect_char2/top_bg_in\\.hblnk
    SLICE_X14Y17         SRL16E                                       r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.828    -0.862    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X14Y17         SRL16E                                       r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
                         clock pessimism              0.254    -0.607    
    SLICE_X14Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.490    u_top_vga/u_draw_char_2/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.vblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.560    -0.621    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y17         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.vblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_vga_timing/tim_if_out\\.vblnk_reg/Q
                         net (fo=5, routed)           0.120    -0.360    u_top_vga/u_draw_char_2/u_draw_rect_char2/top_bg_in\\.vblnk
    SLICE_X14Y17         SRL16E                                       r  u_top_vga/u_draw_char_2/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.828    -0.862    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X14Y17         SRL16E                                       r  u_top_vga/u_draw_char_2/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
                         clock pessimism              0.253    -0.608    
    SLICE_X14Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.499    u_top_vga/u_draw_char_2/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.563    -0.618    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X15Y12         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt2_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.378    u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt2[4]
    SLICE_X13Y11         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.834    -0.856    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X13Y11         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.vcount_reg[4]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.070    -0.531    u_top_vga/u_draw_char/u_draw_rect_char/out\\.vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk_wiz_0_clk_wiz/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char/u_draw_rect_char/out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.637%)  route 0.260ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.564    -0.617    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.vcount_reg[1]/Q
                         net (fo=4, routed)           0.260    -0.193    u_top_vga/u_draw_char/u_font_rom/ADDRBWRADDR[1]
    RAMB18_X0Y4          RAMB18E1                                     r  u_top_vga/u_draw_char/u_font_rom/char_line_pixels_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.876    -0.813    u_top_vga/u_draw_char/u_font_rom/clk40MHz
    RAMB18_X0Y4          RAMB18E1                                     r  u_top_vga/u_draw_char/u_font_rom/char_line_pixels_reg/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.356    u_top_vga/u_draw_char/u_font_rom/char_line_pixels_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.562    -0.619    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X15Y14         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.363    u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt_reg_n_0_[8]
    SLICE_X15Y12         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.832    -0.858    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X15Y12         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt2_reg[8]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X15Y12         FDRE (Hold_fdre_C_D)         0.072    -0.531    u_top_vga/u_draw_char/u_draw_rect_char/vcount_nxt2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.563    -0.618    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X13Y12         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.365    u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2[5]
    SLICE_X13Y11         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.834    -0.856    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X13Y11         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.hcount_reg[5]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.066    -0.535    u_top_vga/u_draw_char/u_draw_rect_char/out\\.hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.562    -0.619    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X11Y14         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.368    u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg_n_0_[2]
    SLICE_X10Y14         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.831    -0.859    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y14         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[2]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.063    -0.543    u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.241%)  route 0.134ns (48.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.562    -0.619    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X11Y13         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[7]/Q
                         net (fo=1, routed)           0.134    -0.344    u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg_n_0_[7]
    SLICE_X10Y13         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.831    -0.859    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y13         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[7]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.083    -0.523    u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk_wiz_0_clk_wiz/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y4      u_top_vga/u_draw_char/u_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y4      u_top_vga/u_draw_char/u_font_rom/char_line_pixels_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk_wiz_0_clk_wiz/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk_wiz_0_clk_wiz/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/hsync_nxt_reg_srl6___u_top_vga_u_draw_char_2_u_draw_rect_char2_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/hsync_nxt_reg_srl6___u_top_vga_u_draw_char_2_u_draw_rect_char2_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/vsync_nxt_reg_srl6___u_top_vga_u_draw_char_2_u_draw_rect_char2_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/vsync_nxt_reg_srl6___u_top_vga_u_draw_char_2_u_draw_rect_char2_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/hblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/hsync_nxt_reg_srl6___u_top_vga_u_draw_char_2_u_draw_rect_char2_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/hsync_nxt_reg_srl6___u_top_vga_u_draw_char_2_u_draw_rect_char2_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/vblnk_nxt_reg_srl5___u_top_vga_u_draw_char_u_draw_rect_char_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/vsync_nxt_reg_srl6___u_top_vga_u_draw_char_2_u_draw_rect_char2_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y17     u_top_vga/u_draw_char_2/u_draw_rect_char2/vsync_nxt_reg_srl6___u_top_vga_u_draw_char_2_u_draw_rect_char2_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0_clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.688ns  (logic 0.518ns (19.268%)  route 2.170ns (80.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 28.445 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 24.045 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.557    24.045    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y19         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    24.563 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           2.170    26.734    u_top_vga/u_draw_mouse/rgb_nxt_reg[11]_0[4]
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.440    28.445    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C
                         clock pessimism              0.398    28.843    
                         clock uncertainty           -0.207    28.636    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)       -0.071    28.565    u_top_vga/u_draw_mouse/rgb_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                         28.565    
                         arrival time                         -26.734    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.574ns  (logic 0.518ns (20.127%)  route 2.056ns (79.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 28.445 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.561    24.049    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518    24.567 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           2.056    26.623    u_top_vga/u_draw_mouse/rgb_nxt_reg[11]_0[2]
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.440    28.445    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[6]/C
                         clock pessimism              0.398    28.843    
                         clock uncertainty           -0.207    28.636    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)       -0.061    28.575    u_top_vga/u_draw_mouse/rgb_nxt_reg[6]
  -------------------------------------------------------------------
                         required time                         28.575    
                         arrival time                         -26.623    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/blnk_nxt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.642ns  (logic 0.580ns (21.957%)  route 2.062ns (78.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 28.444 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 24.044 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.556    24.044    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X13Y20         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    24.500 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hblnk_reg/Q
                         net (fo=1, routed)           2.062    26.562    u_top_vga/u_draw_char_2/u_draw_rect_char2/top_drect_char_in_2\\.hblnk
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.124    26.686 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/blnk_nxt_i_1/O
                         net (fo=1, routed)           0.000    26.686    u_top_vga/u_draw_mouse/blnk_nxt_reg_0
    SLICE_X12Y20         FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.439    28.444    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y20         FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/C
                         clock pessimism              0.398    28.842    
                         clock uncertainty           -0.207    28.635    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.077    28.712    u_top_vga/u_draw_mouse/blnk_nxt_reg
  -------------------------------------------------------------------
                         required time                         28.712    
                         arrival time                         -26.686    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.464ns  (logic 0.518ns (21.025%)  route 1.946ns (78.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 28.445 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 24.049 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.561    24.049    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518    24.567 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           1.946    26.513    u_top_vga/u_draw_mouse/rgb_nxt_reg[11]_0[3]
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.440    28.445    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/C
                         clock pessimism              0.398    28.843    
                         clock uncertainty           -0.207    28.636    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)       -0.063    28.573    u_top_vga/u_draw_mouse/rgb_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                         28.573    
                         arrival time                         -26.513    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.437ns  (logic 0.518ns (21.252%)  route 1.919ns (78.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 28.452 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 24.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.567    24.055    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y10         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518    24.573 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[1]/Q
                         net (fo=1, routed)           1.919    26.493    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[1]
    SLICE_X9Y11          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.447    28.452    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y11          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/C
                         clock pessimism              0.398    28.850    
                         clock uncertainty           -0.207    28.643    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)       -0.067    28.576    u_top_vga/u_draw_mouse/vcount_nxt_reg[1]
  -------------------------------------------------------------------
                         required time                         28.576    
                         arrival time                         -26.493    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.385ns  (logic 0.518ns (21.724%)  route 1.867ns (78.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 28.447 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 24.048 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.560    24.048    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y17         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    24.566 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[8]/Q
                         net (fo=1, routed)           1.867    26.433    u_top_vga/u_draw_mouse/D[8]
    SLICE_X9Y17          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.442    28.447    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y17          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[8]/C
                         clock pessimism              0.398    28.845    
                         clock uncertainty           -0.207    28.638    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)       -0.105    28.533    u_top_vga/u_draw_mouse/hcount_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                         28.533    
                         arrival time                         -26.433    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.373ns  (logic 0.518ns (21.828%)  route 1.855ns (78.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 28.449 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 24.050 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.562    24.050    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y15         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.518    24.568 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[0]/Q
                         net (fo=1, routed)           1.855    26.424    u_top_vga/u_draw_mouse/D[0]
    SLICE_X9Y15          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.444    28.449    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y15          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[0]/C
                         clock pessimism              0.398    28.847    
                         clock uncertainty           -0.207    28.640    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)       -0.105    28.535    u_top_vga/u_draw_mouse/hcount_nxt_reg[0]
  -------------------------------------------------------------------
                         required time                         28.535    
                         arrival time                         -26.424    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.414ns  (logic 0.456ns (18.889%)  route 1.958ns (81.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 28.453 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 24.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.567    24.055    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X9Y10          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456    24.511 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[2]/Q
                         net (fo=1, routed)           1.958    26.470    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[2]
    SLICE_X8Y10          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.448    28.453    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y10          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/C
                         clock pessimism              0.398    28.851    
                         clock uncertainty           -0.207    28.644    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)       -0.059    28.585    u_top_vga/u_draw_mouse/vcount_nxt_reg[2]
  -------------------------------------------------------------------
                         required time                         28.585    
                         arrival time                         -26.470    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.360ns  (logic 0.518ns (21.952%)  route 1.842ns (78.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 28.449 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 24.050 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.562    24.050    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.518    24.568 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[1]/Q
                         net (fo=1, routed)           1.842    26.410    u_top_vga/u_draw_mouse/D[1]
    SLICE_X9Y15          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.444    28.449    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y15          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/C
                         clock pessimism              0.398    28.847    
                         clock uncertainty           -0.207    28.640    
    SLICE_X9Y15          FDRE (Setup_fdre_C_D)       -0.109    28.531    u_top_vga/u_draw_mouse/hcount_nxt_reg[1]
  -------------------------------------------------------------------
                         required time                         28.531    
                         arrival time                         -26.410    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100MHz_clk_wiz_0 rise@30.000ns - clk40MHz_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        2.400ns  (logic 0.518ns (21.581%)  route 1.882ns (78.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 28.453 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 24.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    20.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    22.392    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    22.488 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.567    24.055    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X8Y9           FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518    24.573 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[3]/Q
                         net (fo=1, routed)           1.882    26.456    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[3]
    SLICE_X8Y10          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    26.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.448    28.453    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y10          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[3]/C
                         clock pessimism              0.398    28.851    
                         clock uncertainty           -0.207    28.644    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)       -0.063    28.581    u_top_vga/u_draw_mouse/vcount_nxt_reg[3]
  -------------------------------------------------------------------
                         required time                         28.581    
                         arrival time                         -26.456    
  -------------------------------------------------------------------
                         slack                                  2.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.151%)  route 0.595ns (80.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.564    -0.617    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X9Y10          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[0]/Q
                         net (fo=1, routed)           0.595     0.119    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[0]
    SLICE_X8Y10          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.834    -0.856    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y10          FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.093    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.085    -0.008    u_top_vga/u_draw_mouse/vcount_nxt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.164ns (21.783%)  route 0.589ns (78.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.557    -0.624    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y20         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.589     0.128    u_top_vga/u_draw_mouse/rgb_nxt_reg[11]_0[5]
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.825    -0.865    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.102    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.070    -0.032    u_top_vga/u_draw_mouse/rgb_nxt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.557%)  route 0.597ns (78.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.557    -0.624    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X14Y20         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hsync_reg/Q
                         net (fo=1, routed)           0.597     0.136    u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg_0
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.825    -0.865    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.102    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.070    -0.032    u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.164ns (21.585%)  route 0.596ns (78.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.562    -0.619    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X10Y13         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[7]/Q
                         net (fo=1, routed)           0.596     0.140    u_top_vga/u_draw_mouse/D[7]
    SLICE_X10Y12         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.832    -0.858    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y12         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.207    -0.095    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.063    -0.032    u_top_vga/u_draw_mouse/hcount_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.391%)  route 0.626ns (81.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.565    -0.616    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X13Y9          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[4]/Q
                         net (fo=1, routed)           0.626     0.150    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[4]
    SLICE_X15Y10         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.834    -0.856    u_top_vga/u_draw_mouse/CLK
    SLICE_X15Y10         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[4]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.093    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.070    -0.023    u_top_vga/u_draw_mouse/vcount_nxt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.520%)  route 0.598ns (78.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.564    -0.617    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X12Y11         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[7]/Q
                         net (fo=1, routed)           0.598     0.145    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[7]
    SLICE_X10Y12         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.832    -0.858    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y12         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.207    -0.095    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.063    -0.032    u_top_vga/u_draw_mouse/vcount_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.164ns (21.296%)  route 0.606ns (78.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.564    -0.617    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X14Y11         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[5]/Q
                         net (fo=1, routed)           0.606     0.153    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[5]
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.831    -0.859    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.066    -0.030    u_top_vga/u_draw_mouse/vcount_nxt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.148ns (20.392%)  route 0.578ns (79.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.557    -0.624    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X14Y20         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vsync_reg/Q
                         net (fo=1, routed)           0.578     0.101    u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg_0
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.825    -0.865    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.102    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.013    -0.089    u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.952%)  route 0.644ns (82.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.563    -0.618    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X13Y12         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[6]/Q
                         net (fo=1, routed)           0.644     0.167    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[6]
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.831    -0.859    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.070    -0.026    u_top_vga/u_draw_mouse/vcount_nxt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.710%)  route 0.628ns (79.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.563    -0.618    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X14Y12         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[9]/Q
                         net (fo=1, routed)           0.628     0.174    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[9]
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.831    -0.859    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.075    -0.021    u_top_vga/u_draw_mouse/vcount_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.195    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.362ns  (logic 4.040ns (38.989%)  route 6.322ns (61.011%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.636    -0.876    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y10          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           6.322     5.965    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     9.487 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.487    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 4.037ns (49.714%)  route 4.083ns (50.286%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.636    -0.876    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X2Y10          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.083     3.725    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.244 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.244    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 4.048ns (60.939%)  route 2.595ns (39.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.624    -0.888    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X6Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDSE (Prop_fdse_C_Q)         0.518    -0.370 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.595     2.225    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.756 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.756    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.371ns  (logic 4.042ns (63.437%)  route 2.329ns (36.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.622    -0.890    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X6Y20          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDSE (Prop_fdse_C_Q)         0.518    -0.372 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/Q
                         net (fo=1, routed)           2.329     1.958    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.482 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.482    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.278ns  (logic 3.975ns (63.321%)  route 2.303ns (36.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.615    -0.897    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.303     1.862    lopt_6
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.381 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.381    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.142ns  (logic 4.021ns (65.477%)  route 2.120ns (34.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.622    -0.890    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X6Y20          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDSE (Prop_fdse_C_Q)         0.518    -0.372 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/Q
                         net (fo=1, routed)           2.120     1.749    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.252 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.252    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 4.020ns (65.534%)  route 2.115ns (34.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.624    -0.888    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X6Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDSE (Prop_fdse_C_Q)         0.518    -0.370 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/Q
                         net (fo=1, routed)           2.115     1.745    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.247 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.247    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.112ns  (logic 3.980ns (65.119%)  route 2.132ns (34.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.615    -0.897    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X4Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDSE (Prop_fdse_C_Q)         0.456    -0.441 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/Q
                         net (fo=1, routed)           2.132     1.691    vgaRed_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.215 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.215    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 3.959ns (64.333%)  route 2.195ns (35.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.556    -0.956    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.195     1.696    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.199 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.199    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.142ns  (logic 3.953ns (64.357%)  route 2.189ns (35.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.556    -0.956    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.189     1.689    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.186 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.186    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.363ns (80.482%)  route 0.331ns (19.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.589    -0.592    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.331    -0.121    lopt_3
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.101 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.101    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.348ns (76.905%)  route 0.405ns (23.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.589    -0.592    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]_lopt_replica_2/Q
                         net (fo=1, routed)           0.405    -0.047    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.160 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.160    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.371ns (76.936%)  route 0.411ns (23.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.589    -0.592    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y35          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.411    -0.040    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.190 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.190    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.338ns (72.584%)  route 0.505ns (27.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.601    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.505     0.045    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.241 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.241    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.361ns (72.437%)  route 0.518ns (27.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.601    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.518     0.057    lopt_1
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.277 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.277    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.367ns (72.397%)  route 0.521ns (27.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.601    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X5Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.521     0.061    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.286 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.286    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.368ns (72.471%)  route 0.520ns (27.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.586    -0.595    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X6Y18          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDSE (Prop_fdse_C_Q)         0.164    -0.431 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.520     0.088    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.292 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.292    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.369ns (71.846%)  route 0.536ns (28.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.584    -0.597    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X6Y20          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.536     0.103    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.307 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.307    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.366ns (71.261%)  route 0.551ns (28.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.601    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X4Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.551     0.090    vgaRed_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.315 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.315    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.339ns (68.732%)  route 0.609ns (31.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.557    -0.624    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/Q
                         net (fo=1, routed)           0.609     0.126    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.323 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.323    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.666    11.654    clk40MHz
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.585    -0.596    clk40MHz
    OLOGIC_X1Y93         ODDR                                         r  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.990ns  (logic 1.700ns (28.382%)  route 4.290ns (71.618%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.027     5.479    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     5.603 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.263     5.866    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.124     5.990 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     5.990    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.518    -1.477    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y8           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.955ns  (logic 1.696ns (28.487%)  route 4.259ns (71.513%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.979     5.428    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.124     5.552 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.280     5.831    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.124     5.955 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     5.955    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.516    -1.479    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.951ns  (logic 1.572ns (26.423%)  route 4.379ns (73.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.379     5.827    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.951    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.516    -1.479    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.944ns  (logic 1.572ns (26.455%)  route 4.371ns (73.545%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.371     5.820    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.944 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.944    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.516    -1.479    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X4Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 1.441ns (24.530%)  route 4.434ns (75.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.434     5.876    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.445    -1.550    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 1.441ns (24.530%)  route 4.434ns (75.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.434     5.876    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.445    -1.550    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 1.441ns (24.530%)  route 4.434ns (75.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.434     5.876    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.445    -1.550    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 1.441ns (24.530%)  route 4.434ns (75.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.434     5.876    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.445    -1.550    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 1.441ns (24.530%)  route 4.434ns (75.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.434     5.876    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.445    -1.550    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y13         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.788ns  (logic 1.576ns (27.227%)  route 4.212ns (72.773%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.212     5.664    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.788 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.788    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         1.518    -1.477    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y7           FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.210ns (34.728%)  route 0.394ns (65.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.394     0.603    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X1Y13          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y13          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.210ns (34.728%)  route 0.394ns (65.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.394     0.603    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X1Y13          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y13          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.210ns (34.728%)  route 0.394ns (65.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.394     0.603    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X1Y13          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y13          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[17]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.210ns (33.112%)  route 0.423ns (66.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.423     0.633    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X2Y12          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y12          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[18]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.210ns (33.112%)  route 0.423ns (66.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.423     0.633    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y12          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y12          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[22]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.210ns (33.112%)  route 0.423ns (66.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.423     0.633    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X2Y12          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y12          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[22]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[23]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.210ns (33.112%)  route 0.423ns (66.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.423     0.633    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X2Y12          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y12          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[23]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[35]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.210ns (33.112%)  route 0.423ns (66.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.423     0.633    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y12          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y12          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[35]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[36]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.210ns (33.112%)  route 0.423ns (66.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.423     0.633    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X3Y12          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y12          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[36]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[15]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.210ns (32.056%)  route 0.444ns (67.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.444     0.654    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X1Y12          FDCE                                         f  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=308, routed)         0.862    -0.828    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y12          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.828ns  (logic 1.565ns (22.924%)  route 5.263ns (77.076%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         3.922     5.363    u_top_vga/u_draw_end_bg/btnC_IBUF
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     5.487 r  u_top_vga/u_draw_end_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           1.341     6.828    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.441    -1.554    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.828ns  (logic 1.565ns (22.924%)  route 5.263ns (77.076%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         3.922     5.363    u_top_vga/u_draw_end_bg/btnC_IBUF
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     5.487 r  u_top_vga/u_draw_end_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           1.341     6.828    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.441    -1.554    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X11Y18         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.390ns  (logic 1.565ns (24.496%)  route 4.825ns (75.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         3.922     5.363    u_top_vga/u_draw_end_bg/btnC_IBUF
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     5.487 r  u_top_vga/u_draw_end_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.903     6.390    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.439    -1.556    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.390ns  (logic 1.565ns (24.496%)  route 4.825ns (75.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         3.922     5.363    u_top_vga/u_draw_end_bg/btnC_IBUF
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     5.487 r  u_top_vga/u_draw_end_bg/out\\.rgb[11]_i_1__0/O
                         net (fo=4, routed)           0.903     6.390    u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[1]_0
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.439    -1.556    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X13Y19         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.330ns  (logic 1.689ns (26.689%)  route 4.640ns (73.311%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         3.968     5.410    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.534 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           0.672     6.206    u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_2_n_0
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.330 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     6.330    u_top_vga/u_draw_end_bg/D[1]
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.442    -1.553    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.322ns  (logic 1.689ns (26.723%)  route 4.632ns (73.277%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         3.968     5.410    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.534 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           0.664     6.198    u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_2_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.322 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     6.322    u_top_vga/u_draw_end_bg/D[2]
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.442    -1.553    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 1.565ns (25.319%)  route 4.617ns (74.681%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=341, routed)         3.961     5.403    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X12Y17         LUT4 (Prop_lut4_I2_O)        0.124     5.527 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[10]_i_1/O
                         net (fo=1, routed)           0.656     6.182    u_top_vga/u_draw_end_bg/D[3]
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.442    -1.553    u_top_vga/u_draw_end_bg/clk40MHz
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_end_bg/bg_if_out\\.rgb_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.169ns  (logic 1.441ns (23.362%)  route 4.728ns (76.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.728     6.169    u_top_vga/u_draw_char/u_draw_rect_char/btnC_IBUF
    SLICE_X15Y13         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.445    -1.550    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X15Y13         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.169ns  (logic 1.441ns (23.362%)  route 4.728ns (76.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.728     6.169    u_top_vga/u_draw_char/u_draw_rect_char/btnC_IBUF
    SLICE_X15Y13         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.445    -1.550    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X15Y13         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.169ns  (logic 1.441ns (23.362%)  route 4.728ns (76.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         4.728     6.169    u_top_vga/u_draw_char/u_draw_rect_char/btnC_IBUF
    SLICE_X15Y13         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         1.445    -1.550    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X15Y13         FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.210ns (18.587%)  route 0.918ns (81.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.918     1.127    u_top_vga/u_draw_char_2/u_draw_rect_char2/btnC_IBUF
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.830    -0.860    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.210ns (18.587%)  route 0.918ns (81.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.918     1.127    u_top_vga/u_draw_char_2/u_draw_rect_char2/btnC_IBUF
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.830    -0.860    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.210ns (18.587%)  route 0.918ns (81.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.918     1.127    u_top_vga/u_draw_char_2/u_draw_rect_char2/btnC_IBUF
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.830    -0.860    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.hcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.210ns (17.599%)  route 0.981ns (82.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.981     1.191    u_top_vga/u_draw_char/u_draw_rect_char/btnC_IBUF
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt2_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.210ns (17.599%)  route 0.981ns (82.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.981     1.191    u_top_vga/u_draw_char/u_draw_rect_char/btnC_IBUF
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_char/u_draw_rect_char/clk40MHz
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_char/u_draw_rect_char/hcount_nxt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/rgb_nxt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.210ns (17.599%)  route 0.981ns (82.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         0.981     1.191    u_top_vga/u_draw_char_2/u_draw_rect_char2/btnC_IBUF
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/rgb_nxt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.829    -0.861    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/rgb_nxt2_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.210ns (16.818%)  route 1.036ns (83.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.036     1.246    u_top_vga/u_draw_char_2/u_draw_rect_char2/btnC_IBUF
    SLICE_X9Y10          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.834    -0.856    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X9Y10          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.210ns (16.818%)  route 1.036ns (83.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.036     1.246    u_top_vga/u_draw_char_2/u_draw_rect_char2/btnC_IBUF
    SLICE_X9Y10          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.834    -0.856    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X9Y10          FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/out\\.vcount_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.210ns (16.758%)  route 1.041ns (83.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.041     1.250    u_top_vga/u_draw_char_2/u_draw_rect_char2/btnC_IBUF
    SLICE_X11Y11         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.834    -0.856    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X11Y11         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt2_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.210ns (16.758%)  route 1.041ns (83.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=341, routed)         1.041     1.250    u_top_vga/u_draw_char_2/u_draw_rect_char2/btnC_IBUF
    SLICE_X11Y11         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0_clk_wiz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz_0_clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=243, routed)         0.834    -0.856    u_top_vga/u_draw_char_2/u_draw_rect_char2/clk40MHz
    SLICE_X11Y11         FDRE                                         r  u_top_vga/u_draw_char_2/u_draw_rect_char2/hcount_nxt_reg[5]/C





