|ZXNEXT_UnAmiga_2MB
clock_50_i => clocks:clocks_inst.inclk0
clock_50_i => clocks2:clocks2_inst.inclk0
LED <= zxnext:zxnext.o_SPI_SS_SD0_n
ram_addr_o[0] <= sram_addr_active_zxdos2M[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[1] <= sram_addr_active_zxdos2M[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[2] <= sram_addr_active_zxdos2M[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[3] <= sram_addr_active_zxdos2M[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[4] <= sram_addr_active_zxdos2M[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[5] <= sram_addr_active_zxdos2M[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[6] <= sram_addr_active_zxdos2M[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[7] <= sram_addr_active_zxdos2M[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[8] <= sram_addr_active_zxdos2M[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[9] <= sram_addr_active_zxdos2M[9].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[10] <= sram_addr_active_zxdos2M[10].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[11] <= sram_addr_active_zxdos2M[11].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[12] <= sram_addr_active_zxdos2M[12].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[13] <= sram_addr_active_zxdos2M[13].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[14] <= sram_addr_active_zxdos2M[14].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[15] <= sram_addr_active_zxdos2M[15].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[16] <= sram_addr_active_zxdos2M[16].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[17] <= sram_addr_active_zxdos2M[17].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[18] <= sram_addr_active_zxdos2M[18].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[19] <= sram_addr_active_zxdos2M[19].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_o[20] <= sram_addr_active_zxdos2M[20].DB_MAX_OUTPUT_PORT_TYPE
ram_data_io_zxdos[0] <> ram_data_io_zxdos[0]
ram_data_io_zxdos[1] <> ram_data_io_zxdos[1]
ram_data_io_zxdos[2] <> ram_data_io_zxdos[2]
ram_data_io_zxdos[3] <> ram_data_io_zxdos[3]
ram_data_io_zxdos[4] <> ram_data_io_zxdos[4]
ram_data_io_zxdos[5] <> ram_data_io_zxdos[5]
ram_data_io_zxdos[6] <> ram_data_io_zxdos[6]
ram_data_io_zxdos[7] <> ram_data_io_zxdos[7]
ram1_we_n_o <= ram1_we_n_o.DB_MAX_OUTPUT_PORT_TYPE
ps2_clk_io <> ps2_clk_io
ps2_data_io <> ps2_data_io
ps2_pin6_io <> ps2_pin6_io
ps2_pin2_io <> ps2_pin2_io
sd_cs0_n_o <= zxnext:zxnext.o_SPI_SS_SD0_n
sd_sclk_o <= zxnext:zxnext.o_SPI_SCK
sd_mosi_o <= zxnext:zxnext.o_SPI_MOSI
sd_miso_i => zxnext:zxnext.i_SPI_SD_MISO
joy1up => zxnext:zxnext.i_JOY_LEFT[3]
joy1down => zxnext:zxnext.i_JOY_LEFT[2]
joy1left => zxnext:zxnext.i_JOY_LEFT[1]
joy1right => zxnext:zxnext.i_JOY_LEFT[0]
joy1fire1 => zxnext:zxnext.i_JOY_LEFT[4]
joy1fire2 => zxnext:zxnext.i_JOY_LEFT[5]
joy2up => zxnext:zxnext.i_JOY_RIGHT[3]
joy2down => zxnext:zxnext.i_JOY_RIGHT[2]
joy2left => zxnext:zxnext.i_JOY_RIGHT[1]
joy2right => zxnext:zxnext.i_JOY_RIGHT[0]
joy2fire1 => zxnext:zxnext.i_JOY_RIGHT[4]
joy2fire2 => zxnext:zxnext.i_JOY_RIGHT[5]
audioext_l_o <= audioext_l_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
audioext_r_o <= audioext_r_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ear_port_i => synchronize:ear_sync.i_signal
btn_divmmc_n_i => synchronize:btn_div_sync.i_signal
btn_multiface_n_i => synchronize:btn_mf_sync.i_signal
rgb_r_o[0] <= rgb_r_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[1] <= rgb_r_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r_o[2] <= rgb_r_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[0] <= rgb_g_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[1] <= rgb_g_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_g_o[2] <= rgb_g_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[0] <= rgb_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[1] <= rgb_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgb_b_o[2] <= rgb_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync_o <= hsync_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync_o <= vsync_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
csync_o <= csync_o.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|synchronize:ear_sync
i_CLK => o_signal~reg0.CLK
i_CLK => sig.CLK
i_signal => sig.DATAIN
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|synchronize:btn_div_sync
i_CLK => o_signal~reg0.CLK
i_CLK => sig.CLK
i_signal => sig.DATAIN
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|synchronize:btn_mf_sync
i_CLK => o_signal~reg0.CLK
i_CLK => sig.CLK
i_signal => sig.DATAIN
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|synchronize:btn_reset_sync
i_CLK => o_signal~reg0.CLK
i_CLK => sig.CLK
i_signal => sig.DATAIN
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|synchronize:btn_expbus_rst
i_CLK => o_signal~reg0.CLK
i_CLK => sig.CLK
i_signal => sig.DATAIN
o_signal <= o_signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|debounce:db_expbus_rst_noise
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_i => counter[4].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|debounce:db_expbus_rst
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|clocks:clocks_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
c4 <= altpll:altpll_component.clk[4]


|ZXNEXT_UnAmiga_2MB|clocks:clocks_inst|altpll:altpll_component
inclk[0] => clocks_altpll:auto_generated.inclk[0]
inclk[1] => clocks_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ZXNEXT_UnAmiga_2MB|clocks:clocks_inst|altpll:altpll_component|clocks_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ZXNEXT_UnAmiga_2MB|clocks2:clocks2_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|ZXNEXT_UnAmiga_2MB|clocks2:clocks2_inst|altpll:altpll_component
inclk[0] => clocks2_altpll:auto_generated.inclk[0]
inclk[1] => clocks2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ZXNEXT_UnAmiga_2MB|clocks2:clocks2_inst|altpll:altpll_component|clocks2_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ZXNEXT_UnAmiga_2MB|BUFGMUX1:BUFGMUX1_i0
O <= I0.DB_MAX_OUTPUT_PORT_TYPE
I0 => O.DATAIN
I1 => ~NO_FANOUT~
S => ~NO_FANOUT~


|ZXNEXT_UnAmiga_2MB|BUFGMUX1:BUFGMUX1_i1
O <= I0.DB_MAX_OUTPUT_PORT_TYPE
I0 => O.DATAIN
I1 => ~NO_FANOUT~
S => ~NO_FANOUT~


|ZXNEXT_UnAmiga_2MB|BUFGMUX1:BUFGMUX1_i2
O <= I0.DB_MAX_OUTPUT_PORT_TYPE
I0 => O.DATAIN
I1 => ~NO_FANOUT~
S => ~NO_FANOUT~


|ZXNEXT_UnAmiga_2MB|dac:audio_L
clk_i => DACout_q.CLK
clk_i => SigmaLatch_q[0].CLK
clk_i => SigmaLatch_q[1].CLK
clk_i => SigmaLatch_q[2].CLK
clk_i => SigmaLatch_q[3].CLK
clk_i => SigmaLatch_q[4].CLK
clk_i => SigmaLatch_q[5].CLK
clk_i => SigmaLatch_q[6].CLK
clk_i => SigmaLatch_q[7].CLK
clk_i => SigmaLatch_q[8].CLK
clk_i => SigmaLatch_q[9].CLK
clk_i => SigmaLatch_q[10].CLK
clk_i => SigmaLatch_q[11].CLK
clk_i => SigmaLatch_q[12].CLK
clk_i => SigmaLatch_q[13].CLK
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => DACout_q.OUTPUTSELECT
dac_i[0] => Add0.IN26
dac_i[1] => Add0.IN25
dac_i[2] => Add0.IN24
dac_i[3] => Add0.IN23
dac_i[4] => Add0.IN22
dac_i[5] => Add0.IN21
dac_i[6] => Add0.IN20
dac_i[7] => Add0.IN19
dac_i[8] => Add0.IN18
dac_i[9] => Add0.IN17
dac_i[10] => Add0.IN16
dac_i[11] => Add0.IN15
dac_o <= DACout_q.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|dac:audio_R
clk_i => DACout_q.CLK
clk_i => SigmaLatch_q[0].CLK
clk_i => SigmaLatch_q[1].CLK
clk_i => SigmaLatch_q[2].CLK
clk_i => SigmaLatch_q[3].CLK
clk_i => SigmaLatch_q[4].CLK
clk_i => SigmaLatch_q[5].CLK
clk_i => SigmaLatch_q[6].CLK
clk_i => SigmaLatch_q[7].CLK
clk_i => SigmaLatch_q[8].CLK
clk_i => SigmaLatch_q[9].CLK
clk_i => SigmaLatch_q[10].CLK
clk_i => SigmaLatch_q[11].CLK
clk_i => SigmaLatch_q[12].CLK
clk_i => SigmaLatch_q[13].CLK
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => SigmaLatch_q.OUTPUTSELECT
res_i => DACout_q.OUTPUTSELECT
dac_i[0] => Add0.IN26
dac_i[1] => Add0.IN25
dac_i[2] => Add0.IN24
dac_i[3] => Add0.IN23
dac_i[4] => Add0.IN22
dac_i[5] => Add0.IN21
dac_i[6] => Add0.IN20
dac_i[7] => Add0.IN19
dac_i[8] => Add0.IN18
dac_i[9] => Add0.IN17
dac_i[10] => Add0.IN16
dac_i[11] => Add0.IN15
dac_o <= DACout_q.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|scan_convert:sc_mod
CLK => dpram2:u_run.clk_a_i
CLK => hpos_i[0].CLK
CLK => hpos_i[1].CLK
CLK => hpos_i[2].CLK
CLK => hpos_i[3].CLK
CLK => hpos_i[4].CLK
CLK => hpos_i[5].CLK
CLK => hpos_i[6].CLK
CLK => hpos_i[7].CLK
CLK => hpos_i[8].CLK
CLK => hpos_i[9].CLK
CLK => hpos_i[10].CLK
CLK => impar_15.CLK
CLK => hcnti[0].CLK
CLK => hcnti[1].CLK
CLK => hcnti[2].CLK
CLK => hcnti[3].CLK
CLK => hcnti[4].CLK
CLK => hcnti[5].CLK
CLK => hcnti[6].CLK
CLK => hcnti[7].CLK
CLK => hcnti[8].CLK
CLK => hcnti[9].CLK
CLK => hcnti[10].CLK
CLK => ihsync_last.CLK
CLK => O_VIDEO_15[0]~reg0.CLK
CLK => O_VIDEO_15[1]~reg0.CLK
CLK => O_VIDEO_15[2]~reg0.CLK
CLK => O_VIDEO_15[3]~reg0.CLK
CLK => O_VIDEO_15[4]~reg0.CLK
CLK => O_VIDEO_15[5]~reg0.CLK
CLK => O_VIDEO_15[6]~reg0.CLK
CLK => O_VIDEO_15[7]~reg0.CLK
CLK => O_VIDEO_15[8]~reg0.CLK
CLK_x2 => dpram2:u_run.clk_b_i
CLK_x2 => blank_s.CLK
CLK_x2 => hpos_o[0].CLK
CLK_x2 => hpos_o[1].CLK
CLK_x2 => hpos_o[2].CLK
CLK_x2 => hpos_o[3].CLK
CLK_x2 => hpos_o[4].CLK
CLK_x2 => hpos_o[5].CLK
CLK_x2 => hpos_o[6].CLK
CLK_x2 => hpos_o[7].CLK
CLK_x2 => hpos_o[8].CLK
CLK_x2 => hpos_o[9].CLK
CLK_x2 => hpos_o[10].CLK
CLK_x2 => O_VSYNC~reg0.CLK
CLK_x2 => O_HSYNC~reg0.CLK
CLK_x2 => impar_31.CLK
CLK_x2 => vcnt[0].CLK
CLK_x2 => vcnt[1].CLK
CLK_x2 => vcnt[2].CLK
CLK_x2 => vcnt[3].CLK
CLK_x2 => vcnt[4].CLK
CLK_x2 => vcnt[5].CLK
CLK_x2 => vcnt[6].CLK
CLK_x2 => vcnt[7].CLK
CLK_x2 => vcnt[8].CLK
CLK_x2 => vcnt[9].CLK
CLK_x2 => vcnt[10].CLK
CLK_x2 => hcnt[0].CLK
CLK_x2 => hcnt[1].CLK
CLK_x2 => hcnt[2].CLK
CLK_x2 => hcnt[3].CLK
CLK_x2 => hcnt[4].CLK
CLK_x2 => hcnt[5].CLK
CLK_x2 => hcnt[6].CLK
CLK_x2 => hcnt[7].CLK
CLK_x2 => hcnt[8].CLK
CLK_x2 => hcnt[9].CLK
CLK_x2 => hcnt[10].CLK
CLK_x2 => ivsync_last_x2.CLK
CLK_x2 => \p_out_ctrs:trigger.CLK
CLK_x2 => O_VIDEO_31[0]~reg0.CLK
CLK_x2 => O_VIDEO_31[1]~reg0.CLK
CLK_x2 => O_VIDEO_31[2]~reg0.CLK
CLK_x2 => O_VIDEO_31[3]~reg0.CLK
CLK_x2 => O_VIDEO_31[4]~reg0.CLK
CLK_x2 => O_VIDEO_31[5]~reg0.CLK
CLK_x2 => O_VIDEO_31[6]~reg0.CLK
CLK_x2 => O_VIDEO_31[7]~reg0.CLK
CLK_x2 => O_VIDEO_31[8]~reg0.CLK
hA[0] => Add15.IN28
hA[1] => Add15.IN27
hA[2] => Add15.IN26
hA[3] => Add15.IN25
hA[4] => Add13.IN16
hA[5] => Add13.IN15
hA[6] => Add12.IN10
hA[7] => Add12.IN9
hA[8] => Add12.IN8
hA[9] => Add12.IN7
hA[10] => Add12.IN6
I_VIDEO[0] => LessThan2.IN6
I_VIDEO[0] => Add8.IN6
I_VIDEO[0] => b_v.DATAA
I_VIDEO[0] => b_v.DATAA
I_VIDEO[0] => dpram2:u_run.data_a_i[0]
I_VIDEO[1] => LessThan2.IN5
I_VIDEO[1] => Add8.IN5
I_VIDEO[1] => b_v.DATAA
I_VIDEO[1] => b_v.DATAA
I_VIDEO[1] => dpram2:u_run.data_a_i[1]
I_VIDEO[2] => LessThan2.IN4
I_VIDEO[2] => Add8.IN4
I_VIDEO[2] => b_v.DATAA
I_VIDEO[2] => b_v.DATAA
I_VIDEO[2] => dpram2:u_run.data_a_i[2]
I_VIDEO[3] => LessThan1.IN6
I_VIDEO[3] => Add7.IN6
I_VIDEO[3] => g_v.DATAA
I_VIDEO[3] => g_v.DATAA
I_VIDEO[3] => dpram2:u_run.data_a_i[3]
I_VIDEO[4] => LessThan1.IN5
I_VIDEO[4] => Add7.IN5
I_VIDEO[4] => g_v.DATAA
I_VIDEO[4] => g_v.DATAA
I_VIDEO[4] => dpram2:u_run.data_a_i[4]
I_VIDEO[5] => LessThan1.IN4
I_VIDEO[5] => Add7.IN4
I_VIDEO[5] => g_v.DATAA
I_VIDEO[5] => g_v.DATAA
I_VIDEO[5] => dpram2:u_run.data_a_i[5]
I_VIDEO[6] => LessThan0.IN6
I_VIDEO[6] => Add6.IN6
I_VIDEO[6] => r_v.DATAA
I_VIDEO[6] => r_v.DATAA
I_VIDEO[6] => dpram2:u_run.data_a_i[6]
I_VIDEO[7] => LessThan0.IN5
I_VIDEO[7] => Add6.IN5
I_VIDEO[7] => r_v.DATAA
I_VIDEO[7] => r_v.DATAA
I_VIDEO[7] => dpram2:u_run.data_a_i[7]
I_VIDEO[8] => LessThan0.IN4
I_VIDEO[8] => Add6.IN4
I_VIDEO[8] => r_v.DATAA
I_VIDEO[8] => r_v.DATAA
I_VIDEO[8] => dpram2:u_run.data_a_i[8]
I_HSYNC => p_hcounter.IN1
I_HSYNC => ihsync_last.DATAIN
I_HSYNC => p_out_ctrs.IN1
I_VSYNC => impar_15.IN1
I_VSYNC => ivsync_last_x2.DATAIN
I_VSYNC => p_out_ctrs.IN1
I_SCANLIN[0] => Equal0.IN3
I_SCANLIN[0] => Equal1.IN3
I_SCANLIN[0] => Equal2.IN3
I_SCANLIN[0] => Equal3.IN3
I_SCANLIN[1] => Equal0.IN2
I_SCANLIN[1] => Equal1.IN2
I_SCANLIN[1] => Equal2.IN2
I_SCANLIN[1] => Equal3.IN2
I_BLANK_N => O_VIDEO_15.OUTPUTSELECT
I_BLANK_N => O_VIDEO_15.OUTPUTSELECT
I_BLANK_N => O_VIDEO_15.OUTPUTSELECT
I_BLANK_N => O_VIDEO_15.OUTPUTSELECT
I_BLANK_N => O_VIDEO_15.OUTPUTSELECT
I_BLANK_N => O_VIDEO_15.OUTPUTSELECT
I_BLANK_N => O_VIDEO_15.OUTPUTSELECT
I_BLANK_N => O_VIDEO_15.OUTPUTSELECT
I_BLANK_N => O_VIDEO_15.OUTPUTSELECT
O_VIDEO_15[0] <= O_VIDEO_15[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_15[1] <= O_VIDEO_15[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_15[2] <= O_VIDEO_15[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_15[3] <= O_VIDEO_15[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_15[4] <= O_VIDEO_15[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_15[5] <= O_VIDEO_15[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_15[6] <= O_VIDEO_15[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_15[7] <= O_VIDEO_15[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_15[8] <= O_VIDEO_15[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_31[0] <= O_VIDEO_31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_31[1] <= O_VIDEO_31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_31[2] <= O_VIDEO_31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_31[3] <= O_VIDEO_31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_31[4] <= O_VIDEO_31[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_31[5] <= O_VIDEO_31[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_31[6] <= O_VIDEO_31[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_31[7] <= O_VIDEO_31[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VIDEO_31[8] <= O_VIDEO_31[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_HSYNC <= O_HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VSYNC <= O_VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_BLANK <= blank_s.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|scan_convert:sc_mod|dpram2:u_run
clk_a_i => ram_q~20.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~17.CLK
clk_a_i => ram_q~18.CLK
clk_a_i => ram_q~19.CLK
clk_a_i => data_a_o[0]~reg0.CLK
clk_a_i => data_a_o[1]~reg0.CLK
clk_a_i => data_a_o[2]~reg0.CLK
clk_a_i => data_a_o[3]~reg0.CLK
clk_a_i => data_a_o[4]~reg0.CLK
clk_a_i => data_a_o[5]~reg0.CLK
clk_a_i => data_a_o[6]~reg0.CLK
clk_a_i => data_a_o[7]~reg0.CLK
clk_a_i => data_a_o[8]~reg0.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~20.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~10.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[0] => ram_q.RADDR
addr_a_i[1] => ram_q~9.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[1] => ram_q.RADDR1
addr_a_i[2] => ram_q~8.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[2] => ram_q.RADDR2
addr_a_i[3] => ram_q~7.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[3] => ram_q.RADDR3
addr_a_i[4] => ram_q~6.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[4] => ram_q.RADDR4
addr_a_i[5] => ram_q~5.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[5] => ram_q.RADDR5
addr_a_i[6] => ram_q~4.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[6] => ram_q.RADDR6
addr_a_i[7] => ram_q~3.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[7] => ram_q.RADDR7
addr_a_i[8] => ram_q~2.DATAIN
addr_a_i[8] => ram_q.WADDR8
addr_a_i[8] => ram_q.RADDR8
addr_a_i[9] => ram_q~1.DATAIN
addr_a_i[9] => ram_q.WADDR9
addr_a_i[9] => ram_q.RADDR9
addr_a_i[10] => ram_q~0.DATAIN
addr_a_i[10] => ram_q.WADDR10
addr_a_i[10] => ram_q.RADDR10
data_a_i[0] => ram_q~19.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~18.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~17.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~16.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~15.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~14.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~13.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~12.DATAIN
data_a_i[7] => ram_q.DATAIN7
data_a_i[8] => ram_q~11.DATAIN
data_a_i[8] => ram_q.DATAIN8
data_a_o[0] <= data_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[1] <= data_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[2] <= data_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[3] <= data_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[4] <= data_a_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[5] <= data_a_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[6] <= data_a_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[7] <= data_a_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[8] <= data_a_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
clk_b_i => data_b_o[4]~reg0.CLK
clk_b_i => data_b_o[5]~reg0.CLK
clk_b_i => data_b_o[6]~reg0.CLK
clk_b_i => data_b_o[7]~reg0.CLK
clk_b_i => data_b_o[8]~reg0.CLK
addr_b_i[0] => ram_q.PORTBRADDR
addr_b_i[1] => ram_q.PORTBRADDR1
addr_b_i[2] => ram_q.PORTBRADDR2
addr_b_i[3] => ram_q.PORTBRADDR3
addr_b_i[4] => ram_q.PORTBRADDR4
addr_b_i[5] => ram_q.PORTBRADDR5
addr_b_i[6] => ram_q.PORTBRADDR6
addr_b_i[7] => ram_q.PORTBRADDR7
addr_b_i[8] => ram_q.PORTBRADDR8
addr_b_i[9] => ram_q.PORTBRADDR9
addr_b_i[10] => ram_q.PORTBRADDR10
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[4] <= data_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[5] <= data_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[6] <= data_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[7] <= data_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[8] <= data_b_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|debounce:db_0_noise
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_i => counter[4].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|debounce:db_0_bounce
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|debounce:db_1_noise
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_i => counter[4].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|debounce:db_1_bounce
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|debounce:db_2_noise
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_i => counter[4].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|debounce:db_2_bounce
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|ps2_mouse:ps2_mouse_mod
clk => intellimouse.CLK
clk => zcount[0]~reg0.CLK
clk => zcount[1]~reg0.CLK
clk => zcount[2]~reg0.CLK
clk => zcount[3]~reg0.CLK
clk => zcount[4]~reg0.CLK
clk => zcount[5]~reg0.CLK
clk => zcount[6]~reg0.CLK
clk => zcount[7]~reg0.CLK
clk => ycount[0]~reg0.CLK
clk => ycount[1]~reg0.CLK
clk => ycount[2]~reg0.CLK
clk => ycount[3]~reg0.CLK
clk => ycount[4]~reg0.CLK
clk => ycount[5]~reg0.CLK
clk => ycount[6]~reg0.CLK
clk => ycount[7]~reg0.CLK
clk => xcount[0]~reg0.CLK
clk => xcount[1]~reg0.CLK
clk => xcount[2]~reg0.CLK
clk => xcount[3]~reg0.CLK
clk => xcount[4]~reg0.CLK
clk => xcount[5]~reg0.CLK
clk => xcount[6]~reg0.CLK
clk => xcount[7]~reg0.CLK
clk => mleft~reg0.CLK
clk => mright~reg0.CLK
clk => mthird~reg0.CLK
clk => mdpi[0].CLK
clk => mdpi[1].CLK
clk => mreverse.CLK
clk => mtimer[0].CLK
clk => mtimer[1].CLK
clk => mtimer[2].CLK
clk => mtimer[3].CLK
clk => mtimer[4].CLK
clk => mtimer[5].CLK
clk => mtimer[6].CLK
clk => mtimer[7].CLK
clk => mtimer[8].CLK
clk => mtimer[9].CLK
clk => mtimer[10].CLK
clk => mtimer[11].CLK
clk => mtimer[12].CLK
clk => mtimer[13].CLK
clk => mtimer[14].CLK
clk => mtimer[15].CLK
clk => msend[0].CLK
clk => msend[1].CLK
clk => msend[2].CLK
clk => msend[3].CLK
clk => msend[4].CLK
clk => msend[5].CLK
clk => msend[6].CLK
clk => msend[7].CLK
clk => msend[8].CLK
clk => msend[9].CLK
clk => msend[10].CLK
clk => msend[11].CLK
clk => mcmd_cnt[0].CLK
clk => mcmd_cnt[1].CLK
clk => mcmd_cnt[2].CLK
clk => mcmd_cnt[3].CLK
clk => mreceive[0].CLK
clk => mreceive[1].CLK
clk => mreceive[2].CLK
clk => mreceive[3].CLK
clk => mreceive[4].CLK
clk => mreceive[5].CLK
clk => mreceive[6].CLK
clk => mreceive[7].CLK
clk => mreceive[8].CLK
clk => mreceive[9].CLK
clk => mreceive[10].CLK
clk => mclkr[0].CLK
clk => mclkr[1].CLK
clk => mclkr[2].CLK
clk => mdatr[0].CLK
clk => mdatr[1].CLK
clk => mstate~1.DATAIN
reset => mcmd_cnt.OUTPUTSELECT
reset => mcmd_cnt.OUTPUTSELECT
reset => mcmd_cnt.OUTPUTSELECT
reset => mcmd_cnt.OUTPUTSELECT
reset => mthird.OUTPUTSELECT
reset => mright.OUTPUTSELECT
reset => mleft.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => xcount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => ycount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => zcount.OUTPUTSELECT
reset => intellimouse.OUTPUTSELECT
reset => always11.IN1
ps2mdat_i => mdatr[0].DATAIN
ps2mclk_i => mclkr[0].DATAIN
ps2mdat_o <= msend[0].DB_MAX_OUTPUT_PORT_TYPE
ps2mclk_o <= ps2mclk_o.DB_MAX_OUTPUT_PORT_TYPE
control_i[0] => mdpi[0].DATAIN
control_i[1] => mdpi[1].DATAIN
control_i[2] => mreverse.DATAIN
zcount[0] <= zcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[1] <= zcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[2] <= zcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[3] <= zcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[4] <= zcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[5] <= zcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[6] <= zcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zcount[7] <= zcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[0] <= ycount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[1] <= ycount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[2] <= ycount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[3] <= ycount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[4] <= ycount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[5] <= ycount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[6] <= ycount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycount[7] <= ycount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[0] <= xcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[1] <= xcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[2] <= xcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[3] <= xcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[4] <= xcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[5] <= xcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[6] <= xcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcount[7] <= xcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mleft <= mleft~reg0.DB_MAX_OUTPUT_PORT_TYPE
mthird <= mthird~reg0.DB_MAX_OUTPUT_PORT_TYPE
mright <= mright~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|ps2_keyb:ps2_kbd_mod
enable_i => ps2_iobase:ps2_alt0.enable_i
clock_i => data_send_s[0].CLK
clock_i => data_send_s[1].CLK
clock_i => data_send_s[2].CLK
clock_i => data_send_s[3].CLK
clock_i => data_send_s[4].CLK
clock_i => data_send_s[5].CLK
clock_i => data_send_s[6].CLK
clock_i => data_send_s[7].CLK
clock_i => keymap_addr_s[0].CLK
clock_i => keymap_addr_s[1].CLK
clock_i => keymap_addr_s[2].CLK
clock_i => keymap_addr_s[3].CLK
clock_i => keymap_addr_s[4].CLK
clock_i => keymap_addr_s[5].CLK
clock_i => keymap_addr_s[6].CLK
clock_i => keymap_addr_s[7].CLK
clock_i => keymap_addr_s[8].CLK
clock_i => data_send_rdy_s.CLK
clock_i => core_reload_o~reg0.CLK
clock_i => ctrl_s.CLK
clock_i => alt_s.CLK
clock_i => fnkeys_s[1].CLK
clock_i => fnkeys_s[2].CLK
clock_i => fnkeys_s[3].CLK
clock_i => fnkeys_s[4].CLK
clock_i => fnkeys_s[5].CLK
clock_i => fnkeys_s[6].CLK
clock_i => fnkeys_s[7].CLK
clock_i => fnkeys_s[8].CLK
clock_i => fnkeys_s[9].CLK
clock_i => fnkeys_s[10].CLK
clock_i => fnkeys_s[11].CLK
clock_i => fnkeys_s[12].CLK
clock_i => matrix_q[0][0].CLK
clock_i => matrix_q[0][1].CLK
clock_i => matrix_q[0][2].CLK
clock_i => matrix_q[0][3].CLK
clock_i => matrix_q[0][4].CLK
clock_i => matrix_q[1][0].CLK
clock_i => matrix_q[1][1].CLK
clock_i => matrix_q[1][2].CLK
clock_i => matrix_q[1][3].CLK
clock_i => matrix_q[1][4].CLK
clock_i => matrix_q[2][0].CLK
clock_i => matrix_q[2][1].CLK
clock_i => matrix_q[2][2].CLK
clock_i => matrix_q[2][3].CLK
clock_i => matrix_q[2][4].CLK
clock_i => matrix_q[3][0].CLK
clock_i => matrix_q[3][1].CLK
clock_i => matrix_q[3][2].CLK
clock_i => matrix_q[3][3].CLK
clock_i => matrix_q[3][4].CLK
clock_i => matrix_q[4][0].CLK
clock_i => matrix_q[4][1].CLK
clock_i => matrix_q[4][2].CLK
clock_i => matrix_q[4][3].CLK
clock_i => matrix_q[4][4].CLK
clock_i => matrix_q[5][0].CLK
clock_i => matrix_q[5][1].CLK
clock_i => matrix_q[5][2].CLK
clock_i => matrix_q[5][3].CLK
clock_i => matrix_q[5][4].CLK
clock_i => matrix_q[6][0].CLK
clock_i => matrix_q[6][1].CLK
clock_i => matrix_q[6][2].CLK
clock_i => matrix_q[6][3].CLK
clock_i => matrix_q[6][4].CLK
clock_i => matrix_q[7][0].CLK
clock_i => matrix_q[7][1].CLK
clock_i => matrix_q[7][2].CLK
clock_i => matrix_q[7][3].CLK
clock_i => matrix_q[7][4].CLK
clock_i => extended_s.CLK
clock_i => release_s.CLK
clock_i => keyb_valid_edge_v[0].CLK
clock_i => keymap_seq_s~5.DATAIN
clock_180o_i => keymaps:keymaps.clock_i
clock_ps2_i => ps2_iobase:ps2_alt0.clock_i
reset_i => keymap_seq_s.OUTPUTSELECT
reset_i => keymap_seq_s.OUTPUTSELECT
reset_i => keymap_seq_s.OUTPUTSELECT
reset_i => keymap_seq_s.OUTPUTSELECT
reset_i => keyb_valid_edge_v.OUTPUTSELECT
reset_i => release_s.OUTPUTSELECT
reset_i => extended_s.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => matrix_q.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => fnkeys_s.OUTPUTSELECT
reset_i => alt_s.OUTPUTSELECT
reset_i => ctrl_s.OUTPUTSELECT
reset_i => ps2_iobase:ps2_alt0.reset_i
reset_i => core_reload_o~reg0.ENA
reset_i => data_send_rdy_s.ENA
reset_i => keymap_addr_s[8].ENA
reset_i => keymap_addr_s[7].ENA
reset_i => keymap_addr_s[6].ENA
reset_i => keymap_addr_s[5].ENA
reset_i => keymap_addr_s[4].ENA
reset_i => keymap_addr_s[3].ENA
reset_i => keymap_addr_s[2].ENA
reset_i => keymap_addr_s[1].ENA
reset_i => keymap_addr_s[0].ENA
reset_i => data_send_s[7].ENA
reset_i => data_send_s[6].ENA
reset_i => data_send_s[5].ENA
reset_i => data_send_s[4].ENA
reset_i => data_send_s[3].ENA
reset_i => data_send_s[2].ENA
reset_i => data_send_s[1].ENA
reset_i => data_send_s[0].ENA
ps2_clk_i => ps2_iobase:ps2_alt0.ps2_clk_i
ps2_data_i => ps2_iobase:ps2_alt0.ps2_data_i
ps2_clk_o <= ps2_iobase:ps2_alt0.ps2_clk_o
ps2_data_o <= ps2_iobase:ps2_alt0.ps2_data_o
ps2_data_out <= ps2_iobase:ps2_alt0.ps2_data_out
ps2_clk_out <= ps2_iobase:ps2_alt0.ps2_clk_out
rows_i[0] => k1_s[4].OUTPUTSELECT
rows_i[0] => k1_s[3].OUTPUTSELECT
rows_i[0] => k1_s[2].OUTPUTSELECT
rows_i[0] => k1_s[1].OUTPUTSELECT
rows_i[0] => k1_s[0].OUTPUTSELECT
rows_i[1] => k2_s[4].OUTPUTSELECT
rows_i[1] => k2_s[3].OUTPUTSELECT
rows_i[1] => k2_s[2].OUTPUTSELECT
rows_i[1] => k2_s[1].OUTPUTSELECT
rows_i[1] => k2_s[0].OUTPUTSELECT
rows_i[2] => k3_s[4].OUTPUTSELECT
rows_i[2] => k3_s[3].OUTPUTSELECT
rows_i[2] => k3_s[2].OUTPUTSELECT
rows_i[2] => k3_s[1].OUTPUTSELECT
rows_i[2] => k3_s[0].OUTPUTSELECT
rows_i[3] => k4_s[4].OUTPUTSELECT
rows_i[3] => k4_s[3].OUTPUTSELECT
rows_i[3] => k4_s[2].OUTPUTSELECT
rows_i[3] => k4_s[1].OUTPUTSELECT
rows_i[3] => k4_s[0].OUTPUTSELECT
rows_i[4] => k5_s[4].OUTPUTSELECT
rows_i[4] => k5_s[3].OUTPUTSELECT
rows_i[4] => k5_s[2].OUTPUTSELECT
rows_i[4] => k5_s[1].OUTPUTSELECT
rows_i[4] => k5_s[0].OUTPUTSELECT
rows_i[5] => k6_s[4].OUTPUTSELECT
rows_i[5] => k6_s[3].OUTPUTSELECT
rows_i[5] => k6_s[2].OUTPUTSELECT
rows_i[5] => k6_s[1].OUTPUTSELECT
rows_i[5] => k6_s[0].OUTPUTSELECT
rows_i[6] => k7_s[4].OUTPUTSELECT
rows_i[6] => k7_s[3].OUTPUTSELECT
rows_i[6] => k7_s[2].OUTPUTSELECT
rows_i[6] => k7_s[1].OUTPUTSELECT
rows_i[6] => k7_s[0].OUTPUTSELECT
rows_i[7] => k8_s[4].OUTPUTSELECT
rows_i[7] => k8_s[3].OUTPUTSELECT
rows_i[7] => k8_s[2].OUTPUTSELECT
rows_i[7] => k8_s[1].OUTPUTSELECT
rows_i[7] => k8_s[0].OUTPUTSELECT
cols_o[0] <= cols_o.DB_MAX_OUTPUT_PORT_TYPE
cols_o[1] <= cols_o.DB_MAX_OUTPUT_PORT_TYPE
cols_o[2] <= cols_o.DB_MAX_OUTPUT_PORT_TYPE
cols_o[3] <= cols_o.DB_MAX_OUTPUT_PORT_TYPE
cols_o[4] <= cols_o.DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[1] <= fnkeys_s[1].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[2] <= fnkeys_s[2].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[3] <= fnkeys_s[3].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[4] <= fnkeys_s[4].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[5] <= fnkeys_s[5].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[6] <= fnkeys_s[6].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[7] <= fnkeys_s[7].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[8] <= fnkeys_s[8].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[9] <= fnkeys_s[9].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[10] <= fnkeys_s[10].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[11] <= fnkeys_s[11].DB_MAX_OUTPUT_PORT_TYPE
functionkeys_o[12] <= fnkeys_s[12].DB_MAX_OUTPUT_PORT_TYPE
core_reload_o <= core_reload_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
keymap_addr_i[0] => keymaps:keymaps.addr_wr_i[0]
keymap_addr_i[1] => keymaps:keymaps.addr_wr_i[1]
keymap_addr_i[2] => keymaps:keymaps.addr_wr_i[2]
keymap_addr_i[3] => keymaps:keymaps.addr_wr_i[3]
keymap_addr_i[4] => keymaps:keymaps.addr_wr_i[4]
keymap_addr_i[5] => keymaps:keymaps.addr_wr_i[5]
keymap_addr_i[6] => keymaps:keymaps.addr_wr_i[6]
keymap_addr_i[7] => keymaps:keymaps.addr_wr_i[7]
keymap_addr_i[8] => keymaps:keymaps.addr_wr_i[8]
keymap_data_i[0] => keymaps:keymaps.data_i[0]
keymap_data_i[1] => keymaps:keymaps.data_i[1]
keymap_data_i[2] => keymaps:keymaps.data_i[2]
keymap_data_i[3] => keymaps:keymaps.data_i[3]
keymap_data_i[4] => keymaps:keymaps.data_i[4]
keymap_data_i[5] => keymaps:keymaps.data_i[5]
keymap_data_i[6] => keymaps:keymaps.data_i[6]
keymap_data_i[7] => keymaps:keymaps.data_i[7]
keymap_data_i[8] => keymaps:keymaps.data_i[8]
keymap_we_i => keymaps:keymaps.we_i


|ZXNEXT_UnAmiga_2MB|ps2_keyb:ps2_kbd_mod|keymaps:keymaps
clock_i => ram_q~18.CLK
clock_i => ram_q~0.CLK
clock_i => ram_q~1.CLK
clock_i => ram_q~2.CLK
clock_i => ram_q~3.CLK
clock_i => ram_q~4.CLK
clock_i => ram_q~5.CLK
clock_i => ram_q~6.CLK
clock_i => ram_q~7.CLK
clock_i => ram_q~8.CLK
clock_i => ram_q~9.CLK
clock_i => ram_q~10.CLK
clock_i => ram_q~11.CLK
clock_i => ram_q~12.CLK
clock_i => ram_q~13.CLK
clock_i => ram_q~14.CLK
clock_i => ram_q~15.CLK
clock_i => ram_q~16.CLK
clock_i => ram_q~17.CLK
clock_i => data_o[0]~reg0.CLK
clock_i => data_o[1]~reg0.CLK
clock_i => data_o[2]~reg0.CLK
clock_i => data_o[3]~reg0.CLK
clock_i => data_o[4]~reg0.CLK
clock_i => data_o[5]~reg0.CLK
clock_i => data_o[6]~reg0.CLK
clock_i => data_o[7]~reg0.CLK
clock_i => data_o[8]~reg0.CLK
clock_i => ram_q.CLK0
addr_wr_i[0] => ram_q~8.DATAIN
addr_wr_i[0] => ram_q.WADDR
addr_wr_i[1] => ram_q~7.DATAIN
addr_wr_i[1] => ram_q.WADDR1
addr_wr_i[2] => ram_q~6.DATAIN
addr_wr_i[2] => ram_q.WADDR2
addr_wr_i[3] => ram_q~5.DATAIN
addr_wr_i[3] => ram_q.WADDR3
addr_wr_i[4] => ram_q~4.DATAIN
addr_wr_i[4] => ram_q.WADDR4
addr_wr_i[5] => ram_q~3.DATAIN
addr_wr_i[5] => ram_q.WADDR5
addr_wr_i[6] => ram_q~2.DATAIN
addr_wr_i[6] => ram_q.WADDR6
addr_wr_i[7] => ram_q~1.DATAIN
addr_wr_i[7] => ram_q.WADDR7
addr_wr_i[8] => ram_q~0.DATAIN
addr_wr_i[8] => ram_q.WADDR8
data_i[0] => ram_q~17.DATAIN
data_i[0] => ram_q.DATAIN
data_i[1] => ram_q~16.DATAIN
data_i[1] => ram_q.DATAIN1
data_i[2] => ram_q~15.DATAIN
data_i[2] => ram_q.DATAIN2
data_i[3] => ram_q~14.DATAIN
data_i[3] => ram_q.DATAIN3
data_i[4] => ram_q~13.DATAIN
data_i[4] => ram_q.DATAIN4
data_i[5] => ram_q~12.DATAIN
data_i[5] => ram_q.DATAIN5
data_i[6] => ram_q~11.DATAIN
data_i[6] => ram_q.DATAIN6
data_i[7] => ram_q~10.DATAIN
data_i[7] => ram_q.DATAIN7
data_i[8] => ram_q~9.DATAIN
data_i[8] => ram_q.DATAIN8
we_i => ram_q~18.DATAIN
we_i => ram_q.WE
addr_rd_i[0] => ram_q.RADDR
addr_rd_i[1] => ram_q.RADDR1
addr_rd_i[2] => ram_q.RADDR2
addr_rd_i[3] => ram_q.RADDR3
addr_rd_i[4] => ram_q.RADDR4
addr_rd_i[5] => ram_q.RADDR5
addr_rd_i[6] => ram_q.RADDR6
addr_rd_i[7] => ram_q.RADDR7
addr_rd_i[8] => ram_q.RADDR8
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0
clock_i => sigclkheld.CLK
clock_i => sigclkreleased.CLK
clock_i => ps2_clk_out~reg0.CLK
clock_i => ps2_clk_o~reg0.CLK
clock_i => count[0].CLK
clock_i => count[1].CLK
clock_i => count[2].CLK
clock_i => count[3].CLK
clock_i => count[4].CLK
clock_i => count[5].CLK
clock_i => count[6].CLK
clock_i => send_rdy_o~reg0.CLK
clock_i => countclk[0].CLK
clock_i => countclk[1].CLK
clock_i => countclk[2].CLK
clock_i => countclk[3].CLK
clock_i => countclk[4].CLK
clock_i => countclk[5].CLK
clock_i => countclk[6].CLK
clock_i => countclk[7].CLK
clock_i => countclk[8].CLK
clock_i => countclk[9].CLK
clock_i => countclk[10].CLK
clock_i => countclk[11].CLK
clock_i => sigtrigger.CLK
clock_i => rcount.CLK
clock_i => fcount.CLK
reset_i => fcount.OUTPUTSELECT
reset_i => rcount.OUTPUTSELECT
reset_i => sigtrigger.OUTPUTSELECT
reset_i => FROMPS2.IN1
reset_i => process_2.IN1
reset_i => TOPS2.IN0
reset_i => send_rdy_o~reg0.PRESET
reset_i => send_rdy_o.IN1
enable_i => data_rdy_o.IN1
enable_i => TOPS2.IN1
enable_i => sigtrigger.ENA
enable_i => rcount.ENA
enable_i => fcount.ENA
ps2_data_i => sdata.DATAB
ps2_data_i => sdata.DATAB
ps2_data_i => sdata.DATAB
ps2_data_i => sdata.DATAB
ps2_data_i => sdata.DATAB
ps2_data_i => sdata.DATAB
ps2_data_i => sdata.DATAB
ps2_data_i => sdata.DATAB
ps2_data_i => FROMPS2.IN1
ps2_data_i => count.OUTPUTSELECT
ps2_data_i => count.OUTPUTSELECT
ps2_data_i => count.OUTPUTSELECT
ps2_data_i => count.OUTPUTSELECT
ps2_clk_i => fcount.OUTPUTSELECT
ps2_clk_i => rcount.OUTPUTSELECT
ps2_clk_i => sigtrigger.OUTPUTSELECT
ps2_clk_i => fcount.OUTPUTSELECT
ps2_clk_i => rcount.OUTPUTSELECT
ps2_clk_i => sigtrigger.OUTPUTSELECT
ps2_data_o <= ps2_data_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_clk_o <= ps2_clk_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_out <= ps2_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_clk_out <= ps2_clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rdy_i => hdata[0].CLK
data_rdy_i => hdata[1].CLK
data_rdy_i => hdata[2].CLK
data_rdy_i => hdata[3].CLK
data_rdy_i => hdata[4].CLK
data_rdy_i => hdata[5].CLK
data_rdy_i => hdata[6].CLK
data_rdy_i => hdata[7].CLK
data_rdy_i => sigsending.CLK
data_i[0] => hdata[0].DATAIN
data_i[1] => hdata[1].DATAIN
data_i[2] => hdata[2].DATAIN
data_i[3] => hdata[3].DATAIN
data_i[4] => hdata[4].DATAIN
data_i[5] => hdata[5].DATAIN
data_i[6] => hdata[6].DATAIN
data_i[7] => hdata[7].DATAIN
send_rdy_o <= send_rdy_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rdy_o <= data_rdy_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= sdata[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= sdata[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= sdata[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= sdata[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= sdata[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= sdata[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= sdata[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= sdata[7].DB_MAX_OUTPUT_PORT_TYPE
sigsending_o <= sigsending.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|emu_fnkeys:emu_fnkeys_mod
i_CLK => local_fnkeys[1].CLK
i_CLK => local_fnkeys[2].CLK
i_CLK => local_fnkeys[3].CLK
i_CLK => local_fnkeys[4].CLK
i_CLK => local_fnkeys[5].CLK
i_CLK => local_fnkeys[6].CLK
i_CLK => local_fnkeys[7].CLK
i_CLK => local_fnkeys[8].CLK
i_CLK => local_fnkeys[9].CLK
i_CLK => local_fnkeys[10].CLK
i_CLK => cancel_nmi.CLK
i_CLK => button_reset_n_edge[0].CLK
i_CLK => button_reset_n_edge[1].CLK
i_CLK => button_m1_n_edge[0].CLK
i_CLK => button_m1_n_edge[1].CLK
i_CLK => timer_count[0].CLK
i_CLK => timer_count[1].CLK
i_CLK => timer_count[2].CLK
i_CLK => timer_count[3].CLK
i_CLK => timer_count[4].CLK
i_CLK => timer_count[5].CLK
i_CLK => timer_count[6].CLK
i_CLK => state~1.DATAIN
i_CLK_EN => process_0.IN1
i_reset => timer_count.OUTPUTSELECT
i_reset => timer_count.OUTPUTSELECT
i_reset => timer_count.OUTPUTSELECT
i_reset => timer_count.OUTPUTSELECT
i_reset => timer_count.OUTPUTSELECT
i_reset => timer_count.OUTPUTSELECT
i_reset => timer_count.OUTPUTSELECT
i_reset => button_m1_n_edge.OUTPUTSELECT
i_reset => button_m1_n_edge.OUTPUTSELECT
i_reset => button_reset_n_edge.OUTPUTSELECT
i_reset => button_reset_n_edge.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => cancel_nmi.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_reset => local_fnkeys.OUTPUTSELECT
i_rows[0] => local_rows.DATAB
i_rows[1] => local_rows.DATAB
i_rows[2] => local_rows.DATAB
i_rows[3] => local_rows.DATAB
i_rows[4] => local_rows.DATAB
i_rows[5] => local_rows.DATAB
i_rows[6] => local_rows.DATAB
i_rows[7] => local_rows.DATAB
o_rows_filtered[0] <= local_rows.DB_MAX_OUTPUT_PORT_TYPE
o_rows_filtered[1] <= local_rows.DB_MAX_OUTPUT_PORT_TYPE
o_rows_filtered[2] <= local_rows.DB_MAX_OUTPUT_PORT_TYPE
o_rows_filtered[3] <= local_rows.DB_MAX_OUTPUT_PORT_TYPE
o_rows_filtered[4] <= local_rows.DB_MAX_OUTPUT_PORT_TYPE
o_rows_filtered[5] <= local_rows.DB_MAX_OUTPUT_PORT_TYPE
o_rows_filtered[6] <= local_rows.DB_MAX_OUTPUT_PORT_TYPE
o_rows_filtered[7] <= local_rows.DB_MAX_OUTPUT_PORT_TYPE
i_cols[0] => local_cols.DATAB
i_cols[0] => cancel_nmi.IN1
i_cols[0] => local_fnkeys.DATAB
i_cols[0] => local_fnkeys.DATAB
i_cols[1] => local_cols.DATAB
i_cols[1] => cancel_nmi.IN1
i_cols[1] => local_fnkeys.DATAB
i_cols[1] => local_fnkeys.DATAB
i_cols[2] => local_cols.DATAB
i_cols[2] => cancel_nmi.IN1
i_cols[2] => local_fnkeys.DATAB
i_cols[2] => local_fnkeys.DATAB
i_cols[3] => local_cols.DATAB
i_cols[3] => cancel_nmi.IN0
i_cols[3] => local_fnkeys.DATAB
i_cols[3] => local_fnkeys.DATAB
i_cols[4] => local_cols.DATAB
i_cols[4] => cancel_nmi.IN1
i_cols[4] => local_fnkeys.DATAB
i_cols[4] => local_fnkeys.DATAB
o_cols_filtered[0] <= local_cols.DB_MAX_OUTPUT_PORT_TYPE
o_cols_filtered[1] <= local_cols.DB_MAX_OUTPUT_PORT_TYPE
o_cols_filtered[2] <= local_cols.DB_MAX_OUTPUT_PORT_TYPE
o_cols_filtered[3] <= local_cols.DB_MAX_OUTPUT_PORT_TYPE
o_cols_filtered[4] <= local_cols.DB_MAX_OUTPUT_PORT_TYPE
i_button_m1_n => button_m1_n_edge.DATAA
i_button_reset_n => button_reset_n_edge.DATAA
o_fnkeys[1] <= local_fnkeys[1].DB_MAX_OUTPUT_PORT_TYPE
o_fnkeys[2] <= local_fnkeys[2].DB_MAX_OUTPUT_PORT_TYPE
o_fnkeys[3] <= local_fnkeys[3].DB_MAX_OUTPUT_PORT_TYPE
o_fnkeys[4] <= local_fnkeys[4].DB_MAX_OUTPUT_PORT_TYPE
o_fnkeys[5] <= local_fnkeys[5].DB_MAX_OUTPUT_PORT_TYPE
o_fnkeys[6] <= local_fnkeys[6].DB_MAX_OUTPUT_PORT_TYPE
o_fnkeys[7] <= local_fnkeys[7].DB_MAX_OUTPUT_PORT_TYPE
o_fnkeys[8] <= local_fnkeys[8].DB_MAX_OUTPUT_PORT_TYPE
o_fnkeys[9] <= local_fnkeys[9].DB_MAX_OUTPUT_PORT_TYPE
o_fnkeys[10] <= local_fnkeys[10].DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|membrane:membrane_mod
i_CLK => matrix_work_ex[0].CLK
i_CLK => matrix_work_ex[1].CLK
i_CLK => matrix_work_ex[2].CLK
i_CLK => matrix_work_ex[3].CLK
i_CLK => matrix_work_ex[4].CLK
i_CLK => matrix_work_ex[5].CLK
i_CLK => matrix_work_ex[6].CLK
i_CLK => matrix_work_ex[7].CLK
i_CLK => matrix_work_ex[8].CLK
i_CLK => matrix_work_ex[9].CLK
i_CLK => matrix_work_ex[10].CLK
i_CLK => matrix_work_ex[11].CLK
i_CLK => matrix_work_ex[12].CLK
i_CLK => matrix_work_ex[13].CLK
i_CLK => matrix_work_ex[14].CLK
i_CLK => matrix_work_ex[15].CLK
i_CLK => matrix_work_ex[16].CLK
i_CLK => matrix_state_ex_0[0].CLK
i_CLK => matrix_state_ex_0[1].CLK
i_CLK => matrix_state_ex_0[2].CLK
i_CLK => matrix_state_ex_0[3].CLK
i_CLK => matrix_state_ex_0[4].CLK
i_CLK => matrix_state_ex_0[5].CLK
i_CLK => matrix_state_ex_0[6].CLK
i_CLK => matrix_state_ex_0[7].CLK
i_CLK => matrix_state_ex_0[8].CLK
i_CLK => matrix_state_ex_0[9].CLK
i_CLK => matrix_state_ex_0[10].CLK
i_CLK => matrix_state_ex_0[11].CLK
i_CLK => matrix_state_ex_0[12].CLK
i_CLK => matrix_state_ex_0[13].CLK
i_CLK => matrix_state_ex_0[14].CLK
i_CLK => matrix_state_ex_0[15].CLK
i_CLK => matrix_state_ex_0[16].CLK
i_CLK => matrix_state_ex_0[17].CLK
i_CLK => matrix_state_ex_0[18].CLK
i_CLK => matrix_state_ex_1[0].CLK
i_CLK => matrix_state_ex_1[1].CLK
i_CLK => matrix_state_ex_1[2].CLK
i_CLK => matrix_state_ex_1[3].CLK
i_CLK => matrix_state_ex_1[4].CLK
i_CLK => matrix_state_ex_1[5].CLK
i_CLK => matrix_state_ex_1[6].CLK
i_CLK => matrix_state_ex_1[7].CLK
i_CLK => matrix_state_ex_1[8].CLK
i_CLK => matrix_state_ex_1[9].CLK
i_CLK => matrix_state_ex_1[10].CLK
i_CLK => matrix_state_ex_1[11].CLK
i_CLK => matrix_state_ex_1[12].CLK
i_CLK => matrix_state_ex_1[13].CLK
i_CLK => matrix_state_ex_1[14].CLK
i_CLK => matrix_state_ex_1[15].CLK
i_CLK => matrix_state_ex_1[16].CLK
i_CLK => matrix_state_ex_1[17].CLK
i_CLK => matrix_state_ex_1[18].CLK
i_CLK => matrix_work[0][0].CLK
i_CLK => matrix_work[0][1].CLK
i_CLK => matrix_work[0][2].CLK
i_CLK => matrix_work[0][3].CLK
i_CLK => matrix_work[0][4].CLK
i_CLK => matrix_work[0][5].CLK
i_CLK => matrix_work[0][6].CLK
i_CLK => matrix_work[1][0].CLK
i_CLK => matrix_work[1][1].CLK
i_CLK => matrix_work[1][2].CLK
i_CLK => matrix_work[1][3].CLK
i_CLK => matrix_work[1][4].CLK
i_CLK => matrix_work[1][5].CLK
i_CLK => matrix_work[1][6].CLK
i_CLK => matrix_work[2][0].CLK
i_CLK => matrix_work[2][1].CLK
i_CLK => matrix_work[2][2].CLK
i_CLK => matrix_work[2][3].CLK
i_CLK => matrix_work[2][4].CLK
i_CLK => matrix_work[2][5].CLK
i_CLK => matrix_work[2][6].CLK
i_CLK => matrix_work[3][0].CLK
i_CLK => matrix_work[3][1].CLK
i_CLK => matrix_work[3][2].CLK
i_CLK => matrix_work[3][3].CLK
i_CLK => matrix_work[3][4].CLK
i_CLK => matrix_work[3][5].CLK
i_CLK => matrix_work[3][6].CLK
i_CLK => matrix_work[4][0].CLK
i_CLK => matrix_work[4][1].CLK
i_CLK => matrix_work[4][2].CLK
i_CLK => matrix_work[4][3].CLK
i_CLK => matrix_work[4][4].CLK
i_CLK => matrix_work[4][5].CLK
i_CLK => matrix_work[4][6].CLK
i_CLK => matrix_work[5][0].CLK
i_CLK => matrix_work[5][1].CLK
i_CLK => matrix_work[5][2].CLK
i_CLK => matrix_work[5][3].CLK
i_CLK => matrix_work[5][4].CLK
i_CLK => matrix_work[5][5].CLK
i_CLK => matrix_work[5][6].CLK
i_CLK => matrix_work[6][0].CLK
i_CLK => matrix_work[6][1].CLK
i_CLK => matrix_work[6][2].CLK
i_CLK => matrix_work[6][3].CLK
i_CLK => matrix_work[6][4].CLK
i_CLK => matrix_work[6][5].CLK
i_CLK => matrix_work[6][6].CLK
i_CLK => matrix_work[7][0].CLK
i_CLK => matrix_work[7][1].CLK
i_CLK => matrix_work[7][2].CLK
i_CLK => matrix_work[7][3].CLK
i_CLK => matrix_work[7][4].CLK
i_CLK => matrix_work[7][5].CLK
i_CLK => matrix_work[7][6].CLK
i_CLK => matrix_state[0][0].CLK
i_CLK => matrix_state[0][1].CLK
i_CLK => matrix_state[0][2].CLK
i_CLK => matrix_state[0][3].CLK
i_CLK => matrix_state[0][4].CLK
i_CLK => matrix_state[0][5].CLK
i_CLK => matrix_state[0][6].CLK
i_CLK => matrix_state[1][0].CLK
i_CLK => matrix_state[1][1].CLK
i_CLK => matrix_state[1][2].CLK
i_CLK => matrix_state[1][3].CLK
i_CLK => matrix_state[1][4].CLK
i_CLK => matrix_state[1][5].CLK
i_CLK => matrix_state[1][6].CLK
i_CLK => matrix_state[2][0].CLK
i_CLK => matrix_state[2][1].CLK
i_CLK => matrix_state[2][2].CLK
i_CLK => matrix_state[2][3].CLK
i_CLK => matrix_state[2][4].CLK
i_CLK => matrix_state[2][5].CLK
i_CLK => matrix_state[2][6].CLK
i_CLK => matrix_state[3][0].CLK
i_CLK => matrix_state[3][1].CLK
i_CLK => matrix_state[3][2].CLK
i_CLK => matrix_state[3][3].CLK
i_CLK => matrix_state[3][4].CLK
i_CLK => matrix_state[3][5].CLK
i_CLK => matrix_state[3][6].CLK
i_CLK => matrix_state[4][0].CLK
i_CLK => matrix_state[4][1].CLK
i_CLK => matrix_state[4][2].CLK
i_CLK => matrix_state[4][3].CLK
i_CLK => matrix_state[4][4].CLK
i_CLK => matrix_state[4][5].CLK
i_CLK => matrix_state[4][6].CLK
i_CLK => matrix_state[5][0].CLK
i_CLK => matrix_state[5][1].CLK
i_CLK => matrix_state[5][2].CLK
i_CLK => matrix_state[5][3].CLK
i_CLK => matrix_state[5][4].CLK
i_CLK => matrix_state[5][5].CLK
i_CLK => matrix_state[5][6].CLK
i_CLK => matrix_state[6][0].CLK
i_CLK => matrix_state[6][1].CLK
i_CLK => matrix_state[6][2].CLK
i_CLK => matrix_state[6][3].CLK
i_CLK => matrix_state[6][4].CLK
i_CLK => matrix_state[6][5].CLK
i_CLK => matrix_state[6][6].CLK
i_CLK => matrix_state[7][0].CLK
i_CLK => matrix_state[7][1].CLK
i_CLK => matrix_state[7][2].CLK
i_CLK => matrix_state[7][3].CLK
i_CLK => matrix_state[7][4].CLK
i_CLK => matrix_state[7][5].CLK
i_CLK => matrix_state[7][6].CLK
i_CLK => state[0].CLK
i_CLK => state[1].CLK
i_CLK => state[2].CLK
i_CLK => state[3].CLK
i_CLK => state[4].CLK
i_CLK => state[5].CLK
i_CLK => state[6].CLK
i_CLK => state[7].CLK
i_CLK => state[8].CLK
i_CLK_EN => state.OUTPUTSELECT
i_CLK_EN => state.OUTPUTSELECT
i_CLK_EN => state.OUTPUTSELECT
i_CLK_EN => state.OUTPUTSELECT
i_CLK_EN => state.OUTPUTSELECT
i_CLK_EN => state.OUTPUTSELECT
i_CLK_EN => state.OUTPUTSELECT
i_CLK_EN => state.OUTPUTSELECT
i_CLK_EN => state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_state.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_work.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_1.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_state_ex_0.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_CLK_EN => matrix_work_ex.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_state.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => matrix_work.OUTPUTSELECT
i_reset => process_3.IN0
i_rows[0] => r0[4].OUTPUTSELECT
i_rows[0] => r0[3].OUTPUTSELECT
i_rows[0] => r0[2].OUTPUTSELECT
i_rows[0] => r0[1].OUTPUTSELECT
i_rows[0] => r0[0].OUTPUTSELECT
i_rows[1] => r1[4].OUTPUTSELECT
i_rows[1] => r1[3].OUTPUTSELECT
i_rows[1] => r1[2].OUTPUTSELECT
i_rows[1] => r1[1].OUTPUTSELECT
i_rows[1] => r1[0].OUTPUTSELECT
i_rows[2] => r2[4].OUTPUTSELECT
i_rows[2] => r2[3].OUTPUTSELECT
i_rows[2] => r2[2].OUTPUTSELECT
i_rows[2] => r2[1].OUTPUTSELECT
i_rows[2] => r2[0].OUTPUTSELECT
i_rows[3] => r3[4].OUTPUTSELECT
i_rows[3] => r3[3].OUTPUTSELECT
i_rows[3] => r3[2].OUTPUTSELECT
i_rows[3] => r3[1].OUTPUTSELECT
i_rows[3] => r3[0].OUTPUTSELECT
i_rows[4] => r4[4].OUTPUTSELECT
i_rows[4] => r4[3].OUTPUTSELECT
i_rows[4] => r4[2].OUTPUTSELECT
i_rows[4] => r4[1].OUTPUTSELECT
i_rows[4] => r4[0].OUTPUTSELECT
i_rows[5] => r5[4].OUTPUTSELECT
i_rows[5] => r5[3].OUTPUTSELECT
i_rows[5] => r5[2].OUTPUTSELECT
i_rows[5] => r5[1].OUTPUTSELECT
i_rows[5] => r5[0].OUTPUTSELECT
i_rows[6] => r6[4].OUTPUTSELECT
i_rows[6] => r6[3].OUTPUTSELECT
i_rows[6] => r6[2].OUTPUTSELECT
i_rows[6] => r6[1].OUTPUTSELECT
i_rows[6] => r6[0].OUTPUTSELECT
i_rows[7] => r7[4].OUTPUTSELECT
i_rows[7] => r7[3].OUTPUTSELECT
i_rows[7] => r7[2].OUTPUTSELECT
i_rows[7] => r7[1].OUTPUTSELECT
i_rows[7] => r7[0].OUTPUTSELECT
o_cols[0] <= o_cols.DB_MAX_OUTPUT_PORT_TYPE
o_cols[1] <= o_cols.DB_MAX_OUTPUT_PORT_TYPE
o_cols[2] <= o_cols.DB_MAX_OUTPUT_PORT_TYPE
o_cols[3] <= o_cols.DB_MAX_OUTPUT_PORT_TYPE
o_cols[4] <= o_cols.DB_MAX_OUTPUT_PORT_TYPE
o_membrane_rows[0] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
o_membrane_rows[1] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
o_membrane_rows[2] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
o_membrane_rows[3] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
o_membrane_rows[4] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
o_membrane_rows[5] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
o_membrane_rows[6] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
o_membrane_rows[7] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
i_membrane_cols[0] => matrix_work.DATAB
i_membrane_cols[0] => matrix_work.DATAB
i_membrane_cols[0] => matrix_work.DATAB
i_membrane_cols[0] => matrix_work.DATAB
i_membrane_cols[0] => matrix_work.DATAB
i_membrane_cols[0] => matrix_work.DATAB
i_membrane_cols[0] => matrix_work.DATAB
i_membrane_cols[0] => matrix_work.DATAB
i_membrane_cols[1] => matrix_work.DATAB
i_membrane_cols[1] => matrix_work.DATAB
i_membrane_cols[1] => matrix_work.DATAB
i_membrane_cols[1] => matrix_work.DATAB
i_membrane_cols[1] => matrix_work.DATAB
i_membrane_cols[1] => matrix_work.DATAB
i_membrane_cols[1] => matrix_work.DATAB
i_membrane_cols[1] => matrix_work.DATAB
i_membrane_cols[2] => matrix_work.DATAB
i_membrane_cols[2] => matrix_work.DATAB
i_membrane_cols[2] => matrix_work.DATAB
i_membrane_cols[2] => matrix_work.DATAB
i_membrane_cols[2] => matrix_work.DATAB
i_membrane_cols[2] => matrix_work.DATAB
i_membrane_cols[2] => matrix_work.DATAB
i_membrane_cols[2] => matrix_work.DATAB
i_membrane_cols[3] => matrix_work.DATAB
i_membrane_cols[3] => matrix_work.DATAB
i_membrane_cols[3] => matrix_work.DATAB
i_membrane_cols[3] => matrix_work.DATAB
i_membrane_cols[3] => matrix_work.DATAB
i_membrane_cols[3] => matrix_work.DATAB
i_membrane_cols[3] => matrix_work.DATAB
i_membrane_cols[3] => matrix_work.DATAB
i_membrane_cols[4] => matrix_work.DATAB
i_membrane_cols[4] => matrix_work.DATAB
i_membrane_cols[4] => matrix_work.DATAB
i_membrane_cols[4] => matrix_work.DATAB
i_membrane_cols[4] => matrix_work.DATAB
i_membrane_cols[4] => matrix_work.DATAB
i_membrane_cols[4] => matrix_work.DATAB
i_membrane_cols[4] => matrix_work.DATAB
i_membrane_cols[5] => matrix_work.DATAB
i_membrane_cols[5] => matrix_work.DATAB
i_membrane_cols[5] => matrix_work.DATAB
i_membrane_cols[5] => matrix_work.DATAB
i_membrane_cols[5] => matrix_work.DATAB
i_membrane_cols[5] => matrix_work.DATAB
i_membrane_cols[5] => matrix_work.DATAB
i_membrane_cols[5] => matrix_work.DATAB
i_membrane_cols[5] => matrix_work_ex.IN1
i_membrane_cols[5] => matrix_work_ex.IN1
i_membrane_cols[5] => matrix_work_ex.IN1
i_membrane_cols[5] => Mux0.IN0
i_membrane_cols[5] => Mux3.IN0
i_membrane_cols[5] => Mux4.IN0
i_membrane_cols[5] => Mux10.IN0
i_membrane_cols[5] => Mux11.IN0
i_membrane_cols[5] => Mux13.IN0
i_membrane_cols[5] => Mux14.IN0
i_membrane_cols[6] => matrix_work.DATAB
i_membrane_cols[6] => matrix_work.DATAB
i_membrane_cols[6] => matrix_work.DATAB
i_membrane_cols[6] => matrix_work.DATAB
i_membrane_cols[6] => matrix_work.DATAB
i_membrane_cols[6] => matrix_work.DATAB
i_membrane_cols[6] => matrix_work.DATAB
i_membrane_cols[6] => matrix_work.DATAB
i_membrane_cols[6] => matrix_work_ex.IN1
i_membrane_cols[6] => matrix_work_ex.IN1
i_membrane_cols[6] => Mux1.IN0
i_membrane_cols[6] => Mux5.IN0
i_membrane_cols[6] => Mux6.IN0
i_membrane_cols[6] => Mux7.IN0
i_membrane_cols[6] => Mux8.IN0
i_membrane_cols[6] => Mux9.IN0
i_membrane_cols[6] => Mux12.IN0
i_membrane_cols[6] => Mux15.IN0
i_cancel_extended_entries => process_3.IN1
o_extended_keys[0] <= matrix_state[0][5].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[1] <= matrix_state[0][6].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[2] <= matrix_state[1][5].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[3] <= matrix_state[1][6].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[4] <= matrix_state[2][5].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[5] <= matrix_state[2][6].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[6] <= matrix_state[3][5].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[7] <= matrix_state[3][6].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[8] <= matrix_state[4][5].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[9] <= matrix_state[4][6].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[10] <= matrix_state[5][5].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[11] <= matrix_state[5][6].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[12] <= matrix_state[6][5].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[13] <= matrix_state[6][6].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[14] <= matrix_state[7][5].DB_MAX_OUTPUT_PORT_TYPE
o_extended_keys[15] <= matrix_state[7][6].DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|asymmetrical_debounce:db_expbus_nmi
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_en_i => process_0.IN1
reset_i => process_0.IN0
reset_i => button_db.OUTPUTSELECT
button_i => button_db.DATAB
button_i => process_0.IN1
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext
i_CLK_28 => bootrom:bootrom_mod.CLK
i_CLK_28 => layer2_prgb_1[0].CLK
i_CLK_28 => layer2_prgb_1[1].CLK
i_CLK_28 => layer2_prgb_1[2].CLK
i_CLK_28 => layer2_prgb_1[3].CLK
i_CLK_28 => layer2_prgb_1[4].CLK
i_CLK_28 => layer2_prgb_1[5].CLK
i_CLK_28 => layer2_prgb_1[6].CLK
i_CLK_28 => layer2_prgb_1[7].CLK
i_CLK_28 => layer2_prgb_1[8].CLK
i_CLK_28 => layer2_prgb_1[9].CLK
i_CLK_28 => ula_rgb_1[0].CLK
i_CLK_28 => ula_rgb_1[1].CLK
i_CLK_28 => ula_rgb_1[2].CLK
i_CLK_28 => ula_rgb_1[3].CLK
i_CLK_28 => ula_rgb_1[4].CLK
i_CLK_28 => ula_rgb_1[5].CLK
i_CLK_28 => ula_rgb_1[6].CLK
i_CLK_28 => ula_rgb_1[7].CLK
i_CLK_28 => ula_rgb_1[8].CLK
i_CLK_28 => lores_vram_ack_dly.CLK
i_CLK_28 => lores_vram_req.CLK
i_CLK_28 => cpu_bank5_sched_dly.CLK
i_CLK_28 => cpu_bank5_req_dly.CLK
i_CLK_28 => hotkeys_0[1].CLK
i_CLK_28 => hotkeys_0[2].CLK
i_CLK_28 => hotkeys_0[3].CLK
i_CLK_28 => hotkeys_0[4].CLK
i_CLK_28 => hotkeys_0[7].CLK
i_CLK_28 => hotkeys_0[8].CLK
i_CLK_28 => hotkeys_0[9].CLK
i_CLK_28 => hotkeys_0[10].CLK
i_CLK_28 => hotkeys_1[1].CLK
i_CLK_28 => hotkeys_1[2].CLK
i_CLK_28 => hotkeys_1[3].CLK
i_CLK_28 => hotkeys_1[4].CLK
i_CLK_28 => hotkeys_1[7].CLK
i_CLK_28 => hotkeys_1[8].CLK
i_CLK_28 => hotkeys_1[9].CLK
i_CLK_28 => hotkeys_1[10].CLK
i_CLK_28 => nr_keymap_dat_msb.CLK
i_CLK_28 => nr_keymap_addr[0].CLK
i_CLK_28 => nr_keymap_addr[1].CLK
i_CLK_28 => nr_keymap_addr[2].CLK
i_CLK_28 => nr_keymap_addr[3].CLK
i_CLK_28 => nr_keymap_addr[4].CLK
i_CLK_28 => nr_keymap_addr[5].CLK
i_CLK_28 => nr_keymap_addr[6].CLK
i_CLK_28 => nr_keymap_addr[7].CLK
i_CLK_28 => nr_keymap_addr[8].CLK
i_CLK_28 => nr_2d_i2s_sample[0].CLK
i_CLK_28 => nr_2d_i2s_sample[1].CLK
i_CLK_28 => port_253b_dat[0].CLK
i_CLK_28 => port_253b_dat[1].CLK
i_CLK_28 => port_253b_dat[2].CLK
i_CLK_28 => port_253b_dat[3].CLK
i_CLK_28 => port_253b_dat[4].CLK
i_CLK_28 => port_253b_dat[5].CLK
i_CLK_28 => port_253b_dat[6].CLK
i_CLK_28 => port_253b_dat[7].CLK
i_CLK_28 => nr_02_reset_type[0].CLK
i_CLK_28 => nr_02_reset_type[1].CLK
i_CLK_28 => nr_09_scanlines[0].CLK
i_CLK_28 => nr_09_scanlines[1].CLK
i_CLK_28 => nr_05_scandouble_en.CLK
i_CLK_28 => nr_05_5060.CLK
i_CLK_28 => nr_07_cpu_speed[0].CLK
i_CLK_28 => nr_07_cpu_speed[1].CLK
i_CLK_28 => nr_11_video_timing[0].CLK
i_CLK_28 => nr_11_video_timing[1].CLK
i_CLK_28 => nr_11_video_timing[2].CLK
i_CLK_28 => nr_10_coreid[0].CLK
i_CLK_28 => nr_10_coreid[1].CLK
i_CLK_28 => nr_10_coreid[2].CLK
i_CLK_28 => nr_10_coreid[3].CLK
i_CLK_28 => nr_10_coreid[4].CLK
i_CLK_28 => nr_06_psg_mode[0].CLK
i_CLK_28 => nr_06_psg_mode[1].CLK
i_CLK_28 => nr_06_ps2_mode.CLK
i_CLK_28 => nr_05_joy1[0].CLK
i_CLK_28 => nr_05_joy1[1].CLK
i_CLK_28 => nr_05_joy1[2].CLK
i_CLK_28 => nr_05_joy0[0].CLK
i_CLK_28 => nr_05_joy0[1].CLK
i_CLK_28 => nr_05_joy0[2].CLK
i_CLK_28 => nr_03_machine_timing[0].CLK
i_CLK_28 => nr_03_machine_timing[1].CLK
i_CLK_28 => nr_03_machine_timing[2].CLK
i_CLK_28 => nr_8a_bus_port_propagate[0].CLK
i_CLK_28 => nr_8a_bus_port_propagate[1].CLK
i_CLK_28 => nr_8a_bus_port_propagate[2].CLK
i_CLK_28 => nr_8a_bus_port_propagate[3].CLK
i_CLK_28 => nr_8a_bus_port_propagate[4].CLK
i_CLK_28 => nr_89_bus_port_reset_type.CLK
i_CLK_28 => nr_85_internal_port_reset_type.CLK
i_CLK_28 => nr_81_expbus_speed[0].CLK
i_CLK_28 => nr_81_expbus_speed[1].CLK
i_CLK_28 => nr_81_expbus_clken.CLK
i_CLK_28 => nr_10_flashboot.CLK
i_CLK_28 => nr_0a_mouse_dpi[0].CLK
i_CLK_28 => nr_0a_mouse_dpi[1].CLK
i_CLK_28 => nr_0a_mouse_button_reverse.CLK
i_CLK_28 => nr_09_hdmi_audio_disable.CLK
i_CLK_28 => nr_09_psg_mono[0].CLK
i_CLK_28 => nr_09_psg_mono[1].CLK
i_CLK_28 => nr_09_psg_mono[2].CLK
i_CLK_28 => nr_08_keyboard_issue2.CLK
i_CLK_28 => nr_08_psg_turbosound_en.CLK
i_CLK_28 => nr_08_port_ff_rd_en.CLK
i_CLK_28 => nr_08_dac_en.CLK
i_CLK_28 => nr_08_internal_speaker_en.CLK
i_CLK_28 => nr_08_psg_stereo_mode.CLK
i_CLK_28 => nr_06_button_m1_nmi_en.CLK
i_CLK_28 => nr_06_divmmc_automap_en.CLK
i_CLK_28 => nr_06_internal_speaker_beep.CLK
i_CLK_28 => nr_03_user_dt_lock.CLK
i_CLK_28 => nr_04_romram_bank[0].CLK
i_CLK_28 => nr_04_romram_bank[1].CLK
i_CLK_28 => nr_04_romram_bank[2].CLK
i_CLK_28 => nr_04_romram_bank[3].CLK
i_CLK_28 => nr_04_romram_bank[4].CLK
i_CLK_28 => nr_03_machine_type[0].CLK
i_CLK_28 => nr_03_machine_type[1].CLK
i_CLK_28 => nr_03_machine_type[2].CLK
i_CLK_28 => nr_02_bus_reset.CLK
i_CLK_28 => bootrom_en.CLK
i_CLK_28 => nr_a9_esp_gpio0.CLK
i_CLK_28 => nr_a8_esp_gpio0_en.CLK
i_CLK_28 => nr_a2_pi_i2s_ctl[0].CLK
i_CLK_28 => nr_a2_pi_i2s_ctl[2].CLK
i_CLK_28 => nr_a2_pi_i2s_ctl[3].CLK
i_CLK_28 => nr_a2_pi_i2s_ctl[4].CLK
i_CLK_28 => nr_a2_pi_i2s_ctl[6].CLK
i_CLK_28 => nr_a2_pi_i2s_ctl[7].CLK
i_CLK_28 => nr_a0_pi_peripheral_en[0].CLK
i_CLK_28 => nr_a0_pi_peripheral_en[3].CLK
i_CLK_28 => nr_a0_pi_peripheral_en[4].CLK
i_CLK_28 => nr_a0_pi_peripheral_en[5].CLK
i_CLK_28 => nr_93_pi_gpio_o_en[0].CLK
i_CLK_28 => nr_93_pi_gpio_o_en[1].CLK
i_CLK_28 => nr_93_pi_gpio_o_en[2].CLK
i_CLK_28 => nr_93_pi_gpio_o_en[3].CLK
i_CLK_28 => nr_92_pi_gpio_o_en[0].CLK
i_CLK_28 => nr_92_pi_gpio_o_en[1].CLK
i_CLK_28 => nr_92_pi_gpio_o_en[2].CLK
i_CLK_28 => nr_92_pi_gpio_o_en[3].CLK
i_CLK_28 => nr_92_pi_gpio_o_en[4].CLK
i_CLK_28 => nr_92_pi_gpio_o_en[5].CLK
i_CLK_28 => nr_92_pi_gpio_o_en[6].CLK
i_CLK_28 => nr_92_pi_gpio_o_en[7].CLK
i_CLK_28 => nr_91_pi_gpio_o_en[0].CLK
i_CLK_28 => nr_91_pi_gpio_o_en[1].CLK
i_CLK_28 => nr_91_pi_gpio_o_en[2].CLK
i_CLK_28 => nr_91_pi_gpio_o_en[3].CLK
i_CLK_28 => nr_91_pi_gpio_o_en[4].CLK
i_CLK_28 => nr_91_pi_gpio_o_en[5].CLK
i_CLK_28 => nr_91_pi_gpio_o_en[6].CLK
i_CLK_28 => nr_91_pi_gpio_o_en[7].CLK
i_CLK_28 => nr_90_pi_gpio_o_en[0].CLK
i_CLK_28 => nr_90_pi_gpio_o_en[1].CLK
i_CLK_28 => nr_90_pi_gpio_o_en[2].CLK
i_CLK_28 => nr_90_pi_gpio_o_en[3].CLK
i_CLK_28 => nr_90_pi_gpio_o_en[4].CLK
i_CLK_28 => nr_90_pi_gpio_o_en[5].CLK
i_CLK_28 => nr_90_pi_gpio_o_en[6].CLK
i_CLK_28 => nr_90_pi_gpio_o_en[7].CLK
i_CLK_28 => nr_9b_pi_gpio_o[0].CLK
i_CLK_28 => nr_9b_pi_gpio_o[1].CLK
i_CLK_28 => nr_9b_pi_gpio_o[2].CLK
i_CLK_28 => nr_9b_pi_gpio_o[3].CLK
i_CLK_28 => nr_9a_pi_gpio_o[0].CLK
i_CLK_28 => nr_9a_pi_gpio_o[1].CLK
i_CLK_28 => nr_9a_pi_gpio_o[2].CLK
i_CLK_28 => nr_9a_pi_gpio_o[3].CLK
i_CLK_28 => nr_9a_pi_gpio_o[4].CLK
i_CLK_28 => nr_9a_pi_gpio_o[5].CLK
i_CLK_28 => nr_9a_pi_gpio_o[6].CLK
i_CLK_28 => nr_9a_pi_gpio_o[7].CLK
i_CLK_28 => nr_99_pi_gpio_o[0].CLK
i_CLK_28 => nr_99_pi_gpio_o[1].CLK
i_CLK_28 => nr_99_pi_gpio_o[2].CLK
i_CLK_28 => nr_99_pi_gpio_o[3].CLK
i_CLK_28 => nr_99_pi_gpio_o[4].CLK
i_CLK_28 => nr_99_pi_gpio_o[5].CLK
i_CLK_28 => nr_99_pi_gpio_o[6].CLK
i_CLK_28 => nr_99_pi_gpio_o[7].CLK
i_CLK_28 => nr_98_pi_gpio_o[0].CLK
i_CLK_28 => nr_98_pi_gpio_o[1].CLK
i_CLK_28 => nr_98_pi_gpio_o[2].CLK
i_CLK_28 => nr_98_pi_gpio_o[3].CLK
i_CLK_28 => nr_98_pi_gpio_o[4].CLK
i_CLK_28 => nr_98_pi_gpio_o[5].CLK
i_CLK_28 => nr_98_pi_gpio_o[6].CLK
i_CLK_28 => nr_98_pi_gpio_o[7].CLK
i_CLK_28 => nr_89_bus_port_enable[0].CLK
i_CLK_28 => nr_89_bus_port_enable[1].CLK
i_CLK_28 => nr_88_bus_port_enable[0].CLK
i_CLK_28 => nr_88_bus_port_enable[1].CLK
i_CLK_28 => nr_88_bus_port_enable[2].CLK
i_CLK_28 => nr_88_bus_port_enable[3].CLK
i_CLK_28 => nr_88_bus_port_enable[4].CLK
i_CLK_28 => nr_88_bus_port_enable[5].CLK
i_CLK_28 => nr_88_bus_port_enable[6].CLK
i_CLK_28 => nr_88_bus_port_enable[7].CLK
i_CLK_28 => nr_87_bus_port_enable[0].CLK
i_CLK_28 => nr_87_bus_port_enable[1].CLK
i_CLK_28 => nr_87_bus_port_enable[2].CLK
i_CLK_28 => nr_87_bus_port_enable[3].CLK
i_CLK_28 => nr_87_bus_port_enable[4].CLK
i_CLK_28 => nr_87_bus_port_enable[5].CLK
i_CLK_28 => nr_87_bus_port_enable[6].CLK
i_CLK_28 => nr_87_bus_port_enable[7].CLK
i_CLK_28 => nr_86_bus_port_enable[0].CLK
i_CLK_28 => nr_86_bus_port_enable[1].CLK
i_CLK_28 => nr_86_bus_port_enable[2].CLK
i_CLK_28 => nr_86_bus_port_enable[3].CLK
i_CLK_28 => nr_86_bus_port_enable[4].CLK
i_CLK_28 => nr_86_bus_port_enable[5].CLK
i_CLK_28 => nr_86_bus_port_enable[6].CLK
i_CLK_28 => nr_86_bus_port_enable[7].CLK
i_CLK_28 => nr_85_internal_port_enable[0].CLK
i_CLK_28 => nr_85_internal_port_enable[1].CLK
i_CLK_28 => nr_84_internal_port_enable[0].CLK
i_CLK_28 => nr_84_internal_port_enable[1].CLK
i_CLK_28 => nr_84_internal_port_enable[2].CLK
i_CLK_28 => nr_84_internal_port_enable[3].CLK
i_CLK_28 => nr_84_internal_port_enable[4].CLK
i_CLK_28 => nr_84_internal_port_enable[5].CLK
i_CLK_28 => nr_84_internal_port_enable[6].CLK
i_CLK_28 => nr_84_internal_port_enable[7].CLK
i_CLK_28 => nr_83_internal_port_enable[0].CLK
i_CLK_28 => nr_83_internal_port_enable[1].CLK
i_CLK_28 => nr_83_internal_port_enable[2].CLK
i_CLK_28 => nr_83_internal_port_enable[3].CLK
i_CLK_28 => nr_83_internal_port_enable[4].CLK
i_CLK_28 => nr_83_internal_port_enable[5].CLK
i_CLK_28 => nr_83_internal_port_enable[6].CLK
i_CLK_28 => nr_83_internal_port_enable[7].CLK
i_CLK_28 => nr_82_internal_port_enable[0].CLK
i_CLK_28 => nr_82_internal_port_enable[1].CLK
i_CLK_28 => nr_82_internal_port_enable[2].CLK
i_CLK_28 => nr_82_internal_port_enable[3].CLK
i_CLK_28 => nr_82_internal_port_enable[4].CLK
i_CLK_28 => nr_82_internal_port_enable[5].CLK
i_CLK_28 => nr_82_internal_port_enable[6].CLK
i_CLK_28 => nr_82_internal_port_enable[7].CLK
i_CLK_28 => nr_7f_user_register_0[0].CLK
i_CLK_28 => nr_7f_user_register_0[1].CLK
i_CLK_28 => nr_7f_user_register_0[2].CLK
i_CLK_28 => nr_7f_user_register_0[3].CLK
i_CLK_28 => nr_7f_user_register_0[4].CLK
i_CLK_28 => nr_7f_user_register_0[5].CLK
i_CLK_28 => nr_7f_user_register_0[6].CLK
i_CLK_28 => nr_7f_user_register_0[7].CLK
i_CLK_28 => nr_71_layer2_scrollx_msb.CLK
i_CLK_28 => nr_70_layer2_palette_offset[0].CLK
i_CLK_28 => nr_70_layer2_palette_offset[1].CLK
i_CLK_28 => nr_70_layer2_palette_offset[2].CLK
i_CLK_28 => nr_70_layer2_palette_offset[3].CLK
i_CLK_28 => nr_70_layer2_resolution[0].CLK
i_CLK_28 => nr_70_layer2_resolution[1].CLK
i_CLK_28 => nr_6f_tilemap_tiles[0].CLK
i_CLK_28 => nr_6f_tilemap_tiles[1].CLK
i_CLK_28 => nr_6f_tilemap_tiles[2].CLK
i_CLK_28 => nr_6f_tilemap_tiles[3].CLK
i_CLK_28 => nr_6f_tilemap_tiles[4].CLK
i_CLK_28 => nr_6f_tilemap_tiles[5].CLK
i_CLK_28 => nr_6e_tilemap_base[0].CLK
i_CLK_28 => nr_6e_tilemap_base[1].CLK
i_CLK_28 => nr_6e_tilemap_base[2].CLK
i_CLK_28 => nr_6e_tilemap_base[3].CLK
i_CLK_28 => nr_6e_tilemap_base[4].CLK
i_CLK_28 => nr_6e_tilemap_base[5].CLK
i_CLK_28 => nr_6c_tm_default_attr[0].CLK
i_CLK_28 => nr_6c_tm_default_attr[1].CLK
i_CLK_28 => nr_6c_tm_default_attr[2].CLK
i_CLK_28 => nr_6c_tm_default_attr[3].CLK
i_CLK_28 => nr_6c_tm_default_attr[4].CLK
i_CLK_28 => nr_6c_tm_default_attr[5].CLK
i_CLK_28 => nr_6c_tm_default_attr[6].CLK
i_CLK_28 => nr_6c_tm_default_attr[7].CLK
i_CLK_28 => nr_6b_tm_control[0].CLK
i_CLK_28 => nr_6b_tm_control[1].CLK
i_CLK_28 => nr_6b_tm_control[2].CLK
i_CLK_28 => nr_6b_tm_control[3].CLK
i_CLK_28 => nr_6b_tm_control[4].CLK
i_CLK_28 => nr_6b_tm_control[5].CLK
i_CLK_28 => nr_6b_tm_control[6].CLK
i_CLK_28 => nr_6b_tm_en.CLK
i_CLK_28 => nr_6a_lores_radastan_xor.CLK
i_CLK_28 => nr_6a_lores_palette_offset[0].CLK
i_CLK_28 => nr_6a_lores_palette_offset[1].CLK
i_CLK_28 => nr_6a_lores_palette_offset[2].CLK
i_CLK_28 => nr_6a_lores_palette_offset[3].CLK
i_CLK_28 => nr_6a_lores_radastan.CLK
i_CLK_28 => nr_68_ula_stencil_mode.CLK
i_CLK_28 => nr_68_ula_fine_scroll_x.CLK
i_CLK_28 => nr_68_cancel_extended_keys.CLK
i_CLK_28 => nr_68_blend_mode[0].CLK
i_CLK_28 => nr_68_blend_mode[1].CLK
i_CLK_28 => nr_68_ula_en.CLK
i_CLK_28 => nr_64_copper_offset[0].CLK
i_CLK_28 => nr_64_copper_offset[1].CLK
i_CLK_28 => nr_64_copper_offset[2].CLK
i_CLK_28 => nr_64_copper_offset[3].CLK
i_CLK_28 => nr_64_copper_offset[4].CLK
i_CLK_28 => nr_64_copper_offset[5].CLK
i_CLK_28 => nr_64_copper_offset[6].CLK
i_CLK_28 => nr_64_copper_offset[7].CLK
i_CLK_28 => nr_copper_data_stored[0].CLK
i_CLK_28 => nr_copper_data_stored[1].CLK
i_CLK_28 => nr_copper_data_stored[2].CLK
i_CLK_28 => nr_copper_data_stored[3].CLK
i_CLK_28 => nr_copper_data_stored[4].CLK
i_CLK_28 => nr_copper_data_stored[5].CLK
i_CLK_28 => nr_copper_data_stored[6].CLK
i_CLK_28 => nr_copper_data_stored[7].CLK
i_CLK_28 => nr_copper_addr[0].CLK
i_CLK_28 => nr_copper_addr[1].CLK
i_CLK_28 => nr_copper_addr[2].CLK
i_CLK_28 => nr_copper_addr[3].CLK
i_CLK_28 => nr_copper_addr[4].CLK
i_CLK_28 => nr_copper_addr[5].CLK
i_CLK_28 => nr_copper_addr[6].CLK
i_CLK_28 => nr_copper_addr[7].CLK
i_CLK_28 => nr_copper_addr[8].CLK
i_CLK_28 => nr_copper_addr[9].CLK
i_CLK_28 => nr_copper_addr[10].CLK
i_CLK_28 => nr_62_copper_mode[0].CLK
i_CLK_28 => nr_62_copper_mode[1].CLK
i_CLK_28 => nr_4c_tm_transparent_index[0].CLK
i_CLK_28 => nr_4c_tm_transparent_index[1].CLK
i_CLK_28 => nr_4c_tm_transparent_index[2].CLK
i_CLK_28 => nr_4c_tm_transparent_index[3].CLK
i_CLK_28 => nr_4b_sprite_transparent_index[0].CLK
i_CLK_28 => nr_4b_sprite_transparent_index[1].CLK
i_CLK_28 => nr_4b_sprite_transparent_index[2].CLK
i_CLK_28 => nr_4b_sprite_transparent_index[3].CLK
i_CLK_28 => nr_4b_sprite_transparent_index[4].CLK
i_CLK_28 => nr_4b_sprite_transparent_index[5].CLK
i_CLK_28 => nr_4b_sprite_transparent_index[6].CLK
i_CLK_28 => nr_4b_sprite_transparent_index[7].CLK
i_CLK_28 => nr_4a_fallback_rgb[0].CLK
i_CLK_28 => nr_4a_fallback_rgb[1].CLK
i_CLK_28 => nr_4a_fallback_rgb[2].CLK
i_CLK_28 => nr_4a_fallback_rgb[3].CLK
i_CLK_28 => nr_4a_fallback_rgb[4].CLK
i_CLK_28 => nr_4a_fallback_rgb[5].CLK
i_CLK_28 => nr_4a_fallback_rgb[6].CLK
i_CLK_28 => nr_4a_fallback_rgb[7].CLK
i_CLK_28 => nr_stored_palette_value[0].CLK
i_CLK_28 => nr_stored_palette_value[1].CLK
i_CLK_28 => nr_stored_palette_value[2].CLK
i_CLK_28 => nr_stored_palette_value[3].CLK
i_CLK_28 => nr_stored_palette_value[4].CLK
i_CLK_28 => nr_stored_palette_value[5].CLK
i_CLK_28 => nr_stored_palette_value[6].CLK
i_CLK_28 => nr_stored_palette_value[7].CLK
i_CLK_28 => nr_43_ulanext_en.CLK
i_CLK_28 => nr_43_active_ula_palette.CLK
i_CLK_28 => nr_43_active_layer2_palette.CLK
i_CLK_28 => nr_43_active_sprite_palette.CLK
i_CLK_28 => nr_43_palette_write_select[0].CLK
i_CLK_28 => nr_43_palette_write_select[1].CLK
i_CLK_28 => nr_43_palette_write_select[2].CLK
i_CLK_28 => nr_43_palette_autoinc_disable.CLK
i_CLK_28 => nr_42_ulanext_format[0].CLK
i_CLK_28 => nr_42_ulanext_format[1].CLK
i_CLK_28 => nr_42_ulanext_format[2].CLK
i_CLK_28 => nr_42_ulanext_format[3].CLK
i_CLK_28 => nr_42_ulanext_format[4].CLK
i_CLK_28 => nr_42_ulanext_format[5].CLK
i_CLK_28 => nr_42_ulanext_format[6].CLK
i_CLK_28 => nr_42_ulanext_format[7].CLK
i_CLK_28 => nr_palette_sub_idx.CLK
i_CLK_28 => nr_palette_idx[0].CLK
i_CLK_28 => nr_palette_idx[1].CLK
i_CLK_28 => nr_palette_idx[2].CLK
i_CLK_28 => nr_palette_idx[3].CLK
i_CLK_28 => nr_palette_idx[4].CLK
i_CLK_28 => nr_palette_idx[5].CLK
i_CLK_28 => nr_palette_idx[6].CLK
i_CLK_28 => nr_palette_idx[7].CLK
i_CLK_28 => nr_33_lores_scrolly[0].CLK
i_CLK_28 => nr_33_lores_scrolly[1].CLK
i_CLK_28 => nr_33_lores_scrolly[2].CLK
i_CLK_28 => nr_33_lores_scrolly[3].CLK
i_CLK_28 => nr_33_lores_scrolly[4].CLK
i_CLK_28 => nr_33_lores_scrolly[5].CLK
i_CLK_28 => nr_33_lores_scrolly[6].CLK
i_CLK_28 => nr_33_lores_scrolly[7].CLK
i_CLK_28 => nr_32_lores_scrollx[0].CLK
i_CLK_28 => nr_32_lores_scrollx[1].CLK
i_CLK_28 => nr_32_lores_scrollx[2].CLK
i_CLK_28 => nr_32_lores_scrollx[3].CLK
i_CLK_28 => nr_32_lores_scrollx[4].CLK
i_CLK_28 => nr_32_lores_scrollx[5].CLK
i_CLK_28 => nr_32_lores_scrollx[6].CLK
i_CLK_28 => nr_32_lores_scrollx[7].CLK
i_CLK_28 => nr_31_tm_scrolly[0].CLK
i_CLK_28 => nr_31_tm_scrolly[1].CLK
i_CLK_28 => nr_31_tm_scrolly[2].CLK
i_CLK_28 => nr_31_tm_scrolly[3].CLK
i_CLK_28 => nr_31_tm_scrolly[4].CLK
i_CLK_28 => nr_31_tm_scrolly[5].CLK
i_CLK_28 => nr_31_tm_scrolly[6].CLK
i_CLK_28 => nr_31_tm_scrolly[7].CLK
i_CLK_28 => nr_30_tm_scrollx[0].CLK
i_CLK_28 => nr_30_tm_scrollx[1].CLK
i_CLK_28 => nr_30_tm_scrollx[2].CLK
i_CLK_28 => nr_30_tm_scrollx[3].CLK
i_CLK_28 => nr_30_tm_scrollx[4].CLK
i_CLK_28 => nr_30_tm_scrollx[5].CLK
i_CLK_28 => nr_30_tm_scrollx[6].CLK
i_CLK_28 => nr_30_tm_scrollx[7].CLK
i_CLK_28 => nr_30_tm_scrollx[8].CLK
i_CLK_28 => nr_30_tm_scrollx[9].CLK
i_CLK_28 => nr_27_ula_scrolly[0].CLK
i_CLK_28 => nr_27_ula_scrolly[1].CLK
i_CLK_28 => nr_27_ula_scrolly[2].CLK
i_CLK_28 => nr_27_ula_scrolly[3].CLK
i_CLK_28 => nr_27_ula_scrolly[4].CLK
i_CLK_28 => nr_27_ula_scrolly[5].CLK
i_CLK_28 => nr_27_ula_scrolly[6].CLK
i_CLK_28 => nr_27_ula_scrolly[7].CLK
i_CLK_28 => nr_26_ula_scrollx[0].CLK
i_CLK_28 => nr_26_ula_scrollx[1].CLK
i_CLK_28 => nr_26_ula_scrollx[2].CLK
i_CLK_28 => nr_26_ula_scrollx[3].CLK
i_CLK_28 => nr_26_ula_scrollx[4].CLK
i_CLK_28 => nr_26_ula_scrollx[5].CLK
i_CLK_28 => nr_26_ula_scrollx[6].CLK
i_CLK_28 => nr_26_ula_scrollx[7].CLK
i_CLK_28 => nr_23_line_interrupt[0].CLK
i_CLK_28 => nr_23_line_interrupt[1].CLK
i_CLK_28 => nr_23_line_interrupt[2].CLK
i_CLK_28 => nr_23_line_interrupt[3].CLK
i_CLK_28 => nr_23_line_interrupt[4].CLK
i_CLK_28 => nr_23_line_interrupt[5].CLK
i_CLK_28 => nr_23_line_interrupt[6].CLK
i_CLK_28 => nr_23_line_interrupt[7].CLK
i_CLK_28 => nr_23_line_interrupt[8].CLK
i_CLK_28 => nr_22_line_interrupt_en.CLK
i_CLK_28 => nr_1b_tm_clip_idx[0].CLK
i_CLK_28 => nr_1b_tm_clip_idx[1].CLK
i_CLK_28 => nr_1b_tm_clip_y2[0].CLK
i_CLK_28 => nr_1b_tm_clip_y2[1].CLK
i_CLK_28 => nr_1b_tm_clip_y2[2].CLK
i_CLK_28 => nr_1b_tm_clip_y2[3].CLK
i_CLK_28 => nr_1b_tm_clip_y2[4].CLK
i_CLK_28 => nr_1b_tm_clip_y2[5].CLK
i_CLK_28 => nr_1b_tm_clip_y2[6].CLK
i_CLK_28 => nr_1b_tm_clip_y2[7].CLK
i_CLK_28 => nr_1b_tm_clip_y1[0].CLK
i_CLK_28 => nr_1b_tm_clip_y1[1].CLK
i_CLK_28 => nr_1b_tm_clip_y1[2].CLK
i_CLK_28 => nr_1b_tm_clip_y1[3].CLK
i_CLK_28 => nr_1b_tm_clip_y1[4].CLK
i_CLK_28 => nr_1b_tm_clip_y1[5].CLK
i_CLK_28 => nr_1b_tm_clip_y1[6].CLK
i_CLK_28 => nr_1b_tm_clip_y1[7].CLK
i_CLK_28 => nr_1b_tm_clip_x2[0].CLK
i_CLK_28 => nr_1b_tm_clip_x2[1].CLK
i_CLK_28 => nr_1b_tm_clip_x2[2].CLK
i_CLK_28 => nr_1b_tm_clip_x2[3].CLK
i_CLK_28 => nr_1b_tm_clip_x2[4].CLK
i_CLK_28 => nr_1b_tm_clip_x2[5].CLK
i_CLK_28 => nr_1b_tm_clip_x2[6].CLK
i_CLK_28 => nr_1b_tm_clip_x2[7].CLK
i_CLK_28 => nr_1b_tm_clip_x1[0].CLK
i_CLK_28 => nr_1b_tm_clip_x1[1].CLK
i_CLK_28 => nr_1b_tm_clip_x1[2].CLK
i_CLK_28 => nr_1b_tm_clip_x1[3].CLK
i_CLK_28 => nr_1b_tm_clip_x1[4].CLK
i_CLK_28 => nr_1b_tm_clip_x1[5].CLK
i_CLK_28 => nr_1b_tm_clip_x1[6].CLK
i_CLK_28 => nr_1b_tm_clip_x1[7].CLK
i_CLK_28 => nr_1a_ula_clip_idx[0].CLK
i_CLK_28 => nr_1a_ula_clip_idx[1].CLK
i_CLK_28 => nr_1a_ula_clip_y2[0].CLK
i_CLK_28 => nr_1a_ula_clip_y2[1].CLK
i_CLK_28 => nr_1a_ula_clip_y2[2].CLK
i_CLK_28 => nr_1a_ula_clip_y2[3].CLK
i_CLK_28 => nr_1a_ula_clip_y2[4].CLK
i_CLK_28 => nr_1a_ula_clip_y2[5].CLK
i_CLK_28 => nr_1a_ula_clip_y2[6].CLK
i_CLK_28 => nr_1a_ula_clip_y2[7].CLK
i_CLK_28 => nr_1a_ula_clip_y1[0].CLK
i_CLK_28 => nr_1a_ula_clip_y1[1].CLK
i_CLK_28 => nr_1a_ula_clip_y1[2].CLK
i_CLK_28 => nr_1a_ula_clip_y1[3].CLK
i_CLK_28 => nr_1a_ula_clip_y1[4].CLK
i_CLK_28 => nr_1a_ula_clip_y1[5].CLK
i_CLK_28 => nr_1a_ula_clip_y1[6].CLK
i_CLK_28 => nr_1a_ula_clip_y1[7].CLK
i_CLK_28 => nr_1a_ula_clip_x2[0].CLK
i_CLK_28 => nr_1a_ula_clip_x2[1].CLK
i_CLK_28 => nr_1a_ula_clip_x2[2].CLK
i_CLK_28 => nr_1a_ula_clip_x2[3].CLK
i_CLK_28 => nr_1a_ula_clip_x2[4].CLK
i_CLK_28 => nr_1a_ula_clip_x2[5].CLK
i_CLK_28 => nr_1a_ula_clip_x2[6].CLK
i_CLK_28 => nr_1a_ula_clip_x2[7].CLK
i_CLK_28 => nr_1a_ula_clip_x1[0].CLK
i_CLK_28 => nr_1a_ula_clip_x1[1].CLK
i_CLK_28 => nr_1a_ula_clip_x1[2].CLK
i_CLK_28 => nr_1a_ula_clip_x1[3].CLK
i_CLK_28 => nr_1a_ula_clip_x1[4].CLK
i_CLK_28 => nr_1a_ula_clip_x1[5].CLK
i_CLK_28 => nr_1a_ula_clip_x1[6].CLK
i_CLK_28 => nr_1a_ula_clip_x1[7].CLK
i_CLK_28 => nr_19_sprite_clip_idx[0].CLK
i_CLK_28 => nr_19_sprite_clip_idx[1].CLK
i_CLK_28 => nr_19_sprite_clip_y2[0].CLK
i_CLK_28 => nr_19_sprite_clip_y2[1].CLK
i_CLK_28 => nr_19_sprite_clip_y2[2].CLK
i_CLK_28 => nr_19_sprite_clip_y2[3].CLK
i_CLK_28 => nr_19_sprite_clip_y2[4].CLK
i_CLK_28 => nr_19_sprite_clip_y2[5].CLK
i_CLK_28 => nr_19_sprite_clip_y2[6].CLK
i_CLK_28 => nr_19_sprite_clip_y2[7].CLK
i_CLK_28 => nr_19_sprite_clip_y1[0].CLK
i_CLK_28 => nr_19_sprite_clip_y1[1].CLK
i_CLK_28 => nr_19_sprite_clip_y1[2].CLK
i_CLK_28 => nr_19_sprite_clip_y1[3].CLK
i_CLK_28 => nr_19_sprite_clip_y1[4].CLK
i_CLK_28 => nr_19_sprite_clip_y1[5].CLK
i_CLK_28 => nr_19_sprite_clip_y1[6].CLK
i_CLK_28 => nr_19_sprite_clip_y1[7].CLK
i_CLK_28 => nr_19_sprite_clip_x2[0].CLK
i_CLK_28 => nr_19_sprite_clip_x2[1].CLK
i_CLK_28 => nr_19_sprite_clip_x2[2].CLK
i_CLK_28 => nr_19_sprite_clip_x2[3].CLK
i_CLK_28 => nr_19_sprite_clip_x2[4].CLK
i_CLK_28 => nr_19_sprite_clip_x2[5].CLK
i_CLK_28 => nr_19_sprite_clip_x2[6].CLK
i_CLK_28 => nr_19_sprite_clip_x2[7].CLK
i_CLK_28 => nr_19_sprite_clip_x1[0].CLK
i_CLK_28 => nr_19_sprite_clip_x1[1].CLK
i_CLK_28 => nr_19_sprite_clip_x1[2].CLK
i_CLK_28 => nr_19_sprite_clip_x1[3].CLK
i_CLK_28 => nr_19_sprite_clip_x1[4].CLK
i_CLK_28 => nr_19_sprite_clip_x1[5].CLK
i_CLK_28 => nr_19_sprite_clip_x1[6].CLK
i_CLK_28 => nr_19_sprite_clip_x1[7].CLK
i_CLK_28 => nr_18_layer2_clip_idx[0].CLK
i_CLK_28 => nr_18_layer2_clip_idx[1].CLK
i_CLK_28 => nr_18_layer2_clip_y2[0].CLK
i_CLK_28 => nr_18_layer2_clip_y2[1].CLK
i_CLK_28 => nr_18_layer2_clip_y2[2].CLK
i_CLK_28 => nr_18_layer2_clip_y2[3].CLK
i_CLK_28 => nr_18_layer2_clip_y2[4].CLK
i_CLK_28 => nr_18_layer2_clip_y2[5].CLK
i_CLK_28 => nr_18_layer2_clip_y2[6].CLK
i_CLK_28 => nr_18_layer2_clip_y2[7].CLK
i_CLK_28 => nr_18_layer2_clip_y1[0].CLK
i_CLK_28 => nr_18_layer2_clip_y1[1].CLK
i_CLK_28 => nr_18_layer2_clip_y1[2].CLK
i_CLK_28 => nr_18_layer2_clip_y1[3].CLK
i_CLK_28 => nr_18_layer2_clip_y1[4].CLK
i_CLK_28 => nr_18_layer2_clip_y1[5].CLK
i_CLK_28 => nr_18_layer2_clip_y1[6].CLK
i_CLK_28 => nr_18_layer2_clip_y1[7].CLK
i_CLK_28 => nr_18_layer2_clip_x2[0].CLK
i_CLK_28 => nr_18_layer2_clip_x2[1].CLK
i_CLK_28 => nr_18_layer2_clip_x2[2].CLK
i_CLK_28 => nr_18_layer2_clip_x2[3].CLK
i_CLK_28 => nr_18_layer2_clip_x2[4].CLK
i_CLK_28 => nr_18_layer2_clip_x2[5].CLK
i_CLK_28 => nr_18_layer2_clip_x2[6].CLK
i_CLK_28 => nr_18_layer2_clip_x2[7].CLK
i_CLK_28 => nr_18_layer2_clip_x1[0].CLK
i_CLK_28 => nr_18_layer2_clip_x1[1].CLK
i_CLK_28 => nr_18_layer2_clip_x1[2].CLK
i_CLK_28 => nr_18_layer2_clip_x1[3].CLK
i_CLK_28 => nr_18_layer2_clip_x1[4].CLK
i_CLK_28 => nr_18_layer2_clip_x1[5].CLK
i_CLK_28 => nr_18_layer2_clip_x1[6].CLK
i_CLK_28 => nr_18_layer2_clip_x1[7].CLK
i_CLK_28 => nr_17_layer2_scrolly[0].CLK
i_CLK_28 => nr_17_layer2_scrolly[1].CLK
i_CLK_28 => nr_17_layer2_scrolly[2].CLK
i_CLK_28 => nr_17_layer2_scrolly[3].CLK
i_CLK_28 => nr_17_layer2_scrolly[4].CLK
i_CLK_28 => nr_17_layer2_scrolly[5].CLK
i_CLK_28 => nr_17_layer2_scrolly[6].CLK
i_CLK_28 => nr_17_layer2_scrolly[7].CLK
i_CLK_28 => nr_16_layer2_scrollx[0].CLK
i_CLK_28 => nr_16_layer2_scrollx[1].CLK
i_CLK_28 => nr_16_layer2_scrollx[2].CLK
i_CLK_28 => nr_16_layer2_scrollx[3].CLK
i_CLK_28 => nr_16_layer2_scrollx[4].CLK
i_CLK_28 => nr_16_layer2_scrollx[5].CLK
i_CLK_28 => nr_16_layer2_scrollx[6].CLK
i_CLK_28 => nr_16_layer2_scrollx[7].CLK
i_CLK_28 => nr_15_sprite_en.CLK
i_CLK_28 => nr_15_sprite_over_border_en.CLK
i_CLK_28 => nr_15_layer_priority[0].CLK
i_CLK_28 => nr_15_layer_priority[1].CLK
i_CLK_28 => nr_15_layer_priority[2].CLK
i_CLK_28 => nr_15_sprite_border_clip_en.CLK
i_CLK_28 => nr_15_sprite_priority.CLK
i_CLK_28 => nr_15_lores_en.CLK
i_CLK_28 => nr_14_global_transparent_rgb[0].CLK
i_CLK_28 => nr_14_global_transparent_rgb[1].CLK
i_CLK_28 => nr_14_global_transparent_rgb[2].CLK
i_CLK_28 => nr_14_global_transparent_rgb[3].CLK
i_CLK_28 => nr_14_global_transparent_rgb[4].CLK
i_CLK_28 => nr_14_global_transparent_rgb[5].CLK
i_CLK_28 => nr_14_global_transparent_rgb[6].CLK
i_CLK_28 => nr_14_global_transparent_rgb[7].CLK
i_CLK_28 => nr_13_layer2_shadow_bank[0].CLK
i_CLK_28 => nr_13_layer2_shadow_bank[1].CLK
i_CLK_28 => nr_13_layer2_shadow_bank[2].CLK
i_CLK_28 => nr_13_layer2_shadow_bank[3].CLK
i_CLK_28 => nr_13_layer2_shadow_bank[4].CLK
i_CLK_28 => nr_13_layer2_shadow_bank[5].CLK
i_CLK_28 => nr_13_layer2_shadow_bank[6].CLK
i_CLK_28 => nr_12_layer2_active_bank[0].CLK
i_CLK_28 => nr_12_layer2_active_bank[1].CLK
i_CLK_28 => nr_12_layer2_active_bank[2].CLK
i_CLK_28 => nr_12_layer2_active_bank[3].CLK
i_CLK_28 => nr_12_layer2_active_bank[4].CLK
i_CLK_28 => nr_12_layer2_active_bank[5].CLK
i_CLK_28 => nr_12_layer2_active_bank[6].CLK
i_CLK_28 => nr_09_sprite_tie.CLK
i_CLK_28 => nr_08_contention_disable.CLK
i_CLK_28 => nr_06_hotkey_5060_en.CLK
i_CLK_28 => nr_06_hotkey_cpu_speed_en.CLK
i_CLK_28 => io_mode_en.CLK
i_CLK_28 => cpu_nr_dat[0].CLK
i_CLK_28 => cpu_nr_dat[1].CLK
i_CLK_28 => cpu_nr_dat[2].CLK
i_CLK_28 => cpu_nr_dat[3].CLK
i_CLK_28 => cpu_nr_dat[4].CLK
i_CLK_28 => cpu_nr_dat[5].CLK
i_CLK_28 => cpu_nr_dat[6].CLK
i_CLK_28 => cpu_nr_dat[7].CLK
i_CLK_28 => cpu_nr_reg[0].CLK
i_CLK_28 => cpu_nr_reg[1].CLK
i_CLK_28 => cpu_nr_reg[2].CLK
i_CLK_28 => cpu_nr_reg[3].CLK
i_CLK_28 => cpu_nr_reg[4].CLK
i_CLK_28 => cpu_nr_reg[5].CLK
i_CLK_28 => cpu_nr_reg[6].CLK
i_CLK_28 => cpu_nr_reg[7].CLK
i_CLK_28 => cpu_req.CLK
i_CLK_28 => cpu_req_dly.CLK
i_CLK_28 => copper_nr_dat[0].CLK
i_CLK_28 => copper_nr_dat[1].CLK
i_CLK_28 => copper_nr_dat[2].CLK
i_CLK_28 => copper_nr_dat[3].CLK
i_CLK_28 => copper_nr_dat[4].CLK
i_CLK_28 => copper_nr_dat[5].CLK
i_CLK_28 => copper_nr_dat[6].CLK
i_CLK_28 => copper_nr_dat[7].CLK
i_CLK_28 => copper_nr_reg[0].CLK
i_CLK_28 => copper_nr_reg[1].CLK
i_CLK_28 => copper_nr_reg[2].CLK
i_CLK_28 => copper_nr_reg[3].CLK
i_CLK_28 => copper_nr_reg[4].CLK
i_CLK_28 => copper_nr_reg[5].CLK
i_CLK_28 => copper_nr_reg[6].CLK
i_CLK_28 => copper_nr_reg[7].CLK
i_CLK_28 => copper_req.CLK
i_CLK_28 => copper_req_dly.CLK
i_CLK_28 => MMU7[0].CLK
i_CLK_28 => MMU7[1].CLK
i_CLK_28 => MMU7[2].CLK
i_CLK_28 => MMU7[3].CLK
i_CLK_28 => MMU7[4].CLK
i_CLK_28 => MMU7[5].CLK
i_CLK_28 => MMU7[6].CLK
i_CLK_28 => MMU7[7].CLK
i_CLK_28 => MMU6[0].CLK
i_CLK_28 => MMU6[1].CLK
i_CLK_28 => MMU6[2].CLK
i_CLK_28 => MMU6[3].CLK
i_CLK_28 => MMU6[4].CLK
i_CLK_28 => MMU6[5].CLK
i_CLK_28 => MMU6[6].CLK
i_CLK_28 => MMU6[7].CLK
i_CLK_28 => MMU5[0].CLK
i_CLK_28 => MMU5[1].CLK
i_CLK_28 => MMU5[2].CLK
i_CLK_28 => MMU5[3].CLK
i_CLK_28 => MMU5[4].CLK
i_CLK_28 => MMU5[5].CLK
i_CLK_28 => MMU5[6].CLK
i_CLK_28 => MMU5[7].CLK
i_CLK_28 => MMU4[0].CLK
i_CLK_28 => MMU4[1].CLK
i_CLK_28 => MMU4[2].CLK
i_CLK_28 => MMU4[3].CLK
i_CLK_28 => MMU4[4].CLK
i_CLK_28 => MMU4[5].CLK
i_CLK_28 => MMU4[6].CLK
i_CLK_28 => MMU4[7].CLK
i_CLK_28 => MMU3[0].CLK
i_CLK_28 => MMU3[1].CLK
i_CLK_28 => MMU3[2].CLK
i_CLK_28 => MMU3[3].CLK
i_CLK_28 => MMU3[4].CLK
i_CLK_28 => MMU3[5].CLK
i_CLK_28 => MMU3[6].CLK
i_CLK_28 => MMU3[7].CLK
i_CLK_28 => MMU2[0].CLK
i_CLK_28 => MMU2[1].CLK
i_CLK_28 => MMU2[2].CLK
i_CLK_28 => MMU2[3].CLK
i_CLK_28 => MMU2[4].CLK
i_CLK_28 => MMU2[5].CLK
i_CLK_28 => MMU2[6].CLK
i_CLK_28 => MMU2[7].CLK
i_CLK_28 => MMU1[0].CLK
i_CLK_28 => MMU1[1].CLK
i_CLK_28 => MMU1[2].CLK
i_CLK_28 => MMU1[3].CLK
i_CLK_28 => MMU1[4].CLK
i_CLK_28 => MMU1[5].CLK
i_CLK_28 => MMU1[6].CLK
i_CLK_28 => MMU1[7].CLK
i_CLK_28 => MMU0[0].CLK
i_CLK_28 => MMU0[1].CLK
i_CLK_28 => MMU0[2].CLK
i_CLK_28 => MMU0[3].CLK
i_CLK_28 => MMU0[4].CLK
i_CLK_28 => MMU0[5].CLK
i_CLK_28 => MMU0[6].CLK
i_CLK_28 => MMU0[7].CLK
i_CLK_28 => nr_register[0].CLK
i_CLK_28 => nr_register[1].CLK
i_CLK_28 => nr_register[2].CLK
i_CLK_28 => nr_register[3].CLK
i_CLK_28 => nr_register[4].CLK
i_CLK_28 => nr_register[5].CLK
i_CLK_28 => nr_register[6].CLK
i_CLK_28 => nr_register[7].CLK
i_CLK_28 => ulap_palette_rd_done.CLK
i_CLK_28 => ulap_palette_rd_dly.CLK
i_CLK_28 => port_ff3b_ulap_en.CLK
i_CLK_28 => port_bf3b_ulap_index[0].CLK
i_CLK_28 => port_bf3b_ulap_index[1].CLK
i_CLK_28 => port_bf3b_ulap_index[2].CLK
i_CLK_28 => port_bf3b_ulap_index[3].CLK
i_CLK_28 => port_bf3b_ulap_index[4].CLK
i_CLK_28 => port_bf3b_ulap_index[5].CLK
i_CLK_28 => port_bf3b_ulap_mode[0].CLK
i_CLK_28 => port_bf3b_ulap_mode[1].CLK
i_CLK_28 => port_e3_reg[0].CLK
i_CLK_28 => port_e3_reg[1].CLK
i_CLK_28 => port_e3_reg[2].CLK
i_CLK_28 => port_e3_reg[3].CLK
i_CLK_28 => port_e3_reg[4].CLK
i_CLK_28 => port_e3_reg[5].CLK
i_CLK_28 => port_e3_reg[6].CLK
i_CLK_28 => port_e3_reg[7].CLK
i_CLK_28 => port_123b_layer2_offset[0].CLK
i_CLK_28 => port_123b_layer2_offset[1].CLK
i_CLK_28 => port_123b_layer2_offset[2].CLK
i_CLK_28 => port_123b_layer2_map_segment[0].CLK
i_CLK_28 => port_123b_layer2_map_segment[1].CLK
i_CLK_28 => port_123b_layer2_map_shadow.CLK
i_CLK_28 => port_123b_layer2_map_rd_en.CLK
i_CLK_28 => port_123b_layer2_map_wr_en.CLK
i_CLK_28 => port_123b_layer2_en.CLK
i_CLK_28 => port_memory_ram_change_dly.CLK
i_CLK_28 => port_memory_change_dly.CLK
i_CLK_28 => port_1ffd_special_old.CLK
i_CLK_28 => port_1ffd_reg[0].CLK
i_CLK_28 => port_1ffd_reg[1].CLK
i_CLK_28 => port_1ffd_reg[2].CLK
i_CLK_28 => port_1ffd_reg[3].CLK
i_CLK_28 => port_1ffd_reg[4].CLK
i_CLK_28 => port_1ffd_reg[5].CLK
i_CLK_28 => port_1ffd_reg[6].CLK
i_CLK_28 => port_1ffd_reg[7].CLK
i_CLK_28 => port_dffd_pentagon_512.CLK
i_CLK_28 => port_dffd_reg[0].CLK
i_CLK_28 => port_dffd_reg[1].CLK
i_CLK_28 => port_dffd_reg[2].CLK
i_CLK_28 => port_dffd_reg[3].CLK
i_CLK_28 => port_7ffd_reg[0].CLK
i_CLK_28 => port_7ffd_reg[1].CLK
i_CLK_28 => port_7ffd_reg[2].CLK
i_CLK_28 => port_7ffd_reg[3].CLK
i_CLK_28 => port_7ffd_reg[4].CLK
i_CLK_28 => port_7ffd_reg[5].CLK
i_CLK_28 => port_7ffd_reg[6].CLK
i_CLK_28 => port_7ffd_reg[7].CLK
i_CLK_28 => port_ff_reg[0].CLK
i_CLK_28 => port_ff_reg[1].CLK
i_CLK_28 => port_ff_reg[2].CLK
i_CLK_28 => port_ff_reg[3].CLK
i_CLK_28 => port_ff_reg[4].CLK
i_CLK_28 => port_ff_reg[5].CLK
i_CLK_28 => port_ff_reg[6].CLK
i_CLK_28 => port_ff_reg[7].CLK
i_CLK_28 => port_fe_reg[0].CLK
i_CLK_28 => port_fe_reg[1].CLK
i_CLK_28 => port_fe_reg[2].CLK
i_CLK_28 => port_fe_reg[3].CLK
i_CLK_28 => port_fe_reg[4].CLK
i_CLK_28 => io_mode_lr.CLK
i_CLK_28 => io_mode_bit_0.CLK
i_CLK_28 => io_mode[0].CLK
i_CLK_28 => io_mode[1].CLK
i_CLK_28 => uart1_rx_avail_dly.CLK
i_CLK_28 => uart0_rx_avail_dly.CLK
i_CLK_28 => uart1_143b_prescalar[0].CLK
i_CLK_28 => uart1_143b_prescalar[1].CLK
i_CLK_28 => uart1_143b_prescalar[2].CLK
i_CLK_28 => uart1_143b_prescalar[3].CLK
i_CLK_28 => uart1_143b_prescalar[4].CLK
i_CLK_28 => uart1_143b_prescalar[5].CLK
i_CLK_28 => uart1_143b_prescalar[6].CLK
i_CLK_28 => uart1_143b_prescalar[7].CLK
i_CLK_28 => uart1_143b_prescalar[8].CLK
i_CLK_28 => uart1_143b_prescalar[9].CLK
i_CLK_28 => uart1_143b_prescalar[10].CLK
i_CLK_28 => uart1_143b_prescalar[11].CLK
i_CLK_28 => uart1_143b_prescalar[12].CLK
i_CLK_28 => uart1_143b_prescalar[13].CLK
i_CLK_28 => uart0_143b_prescalar[0].CLK
i_CLK_28 => uart0_143b_prescalar[1].CLK
i_CLK_28 => uart0_143b_prescalar[2].CLK
i_CLK_28 => uart0_143b_prescalar[3].CLK
i_CLK_28 => uart0_143b_prescalar[4].CLK
i_CLK_28 => uart0_143b_prescalar[5].CLK
i_CLK_28 => uart0_143b_prescalar[6].CLK
i_CLK_28 => uart0_143b_prescalar[7].CLK
i_CLK_28 => uart0_143b_prescalar[8].CLK
i_CLK_28 => uart0_143b_prescalar[9].CLK
i_CLK_28 => uart0_143b_prescalar[10].CLK
i_CLK_28 => uart0_143b_prescalar[11].CLK
i_CLK_28 => uart0_143b_prescalar[12].CLK
i_CLK_28 => uart0_143b_prescalar[13].CLK
i_CLK_28 => uart1_153b_prescalar_msb[0].CLK
i_CLK_28 => uart1_153b_prescalar_msb[1].CLK
i_CLK_28 => uart1_153b_prescalar_msb[2].CLK
i_CLK_28 => uart0_153b_prescalar_msb[0].CLK
i_CLK_28 => uart0_153b_prescalar_msb[1].CLK
i_CLK_28 => uart0_153b_prescalar_msb[2].CLK
i_CLK_28 => uart_153b_select.CLK
i_CLK_28 => port_e7_reg[0].CLK
i_CLK_28 => port_e7_reg[1].CLK
i_CLK_28 => port_e7_reg[2].CLK
i_CLK_28 => port_e7_reg[3].CLK
i_CLK_28 => port_e7_reg[7].CLK
i_CLK_28 => i2c_sda_o.CLK
i_CLK_28 => i2c_scl_o.CLK
i_CLK_28 => sram_wait_n.CLK
i_CLK_28 => sram_req_dly.CLK
i_CLK_28 => sram_romcs.CLK
i_CLK_28 => memcycle_delay[0].CLK
i_CLK_28 => memcycle_delay[1].CLK
i_CLK_28 => memcycle_delay[2].CLK
i_CLK_28 => memcycle_delay[3].CLK
i_CLK_28 => bus_iorq_ula.CLK
i_CLK_28 => dac_hw_en.CLK
i_CLK_28 => s128_timing_hw_en.CLK
i_CLK_28 => p3_timing_hw_en.CLK
i_CLK_28 => port_37_hw_en.CLK
i_CLK_28 => port_1f_hw_en.CLK
i_CLK_28 => pi_fe_ear.CLK
i_CLK_28 => nr_8c_altrom[0].CLK
i_CLK_28 => nr_8c_altrom[1].CLK
i_CLK_28 => nr_8c_altrom[2].CLK
i_CLK_28 => nr_8c_altrom[3].CLK
i_CLK_28 => nr_8c_altrom[4].CLK
i_CLK_28 => nr_8c_altrom[5].CLK
i_CLK_28 => nr_8c_altrom[6].CLK
i_CLK_28 => nr_8c_altrom[7].CLK
i_CLK_28 => nr_80_expbus[0].CLK
i_CLK_28 => nr_80_expbus[1].CLK
i_CLK_28 => nr_80_expbus[2].CLK
i_CLK_28 => nr_80_expbus[3].CLK
i_CLK_28 => nr_80_expbus[4].CLK
i_CLK_28 => nr_80_expbus[5].CLK
i_CLK_28 => nr_80_expbus[6].CLK
i_CLK_28 => nr_80_expbus[7].CLK
i_CLK_28 => nmi_expbus.CLK
i_CLK_28 => nmi_divmmc.CLK
i_CLK_28 => nmi_mf.CLK
i_CLK_28 => nmi_expbus_en.CLK
i_CLK_28 => uart:uart0_mod.clock_i
i_CLK_28 => fifop:fifop_uart0_rx.clock_i
i_CLK_28 => uart:uart1_mod.clock_i
i_CLK_28 => fifop:fifop_uart1_rx.clock_i
i_CLK_28 => copper:copper_mod.clock_i
i_CLK_28 => dpram2:copper_inst_msb_ram.clk_a_i
i_CLK_28 => dpram2:copper_inst_lsb_ram.clk_a_i
i_CLK_28 => divmmc:divmmc_mod.clock_i
i_CLK_28 => layer2:layer2_mod.i_CLK_28
i_CLK_28 => multiface:multiface_mod.clock_i
i_CLK_28 => sprites:sprite_mod.clock_master_i
i_CLK_28 => tilemap:tilemap_mod.clock_master_i
i_CLK_28 => turbosound:turbosound_mod.clock_i
i_CLK_28 => soundrive:soundrive_mod.clock_i
i_CLK_28 => i2s:i2s_mod.i_CLK
i_CLK_28 => audio_mixer:audio_mixer_mod.clock_i
i_CLK_28 => dpram2:bank5_ram.clk_a_i
i_CLK_28 => dpram2:bank7_ram.clk_a_i
i_CLK_28 => zxula_timing:timing_mod.clock_x4_i
i_CLK_28 => dpram2:palette_utm.clk_a_i
i_CLK_28 => dpram2:palette_l2s.clk_a_i
i_CLK_28 => sram_pre_A20_A13[0].CLK
i_CLK_28 => sram_pre_A20_A13[1].CLK
i_CLK_28 => sram_pre_A20_A13[2].CLK
i_CLK_28 => sram_pre_A20_A13[3].CLK
i_CLK_28 => sram_pre_A20_A13[4].CLK
i_CLK_28 => sram_pre_A20_A13[5].CLK
i_CLK_28 => sram_pre_A20_A13[6].CLK
i_CLK_28 => sram_pre_A20_A13[7].CLK
i_CLK_28 => sram_pre_alt_en.CLK
i_CLK_28 => sram_pre_romcs.CLK
i_CLK_28 => sram_pre_rdonly.CLK
i_CLK_28 => sram_pre_bank7.CLK
i_CLK_28 => sram_pre_bank5.CLK
i_CLK_28 => sram_pre_active.CLK
i_CLK_28 => port_123b_layer2_map_segment_pre[0].CLK
i_CLK_28 => port_123b_layer2_map_segment_pre[1].CLK
i_CLK_28 => port_123b_layer2_map_wr_pre.CLK
i_CLK_28 => port_123b_layer2_map_rd_pre.CLK
i_CLK_28 => sram_pre_alt_128.CLK
i_CLK_28 => eff_expbus_romcs_replace.CLK
i_CLK_28 => eff_bootrom_en.CLK
i_CLK_28 => layer2_pre_A21_A13[0].CLK
i_CLK_28 => layer2_pre_A21_A13[1].CLK
i_CLK_28 => layer2_pre_A21_A13[2].CLK
i_CLK_28 => layer2_pre_A21_A13[3].CLK
i_CLK_28 => layer2_pre_A21_A13[4].CLK
i_CLK_28 => layer2_pre_A21_A13[5].CLK
i_CLK_28 => layer2_pre_A21_A13[6].CLK
i_CLK_28 => layer2_pre_A21_A13[7].CLK
i_CLK_28 => layer2_pre_A21_A13[8].CLK
i_CLK_28 => rgb_out_7[0].CLK
i_CLK_28 => rgb_out_7[1].CLK
i_CLK_28 => rgb_out_7[2].CLK
i_CLK_28 => rgb_out_7[3].CLK
i_CLK_28 => rgb_out_7[4].CLK
i_CLK_28 => rgb_out_7[5].CLK
i_CLK_28 => rgb_out_7[6].CLK
i_CLK_28 => rgb_out_7[7].CLK
i_CLK_28 => rgb_out_7[8].CLK
i_CLK_28 => rgb_hsync_n_7.CLK
i_CLK_28 => rgb_hblank_n_7.CLK
i_CLK_28 => rgb_vblank_n_7.CLK
i_CLK_28 => rgb_vsync_n_7.CLK
i_CLK_28 => ula_int_n.CLK
i_CLK_28 => port_ff3b_dat[0].CLK
i_CLK_28 => port_ff3b_dat[1].CLK
i_CLK_28 => port_ff3b_dat[2].CLK
i_CLK_28 => port_ff3b_dat[3].CLK
i_CLK_28 => port_ff3b_dat[4].CLK
i_CLK_28 => port_ff3b_dat[5].CLK
i_CLK_28 => port_ff3b_dat[6].CLK
i_CLK_28 => port_ff3b_dat[7].CLK
i_CLK_28 => cpu_bank5_do[0].CLK
i_CLK_28 => cpu_bank5_do[1].CLK
i_CLK_28 => cpu_bank5_do[2].CLK
i_CLK_28 => cpu_bank5_do[3].CLK
i_CLK_28 => cpu_bank5_do[4].CLK
i_CLK_28 => cpu_bank5_do[5].CLK
i_CLK_28 => cpu_bank5_do[6].CLK
i_CLK_28 => cpu_bank5_do[7].CLK
i_CLK_28 => lores_vram_di[0].CLK
i_CLK_28 => lores_vram_di[1].CLK
i_CLK_28 => lores_vram_di[2].CLK
i_CLK_28 => lores_vram_di[3].CLK
i_CLK_28 => lores_vram_di[4].CLK
i_CLK_28 => lores_vram_di[5].CLK
i_CLK_28 => lores_vram_di[6].CLK
i_CLK_28 => lores_vram_di[7].CLK
i_CLK_28_n => dpram2:copper_inst_msb_ram.clk_b_i
i_CLK_28_n => ula_bank5_sched_dly.CLK
i_CLK_28_n => ula_bank5_req_dly.CLK
i_CLK_28_n => dpram2:copper_inst_lsb_ram.clk_b_i
i_CLK_28_n => sprites:sprite_mod.clock_master_180o_i
i_CLK_28_n => tilemap:tilemap_mod.clock_master_180o_i
i_CLK_28_n => dpram2:bank5_ram.clk_b_i
i_CLK_28_n => dpram2:bank7_ram.clk_b_i
i_CLK_28_n => dpram2:palette_utm.clk_b_i
i_CLK_28_n => dpram2:palette_l2s.clk_b_i
i_CLK_28_n => ula_bank5_do[0].CLK
i_CLK_28_n => ula_bank5_do[1].CLK
i_CLK_28_n => ula_bank5_do[2].CLK
i_CLK_28_n => ula_bank5_do[3].CLK
i_CLK_28_n => ula_bank5_do[4].CLK
i_CLK_28_n => ula_bank5_do[5].CLK
i_CLK_28_n => ula_bank5_do[6].CLK
i_CLK_28_n => ula_bank5_do[7].CLK
i_CLK_14 => zxula:ula_mod.i_CLK_14
i_CLK_14 => rgb_out_3[0].CLK
i_CLK_14 => rgb_out_3[1].CLK
i_CLK_14 => rgb_out_3[2].CLK
i_CLK_14 => rgb_out_3[3].CLK
i_CLK_14 => rgb_out_3[4].CLK
i_CLK_14 => rgb_out_3[5].CLK
i_CLK_14 => rgb_out_3[6].CLK
i_CLK_14 => rgb_out_3[7].CLK
i_CLK_14 => rgb_out_3[8].CLK
i_CLK_14 => rgb_out_4[0].CLK
i_CLK_14 => rgb_out_4[1].CLK
i_CLK_14 => rgb_out_4[2].CLK
i_CLK_14 => rgb_out_4[3].CLK
i_CLK_14 => rgb_out_4[4].CLK
i_CLK_14 => rgb_out_4[5].CLK
i_CLK_14 => rgb_out_4[6].CLK
i_CLK_14 => rgb_out_4[7].CLK
i_CLK_14 => rgb_out_4[8].CLK
i_CLK_14 => rgb_out_5[0].CLK
i_CLK_14 => rgb_out_5[1].CLK
i_CLK_14 => rgb_out_5[2].CLK
i_CLK_14 => rgb_out_5[3].CLK
i_CLK_14 => rgb_out_5[4].CLK
i_CLK_14 => rgb_out_5[5].CLK
i_CLK_14 => rgb_out_5[6].CLK
i_CLK_14 => rgb_out_5[7].CLK
i_CLK_14 => rgb_out_5[8].CLK
i_CLK_14 => rgb_out_6[0].CLK
i_CLK_14 => rgb_out_6[1].CLK
i_CLK_14 => rgb_out_6[2].CLK
i_CLK_14 => rgb_out_6[3].CLK
i_CLK_14 => rgb_out_6[4].CLK
i_CLK_14 => rgb_out_6[5].CLK
i_CLK_14 => rgb_out_6[6].CLK
i_CLK_14 => rgb_out_6[7].CLK
i_CLK_14 => rgb_out_6[8].CLK
i_CLK_14 => rgb_hsync_n_3.CLK
i_CLK_14 => rgb_hsync_n_4.CLK
i_CLK_14 => rgb_hsync_n_5.CLK
i_CLK_14 => rgb_hsync_n_6.CLK
i_CLK_14 => rgb_hblank_n_3.CLK
i_CLK_14 => rgb_hblank_n_4.CLK
i_CLK_14 => rgb_hblank_n_5.CLK
i_CLK_14 => rgb_hblank_n_6.CLK
i_CLK_14 => rgb_vblank_n_3.CLK
i_CLK_14 => rgb_vblank_n_4.CLK
i_CLK_14 => rgb_vblank_n_5.CLK
i_CLK_14 => rgb_vblank_n_6.CLK
i_CLK_14 => rgb_vsync_n_3.CLK
i_CLK_14 => rgb_vsync_n_4.CLK
i_CLK_14 => rgb_vsync_n_5.CLK
i_CLK_14 => rgb_vsync_n_6.CLK
i_CLK_14 => rgb_hsync_n_2.CLK
i_CLK_14 => rgb_hblank_n_2.CLK
i_CLK_14 => rgb_vblank_n_2.CLK
i_CLK_14 => rgb_vsync_n_2.CLK
i_CLK_14 => layer_priorities_2[0].CLK
i_CLK_14 => layer_priorities_2[1].CLK
i_CLK_14 => layer_priorities_2[2].CLK
i_CLK_14 => fallback_rgb_2[0].CLK
i_CLK_14 => fallback_rgb_2[1].CLK
i_CLK_14 => fallback_rgb_2[2].CLK
i_CLK_14 => fallback_rgb_2[3].CLK
i_CLK_14 => fallback_rgb_2[4].CLK
i_CLK_14 => fallback_rgb_2[5].CLK
i_CLK_14 => fallback_rgb_2[6].CLK
i_CLK_14 => fallback_rgb_2[7].CLK
i_CLK_14 => transparent_rgb_2[0].CLK
i_CLK_14 => transparent_rgb_2[1].CLK
i_CLK_14 => transparent_rgb_2[2].CLK
i_CLK_14 => transparent_rgb_2[3].CLK
i_CLK_14 => transparent_rgb_2[4].CLK
i_CLK_14 => transparent_rgb_2[5].CLK
i_CLK_14 => transparent_rgb_2[6].CLK
i_CLK_14 => transparent_rgb_2[7].CLK
i_CLK_14 => sprite_pixel_en_2.CLK
i_CLK_14 => layer2_pixel_en_2.CLK
i_CLK_14 => tm_pixel_textmode_2.CLK
i_CLK_14 => tm_pixel_below_2.CLK
i_CLK_14 => tm_pixel_en_2.CLK
i_CLK_14 => tm_en_2.CLK
i_CLK_14 => ula_blend_mode_2[0].CLK
i_CLK_14 => ula_blend_mode_2[1].CLK
i_CLK_14 => ula_stencil_mode_2.CLK
i_CLK_14 => ula_clipped_2.CLK
i_CLK_14 => ula_border_2.CLK
i_CLK_14 => ula_en_2.CLK
i_CLK_14 => sprite_rgb_2[0].CLK
i_CLK_14 => sprite_rgb_2[1].CLK
i_CLK_14 => sprite_rgb_2[2].CLK
i_CLK_14 => sprite_rgb_2[3].CLK
i_CLK_14 => sprite_rgb_2[4].CLK
i_CLK_14 => sprite_rgb_2[5].CLK
i_CLK_14 => sprite_rgb_2[6].CLK
i_CLK_14 => sprite_rgb_2[7].CLK
i_CLK_14 => sprite_rgb_2[8].CLK
i_CLK_14 => layer2_priority_2.CLK
i_CLK_14 => layer2_rgb_2[0].CLK
i_CLK_14 => layer2_rgb_2[1].CLK
i_CLK_14 => layer2_rgb_2[2].CLK
i_CLK_14 => layer2_rgb_2[3].CLK
i_CLK_14 => layer2_rgb_2[4].CLK
i_CLK_14 => layer2_rgb_2[5].CLK
i_CLK_14 => layer2_rgb_2[6].CLK
i_CLK_14 => layer2_rgb_2[7].CLK
i_CLK_14 => layer2_rgb_2[8].CLK
i_CLK_14 => tm_rgb_2[0].CLK
i_CLK_14 => tm_rgb_2[1].CLK
i_CLK_14 => tm_rgb_2[2].CLK
i_CLK_14 => tm_rgb_2[3].CLK
i_CLK_14 => tm_rgb_2[4].CLK
i_CLK_14 => tm_rgb_2[5].CLK
i_CLK_14 => tm_rgb_2[6].CLK
i_CLK_14 => tm_rgb_2[7].CLK
i_CLK_14 => tm_rgb_2[8].CLK
i_CLK_14 => ula_rgb_2[0].CLK
i_CLK_14 => ula_rgb_2[1].CLK
i_CLK_14 => ula_rgb_2[2].CLK
i_CLK_14 => ula_rgb_2[3].CLK
i_CLK_14 => ula_rgb_2[4].CLK
i_CLK_14 => ula_rgb_2[5].CLK
i_CLK_14 => ula_rgb_2[6].CLK
i_CLK_14 => ula_rgb_2[7].CLK
i_CLK_14 => ula_rgb_2[8].CLK
i_CLK_14 => sprite_palette_select_1a.CLK
i_CLK_14 => sprite_palette_select_1.CLK
i_CLK_14 => layer2_palette_select_1a.CLK
i_CLK_14 => layer2_palette_select_1.CLK
i_CLK_14 => tm_palette_select_1a.CLK
i_CLK_14 => tm_palette_select_1.CLK
i_CLK_14 => ula_palette_select_1a.CLK
i_CLK_14 => ula_palette_select_1.CLK
i_CLK_14 => fallback_rgb_1a[0].CLK
i_CLK_14 => fallback_rgb_1a[1].CLK
i_CLK_14 => fallback_rgb_1a[2].CLK
i_CLK_14 => fallback_rgb_1a[3].CLK
i_CLK_14 => fallback_rgb_1a[4].CLK
i_CLK_14 => fallback_rgb_1a[5].CLK
i_CLK_14 => fallback_rgb_1a[6].CLK
i_CLK_14 => fallback_rgb_1a[7].CLK
i_CLK_14 => fallback_rgb_1[0].CLK
i_CLK_14 => fallback_rgb_1[1].CLK
i_CLK_14 => fallback_rgb_1[2].CLK
i_CLK_14 => fallback_rgb_1[3].CLK
i_CLK_14 => fallback_rgb_1[4].CLK
i_CLK_14 => fallback_rgb_1[5].CLK
i_CLK_14 => fallback_rgb_1[6].CLK
i_CLK_14 => fallback_rgb_1[7].CLK
i_CLK_14 => transparent_rgb_1a[0].CLK
i_CLK_14 => transparent_rgb_1a[1].CLK
i_CLK_14 => transparent_rgb_1a[2].CLK
i_CLK_14 => transparent_rgb_1a[3].CLK
i_CLK_14 => transparent_rgb_1a[4].CLK
i_CLK_14 => transparent_rgb_1a[5].CLK
i_CLK_14 => transparent_rgb_1a[6].CLK
i_CLK_14 => transparent_rgb_1a[7].CLK
i_CLK_14 => transparent_rgb_1[0].CLK
i_CLK_14 => transparent_rgb_1[1].CLK
i_CLK_14 => transparent_rgb_1[2].CLK
i_CLK_14 => transparent_rgb_1[3].CLK
i_CLK_14 => transparent_rgb_1[4].CLK
i_CLK_14 => transparent_rgb_1[5].CLK
i_CLK_14 => transparent_rgb_1[6].CLK
i_CLK_14 => transparent_rgb_1[7].CLK
i_CLK_14 => tm_en_1a.CLK
i_CLK_14 => tm_en_1.CLK
i_CLK_14 => sprite_en_1a.CLK
i_CLK_14 => sprite_en_1.CLK
i_CLK_14 => lores_en_1a.CLK
i_CLK_14 => lores_en_1.CLK
i_CLK_14 => ula_blend_mode_1a[0].CLK
i_CLK_14 => ula_blend_mode_1a[1].CLK
i_CLK_14 => ula_blend_mode_1[0].CLK
i_CLK_14 => ula_blend_mode_1[1].CLK
i_CLK_14 => ula_stencil_mode_1a.CLK
i_CLK_14 => ula_stencil_mode_1.CLK
i_CLK_14 => ula_en_1a.CLK
i_CLK_14 => ula_en_1.CLK
i_CLK_14 => layer2_pixel_1[0].CLK
i_CLK_14 => layer2_pixel_1[1].CLK
i_CLK_14 => layer2_pixel_1[2].CLK
i_CLK_14 => layer2_pixel_1[3].CLK
i_CLK_14 => layer2_pixel_1[4].CLK
i_CLK_14 => layer2_pixel_1[5].CLK
i_CLK_14 => layer2_pixel_1[6].CLK
i_CLK_14 => layer2_pixel_1[7].CLK
i_CLK_14 => tm_pixel_textmode_1.CLK
i_CLK_14 => tm_pixel_below_1.CLK
i_CLK_14 => tm_pixel_en_1.CLK
i_CLK_14 => tm_pixel_1[0].CLK
i_CLK_14 => tm_pixel_1[1].CLK
i_CLK_14 => tm_pixel_1[2].CLK
i_CLK_14 => tm_pixel_1[3].CLK
i_CLK_14 => tm_pixel_1[4].CLK
i_CLK_14 => tm_pixel_1[5].CLK
i_CLK_14 => tm_pixel_1[6].CLK
i_CLK_14 => tm_pixel_1[7].CLK
i_CLK_14 => ula_select_bgnd_1.CLK
i_CLK_14 => ula_pixel_1[0].CLK
i_CLK_14 => ula_pixel_1[1].CLK
i_CLK_14 => ula_pixel_1[2].CLK
i_CLK_14 => ula_pixel_1[3].CLK
i_CLK_14 => ula_pixel_1[4].CLK
i_CLK_14 => ula_pixel_1[5].CLK
i_CLK_14 => ula_pixel_1[6].CLK
i_CLK_14 => ula_pixel_1[7].CLK
i_CLK_14 => sprite_palette_select_0.CLK
i_CLK_14 => layer2_palette_select_0.CLK
i_CLK_14 => tm_palette_select_0.CLK
i_CLK_14 => ula_palette_select_0.CLK
i_CLK_14 => fallback_rgb_0[0].CLK
i_CLK_14 => fallback_rgb_0[1].CLK
i_CLK_14 => fallback_rgb_0[2].CLK
i_CLK_14 => fallback_rgb_0[3].CLK
i_CLK_14 => fallback_rgb_0[4].CLK
i_CLK_14 => fallback_rgb_0[5].CLK
i_CLK_14 => fallback_rgb_0[6].CLK
i_CLK_14 => fallback_rgb_0[7].CLK
i_CLK_14 => transparent_rgb_0[0].CLK
i_CLK_14 => transparent_rgb_0[1].CLK
i_CLK_14 => transparent_rgb_0[2].CLK
i_CLK_14 => transparent_rgb_0[3].CLK
i_CLK_14 => transparent_rgb_0[4].CLK
i_CLK_14 => transparent_rgb_0[5].CLK
i_CLK_14 => transparent_rgb_0[6].CLK
i_CLK_14 => transparent_rgb_0[7].CLK
i_CLK_14 => tm_en_0.CLK
i_CLK_14 => sprite_en_0.CLK
i_CLK_14 => lores_en_0.CLK
i_CLK_14 => ulap_en_0.CLK
i_CLK_14 => ulanext_format_0[0].CLK
i_CLK_14 => ulanext_format_0[1].CLK
i_CLK_14 => ulanext_format_0[2].CLK
i_CLK_14 => ulanext_format_0[3].CLK
i_CLK_14 => ulanext_format_0[4].CLK
i_CLK_14 => ulanext_format_0[5].CLK
i_CLK_14 => ulanext_format_0[6].CLK
i_CLK_14 => ulanext_format_0[7].CLK
i_CLK_14 => ulanext_en_0.CLK
i_CLK_14 => ula_blend_mode_0[0].CLK
i_CLK_14 => ula_blend_mode_0[1].CLK
i_CLK_14 => ula_stencil_mode_0.CLK
i_CLK_14 => ula_en_0.CLK
i_CLK_7 => layer2:layer2_mod.i_CLK_7
i_CLK_7 => rgb_hsync_n_1.CLK
i_CLK_7 => rgb_hblank_n_1.CLK
i_CLK_7 => rgb_vblank_n_1.CLK
i_CLK_7 => rgb_vsync_n_1.CLK
i_CLK_7 => layer_priorities_1[0].CLK
i_CLK_7 => layer_priorities_1[1].CLK
i_CLK_7 => layer_priorities_1[2].CLK
i_CLK_7 => ula_clipped_1.CLK
i_CLK_7 => ula_border_1.CLK
i_CLK_7 => sprite_pixel_en_1a.CLK
i_CLK_7 => sprite_pixel_1[0].CLK
i_CLK_7 => sprite_pixel_1[1].CLK
i_CLK_7 => sprite_pixel_1[2].CLK
i_CLK_7 => sprite_pixel_1[3].CLK
i_CLK_7 => sprite_pixel_1[4].CLK
i_CLK_7 => sprite_pixel_1[5].CLK
i_CLK_7 => sprite_pixel_1[6].CLK
i_CLK_7 => sprite_pixel_1[7].CLK
i_CLK_7 => layer2_pixel_en_1.CLK
i_CLK_7 => lores_pixel_en_1a.CLK
i_CLK_7 => lores_pixel_1[0].CLK
i_CLK_7 => lores_pixel_1[1].CLK
i_CLK_7 => lores_pixel_1[2].CLK
i_CLK_7 => lores_pixel_1[3].CLK
i_CLK_7 => lores_pixel_1[4].CLK
i_CLK_7 => lores_pixel_1[5].CLK
i_CLK_7 => lores_pixel_1[6].CLK
i_CLK_7 => lores_pixel_1[7].CLK
i_CLK_7 => layer_priorities_0[0].CLK
i_CLK_7 => layer_priorities_0[1].CLK
i_CLK_7 => layer_priorities_0[2].CLK
i_CLK_7 => lores_palette_offset_0[0].CLK
i_CLK_7 => lores_palette_offset_0[1].CLK
i_CLK_7 => lores_palette_offset_0[2].CLK
i_CLK_7 => lores_palette_offset_0[3].CLK
i_CLK_7 => lores_dfile_0.CLK
i_CLK_7 => lores_mode_0.CLK
i_CLK_7 => ula_clip_y2_0[0].CLK
i_CLK_7 => ula_clip_y2_0[1].CLK
i_CLK_7 => ula_clip_y2_0[2].CLK
i_CLK_7 => ula_clip_y2_0[3].CLK
i_CLK_7 => ula_clip_y2_0[4].CLK
i_CLK_7 => ula_clip_y2_0[5].CLK
i_CLK_7 => ula_clip_y2_0[6].CLK
i_CLK_7 => ula_clip_y2_0[7].CLK
i_CLK_7 => ula_clip_y1_0[0].CLK
i_CLK_7 => ula_clip_y1_0[1].CLK
i_CLK_7 => ula_clip_y1_0[2].CLK
i_CLK_7 => ula_clip_y1_0[3].CLK
i_CLK_7 => ula_clip_y1_0[4].CLK
i_CLK_7 => ula_clip_y1_0[5].CLK
i_CLK_7 => ula_clip_y1_0[6].CLK
i_CLK_7 => ula_clip_y1_0[7].CLK
i_CLK_7 => ula_clip_x2_0[0].CLK
i_CLK_7 => ula_clip_x2_0[1].CLK
i_CLK_7 => ula_clip_x2_0[2].CLK
i_CLK_7 => ula_clip_x2_0[3].CLK
i_CLK_7 => ula_clip_x2_0[4].CLK
i_CLK_7 => ula_clip_x2_0[5].CLK
i_CLK_7 => ula_clip_x2_0[6].CLK
i_CLK_7 => ula_clip_x2_0[7].CLK
i_CLK_7 => ula_clip_x1_0[0].CLK
i_CLK_7 => ula_clip_x1_0[1].CLK
i_CLK_7 => ula_clip_x1_0[2].CLK
i_CLK_7 => ula_clip_x1_0[3].CLK
i_CLK_7 => ula_clip_x1_0[4].CLK
i_CLK_7 => ula_clip_x1_0[5].CLK
i_CLK_7 => ula_clip_x1_0[6].CLK
i_CLK_7 => ula_clip_x1_0[7].CLK
i_CLK_7 => lores_scroll_y_0[0].CLK
i_CLK_7 => lores_scroll_y_0[1].CLK
i_CLK_7 => lores_scroll_y_0[2].CLK
i_CLK_7 => lores_scroll_y_0[3].CLK
i_CLK_7 => lores_scroll_y_0[4].CLK
i_CLK_7 => lores_scroll_y_0[5].CLK
i_CLK_7 => lores_scroll_y_0[6].CLK
i_CLK_7 => lores_scroll_y_0[7].CLK
i_CLK_7 => lores_scroll_x_0[0].CLK
i_CLK_7 => lores_scroll_x_0[1].CLK
i_CLK_7 => lores_scroll_x_0[2].CLK
i_CLK_7 => lores_scroll_x_0[3].CLK
i_CLK_7 => lores_scroll_x_0[4].CLK
i_CLK_7 => lores_scroll_x_0[5].CLK
i_CLK_7 => lores_scroll_x_0[6].CLK
i_CLK_7 => lores_scroll_x_0[7].CLK
i_CLK_7 => eff_nr_09_scanlines[0].CLK
i_CLK_7 => eff_nr_09_scanlines[1].CLK
i_CLK_7 => eff_nr_03_machine_timing[0].CLK
i_CLK_7 => eff_nr_03_machine_timing[1].CLK
i_CLK_7 => eff_nr_03_machine_timing[2].CLK
i_CLK_7 => eff_nr_05_scandouble_en.CLK
i_CLK_7 => eff_nr_05_5060.CLK
i_CLK_7 => video_timing_change_d.CLK
i_CLK_7 => sprites:sprite_mod.clock_pixel_i
i_CLK_7 => zxula:ula_mod.i_CLK_7
i_CLK_7 => zxula_timing:timing_mod.clock_i
i_CLK_CPU => t80na:cpu_mod.CLK_n
i_CLK_CPU => ula_int_count[0].CLK
i_CLK_CPU => ula_int_count[1].CLK
i_CLK_CPU => ula_int_count[2].CLK
i_CLK_CPU => ula_int_count[3].CLK
i_CLK_CPU => ula_int_count[4].CLK
i_CLK_CPU => expbus_eff_clken.CLK
i_CLK_CPU => expbus_eff_disable_mem.CLK
i_CLK_CPU => expbus_eff_disable_io.CLK
i_CLK_CPU => expbus_eff_en.CLK
i_CLK_CPU => eff_nr_08_contention_disable.CLK
i_CLK_CPU => cpu_speed[0].CLK
i_CLK_CPU => cpu_speed[1].CLK
i_CLK_CPU => p3_floating_bus_dat[0].CLK
i_CLK_CPU => p3_floating_bus_dat[1].CLK
i_CLK_CPU => p3_floating_bus_dat[2].CLK
i_CLK_CPU => p3_floating_bus_dat[3].CLK
i_CLK_CPU => p3_floating_bus_dat[4].CLK
i_CLK_CPU => p3_floating_bus_dat[5].CLK
i_CLK_CPU => p3_floating_bus_dat[6].CLK
i_CLK_CPU => p3_floating_bus_dat[7].CLK
i_CLK_CPU => nmi_counter[0].CLK
i_CLK_CPU => nmi_counter[1].CLK
i_CLK_CPU => nmi_counter[2].CLK
i_CLK_CPU => nmi_counter[3].CLK
i_CLK_CPU => nmi_counter[4].CLK
i_CLK_CPU => z80dma:dma_mod.clk_i
i_CLK_CPU => spi_master:spi_master_mod.clock_i
i_CLK_CPU => zxula:ula_mod.i_CLK_CPU
i_CLK_CPU => nmi_state~1.DATAIN
i_CLK_CPU => keyrow[0].CLK
i_CLK_CPU => keyrow[1].CLK
i_CLK_CPU => keyrow[2].CLK
i_CLK_CPU => keyrow[3].CLK
i_CLK_CPU => keyrow[4].CLK
i_CLK_CPU => keyrow[5].CLK
i_CLK_CPU => keyrow[6].CLK
i_CLK_CPU => keyrow[7].CLK
i_CLK_CPU => port_dma_dat[0].CLK
i_CLK_CPU => port_dma_dat[1].CLK
i_CLK_CPU => port_dma_dat[2].CLK
i_CLK_CPU => port_dma_dat[3].CLK
i_CLK_CPU => port_dma_dat[4].CLK
i_CLK_CPU => port_dma_dat[5].CLK
i_CLK_CPU => port_dma_dat[6].CLK
i_CLK_CPU => port_dma_dat[7].CLK
i_CLK_CPU => dma_mode.CLK
i_CLK_CPU => port_103b_dat[0].CLK
i_CLK_CPU => port_103b_dat[1].CLK
i_CLK_CPU => port_103b_dat[2].CLK
i_CLK_CPU => port_103b_dat[3].CLK
i_CLK_CPU => port_103b_dat[4].CLK
i_CLK_CPU => port_103b_dat[5].CLK
i_CLK_CPU => port_103b_dat[6].CLK
i_CLK_CPU => port_103b_dat[7].CLK
i_CLK_CPU => port_113b_dat[0].CLK
i_CLK_CPU => port_113b_dat[1].CLK
i_CLK_CPU => port_113b_dat[2].CLK
i_CLK_CPU => port_113b_dat[3].CLK
i_CLK_CPU => port_113b_dat[4].CLK
i_CLK_CPU => port_113b_dat[5].CLK
i_CLK_CPU => port_113b_dat[6].CLK
i_CLK_CPU => port_113b_dat[7].CLK
i_CLK_CPU => port_133b_dat_20[0].CLK
i_CLK_CPU => port_133b_dat_20[1].CLK
i_CLK_CPU => port_133b_dat_20[2].CLK
i_CLK_CPU => port_143b_dat[0].CLK
i_CLK_CPU => port_143b_dat[1].CLK
i_CLK_CPU => port_143b_dat[2].CLK
i_CLK_CPU => port_143b_dat[3].CLK
i_CLK_CPU => port_143b_dat[4].CLK
i_CLK_CPU => port_143b_dat[5].CLK
i_CLK_CPU => port_143b_dat[6].CLK
i_CLK_CPU => port_143b_dat[7].CLK
i_CLK_CPU => port_fe_dat_0[0].CLK
i_CLK_CPU => port_fe_dat_0[1].CLK
i_CLK_CPU => port_fe_dat_0[2].CLK
i_CLK_CPU => port_fe_dat_0[3].CLK
i_CLK_CPU => port_fe_dat_0[4].CLK
i_CLK_CPU => port_fe_dat_0[5].CLK
i_CLK_CPU => port_fe_dat_0[6].CLK
i_CLK_CPU => port_fe_dat_0[7].CLK
i_CLK_CPU => port_1f_dat[0].CLK
i_CLK_CPU => port_1f_dat[1].CLK
i_CLK_CPU => port_1f_dat[2].CLK
i_CLK_CPU => port_1f_dat[3].CLK
i_CLK_CPU => port_1f_dat[4].CLK
i_CLK_CPU => port_1f_dat[5].CLK
i_CLK_CPU => port_1f_dat[6].CLK
i_CLK_CPU => port_1f_dat[7].CLK
i_CLK_CPU => port_37_dat[0].CLK
i_CLK_CPU => port_37_dat[1].CLK
i_CLK_CPU => port_37_dat[2].CLK
i_CLK_CPU => port_37_dat[3].CLK
i_CLK_CPU => port_37_dat[4].CLK
i_CLK_CPU => port_37_dat[5].CLK
i_CLK_CPU => port_37_dat[6].CLK
i_CLK_CPU => port_37_dat[7].CLK
i_CLK_CPU => port_fbdf_dat[0].CLK
i_CLK_CPU => port_fbdf_dat[1].CLK
i_CLK_CPU => port_fbdf_dat[2].CLK
i_CLK_CPU => port_fbdf_dat[3].CLK
i_CLK_CPU => port_fbdf_dat[4].CLK
i_CLK_CPU => port_fbdf_dat[5].CLK
i_CLK_CPU => port_fbdf_dat[6].CLK
i_CLK_CPU => port_fbdf_dat[7].CLK
i_CLK_CPU => port_ffdf_dat[0].CLK
i_CLK_CPU => port_ffdf_dat[1].CLK
i_CLK_CPU => port_ffdf_dat[2].CLK
i_CLK_CPU => port_ffdf_dat[3].CLK
i_CLK_CPU => port_ffdf_dat[4].CLK
i_CLK_CPU => port_ffdf_dat[5].CLK
i_CLK_CPU => port_ffdf_dat[6].CLK
i_CLK_CPU => port_ffdf_dat[7].CLK
i_CLK_CPU => port_fadf_dat[0].CLK
i_CLK_CPU => port_fadf_dat[1].CLK
i_CLK_CPU => port_fadf_dat[2].CLK
i_CLK_CPU => port_fadf_dat[3].CLK
i_CLK_CPU => port_fadf_dat[4].CLK
i_CLK_CPU => port_fadf_dat[5].CLK
i_CLK_CPU => port_fadf_dat[6].CLK
i_CLK_CPU => port_fadf_dat[7].CLK
i_CLK_CPU => port_fe_border[0].CLK
i_CLK_CPU => port_fe_border[1].CLK
i_CLK_CPU => port_fe_border[2].CLK
i_CLK_CPU => port_ff_dat_tmx[0].CLK
i_CLK_CPU => port_ff_dat_tmx[1].CLK
i_CLK_CPU => port_ff_dat_tmx[2].CLK
i_CLK_CPU => port_ff_dat_tmx[3].CLK
i_CLK_CPU => port_ff_dat_tmx[4].CLK
i_CLK_CPU => port_ff_dat_tmx[5].CLK
i_CLK_CPU => port_ff_dat_tmx[6].CLK
i_CLK_CPU => port_ff_dat_tmx[7].CLK
i_CLK_CPU => port_7ffd_dat[0].CLK
i_CLK_CPU => port_7ffd_dat[1].CLK
i_CLK_CPU => port_7ffd_dat[2].CLK
i_CLK_CPU => port_7ffd_dat[3].CLK
i_CLK_CPU => port_7ffd_dat[4].CLK
i_CLK_CPU => port_7ffd_dat[5].CLK
i_CLK_CPU => port_7ffd_dat[6].CLK
i_CLK_CPU => port_7ffd_dat[7].CLK
i_CLK_CPU => port_123b_dat[0].CLK
i_CLK_CPU => port_123b_dat[1].CLK
i_CLK_CPU => port_123b_dat[2].CLK
i_CLK_CPU => port_123b_dat[3].CLK
i_CLK_CPU => port_123b_dat[4].CLK
i_CLK_CPU => port_123b_dat[5].CLK
i_CLK_CPU => port_123b_dat[6].CLK
i_CLK_CPU => port_123b_dat[7].CLK
i_CLK_CPU => port_253b_dat_0[0].CLK
i_CLK_CPU => port_253b_dat_0[1].CLK
i_CLK_CPU => port_253b_dat_0[2].CLK
i_CLK_CPU => port_253b_dat_0[3].CLK
i_CLK_CPU => port_253b_dat_0[4].CLK
i_CLK_CPU => port_253b_dat_0[5].CLK
i_CLK_CPU => port_253b_dat_0[6].CLK
i_CLK_CPU => port_253b_dat_0[7].CLK
i_CLK_CPU => port_fffd_dat[0].CLK
i_CLK_CPU => port_fffd_dat[1].CLK
i_CLK_CPU => port_fffd_dat[2].CLK
i_CLK_CPU => port_fffd_dat[3].CLK
i_CLK_CPU => port_fffd_dat[4].CLK
i_CLK_CPU => port_fffd_dat[5].CLK
i_CLK_CPU => port_fffd_dat[6].CLK
i_CLK_CPU => port_fffd_dat[7].CLK
i_CLK_PSG_EN => turbosound:turbosound_mod.clock_en_i
o_CPU_SPEED[0] <= cpu_speed[0].DB_MAX_OUTPUT_PORT_TYPE
o_CPU_SPEED[1] <= cpu_speed[1].DB_MAX_OUTPUT_PORT_TYPE
o_CPU_CONTEND <= zxula:ula_mod.o_cpu_contend
o_CPU_CLK_LSB <= zxula_timing:timing_mod.hcount_o[0]
i_RESET_HARD => reset.IN0
i_RESET_HARD => nr_80_expbus.OUTPUTSELECT
i_RESET_HARD => nr_80_expbus.OUTPUTSELECT
i_RESET_HARD => nr_80_expbus.OUTPUTSELECT
i_RESET_HARD => nr_80_expbus.OUTPUTSELECT
i_RESET_HARD => nr_80_expbus.OUTPUTSELECT
i_RESET_HARD => nr_80_expbus.OUTPUTSELECT
i_RESET_HARD => nr_80_expbus.OUTPUTSELECT
i_RESET_HARD => nr_80_expbus.OUTPUTSELECT
i_RESET_HARD => nr_8c_altrom.OUTPUTSELECT
i_RESET_HARD => nr_8c_altrom.OUTPUTSELECT
i_RESET_HARD => nr_8c_altrom.OUTPUTSELECT
i_RESET_HARD => nr_8c_altrom.OUTPUTSELECT
i_RESET_HARD => nr_8c_altrom.OUTPUTSELECT
i_RESET_HARD => nr_8c_altrom.OUTPUTSELECT
i_RESET_HARD => nr_8c_altrom.OUTPUTSELECT
i_RESET_HARD => nr_8c_altrom.OUTPUTSELECT
i_RESET_HARD => uart0_153b_prescalar_msb.OUTPUTSELECT
i_RESET_HARD => uart0_153b_prescalar_msb.OUTPUTSELECT
i_RESET_HARD => uart0_153b_prescalar_msb.OUTPUTSELECT
i_RESET_HARD => uart1_153b_prescalar_msb.OUTPUTSELECT
i_RESET_HARD => uart1_153b_prescalar_msb.OUTPUTSELECT
i_RESET_HARD => uart1_153b_prescalar_msb.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart0_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => uart1_143b_prescalar.OUTPUTSELECT
i_RESET_HARD => port_dffd_reg.OUTPUTSELECT
i_RESET_HARD => port_dffd_reg.OUTPUTSELECT
i_RESET_HARD => port_dffd_reg.OUTPUTSELECT
i_RESET_HARD => port_dffd_reg.OUTPUTSELECT
i_RESET_HARD => port_dffd_pentagon_512.OUTPUTSELECT
i_RESET_HARD => process_68.IN1
i_RESET_HARD => process_68.IN1
i_RESET_HARD => process_68.IN1
i_RESET_HARD => nr_02_bus_reset.OUTPUTSELECT
i_RESET_HARD => nr_03_machine_type.OUTPUTSELECT
i_RESET_HARD => nr_03_machine_type.OUTPUTSELECT
i_RESET_HARD => nr_03_machine_type.OUTPUTSELECT
i_RESET_HARD => nr_04_romram_bank.OUTPUTSELECT
i_RESET_HARD => nr_04_romram_bank.OUTPUTSELECT
i_RESET_HARD => nr_04_romram_bank.OUTPUTSELECT
i_RESET_HARD => nr_04_romram_bank.OUTPUTSELECT
i_RESET_HARD => nr_04_romram_bank.OUTPUTSELECT
i_RESET_HARD => nr_03_user_dt_lock.OUTPUTSELECT
i_RESET_HARD => nr_06_internal_speaker_beep.OUTPUTSELECT
i_RESET_HARD => nr_06_divmmc_automap_en.OUTPUTSELECT
i_RESET_HARD => nr_06_button_m1_nmi_en.OUTPUTSELECT
i_RESET_HARD => nr_08_psg_stereo_mode.OUTPUTSELECT
i_RESET_HARD => nr_08_internal_speaker_en.OUTPUTSELECT
i_RESET_HARD => nr_08_dac_en.OUTPUTSELECT
i_RESET_HARD => nr_08_port_ff_rd_en.OUTPUTSELECT
i_RESET_HARD => nr_08_psg_turbosound_en.OUTPUTSELECT
i_RESET_HARD => nr_08_keyboard_issue2.OUTPUTSELECT
i_RESET_HARD => nr_09_psg_mono.OUTPUTSELECT
i_RESET_HARD => nr_09_psg_mono.OUTPUTSELECT
i_RESET_HARD => nr_09_psg_mono.OUTPUTSELECT
i_RESET_HARD => nr_09_hdmi_audio_disable.OUTPUTSELECT
i_RESET_HARD => nr_0a_mouse_button_reverse.OUTPUTSELECT
i_RESET_HARD => nr_0a_mouse_dpi.OUTPUTSELECT
i_RESET_HARD => nr_0a_mouse_dpi.OUTPUTSELECT
i_RESET_HARD => nr_10_flashboot.OUTPUTSELECT
i_RESET_HARD => nr_81_expbus_clken.OUTPUTSELECT
i_RESET_HARD => nr_81_expbus_speed.OUTPUTSELECT
i_RESET_HARD => nr_81_expbus_speed.OUTPUTSELECT
i_RESET_HARD => nr_85_internal_port_reset_type.OUTPUTSELECT
i_RESET_HARD => nr_89_bus_port_reset_type.OUTPUTSELECT
i_RESET_HARD => nr_8a_bus_port_propagate.OUTPUTSELECT
i_RESET_HARD => nr_8a_bus_port_propagate.OUTPUTSELECT
i_RESET_HARD => nr_8a_bus_port_propagate.OUTPUTSELECT
i_RESET_HARD => nr_8a_bus_port_propagate.OUTPUTSELECT
i_RESET_HARD => nr_8a_bus_port_propagate.OUTPUTSELECT
i_RESET_HARD => cpu_speed.OUTPUTSELECT
i_RESET_HARD => cpu_speed.OUTPUTSELECT
i_RESET_HARD => eff_nr_08_contention_disable.OUTPUTSELECT
i_RESET_HARD => expbus_eff_en.OUTPUTSELECT
i_RESET_HARD => expbus_eff_disable_io.OUTPUTSELECT
i_RESET_HARD => expbus_eff_disable_mem.OUTPUTSELECT
i_RESET_HARD => expbus_eff_clken.OUTPUTSELECT
i_RESET_HARD => nr_09_scanlines.OUTPUTSELECT
i_RESET_HARD => nr_09_scanlines.OUTPUTSELECT
i_RESET_HARD => video_timing_change_d.OUTPUTSELECT
i_RESET_HARD => spi_master:spi_master_mod.reset_i
i_RESET_HARD => uart:uart0_mod.reset_i
i_RESET_HARD => uart:uart1_mod.reset_i
i_RESET_HARD => eff_nr_03_machine_timing[0].ENA
i_RESET_HARD => eff_nr_03_machine_timing[1].ENA
i_RESET_HARD => eff_nr_03_machine_timing[2].ENA
i_RESET_HARD => eff_nr_05_scandouble_en.ENA
i_RESET_HARD => eff_nr_05_5060.ENA
i_RESET_HARD => nr_02_reset_type[1].DATAIN
i_RESET_SOFT => reset.IN1
i_RESET_SOFT => nr_80_expbus.OUTPUTSELECT
i_RESET_SOFT => nr_80_expbus.OUTPUTSELECT
i_RESET_SOFT => nr_80_expbus.OUTPUTSELECT
i_RESET_SOFT => nr_80_expbus.OUTPUTSELECT
i_RESET_SOFT => nr_80_expbus.OUTPUTSELECT
i_RESET_SOFT => nr_80_expbus.OUTPUTSELECT
i_RESET_SOFT => nr_80_expbus.OUTPUTSELECT
i_RESET_SOFT => nr_80_expbus.OUTPUTSELECT
i_RESET_SOFT => nr_8c_altrom.OUTPUTSELECT
i_RESET_SOFT => nr_8c_altrom.OUTPUTSELECT
i_RESET_SOFT => nr_8c_altrom.OUTPUTSELECT
i_RESET_SOFT => nr_8c_altrom.OUTPUTSELECT
i_RESET_SOFT => nr_8c_altrom.OUTPUTSELECT
i_RESET_SOFT => nr_8c_altrom.OUTPUTSELECT
i_RESET_SOFT => nr_8c_altrom.OUTPUTSELECT
i_RESET_SOFT => nr_8c_altrom.OUTPUTSELECT
i_RESET_SOFT => port_dffd_reg.OUTPUTSELECT
i_RESET_SOFT => port_dffd_reg.OUTPUTSELECT
i_RESET_SOFT => port_dffd_reg.OUTPUTSELECT
i_RESET_SOFT => port_dffd_reg.OUTPUTSELECT
i_RESET_SOFT => port_dffd_pentagon_512.OUTPUTSELECT
i_RESET_SOFT => cpu_speed.OUTPUTSELECT
i_RESET_SOFT => cpu_speed.OUTPUTSELECT
i_RESET_SOFT => eff_nr_08_contention_disable.OUTPUTSELECT
i_RESET_SOFT => expbus_eff_en.OUTPUTSELECT
i_RESET_SOFT => expbus_eff_disable_io.OUTPUTSELECT
i_RESET_SOFT => expbus_eff_disable_mem.OUTPUTSELECT
i_RESET_SOFT => expbus_eff_clken.OUTPUTSELECT
i_RESET_SOFT => nr_02_reset_type[0].DATAIN
o_RESET_SOFT <= nr_02_soft_reset.DB_MAX_OUTPUT_PORT_TYPE
o_RESET_HARD <= nr_02_hard_reset.DB_MAX_OUTPUT_PORT_TYPE
o_RESET_PERIPHERAL <= nr_02_bus_reset.DB_MAX_OUTPUT_PORT_TYPE
o_FLASH_BOOT <= nr_10_flashboot.DB_MAX_OUTPUT_PORT_TYPE
o_CORE_ID[0] <= nr_10_coreid[0].DB_MAX_OUTPUT_PORT_TYPE
o_CORE_ID[1] <= nr_10_coreid[1].DB_MAX_OUTPUT_PORT_TYPE
o_CORE_ID[2] <= nr_10_coreid[2].DB_MAX_OUTPUT_PORT_TYPE
o_CORE_ID[3] <= nr_10_coreid[3].DB_MAX_OUTPUT_PORT_TYPE
o_CORE_ID[4] <= nr_10_coreid[4].DB_MAX_OUTPUT_PORT_TYPE
i_SPKEY_FUNCTION[1] => hotkeys_0[1].DATAIN
i_SPKEY_FUNCTION[2] => hotkeys_0[2].DATAIN
i_SPKEY_FUNCTION[3] => hotkeys_0[3].DATAIN
i_SPKEY_FUNCTION[4] => hotkeys_0[4].DATAIN
i_SPKEY_FUNCTION[5] => ~NO_FANOUT~
i_SPKEY_FUNCTION[6] => ~NO_FANOUT~
i_SPKEY_FUNCTION[7] => hotkeys_0[7].DATAIN
i_SPKEY_FUNCTION[8] => hotkeys_0[8].DATAIN
i_SPKEY_FUNCTION[9] => hotkeys_0[9].DATAIN
i_SPKEY_FUNCTION[10] => hotkeys_0[10].DATAIN
i_SPKEY_BUTTONS[0] => Mux859.IN169
i_SPKEY_BUTTONS[1] => Mux858.IN176
o_KBD_CANCEL <= nr_68_cancel_extended_keys.DB_MAX_OUTPUT_PORT_TYPE
o_KBD_ROW[0] <= keyrow[0].DB_MAX_OUTPUT_PORT_TYPE
o_KBD_ROW[1] <= keyrow[1].DB_MAX_OUTPUT_PORT_TYPE
o_KBD_ROW[2] <= keyrow[2].DB_MAX_OUTPUT_PORT_TYPE
o_KBD_ROW[3] <= keyrow[3].DB_MAX_OUTPUT_PORT_TYPE
o_KBD_ROW[4] <= keyrow[4].DB_MAX_OUTPUT_PORT_TYPE
o_KBD_ROW[5] <= keyrow[5].DB_MAX_OUTPUT_PORT_TYPE
o_KBD_ROW[6] <= keyrow[6].DB_MAX_OUTPUT_PORT_TYPE
o_KBD_ROW[7] <= keyrow[7].DB_MAX_OUTPUT_PORT_TYPE
i_KBD_COL[0] => port_fe_dat_0.IN1
i_KBD_COL[1] => port_fe_dat_0.IN1
i_KBD_COL[2] => port_fe_dat_0.IN1
i_KBD_COL[3] => port_fe_dat_0.IN1
i_KBD_COL[4] => port_fe_dat_0.IN1
i_KBD_EXTENDED_KEYS[0] => Mux859.IN171
i_KBD_EXTENDED_KEYS[1] => Mux856.IN187
i_KBD_EXTENDED_KEYS[2] => Mux858.IN178
i_KBD_EXTENDED_KEYS[3] => Mux857.IN181
i_KBD_EXTENDED_KEYS[4] => Mux856.IN186
i_KBD_EXTENDED_KEYS[5] => Mux855.IN186
i_KBD_EXTENDED_KEYS[6] => Mux854.IN189
i_KBD_EXTENDED_KEYS[7] => Mux853.IN191
i_KBD_EXTENDED_KEYS[8] => Mux852.IN192
i_KBD_EXTENDED_KEYS[9] => Mux853.IN190
i_KBD_EXTENDED_KEYS[10] => Mux854.IN188
i_KBD_EXTENDED_KEYS[11] => Mux855.IN185
i_KBD_EXTENDED_KEYS[12] => Mux852.IN191
i_KBD_EXTENDED_KEYS[13] => Mux859.IN170
i_KBD_EXTENDED_KEYS[14] => Mux858.IN177
i_KBD_EXTENDED_KEYS[15] => Mux857.IN180
o_KEYMAP_ADDR[0] <= nr_keymap_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_ADDR[1] <= nr_keymap_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_ADDR[2] <= nr_keymap_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_ADDR[3] <= nr_keymap_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_ADDR[4] <= nr_keymap_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_ADDR[5] <= nr_keymap_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_ADDR[6] <= nr_keymap_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_ADDR[7] <= nr_keymap_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_ADDR[8] <= nr_keymap_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_DATA[0] <= nr_wr_dat[0].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_DATA[1] <= nr_wr_dat[1].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_DATA[2] <= nr_wr_dat[2].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_DATA[3] <= nr_wr_dat[3].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_DATA[4] <= nr_wr_dat[4].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_DATA[5] <= nr_wr_dat[5].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_DATA[6] <= nr_wr_dat[6].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_DATA[7] <= nr_wr_dat[7].DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_DATA[8] <= nr_keymap_dat_msb.DB_MAX_OUTPUT_PORT_TYPE
o_KEYMAP_WE <= nr_2b_we.DB_MAX_OUTPUT_PORT_TYPE
i_JOY_LEFT[0] => joyL_1f[0].DATAB
i_JOY_LEFT[0] => joyL_37[0].DATAB
i_JOY_LEFT[0] => joyL_sinc2[1].DATAB
i_JOY_LEFT[0] => joyL_cursB[2].DATAB
i_JOY_LEFT[0] => joyL_sinc1[3].DATAB
i_JOY_LEFT[1] => joyL_1f[1].DATAB
i_JOY_LEFT[1] => joyL_37[1].DATAB
i_JOY_LEFT[1] => joyL_sinc2[0].DATAB
i_JOY_LEFT[1] => joyL_sinc1[4].DATAB
i_JOY_LEFT[1] => joyL_cursA[4].DATAB
i_JOY_LEFT[2] => joyL_1f[2].DATAB
i_JOY_LEFT[2] => joyL_37[2].DATAB
i_JOY_LEFT[2] => joyL_sinc1[2].DATAB
i_JOY_LEFT[2] => joyL_sinc2[2].DATAB
i_JOY_LEFT[2] => joyL_cursB[4].DATAB
i_JOY_LEFT[3] => joyL_up.IN0
i_JOY_LEFT[3] => joyL_1f.IN1
i_JOY_LEFT[3] => joyL_37.IN1
i_JOY_LEFT[4] => joyL_1f[4].DATAB
i_JOY_LEFT[4] => joyL_37[4].DATAB
i_JOY_LEFT[4] => joyL_sinc1[0].DATAB
i_JOY_LEFT[4] => joyL_cursB[0].DATAB
i_JOY_LEFT[4] => joyL_sinc2[4].DATAB
i_JOY_LEFT[5] => joyL_1f[5].DATAB
i_JOY_LEFT[5] => joyL_37[5].DATAB
i_JOY_LEFT[5] => uart0_rx.DATAB
i_JOY_LEFT[5] => uart1_rx.DATAB
i_JOY_LEFT[6] => joyL_up.IN1
i_JOY_LEFT[6] => joyL_1f[6].DATAB
i_JOY_LEFT[6] => joyL_1f.IN1
i_JOY_LEFT[6] => joyL_37[6].DATAB
i_JOY_LEFT[6] => joyL_37.IN1
i_JOY_LEFT[7] => joyL_1f[7].DATAB
i_JOY_LEFT[7] => joyL_37[7].DATAB
i_JOY_LEFT[8] => ~NO_FANOUT~
i_JOY_LEFT[9] => ~NO_FANOUT~
i_JOY_LEFT[10] => ~NO_FANOUT~
i_JOY_RIGHT[0] => joyR_1f[0].DATAB
i_JOY_RIGHT[0] => joyR_37[0].DATAB
i_JOY_RIGHT[0] => joyR_sinc2[1].DATAB
i_JOY_RIGHT[0] => joyR_cursB[2].DATAB
i_JOY_RIGHT[0] => joyR_sinc1[3].DATAB
i_JOY_RIGHT[1] => joyR_1f[1].DATAB
i_JOY_RIGHT[1] => joyR_37[1].DATAB
i_JOY_RIGHT[1] => joyR_sinc2[0].DATAB
i_JOY_RIGHT[1] => joyR_sinc1[4].DATAB
i_JOY_RIGHT[1] => joyR_cursA[4].DATAB
i_JOY_RIGHT[2] => joyR_1f[2].DATAB
i_JOY_RIGHT[2] => joyR_37[2].DATAB
i_JOY_RIGHT[2] => joyR_sinc1[2].DATAB
i_JOY_RIGHT[2] => joyR_sinc2[2].DATAB
i_JOY_RIGHT[2] => joyR_cursB[4].DATAB
i_JOY_RIGHT[3] => joyR_up.IN0
i_JOY_RIGHT[3] => joyR_1f.IN1
i_JOY_RIGHT[3] => joyR_37.IN1
i_JOY_RIGHT[4] => joyR_1f[4].DATAB
i_JOY_RIGHT[4] => joyR_37[4].DATAB
i_JOY_RIGHT[4] => joyR_sinc1[0].DATAB
i_JOY_RIGHT[4] => joyR_cursB[0].DATAB
i_JOY_RIGHT[4] => joyR_sinc2[4].DATAB
i_JOY_RIGHT[5] => joyR_1f[5].DATAB
i_JOY_RIGHT[5] => joyR_37[5].DATAB
i_JOY_RIGHT[6] => joyR_up.IN1
i_JOY_RIGHT[6] => joyR_1f[6].DATAB
i_JOY_RIGHT[6] => joyR_1f.IN1
i_JOY_RIGHT[6] => joyR_37[6].DATAB
i_JOY_RIGHT[6] => joyR_37.IN1
i_JOY_RIGHT[7] => joyR_1f[7].DATAB
i_JOY_RIGHT[7] => joyR_37[7].DATAB
i_JOY_RIGHT[8] => ~NO_FANOUT~
i_JOY_RIGHT[9] => ~NO_FANOUT~
i_JOY_RIGHT[10] => ~NO_FANOUT~
o_JOY_IO_MODE[0] <= io_mode_en.DB_MAX_OUTPUT_PORT_TYPE
o_JOY_IO_MODE[1] <= io_mode[0].DB_MAX_OUTPUT_PORT_TYPE
o_JOY_IO_MODE_LR <= io_mode_lr.DB_MAX_OUTPUT_PORT_TYPE
o_JOY_IO_MODE_PIN_7 <= io_mode_pin_7.DB_MAX_OUTPUT_PORT_TYPE
i_MOUSE_X[0] => port_fbdf_dat[0].DATAIN
i_MOUSE_X[1] => port_fbdf_dat[1].DATAIN
i_MOUSE_X[2] => port_fbdf_dat[2].DATAIN
i_MOUSE_X[3] => port_fbdf_dat[3].DATAIN
i_MOUSE_X[4] => port_fbdf_dat[4].DATAIN
i_MOUSE_X[5] => port_fbdf_dat[5].DATAIN
i_MOUSE_X[6] => port_fbdf_dat[6].DATAIN
i_MOUSE_X[7] => port_fbdf_dat[7].DATAIN
i_MOUSE_Y[0] => port_ffdf_dat[0].DATAIN
i_MOUSE_Y[1] => port_ffdf_dat[1].DATAIN
i_MOUSE_Y[2] => port_ffdf_dat[2].DATAIN
i_MOUSE_Y[3] => port_ffdf_dat[3].DATAIN
i_MOUSE_Y[4] => port_ffdf_dat[4].DATAIN
i_MOUSE_Y[5] => port_ffdf_dat[5].DATAIN
i_MOUSE_Y[6] => port_ffdf_dat[6].DATAIN
i_MOUSE_Y[7] => port_ffdf_dat[7].DATAIN
i_MOUSE_BUTTON[0] => port_fadf_dat[1].DATAIN
i_MOUSE_BUTTON[1] => port_fadf_dat[0].DATAIN
i_MOUSE_BUTTON[2] => port_fadf_dat[2].DATAIN
i_MOUSE_WHEEL[0] => port_fadf_dat[4].DATAIN
i_MOUSE_WHEEL[1] => port_fadf_dat[5].DATAIN
i_MOUSE_WHEEL[2] => port_fadf_dat[6].DATAIN
i_MOUSE_WHEEL[3] => port_fadf_dat[7].DATAIN
o_PS2_MODE <= nr_06_ps2_mode.DB_MAX_OUTPUT_PORT_TYPE
o_MOUSE_CONTROL[0] <= nr_0a_mouse_dpi[0].DB_MAX_OUTPUT_PORT_TYPE
o_MOUSE_CONTROL[1] <= nr_0a_mouse_dpi[1].DB_MAX_OUTPUT_PORT_TYPE
o_MOUSE_CONTROL[2] <= nr_0a_mouse_button_reverse.DB_MAX_OUTPUT_PORT_TYPE
i_I2C_SCL_n => port_103b_dat.IN1
i_I2C_SDA_n => port_113b_dat.IN1
o_I2C_SCL_n <= i2c_scl_o.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_SDA_n <= i2c_sda_o.DB_MAX_OUTPUT_PORT_TYPE
o_SPI_SS_FLASH_n <= port_e7_reg[7].DB_MAX_OUTPUT_PORT_TYPE
o_SPI_SS_SD1_n <= port_e7_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_SPI_SS_SD0_n <= port_e7_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_SPI_SCK <= spi_master:spi_master_mod.spi_sck_o
o_SPI_MOSI <= spi_master:spi_master_mod.spi_mosi_o
i_SPI_SD_MISO => spi_miso.DATAB
i_SPI_FLASH_MISO => spi_miso.DATAB
i_UART0_RX => uart0_rx.DATAA
o_UART0_TX <= uart0_tx_esp.DB_MAX_OUTPUT_PORT_TYPE
o_RGB[0] <= rgb_out_7[0].DB_MAX_OUTPUT_PORT_TYPE
o_RGB[1] <= rgb_out_7[1].DB_MAX_OUTPUT_PORT_TYPE
o_RGB[2] <= rgb_out_7[2].DB_MAX_OUTPUT_PORT_TYPE
o_RGB[3] <= rgb_out_7[3].DB_MAX_OUTPUT_PORT_TYPE
o_RGB[4] <= rgb_out_7[4].DB_MAX_OUTPUT_PORT_TYPE
o_RGB[5] <= rgb_out_7[5].DB_MAX_OUTPUT_PORT_TYPE
o_RGB[6] <= rgb_out_7[6].DB_MAX_OUTPUT_PORT_TYPE
o_RGB[7] <= rgb_out_7[7].DB_MAX_OUTPUT_PORT_TYPE
o_RGB[8] <= rgb_out_7[8].DB_MAX_OUTPUT_PORT_TYPE
o_RGB_CS_n <= rgb_csync_n_o.DB_MAX_OUTPUT_PORT_TYPE
o_RGB_VS_n <= rgb_vsync_n_7.DB_MAX_OUTPUT_PORT_TYPE
o_RGB_HS_n <= rgb_hsync_n_7.DB_MAX_OUTPUT_PORT_TYPE
o_RGB_VB_n <= rgb_vblank_n_7.DB_MAX_OUTPUT_PORT_TYPE
o_RGB_HB_n <= rgb_hblank_n_7.DB_MAX_OUTPUT_PORT_TYPE
o_VIDEO_50_60 <= eff_nr_05_5060.DB_MAX_OUTPUT_PORT_TYPE
o_VIDEO_SCANLINES[0] <= eff_nr_09_scanlines[0].DB_MAX_OUTPUT_PORT_TYPE
o_VIDEO_SCANLINES[1] <= eff_nr_09_scanlines[1].DB_MAX_OUTPUT_PORT_TYPE
o_VIDEO_SCANDOUBLE <= eff_nr_05_scandouble_en.DB_MAX_OUTPUT_PORT_TYPE
o_VIDEO_MODE[0] <= nr_11_video_timing[0].DB_MAX_OUTPUT_PORT_TYPE
o_VIDEO_MODE[1] <= nr_11_video_timing[1].DB_MAX_OUTPUT_PORT_TYPE
o_VIDEO_MODE[2] <= nr_11_video_timing[2].DB_MAX_OUTPUT_PORT_TYPE
o_MACHINE_TIMING[0] <= eff_nr_03_machine_timing[0].DB_MAX_OUTPUT_PORT_TYPE
o_MACHINE_TIMING[1] <= eff_nr_03_machine_timing[1].DB_MAX_OUTPUT_PORT_TYPE
o_MACHINE_TIMING[2] <= eff_nr_03_machine_timing[2].DB_MAX_OUTPUT_PORT_TYPE
o_HDMI_RESET <= video_timing_change_d.DB_MAX_OUTPUT_PORT_TYPE
o_AUDIO_HDMI_AUDIO_EN <= nr_09_hdmi_audio_disable.DB_MAX_OUTPUT_PORT_TYPE
o_AUDIO_SPEAKER_EN <= nr_08_internal_speaker_en.DB_MAX_OUTPUT_PORT_TYPE
o_AUDIO_SPEAKER_BEEP <= internal_speaker_beep_exclusive.DB_MAX_OUTPUT_PORT_TYPE
i_AUDIO_EAR => port_fe_mic_final.IN1
i_AUDIO_EAR => port_fe_dat_0.IN1
o_AUDIO_MIC <= o_AUDIO_MIC.DB_MAX_OUTPUT_PORT_TYPE
o_AUDIO_SPEAKER_EAR <= port_fe_reg[4].DB_MAX_OUTPUT_PORT_TYPE
o_AUDIO_SPEAKER_MIC <= port_fe_mic_final.DB_MAX_OUTPUT_PORT_TYPE
o_AUDIO_L[0] <= audio_mixer:audio_mixer_mod.pcm_L_o[0]
o_AUDIO_L[1] <= audio_mixer:audio_mixer_mod.pcm_L_o[1]
o_AUDIO_L[2] <= audio_mixer:audio_mixer_mod.pcm_L_o[2]
o_AUDIO_L[3] <= audio_mixer:audio_mixer_mod.pcm_L_o[3]
o_AUDIO_L[4] <= audio_mixer:audio_mixer_mod.pcm_L_o[4]
o_AUDIO_L[5] <= audio_mixer:audio_mixer_mod.pcm_L_o[5]
o_AUDIO_L[6] <= audio_mixer:audio_mixer_mod.pcm_L_o[6]
o_AUDIO_L[7] <= audio_mixer:audio_mixer_mod.pcm_L_o[7]
o_AUDIO_L[8] <= audio_mixer:audio_mixer_mod.pcm_L_o[8]
o_AUDIO_L[9] <= audio_mixer:audio_mixer_mod.pcm_L_o[9]
o_AUDIO_L[10] <= audio_mixer:audio_mixer_mod.pcm_L_o[10]
o_AUDIO_L[11] <= audio_mixer:audio_mixer_mod.pcm_L_o[11]
o_AUDIO_L[12] <= audio_mixer:audio_mixer_mod.pcm_L_o[12]
o_AUDIO_R[0] <= audio_mixer:audio_mixer_mod.pcm_R_o[0]
o_AUDIO_R[1] <= audio_mixer:audio_mixer_mod.pcm_R_o[1]
o_AUDIO_R[2] <= audio_mixer:audio_mixer_mod.pcm_R_o[2]
o_AUDIO_R[3] <= audio_mixer:audio_mixer_mod.pcm_R_o[3]
o_AUDIO_R[4] <= audio_mixer:audio_mixer_mod.pcm_R_o[4]
o_AUDIO_R[5] <= audio_mixer:audio_mixer_mod.pcm_R_o[5]
o_AUDIO_R[6] <= audio_mixer:audio_mixer_mod.pcm_R_o[6]
o_AUDIO_R[7] <= audio_mixer:audio_mixer_mod.pcm_R_o[7]
o_AUDIO_R[8] <= audio_mixer:audio_mixer_mod.pcm_R_o[8]
o_AUDIO_R[9] <= audio_mixer:audio_mixer_mod.pcm_R_o[9]
o_AUDIO_R[10] <= audio_mixer:audio_mixer_mod.pcm_R_o[10]
o_AUDIO_R[11] <= audio_mixer:audio_mixer_mod.pcm_R_o[11]
o_AUDIO_R[12] <= audio_mixer:audio_mixer_mod.pcm_R_o[12]
o_RAM_A_ADDR[0] <= cpu_a[0].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[1] <= cpu_a[1].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[2] <= cpu_a[2].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[3] <= cpu_a[3].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[4] <= cpu_a[4].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[5] <= cpu_a[5].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[6] <= cpu_a[6].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[7] <= cpu_a[7].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[8] <= cpu_a[8].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[9] <= cpu_a[9].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[10] <= cpu_a[10].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[11] <= cpu_a[11].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[12] <= cpu_a[12].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[13] <= sram_A20_A13.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[14] <= sram_A20_A13.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[15] <= sram_A20_A13.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[16] <= sram_A20_A13.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[17] <= sram_A20_A13.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[18] <= sram_A20_A13.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[19] <= sram_A20_A13.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_ADDR[20] <= sram_A20_A13.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_REQ <= sram_req_t.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_RD <= cpu_rd_n.DB_MAX_OUTPUT_PORT_TYPE
i_RAM_A_DI[0] => cpu_di_mem.DATAA
i_RAM_A_DI[1] => cpu_di_mem.DATAA
i_RAM_A_DI[2] => cpu_di_mem.DATAA
i_RAM_A_DI[3] => cpu_di_mem.DATAA
i_RAM_A_DI[4] => cpu_di_mem.DATAA
i_RAM_A_DI[5] => cpu_di_mem.DATAA
i_RAM_A_DI[6] => cpu_di_mem.DATAA
i_RAM_A_DI[7] => cpu_di_mem.DATAA
o_RAM_A_DO[0] <= cpu_do[0].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_DO[1] <= cpu_do[1].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_DO[2] <= cpu_do[2].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_DO[3] <= cpu_do[3].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_DO[4] <= cpu_do[4].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_DO[5] <= cpu_do[5].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_DO[6] <= cpu_do[6].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_A_DO[7] <= cpu_do[7].DB_MAX_OUTPUT_PORT_TYPE
o_RAM_B_ADDR[0] <= layer2:layer2_mod.o_layer2_sram_addr[0]
o_RAM_B_ADDR[1] <= layer2:layer2_mod.o_layer2_sram_addr[1]
o_RAM_B_ADDR[2] <= layer2:layer2_mod.o_layer2_sram_addr[2]
o_RAM_B_ADDR[3] <= layer2:layer2_mod.o_layer2_sram_addr[3]
o_RAM_B_ADDR[4] <= layer2:layer2_mod.o_layer2_sram_addr[4]
o_RAM_B_ADDR[5] <= layer2:layer2_mod.o_layer2_sram_addr[5]
o_RAM_B_ADDR[6] <= layer2:layer2_mod.o_layer2_sram_addr[6]
o_RAM_B_ADDR[7] <= layer2:layer2_mod.o_layer2_sram_addr[7]
o_RAM_B_ADDR[8] <= layer2:layer2_mod.o_layer2_sram_addr[8]
o_RAM_B_ADDR[9] <= layer2:layer2_mod.o_layer2_sram_addr[9]
o_RAM_B_ADDR[10] <= layer2:layer2_mod.o_layer2_sram_addr[10]
o_RAM_B_ADDR[11] <= layer2:layer2_mod.o_layer2_sram_addr[11]
o_RAM_B_ADDR[12] <= layer2:layer2_mod.o_layer2_sram_addr[12]
o_RAM_B_ADDR[13] <= layer2:layer2_mod.o_layer2_sram_addr[13]
o_RAM_B_ADDR[14] <= layer2:layer2_mod.o_layer2_sram_addr[14]
o_RAM_B_ADDR[15] <= layer2:layer2_mod.o_layer2_sram_addr[15]
o_RAM_B_ADDR[16] <= layer2:layer2_mod.o_layer2_sram_addr[16]
o_RAM_B_ADDR[17] <= layer2:layer2_mod.o_layer2_sram_addr[17]
o_RAM_B_ADDR[18] <= layer2:layer2_mod.o_layer2_sram_addr[18]
o_RAM_B_ADDR[19] <= layer2:layer2_mod.o_layer2_sram_addr[19]
o_RAM_B_ADDR[20] <= layer2:layer2_mod.o_layer2_sram_addr[20]
o_RAM_B_REQ_T <= layer2:layer2_mod.o_layer2_req_t
i_RAM_B_DI[0] => layer2:layer2_mod.i_layer2_sram_di[0]
i_RAM_B_DI[1] => layer2:layer2_mod.i_layer2_sram_di[1]
i_RAM_B_DI[2] => layer2:layer2_mod.i_layer2_sram_di[2]
i_RAM_B_DI[3] => layer2:layer2_mod.i_layer2_sram_di[3]
i_RAM_B_DI[4] => layer2:layer2_mod.i_layer2_sram_di[4]
i_RAM_B_DI[5] => layer2:layer2_mod.i_layer2_sram_di[5]
i_RAM_B_DI[6] => layer2:layer2_mod.i_layer2_sram_di[6]
i_RAM_B_DI[7] => layer2:layer2_mod.i_layer2_sram_di[7]
o_BUS_ADDR[0] <= cpu_a[0].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[1] <= cpu_a[1].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[2] <= cpu_a[2].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[3] <= cpu_a[3].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[4] <= cpu_a[4].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[5] <= cpu_a[5].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[6] <= cpu_a[6].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[7] <= cpu_a[7].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[8] <= cpu_a[8].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[9] <= cpu_a[9].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[10] <= cpu_a[10].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[11] <= cpu_a[11].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[12] <= cpu_a[12].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[13] <= cpu_a[13].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[14] <= cpu_a[14].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_ADDR[15] <= cpu_a[15].DB_MAX_OUTPUT_PORT_TYPE
i_BUS_DI[0] => cpu_di_mem.DATAB
i_BUS_DI[0] => cpu_di_io.DATAB
i_BUS_DI[0] => port_fe_bus[0].DATAB
i_BUS_DI[1] => cpu_di_mem.DATAB
i_BUS_DI[1] => cpu_di_io.DATAB
i_BUS_DI[1] => port_fe_bus[1].DATAB
i_BUS_DI[2] => cpu_di_mem.DATAB
i_BUS_DI[2] => cpu_di_io.DATAB
i_BUS_DI[2] => port_fe_bus[2].DATAB
i_BUS_DI[3] => cpu_di_mem.DATAB
i_BUS_DI[3] => cpu_di_io.DATAB
i_BUS_DI[3] => port_fe_bus[3].DATAB
i_BUS_DI[4] => cpu_di_mem.DATAB
i_BUS_DI[4] => cpu_di_io.DATAB
i_BUS_DI[4] => port_fe_bus[4].DATAB
i_BUS_DI[5] => cpu_di_mem.DATAB
i_BUS_DI[5] => cpu_di_io.DATAB
i_BUS_DI[6] => cpu_di_mem.DATAB
i_BUS_DI[6] => cpu_di_io.DATAB
i_BUS_DI[7] => cpu_di_mem.DATAB
i_BUS_DI[7] => cpu_di_io.DATAB
o_BUS_DO[0] <= cpu_do[0].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_DO[1] <= cpu_do[1].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_DO[2] <= cpu_do[2].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_DO[3] <= cpu_do[3].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_DO[4] <= cpu_do[4].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_DO[5] <= cpu_do[5].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_DO[6] <= cpu_do[6].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_DO[7] <= cpu_do[7].DB_MAX_OUTPUT_PORT_TYPE
o_BUS_MREQ_n <= bus_mreq_n.DB_MAX_OUTPUT_PORT_TYPE
o_BUS_IORQ_n <= bus_iorq_n.DB_MAX_OUTPUT_PORT_TYPE
o_BUS_RD_n <= cpu_rd_n.DB_MAX_OUTPUT_PORT_TYPE
o_BUS_WR_n <= cpu_wr_n.DB_MAX_OUTPUT_PORT_TYPE
o_BUS_M1_n <= cpu_m1_n.DB_MAX_OUTPUT_PORT_TYPE
i_BUS_WAIT_n => z80_wait_n.IN1
i_BUS_NMI_n => nmi_expbus_en.OUTPUTSELECT
i_BUS_NMI_n => nmi_assert_expbus.IN1
i_BUS_INT_n => z80_int_n.IN1
o_BUS_INT_n <= ula_int_n.DB_MAX_OUTPUT_PORT_TYPE
i_BUS_BUSREQ_n => ~NO_FANOUT~
o_BUS_BUSAK_n <= <VCC>
o_BUS_HALT_n <= cpu_halt_n.DB_MAX_OUTPUT_PORT_TYPE
o_BUS_RFSH_n <= cpu_rfsh_n.DB_MAX_OUTPUT_PORT_TYPE
i_BUS_ROMCS_n => sram_romcs.IN1
i_BUS_ROMCS_n => Mux852.IN193
i_BUS_IORQULA_n => bus_iorq_ula.IN1
o_BUS_EN <= expbus_eff_en.DB_MAX_OUTPUT_PORT_TYPE
o_BUS_CLKEN <= expbus_eff_clken.DB_MAX_OUTPUT_PORT_TYPE
i_ESP_GPIO_20[0] => Mux859.IN172
i_ESP_GPIO_20[1] => ~NO_FANOUT~
i_ESP_GPIO_20[2] => Mux857.IN182
o_ESP_GPIO_0 <= nr_a9_esp_gpio0.DB_MAX_OUTPUT_PORT_TYPE
o_ESP_GPIO_0_EN <= nr_a8_esp_gpio0_en.DB_MAX_OUTPUT_PORT_TYPE
i_GPIO[0] => Mux859.IN176
i_GPIO[1] => Mux858.IN182
i_GPIO[2] => pi_i2c1_sda.DATAB
i_GPIO[2] => Mux857.IN186
i_GPIO[3] => pi_i2c1_scl.DATAB
i_GPIO[3] => Mux856.IN191
i_GPIO[4] => Mux855.IN189
i_GPIO[5] => Mux854.IN192
i_GPIO[6] => Mux853.IN194
i_GPIO[7] => Mux852.IN196
i_GPIO[8] => Mux859.IN175
i_GPIO[9] => pi_spi0_miso.DATAB
i_GPIO[9] => Mux858.IN181
i_GPIO[10] => Mux857.IN185
i_GPIO[11] => Mux856.IN190
i_GPIO[12] => Mux855.IN188
i_GPIO[13] => Mux854.IN191
i_GPIO[14] => pi_uart_rx.IN1
i_GPIO[14] => Mux853.IN193
i_GPIO[15] => pi_uart_rx.IN1
i_GPIO[15] => Mux852.IN195
i_GPIO[16] => Mux859.IN174
i_GPIO[17] => Mux858.IN180
i_GPIO[18] => pi_si2s_sck.IN1
i_GPIO[18] => Mux857.IN184
i_GPIO[19] => pi_si2s_ws.IN1
i_GPIO[19] => Mux856.IN189
i_GPIO[20] => pi_i2s_sd_i.IN1
i_GPIO[20] => Mux855.IN187
i_GPIO[21] => pi_i2s_sd_i.IN1
i_GPIO[21] => Mux854.IN190
i_GPIO[22] => Mux853.IN192
i_GPIO[23] => Mux852.IN194
i_GPIO[24] => Mux859.IN173
i_GPIO[25] => Mux858.IN179
i_GPIO[26] => Mux857.IN183
i_GPIO[27] => Mux856.IN188
o_GPIO[0] <= nr_98_pi_gpio_o[0].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[1] <= nr_98_pi_gpio_o[1].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[2] <= gpio_02.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[3] <= gpio_03.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[4] <= nr_98_pi_gpio_o[4].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[5] <= nr_98_pi_gpio_o[5].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[6] <= nr_98_pi_gpio_o[6].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[7] <= gpio_07.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[8] <= gpio_08.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[9] <= nr_99_pi_gpio_o[1].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[10] <= gpio_10.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[11] <= gpio_11.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[12] <= nr_99_pi_gpio_o[4].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[13] <= nr_99_pi_gpio_o[5].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[14] <= gpio_14.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[15] <= gpio_15.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[16] <= nr_9a_pi_gpio_o[0].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[17] <= nr_9a_pi_gpio_o[1].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[18] <= gpio_18.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[19] <= gpio_19.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[20] <= gpio_20.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[21] <= gpio_21.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[22] <= nr_9a_pi_gpio_o[6].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[23] <= nr_9a_pi_gpio_o[7].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[24] <= nr_9b_pi_gpio_o[0].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[25] <= nr_9b_pi_gpio_o[1].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[26] <= nr_9b_pi_gpio_o[2].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO[27] <= nr_9b_pi_gpio_o[3].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[0] <= nr_90_pi_gpio_o_en[0].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[1] <= nr_90_pi_gpio_o_en[1].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[2] <= gpio_02_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[3] <= gpio_03_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[4] <= nr_90_pi_gpio_o_en[4].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[5] <= nr_90_pi_gpio_o_en[5].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[6] <= nr_90_pi_gpio_o_en[6].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[7] <= gpio_07_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[8] <= gpio_08_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[9] <= gpio_09_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[10] <= gpio_10_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[11] <= gpio_11_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[12] <= nr_91_pi_gpio_o_en[4].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[13] <= nr_91_pi_gpio_o_en[5].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[14] <= gpio_14_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[15] <= gpio_15_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[16] <= nr_92_pi_gpio_o_en[0].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[17] <= nr_92_pi_gpio_o_en[1].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[18] <= gpio_18_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[19] <= gpio_19_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[20] <= gpio_20_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[21] <= gpio_21_en.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[22] <= nr_92_pi_gpio_o_en[6].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[23] <= nr_92_pi_gpio_o_en[7].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[24] <= nr_93_pi_gpio_o_en[0].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[25] <= nr_93_pi_gpio_o_en[1].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[26] <= nr_93_pi_gpio_o_en[2].DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_EN[27] <= nr_93_pi_gpio_o_en[3].DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|T80Na:cpu_mod
RESET_n => Reset_s.ACLR
RESET_n => IORQ_t2.PRESET
CLK_n => T80N:z80n.CLK_n
CLK_n => IORQ_t2.CLK
CLK_n => IORQ_int.CLK
CLK_n => Req_Inhibit.CLK
CLK_n => Reset_s.CLK
CLK_n => DI_Reg[0].CLK
CLK_n => DI_Reg[1].CLK
CLK_n => DI_Reg[2].CLK
CLK_n => DI_Reg[3].CLK
CLK_n => DI_Reg[4].CLK
CLK_n => DI_Reg[5].CLK
CLK_n => DI_Reg[6].CLK
CLK_n => DI_Reg[7].CLK
CLK_n => WR_t2.CLK
CLK_n => MReq_Inhibit.CLK
CLK_n => MREQ.CLK
CLK_n => RD.CLK
CLK_n => IORQ_t1.CLK
WAIT_n => process_3.IN1
WAIT_n => T80N:z80n.WAIT_n
INT_n => T80N:z80n.INT_n
NMI_n => T80N:z80n.NMI_n
BUSRQ_n => T80N:z80n.BUSRQ_n
M1_n <= T80N:z80n.M1_n
MREQ_n <= MREQ_rw.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n_i.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n_i.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n_i.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80N:z80n.RFSH_n
HALT_n <= T80N:z80n.HALT_n
BUSAK_n <= T80N:z80n.BUSAK_n
A[0] <= T80N:z80n.A[0]
A[1] <= T80N:z80n.A[1]
A[2] <= T80N:z80n.A[2]
A[3] <= T80N:z80n.A[3]
A[4] <= T80N:z80n.A[4]
A[5] <= T80N:z80n.A[5]
A[6] <= T80N:z80n.A[6]
A[7] <= T80N:z80n.A[7]
A[8] <= T80N:z80n.A[8]
A[9] <= T80N:z80n.A[9]
A[10] <= T80N:z80n.A[10]
A[11] <= T80N:z80n.A[11]
A[12] <= T80N:z80n.A[12]
A[13] <= T80N:z80n.A[13]
A[14] <= T80N:z80n.A[14]
A[15] <= T80N:z80n.A[15]
D_i[0] => T80N:z80n.DInst[0]
D_i[0] => DI_Reg[0].DATAIN
D_i[1] => T80N:z80n.DInst[1]
D_i[1] => DI_Reg[1].DATAIN
D_i[2] => T80N:z80n.DInst[2]
D_i[2] => DI_Reg[2].DATAIN
D_i[3] => T80N:z80n.DInst[3]
D_i[3] => DI_Reg[3].DATAIN
D_i[4] => T80N:z80n.DInst[4]
D_i[4] => DI_Reg[4].DATAIN
D_i[5] => T80N:z80n.DInst[5]
D_i[5] => DI_Reg[5].DATAIN
D_i[6] => T80N:z80n.DInst[6]
D_i[6] => DI_Reg[6].DATAIN
D_i[7] => T80N:z80n.DInst[7]
D_i[7] => DI_Reg[7].DATAIN
D_o[0] <= T80N:z80n.DO[0]
D_o[1] <= T80N:z80n.DO[1]
D_o[2] <= T80N:z80n.DO[2]
D_o[3] <= T80N:z80n.DO[3]
D_o[4] <= T80N:z80n.DO[4]
D_o[5] <= T80N:z80n.DO[5]
D_o[6] <= T80N:z80n.DO[6]
D_o[7] <= T80N:z80n.DO[7]
Z80N_dout_o <= T80N:z80n.Z80N_dout_o
Z80N_data_o[0] <= T80N:z80n.Z80N_data_o[0]
Z80N_data_o[1] <= T80N:z80n.Z80N_data_o[1]
Z80N_data_o[2] <= T80N:z80n.Z80N_data_o[2]
Z80N_data_o[3] <= T80N:z80n.Z80N_data_o[3]
Z80N_data_o[4] <= T80N:z80n.Z80N_data_o[4]
Z80N_data_o[5] <= T80N:z80n.Z80N_data_o[5]
Z80N_data_o[6] <= T80N:z80n.Z80N_data_o[6]
Z80N_data_o[7] <= T80N:z80n.Z80N_data_o[7]
Z80N_data_o[8] <= T80N:z80n.Z80N_data_o[8]
Z80N_data_o[9] <= T80N:z80n.Z80N_data_o[9]
Z80N_data_o[10] <= T80N:z80n.Z80N_data_o[10]
Z80N_data_o[11] <= T80N:z80n.Z80N_data_o[11]
Z80N_data_o[12] <= T80N:z80n.Z80N_data_o[12]
Z80N_data_o[13] <= T80N:z80n.Z80N_data_o[13]
Z80N_data_o[14] <= T80N:z80n.Z80N_data_o[14]
Z80N_data_o[15] <= T80N:z80n.Z80N_data_o[15]
Z80N_command_o.NONE <= T80N:z80n.Z80N_command_o.NONE
Z80N_command_o.MMU <= T80N:z80n.Z80N_command_o.MMU
Z80N_command_o.NEXTREGW <= T80N:z80n.Z80N_command_o.NEXTREGW
Z80N_command_o.MUL_DE <= T80N:z80n.Z80N_command_o.MUL_DE
Z80N_command_o.ADD_HL_A <= T80N:z80n.Z80N_command_o.ADD_HL_A
Z80N_command_o.ADD_DE_A <= T80N:z80n.Z80N_command_o.ADD_DE_A
Z80N_command_o.ADD_BC_A <= T80N:z80n.Z80N_command_o.ADD_BC_A
Z80N_command_o.SWAPNIB_A <= T80N:z80n.Z80N_command_o.SWAPNIB_A
Z80N_command_o.PIXELDN <= T80N:z80n.Z80N_command_o.PIXELDN
Z80N_command_o.SET_A_E <= T80N:z80n.Z80N_command_o.SET_A_E
Z80N_command_o.PIXELAD <= T80N:z80n.Z80N_command_o.PIXELAD
Z80N_command_o.MIRROR_A <= T80N:z80n.Z80N_command_o.MIRROR_A
Z80N_command_o.PUSH_nn <= T80N:z80n.Z80N_command_o.PUSH_nn
Z80N_command_o.LDPIRX <= T80N:z80n.Z80N_command_o.LDPIRX
Z80N_command_o.ADD_HL_nn <= T80N:z80n.Z80N_command_o.ADD_HL_nn
Z80N_command_o.ADD_DE_nn <= T80N:z80n.Z80N_command_o.ADD_DE_nn
Z80N_command_o.ADD_BC_nn <= T80N:z80n.Z80N_command_o.ADD_BC_nn
Z80N_command_o.LDIRSCALE <= T80N:z80n.Z80N_command_o.LDIRSCALE
Z80N_command_o.BSLA_DE_B <= T80N:z80n.Z80N_command_o.BSLA_DE_B
Z80N_command_o.BSRA_DE_B <= T80N:z80n.Z80N_command_o.BSRA_DE_B
Z80N_command_o.BSRL_DE_B <= T80N:z80n.Z80N_command_o.BSRL_DE_B
Z80N_command_o.BSRF_DE_B <= T80N:z80n.Z80N_command_o.BSRF_DE_B
Z80N_command_o.BRLC_DE_B <= T80N:z80n.Z80N_command_o.BRLC_DE_B
Z80N_command_o.JP_C <= T80N:z80n.Z80N_command_o.JP_C


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n
RESET_n => RFSH_n.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => PC.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => A.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => TmpAddr.OUTPUTSELECT
RESET_n => IR.OUTPUTSELECT
RESET_n => IR.OUTPUTSELECT
RESET_n => IR.OUTPUTSELECT
RESET_n => IR.OUTPUTSELECT
RESET_n => IR.OUTPUTSELECT
RESET_n => IR.OUTPUTSELECT
RESET_n => IR.OUTPUTSELECT
RESET_n => IR.OUTPUTSELECT
RESET_n => ISet.OUTPUTSELECT
RESET_n => ISet.OUTPUTSELECT
RESET_n => XY_State.OUTPUTSELECT
RESET_n => XY_State.OUTPUTSELECT
RESET_n => IStatus.OUTPUTSELECT
RESET_n => IStatus.OUTPUTSELECT
RESET_n => MCycles.OUTPUTSELECT
RESET_n => MCycles.OUTPUTSELECT
RESET_n => MCycles.OUTPUTSELECT
RESET_n => DO.OUTPUTSELECT
RESET_n => DO.OUTPUTSELECT
RESET_n => DO.OUTPUTSELECT
RESET_n => DO.OUTPUTSELECT
RESET_n => DO.OUTPUTSELECT
RESET_n => DO.OUTPUTSELECT
RESET_n => DO.OUTPUTSELECT
RESET_n => DO.OUTPUTSELECT
RESET_n => ACC.OUTPUTSELECT
RESET_n => ACC.OUTPUTSELECT
RESET_n => ACC.OUTPUTSELECT
RESET_n => ACC.OUTPUTSELECT
RESET_n => ACC.OUTPUTSELECT
RESET_n => ACC.OUTPUTSELECT
RESET_n => ACC.OUTPUTSELECT
RESET_n => ACC.OUTPUTSELECT
RESET_n => F.OUTPUTSELECT
RESET_n => F.OUTPUTSELECT
RESET_n => F.OUTPUTSELECT
RESET_n => F.OUTPUTSELECT
RESET_n => F.OUTPUTSELECT
RESET_n => F.OUTPUTSELECT
RESET_n => F.OUTPUTSELECT
RESET_n => F.OUTPUTSELECT
RESET_n => Ap.OUTPUTSELECT
RESET_n => Ap.OUTPUTSELECT
RESET_n => Ap.OUTPUTSELECT
RESET_n => Ap.OUTPUTSELECT
RESET_n => Ap.OUTPUTSELECT
RESET_n => Ap.OUTPUTSELECT
RESET_n => Ap.OUTPUTSELECT
RESET_n => Ap.OUTPUTSELECT
RESET_n => Fp.OUTPUTSELECT
RESET_n => Fp.OUTPUTSELECT
RESET_n => Fp.OUTPUTSELECT
RESET_n => Fp.OUTPUTSELECT
RESET_n => Fp.OUTPUTSELECT
RESET_n => Fp.OUTPUTSELECT
RESET_n => Fp.OUTPUTSELECT
RESET_n => Fp.OUTPUTSELECT
RESET_n => I.OUTPUTSELECT
RESET_n => I.OUTPUTSELECT
RESET_n => I.OUTPUTSELECT
RESET_n => I.OUTPUTSELECT
RESET_n => I.OUTPUTSELECT
RESET_n => I.OUTPUTSELECT
RESET_n => I.OUTPUTSELECT
RESET_n => I.OUTPUTSELECT
RESET_n => R.OUTPUTSELECT
RESET_n => R.OUTPUTSELECT
RESET_n => R.OUTPUTSELECT
RESET_n => R.OUTPUTSELECT
RESET_n => R.OUTPUTSELECT
RESET_n => R.OUTPUTSELECT
RESET_n => R.OUTPUTSELECT
RESET_n => R.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => SP.OUTPUTSELECT
RESET_n => Alternate.OUTPUTSELECT
RESET_n => Read_To_Reg_r.OUTPUTSELECT
RESET_n => Read_To_Reg_r.OUTPUTSELECT
RESET_n => Read_To_Reg_r.OUTPUTSELECT
RESET_n => Read_To_Reg_r.OUTPUTSELECT
RESET_n => Read_To_Reg_r.OUTPUTSELECT
RESET_n => Arith16_r.OUTPUTSELECT
RESET_n => BTR_r.OUTPUTSELECT
RESET_n => Z16_r.OUTPUTSELECT
RESET_n => ALU_Op_r.OUTPUTSELECT
RESET_n => ALU_Op_r.OUTPUTSELECT
RESET_n => ALU_Op_r.OUTPUTSELECT
RESET_n => ALU_Op_r.OUTPUTSELECT
RESET_n => Save_ALU_r.OUTPUTSELECT
RESET_n => PreserveC_r.OUTPUTSELECT
RESET_n => XY_Ind.OUTPUTSELECT
RESET_n => MCycle.OUTPUTSELECT
RESET_n => MCycle.OUTPUTSELECT
RESET_n => MCycle.OUTPUTSELECT
RESET_n => TState.OUTPUTSELECT
RESET_n => TState.OUTPUTSELECT
RESET_n => TState.OUTPUTSELECT
RESET_n => Pre_XY_F_M.OUTPUTSELECT
RESET_n => Pre_XY_F_M.OUTPUTSELECT
RESET_n => Pre_XY_F_M.OUTPUTSELECT
RESET_n => Halt_FF.OUTPUTSELECT
RESET_n => BusAck.OUTPUTSELECT
RESET_n => NMICycle.OUTPUTSELECT
RESET_n => IntCycle.OUTPUTSELECT
RESET_n => IntE_FF1.OUTPUTSELECT
RESET_n => IntE_FF2.OUTPUTSELECT
RESET_n => No_BTR.OUTPUTSELECT
RESET_n => Auto_Wait_t1.OUTPUTSELECT
RESET_n => Auto_Wait_t2.OUTPUTSELECT
RESET_n => M1_n.OUTPUTSELECT
RESET_n => BusReq_s.OUTPUTSELECT
RESET_n => INT_s.OUTPUTSELECT
RESET_n => NMI_s.OUTPUTSELECT
RESET_n => OldNMI_n.OUTPUTSELECT
RESET_n => RegsL[6][6].ENA
RESET_n => RegsL[6][5].ENA
RESET_n => RegsL[6][4].ENA
RESET_n => RegsL[6][3].ENA
RESET_n => RegsL[6][2].ENA
RESET_n => RegsL[6][1].ENA
RESET_n => RegsL[6][0].ENA
RESET_n => RegsL[7][7].ENA
RESET_n => RegsL[7][6].ENA
RESET_n => RegsL[7][5].ENA
RESET_n => RegsL[7][4].ENA
RESET_n => RegsL[7][3].ENA
RESET_n => RegsL[7][2].ENA
RESET_n => RegsL[7][1].ENA
RESET_n => reg_direct_val_L_b[0].ENA
RESET_n => RegsL[7][0].ENA
RESET_n => RegsL[6][7].ENA
RESET_n => RegsL[5][0].ENA
RESET_n => RegsL[5][1].ENA
RESET_n => RegsL[5][2].ENA
RESET_n => RegsL[5][3].ENA
RESET_n => RegsL[5][4].ENA
RESET_n => RegsL[5][5].ENA
RESET_n => RegsL[5][6].ENA
RESET_n => RegsL[5][7].ENA
RESET_n => RegsL[4][0].ENA
RESET_n => RegsL[4][1].ENA
RESET_n => RegsL[4][2].ENA
RESET_n => RegsL[4][3].ENA
RESET_n => RegsL[4][4].ENA
RESET_n => RegsL[4][5].ENA
RESET_n => RegsL[4][6].ENA
RESET_n => RegsL[4][7].ENA
RESET_n => RegsL[3][0].ENA
RESET_n => RegsL[3][1].ENA
RESET_n => RegsL[3][2].ENA
RESET_n => RegsL[3][3].ENA
RESET_n => RegsL[3][4].ENA
RESET_n => RegsL[3][5].ENA
RESET_n => RegsL[3][6].ENA
RESET_n => RegsL[3][7].ENA
RESET_n => RegsL[2][0].ENA
RESET_n => RegsL[2][1].ENA
RESET_n => RegsL[2][2].ENA
RESET_n => RegsL[2][3].ENA
RESET_n => RegsL[2][4].ENA
RESET_n => RegsL[2][5].ENA
RESET_n => RegsL[2][6].ENA
RESET_n => RegsL[2][7].ENA
RESET_n => RegsL[1][0].ENA
RESET_n => RegsL[1][1].ENA
RESET_n => RegsL[1][2].ENA
RESET_n => RegsL[1][3].ENA
RESET_n => RegsL[1][4].ENA
RESET_n => RegsL[1][5].ENA
RESET_n => RegsL[1][6].ENA
RESET_n => RegsL[1][7].ENA
RESET_n => RegsL[0][0].ENA
RESET_n => RegsL[0][1].ENA
RESET_n => RegsL[0][2].ENA
RESET_n => RegsL[0][3].ENA
RESET_n => RegsL[0][4].ENA
RESET_n => RegsL[0][5].ENA
RESET_n => RegsL[0][6].ENA
RESET_n => RegsL[0][7].ENA
RESET_n => RegsH[7][0].ENA
RESET_n => RegsH[7][1].ENA
RESET_n => RegsH[7][2].ENA
RESET_n => RegsH[7][3].ENA
RESET_n => RegsH[7][4].ENA
RESET_n => RegsH[7][5].ENA
RESET_n => RegsH[7][6].ENA
RESET_n => RegsH[7][7].ENA
RESET_n => RegsH[6][0].ENA
RESET_n => RegsH[6][1].ENA
RESET_n => RegsH[6][2].ENA
RESET_n => RegsH[6][3].ENA
RESET_n => RegsH[6][4].ENA
RESET_n => RegsH[6][5].ENA
RESET_n => RegsH[6][6].ENA
RESET_n => RegsH[6][7].ENA
RESET_n => RegsH[5][0].ENA
RESET_n => RegsH[5][1].ENA
RESET_n => RegsH[5][2].ENA
RESET_n => RegsH[5][3].ENA
RESET_n => RegsH[5][4].ENA
RESET_n => RegsH[5][5].ENA
RESET_n => RegsH[5][6].ENA
RESET_n => RegsH[5][7].ENA
RESET_n => RegsH[4][0].ENA
RESET_n => RegsH[4][1].ENA
RESET_n => RegsH[4][2].ENA
RESET_n => RegsH[4][3].ENA
RESET_n => RegsH[4][4].ENA
RESET_n => RegsH[4][5].ENA
RESET_n => RegsH[4][6].ENA
RESET_n => RegsH[4][7].ENA
RESET_n => RegsH[3][0].ENA
RESET_n => RegsH[3][1].ENA
RESET_n => RegsH[3][2].ENA
RESET_n => RegsH[3][3].ENA
RESET_n => RegsH[3][4].ENA
RESET_n => RegsH[3][5].ENA
RESET_n => RegsH[3][6].ENA
RESET_n => RegsH[3][7].ENA
RESET_n => RegsH[2][0].ENA
RESET_n => RegsH[2][1].ENA
RESET_n => RegsH[2][2].ENA
RESET_n => RegsH[2][3].ENA
RESET_n => RegsH[2][4].ENA
RESET_n => RegsH[2][5].ENA
RESET_n => RegsH[2][6].ENA
RESET_n => RegsH[2][7].ENA
RESET_n => RegsH[1][0].ENA
RESET_n => RegsH[1][1].ENA
RESET_n => RegsH[1][2].ENA
RESET_n => RegsH[1][3].ENA
RESET_n => RegsH[1][4].ENA
RESET_n => RegsH[1][5].ENA
RESET_n => RegsH[1][6].ENA
RESET_n => RegsH[1][7].ENA
RESET_n => RegsH[0][0].ENA
RESET_n => RegsH[0][1].ENA
RESET_n => RegsH[0][2].ENA
RESET_n => RegsH[0][3].ENA
RESET_n => RegsH[0][4].ENA
RESET_n => RegsH[0][5].ENA
RESET_n => RegsH[0][6].ENA
RESET_n => RegsH[0][7].ENA
RESET_n => reg_direct_val_L_b[1].ENA
RESET_n => reg_direct_val_L_b[2].ENA
RESET_n => reg_direct_val_L_b[3].ENA
RESET_n => reg_direct_val_L_b[4].ENA
RESET_n => reg_direct_val_L_b[5].ENA
RESET_n => reg_direct_val_L_b[6].ENA
RESET_n => reg_direct_val_L_b[7].ENA
RESET_n => reg_direct_val_H_b[0].ENA
RESET_n => reg_direct_val_H_b[1].ENA
RESET_n => reg_direct_val_H_b[2].ENA
RESET_n => reg_direct_val_H_b[3].ENA
RESET_n => reg_direct_val_H_b[4].ENA
RESET_n => reg_direct_val_H_b[5].ENA
RESET_n => reg_direct_val_H_b[6].ENA
RESET_n => reg_direct_val_H_b[7].ENA
RESET_n => reg_direct_val_L_a[0].ENA
RESET_n => reg_direct_val_L_a[1].ENA
RESET_n => reg_direct_val_L_a[2].ENA
RESET_n => reg_direct_val_L_a[3].ENA
RESET_n => reg_direct_val_L_a[4].ENA
RESET_n => reg_direct_val_L_a[5].ENA
RESET_n => reg_direct_val_L_a[6].ENA
RESET_n => reg_direct_val_L_a[7].ENA
RESET_n => reg_direct_val_H_a[0].ENA
RESET_n => reg_direct_val_H_a[1].ENA
RESET_n => reg_direct_val_H_a[2].ENA
RESET_n => reg_direct_val_H_a[3].ENA
RESET_n => reg_direct_val_H_a[4].ENA
RESET_n => reg_direct_val_H_a[5].ENA
RESET_n => reg_direct_val_H_a[6].ENA
RESET_n => reg_direct_val_H_a[7].ENA
RESET_n => reg_direct_add_H_c[0].ENA
RESET_n => reg_direct_add_H_c[1].ENA
RESET_n => reg_direct_add_H_c[2].ENA
RESET_n => reg_direct_add_L_b[0].ENA
RESET_n => reg_direct_add_L_b[1].ENA
RESET_n => reg_direct_add_L_b[2].ENA
RESET_n => reg_direct_add_H_b[0].ENA
RESET_n => reg_direct_add_H_b[1].ENA
RESET_n => reg_direct_add_H_b[2].ENA
RESET_n => reg_direct_add_L_a[0].ENA
RESET_n => reg_direct_add_L_a[1].ENA
RESET_n => reg_direct_add_L_a[2].ENA
RESET_n => reg_direct_add_H_a[0].ENA
RESET_n => reg_direct_add_H_a[1].ENA
RESET_n => reg_direct_add_H_a[2].ENA
RESET_n => reg_direct_L_b.ENA
RESET_n => reg_direct_H_b.ENA
RESET_n => reg_direct_L_a.ENA
RESET_n => reg_direct_H_a.ENA
RESET_n => reg_temp_t[16].ENA
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => BusAck.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => NMI_s.CLK
CLK_n => INT_s.CLK
CLK_n => BusReq_s.CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegsL[7][0].CLK
CLK_n => RegsL[7][1].CLK
CLK_n => RegsL[7][2].CLK
CLK_n => RegsL[7][3].CLK
CLK_n => RegsL[7][4].CLK
CLK_n => RegsL[7][5].CLK
CLK_n => RegsL[7][6].CLK
CLK_n => RegsL[7][7].CLK
CLK_n => RegsL[6][0].CLK
CLK_n => RegsL[6][1].CLK
CLK_n => RegsL[6][2].CLK
CLK_n => RegsL[6][3].CLK
CLK_n => RegsL[6][4].CLK
CLK_n => RegsL[6][5].CLK
CLK_n => RegsL[6][6].CLK
CLK_n => RegsL[6][7].CLK
CLK_n => RegsL[5][0].CLK
CLK_n => RegsL[5][1].CLK
CLK_n => RegsL[5][2].CLK
CLK_n => RegsL[5][3].CLK
CLK_n => RegsL[5][4].CLK
CLK_n => RegsL[5][5].CLK
CLK_n => RegsL[5][6].CLK
CLK_n => RegsL[5][7].CLK
CLK_n => RegsL[4][0].CLK
CLK_n => RegsL[4][1].CLK
CLK_n => RegsL[4][2].CLK
CLK_n => RegsL[4][3].CLK
CLK_n => RegsL[4][4].CLK
CLK_n => RegsL[4][5].CLK
CLK_n => RegsL[4][6].CLK
CLK_n => RegsL[4][7].CLK
CLK_n => RegsL[3][0].CLK
CLK_n => RegsL[3][1].CLK
CLK_n => RegsL[3][2].CLK
CLK_n => RegsL[3][3].CLK
CLK_n => RegsL[3][4].CLK
CLK_n => RegsL[3][5].CLK
CLK_n => RegsL[3][6].CLK
CLK_n => RegsL[3][7].CLK
CLK_n => RegsL[2][0].CLK
CLK_n => RegsL[2][1].CLK
CLK_n => RegsL[2][2].CLK
CLK_n => RegsL[2][3].CLK
CLK_n => RegsL[2][4].CLK
CLK_n => RegsL[2][5].CLK
CLK_n => RegsL[2][6].CLK
CLK_n => RegsL[2][7].CLK
CLK_n => RegsL[1][0].CLK
CLK_n => RegsL[1][1].CLK
CLK_n => RegsL[1][2].CLK
CLK_n => RegsL[1][3].CLK
CLK_n => RegsL[1][4].CLK
CLK_n => RegsL[1][5].CLK
CLK_n => RegsL[1][6].CLK
CLK_n => RegsL[1][7].CLK
CLK_n => RegsL[0][0].CLK
CLK_n => RegsL[0][1].CLK
CLK_n => RegsL[0][2].CLK
CLK_n => RegsL[0][3].CLK
CLK_n => RegsL[0][4].CLK
CLK_n => RegsL[0][5].CLK
CLK_n => RegsL[0][6].CLK
CLK_n => RegsL[0][7].CLK
CLK_n => RegsH[7][0].CLK
CLK_n => RegsH[7][1].CLK
CLK_n => RegsH[7][2].CLK
CLK_n => RegsH[7][3].CLK
CLK_n => RegsH[7][4].CLK
CLK_n => RegsH[7][5].CLK
CLK_n => RegsH[7][6].CLK
CLK_n => RegsH[7][7].CLK
CLK_n => RegsH[6][0].CLK
CLK_n => RegsH[6][1].CLK
CLK_n => RegsH[6][2].CLK
CLK_n => RegsH[6][3].CLK
CLK_n => RegsH[6][4].CLK
CLK_n => RegsH[6][5].CLK
CLK_n => RegsH[6][6].CLK
CLK_n => RegsH[6][7].CLK
CLK_n => RegsH[5][0].CLK
CLK_n => RegsH[5][1].CLK
CLK_n => RegsH[5][2].CLK
CLK_n => RegsH[5][3].CLK
CLK_n => RegsH[5][4].CLK
CLK_n => RegsH[5][5].CLK
CLK_n => RegsH[5][6].CLK
CLK_n => RegsH[5][7].CLK
CLK_n => RegsH[4][0].CLK
CLK_n => RegsH[4][1].CLK
CLK_n => RegsH[4][2].CLK
CLK_n => RegsH[4][3].CLK
CLK_n => RegsH[4][4].CLK
CLK_n => RegsH[4][5].CLK
CLK_n => RegsH[4][6].CLK
CLK_n => RegsH[4][7].CLK
CLK_n => RegsH[3][0].CLK
CLK_n => RegsH[3][1].CLK
CLK_n => RegsH[3][2].CLK
CLK_n => RegsH[3][3].CLK
CLK_n => RegsH[3][4].CLK
CLK_n => RegsH[3][5].CLK
CLK_n => RegsH[3][6].CLK
CLK_n => RegsH[3][7].CLK
CLK_n => RegsH[2][0].CLK
CLK_n => RegsH[2][1].CLK
CLK_n => RegsH[2][2].CLK
CLK_n => RegsH[2][3].CLK
CLK_n => RegsH[2][4].CLK
CLK_n => RegsH[2][5].CLK
CLK_n => RegsH[2][6].CLK
CLK_n => RegsH[2][7].CLK
CLK_n => RegsH[1][0].CLK
CLK_n => RegsH[1][1].CLK
CLK_n => RegsH[1][2].CLK
CLK_n => RegsH[1][3].CLK
CLK_n => RegsH[1][4].CLK
CLK_n => RegsH[1][5].CLK
CLK_n => RegsH[1][6].CLK
CLK_n => RegsH[1][7].CLK
CLK_n => RegsH[0][0].CLK
CLK_n => RegsH[0][1].CLK
CLK_n => RegsH[0][2].CLK
CLK_n => RegsH[0][3].CLK
CLK_n => RegsH[0][4].CLK
CLK_n => RegsH[0][5].CLK
CLK_n => RegsH[0][6].CLK
CLK_n => RegsH[0][7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => reg_direct_val_L_b[0].CLK
CLK_n => reg_direct_val_L_b[1].CLK
CLK_n => reg_direct_val_L_b[2].CLK
CLK_n => reg_direct_val_L_b[3].CLK
CLK_n => reg_direct_val_L_b[4].CLK
CLK_n => reg_direct_val_L_b[5].CLK
CLK_n => reg_direct_val_L_b[6].CLK
CLK_n => reg_direct_val_L_b[7].CLK
CLK_n => reg_direct_val_H_b[0].CLK
CLK_n => reg_direct_val_H_b[1].CLK
CLK_n => reg_direct_val_H_b[2].CLK
CLK_n => reg_direct_val_H_b[3].CLK
CLK_n => reg_direct_val_H_b[4].CLK
CLK_n => reg_direct_val_H_b[5].CLK
CLK_n => reg_direct_val_H_b[6].CLK
CLK_n => reg_direct_val_H_b[7].CLK
CLK_n => reg_direct_val_L_a[0].CLK
CLK_n => reg_direct_val_L_a[1].CLK
CLK_n => reg_direct_val_L_a[2].CLK
CLK_n => reg_direct_val_L_a[3].CLK
CLK_n => reg_direct_val_L_a[4].CLK
CLK_n => reg_direct_val_L_a[5].CLK
CLK_n => reg_direct_val_L_a[6].CLK
CLK_n => reg_direct_val_L_a[7].CLK
CLK_n => reg_direct_val_H_a[0].CLK
CLK_n => reg_direct_val_H_a[1].CLK
CLK_n => reg_direct_val_H_a[2].CLK
CLK_n => reg_direct_val_H_a[3].CLK
CLK_n => reg_direct_val_H_a[4].CLK
CLK_n => reg_direct_val_H_a[5].CLK
CLK_n => reg_direct_val_H_a[6].CLK
CLK_n => reg_direct_val_H_a[7].CLK
CLK_n => reg_direct_add_H_c[0].CLK
CLK_n => reg_direct_add_H_c[1].CLK
CLK_n => reg_direct_add_H_c[2].CLK
CLK_n => reg_direct_add_L_b[0].CLK
CLK_n => reg_direct_add_L_b[1].CLK
CLK_n => reg_direct_add_L_b[2].CLK
CLK_n => reg_direct_add_H_b[0].CLK
CLK_n => reg_direct_add_H_b[1].CLK
CLK_n => reg_direct_add_H_b[2].CLK
CLK_n => reg_direct_add_L_a[0].CLK
CLK_n => reg_direct_add_L_a[1].CLK
CLK_n => reg_direct_add_L_a[2].CLK
CLK_n => reg_direct_add_H_a[0].CLK
CLK_n => reg_direct_add_H_a[1].CLK
CLK_n => reg_direct_add_H_a[2].CLK
CLK_n => reg_direct_L_b.CLK
CLK_n => reg_direct_H_b.CLK
CLK_n => reg_direct_L_a.CLK
CLK_n => reg_direct_H_a.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => TmpAddr[0].CLK
CLK_n => TmpAddr[1].CLK
CLK_n => TmpAddr[2].CLK
CLK_n => TmpAddr[3].CLK
CLK_n => TmpAddr[4].CLK
CLK_n => TmpAddr[5].CLK
CLK_n => TmpAddr[6].CLK
CLK_n => TmpAddr[7].CLK
CLK_n => TmpAddr[8].CLK
CLK_n => TmpAddr[9].CLK
CLK_n => TmpAddr[10].CLK
CLK_n => TmpAddr[11].CLK
CLK_n => TmpAddr[12].CLK
CLK_n => TmpAddr[13].CLK
CLK_n => TmpAddr[14].CLK
CLK_n => TmpAddr[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CLK_n => reg_temp_t[16].CLK
CEN => ClkEn.IN1
CEN => RFSH_n.OUTPUTSELECT
CEN => BusReq_s.OUTPUTSELECT
CEN => INT_s.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
CEN => OldNMI_n.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
WAIT_n => process_6.IN1
WAIT_n => process_8.IN1
WAIT_n => process_8.IN1
INT_n => INT_s.DATAB
NMI_n => OldNMI_n.DATAB
NMI_n => process_7.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80N_MCode:mcode.IORQ
NoRead <= T80N_MCode:mcode.NoRead
Write <= T80N_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BusAck.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add2.IN32
DI[0] => Add5.IN32
DI[0] => PC.DATAB
DI[0] => TmpAddr.DATAB
DI[0] => TmpAddr.DATAB
DI[0] => F.IN0
DI[0] => Mux178.IN15
DI[0] => Mux186.IN10
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[0] => T80N_MCode:mcode.ext_Data_i[0]
DI[0] => Equal28.IN7
DI[1] => Save_Mux.DATAB
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add2.IN31
DI[1] => Add5.IN31
DI[1] => PC.DATAB
DI[1] => TmpAddr.DATAB
DI[1] => TmpAddr.DATAB
DI[1] => F.IN1
DI[1] => Mux177.IN15
DI[1] => Mux185.IN10
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[1] => T80N_MCode:mcode.ext_Data_i[1]
DI[1] => Equal28.IN6
DI[2] => Save_Mux.DATAB
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add2.IN30
DI[2] => Add5.IN30
DI[2] => PC.DATAB
DI[2] => TmpAddr.DATAB
DI[2] => TmpAddr.DATAB
DI[2] => F.IN1
DI[2] => Mux176.IN15
DI[2] => Mux184.IN10
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[2] => T80N_MCode:mcode.ext_Data_i[2]
DI[2] => Equal28.IN5
DI[3] => Save_Mux.DATAB
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add2.IN29
DI[3] => Add5.IN29
DI[3] => PC.DATAB
DI[3] => TmpAddr.DATAB
DI[3] => TmpAddr.DATAB
DI[3] => F.IN1
DI[3] => Mux175.IN15
DI[3] => Mux183.IN10
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[3] => T80N_MCode:mcode.ext_Data_i[3]
DI[3] => Equal28.IN4
DI[4] => Save_Mux.DATAB
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add2.IN28
DI[4] => Add5.IN28
DI[4] => PC.DATAB
DI[4] => TmpAddr.DATAB
DI[4] => TmpAddr.DATAB
DI[4] => F.IN1
DI[4] => Mux174.IN15
DI[4] => Mux182.IN10
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[4] => T80N_MCode:mcode.ext_Data_i[4]
DI[4] => Equal28.IN3
DI[5] => Save_Mux.DATAB
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add2.IN27
DI[5] => Add5.IN27
DI[5] => PC.DATAB
DI[5] => TmpAddr.DATAB
DI[5] => TmpAddr.DATAB
DI[5] => F.IN1
DI[5] => Mux173.IN15
DI[5] => Mux181.IN10
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[5] => T80N_MCode:mcode.ext_Data_i[5]
DI[5] => Equal28.IN2
DI[6] => Save_Mux.DATAB
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add2.IN26
DI[6] => Add5.IN26
DI[6] => PC.DATAB
DI[6] => TmpAddr.DATAB
DI[6] => TmpAddr.DATAB
DI[6] => F.IN1
DI[6] => Mux172.IN15
DI[6] => Mux180.IN10
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[6] => T80N_MCode:mcode.ext_Data_i[6]
DI[6] => Equal28.IN1
DI[7] => Save_Mux.DATAB
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add2.IN17
DI[7] => Add2.IN18
DI[7] => Add2.IN19
DI[7] => Add2.IN20
DI[7] => Add2.IN21
DI[7] => Add2.IN22
DI[7] => Add2.IN23
DI[7] => Add2.IN24
DI[7] => Add2.IN25
DI[7] => Add5.IN17
DI[7] => Add5.IN18
DI[7] => Add5.IN19
DI[7] => Add5.IN20
DI[7] => Add5.IN21
DI[7] => Add5.IN22
DI[7] => Add5.IN23
DI[7] => Add5.IN24
DI[7] => Add5.IN25
DI[7] => PC.DATAB
DI[7] => TmpAddr.DATAB
DI[7] => TmpAddr.DATAB
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux171.IN15
DI[7] => Mux179.IN10
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DI[7] => T80N_MCode:mcode.ext_Data_i[7]
DI[7] => Equal28.IN0
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80N_MCode:mcode.I_DJNZ
Z80N_dout_o <= T80N_MCode:mcode.Z80N_dout_o
Z80N_data_o[0] <= T80N_MCode:mcode.Z80N_data_o[0]
Z80N_data_o[1] <= T80N_MCode:mcode.Z80N_data_o[1]
Z80N_data_o[2] <= T80N_MCode:mcode.Z80N_data_o[2]
Z80N_data_o[3] <= T80N_MCode:mcode.Z80N_data_o[3]
Z80N_data_o[4] <= T80N_MCode:mcode.Z80N_data_o[4]
Z80N_data_o[5] <= T80N_MCode:mcode.Z80N_data_o[5]
Z80N_data_o[6] <= T80N_MCode:mcode.Z80N_data_o[6]
Z80N_data_o[7] <= T80N_MCode:mcode.Z80N_data_o[7]
Z80N_data_o[8] <= T80N_MCode:mcode.Z80N_data_o[8]
Z80N_data_o[9] <= T80N_MCode:mcode.Z80N_data_o[9]
Z80N_data_o[10] <= T80N_MCode:mcode.Z80N_data_o[10]
Z80N_data_o[11] <= T80N_MCode:mcode.Z80N_data_o[11]
Z80N_data_o[12] <= T80N_MCode:mcode.Z80N_data_o[12]
Z80N_data_o[13] <= T80N_MCode:mcode.Z80N_data_o[13]
Z80N_data_o[14] <= T80N_MCode:mcode.Z80N_data_o[14]
Z80N_data_o[15] <= T80N_MCode:mcode.Z80N_data_o[15]
Z80N_command_o.NONE <= Z80N_command_o.NONE.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.MMU <= Z80N_command_o.MMU.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.NEXTREGW <= Z80N_command_o.NEXTREGW.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.MUL_DE <= Z80N_command_o.MUL_DE.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_HL_A <= Z80N_command_o.ADD_HL_A.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_DE_A <= Z80N_command_o.ADD_DE_A.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_BC_A <= Z80N_command_o.ADD_BC_A.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.SWAPNIB_A <= Z80N_command_o.SWAPNIB_A.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.PIXELDN <= Z80N_command_o.PIXELDN.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.SET_A_E <= Z80N_command_o.SET_A_E.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.PIXELAD <= Z80N_command_o.PIXELAD.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.MIRROR_A <= Z80N_command_o.MIRROR_A.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.PUSH_nn <= Z80N_command_o.PUSH_nn.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.LDPIRX <= Z80N_command_o.LDPIRX.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_HL_nn <= Z80N_command_o.ADD_HL_nn.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_DE_nn <= Z80N_command_o.ADD_DE_nn.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_BC_nn <= Z80N_command_o.ADD_BC_nn.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.LDIRSCALE <= Z80N_command_o.LDIRSCALE.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BSLA_DE_B <= Z80N_command_o.BSLA_DE_B.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BSRA_DE_B <= Z80N_command_o.BSRA_DE_B.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BSRL_DE_B <= Z80N_command_o.BSRL_DE_B.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BSRF_DE_B <= Z80N_command_o.BSRF_DE_B.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BRLC_DE_B <= Z80N_command_o.BRLC_DE_B.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.JP_C <= Z80N_command_o.JP_C.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode
IR[0] => Mux7.IN7
IR[0] => Mux31.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN263
IR[0] => Mux64.IN158
IR[0] => Mux64.IN159
IR[0] => Mux64.IN160
IR[0] => Mux64.IN161
IR[0] => Mux64.IN162
IR[0] => Mux64.IN163
IR[0] => Mux64.IN164
IR[0] => Mux64.IN165
IR[0] => Mux64.IN166
IR[0] => Mux64.IN167
IR[0] => Mux64.IN168
IR[0] => Mux64.IN169
IR[0] => Mux64.IN170
IR[0] => Mux64.IN171
IR[0] => Mux64.IN172
IR[0] => Mux64.IN173
IR[0] => Mux64.IN174
IR[0] => Mux64.IN175
IR[0] => Mux64.IN176
IR[0] => Mux64.IN177
IR[0] => Mux64.IN178
IR[0] => Mux64.IN179
IR[0] => Mux64.IN180
IR[0] => Mux64.IN181
IR[0] => Mux64.IN182
IR[0] => Mux64.IN183
IR[0] => Mux64.IN184
IR[0] => Mux64.IN185
IR[0] => Mux64.IN186
IR[0] => Mux64.IN187
IR[0] => Mux64.IN188
IR[0] => Mux64.IN189
IR[0] => Mux64.IN190
IR[0] => Mux64.IN191
IR[0] => Mux64.IN192
IR[0] => Mux64.IN193
IR[0] => Mux64.IN194
IR[0] => Mux64.IN195
IR[0] => Mux64.IN196
IR[0] => Mux64.IN197
IR[0] => Mux64.IN198
IR[0] => Mux64.IN199
IR[0] => Mux64.IN200
IR[0] => Mux64.IN201
IR[0] => Mux64.IN202
IR[0] => Mux64.IN203
IR[0] => Mux64.IN204
IR[0] => Mux64.IN205
IR[0] => Mux64.IN206
IR[0] => Mux64.IN207
IR[0] => Mux64.IN208
IR[0] => Mux64.IN209
IR[0] => Mux64.IN210
IR[0] => Mux64.IN211
IR[0] => Mux64.IN212
IR[0] => Mux64.IN213
IR[0] => Mux64.IN214
IR[0] => Mux64.IN215
IR[0] => Mux64.IN216
IR[0] => Mux64.IN217
IR[0] => Mux64.IN218
IR[0] => Mux64.IN219
IR[0] => Mux64.IN220
IR[0] => Mux64.IN221
IR[0] => Mux64.IN222
IR[0] => Mux64.IN223
IR[0] => Mux64.IN224
IR[0] => Mux64.IN225
IR[0] => Mux64.IN226
IR[0] => Mux64.IN227
IR[0] => Mux64.IN228
IR[0] => Mux64.IN229
IR[0] => Mux64.IN230
IR[0] => Mux64.IN231
IR[0] => Mux64.IN232
IR[0] => Mux64.IN233
IR[0] => Mux64.IN234
IR[0] => Mux64.IN235
IR[0] => Mux64.IN236
IR[0] => Mux64.IN237
IR[0] => Mux64.IN238
IR[0] => Mux64.IN239
IR[0] => Mux64.IN240
IR[0] => Mux64.IN241
IR[0] => Mux64.IN242
IR[0] => Mux64.IN243
IR[0] => Mux64.IN244
IR[0] => Mux64.IN245
IR[0] => Mux64.IN246
IR[0] => Mux64.IN247
IR[0] => Mux64.IN248
IR[0] => Mux64.IN249
IR[0] => Mux64.IN250
IR[0] => Mux64.IN251
IR[0] => Mux64.IN252
IR[0] => Mux64.IN253
IR[0] => Mux64.IN254
IR[0] => Mux64.IN255
IR[0] => Mux64.IN256
IR[0] => Mux64.IN257
IR[0] => Mux64.IN258
IR[0] => Mux64.IN259
IR[0] => Mux64.IN260
IR[0] => Mux64.IN261
IR[0] => Mux64.IN262
IR[0] => Mux64.IN263
IR[0] => Mux65.IN263
IR[0] => Mux66.IN69
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN263
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN262
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN263
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN263
IR[0] => Mux108.IN69
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN263
IR[0] => Mux113.IN36
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux116.IN263
IR[0] => Mux123.IN1
IR[0] => Mux123.IN2
IR[0] => Mux123.IN3
IR[0] => Mux123.IN4
IR[0] => Mux123.IN5
IR[0] => Mux123.IN6
IR[0] => Mux123.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Set_BusB_To.DATAA
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux131.IN36
IR[0] => Mux132.IN36
IR[0] => Mux133.IN36
IR[0] => Mux134.IN36
IR[0] => Mux135.IN36
IR[0] => Mux136.IN36
IR[0] => Mux137.IN36
IR[0] => Mux138.IN36
IR[0] => Mux139.IN36
IR[0] => Mux140.IN36
IR[0] => Mux141.IN18
IR[0] => Mux141.IN19
IR[0] => Mux141.IN20
IR[0] => Mux141.IN21
IR[0] => Mux141.IN22
IR[0] => Mux141.IN23
IR[0] => Mux141.IN24
IR[0] => Mux141.IN25
IR[0] => Mux141.IN26
IR[0] => Mux141.IN27
IR[0] => Mux141.IN28
IR[0] => Mux141.IN29
IR[0] => Mux141.IN30
IR[0] => Mux141.IN31
IR[0] => Mux141.IN32
IR[0] => Mux141.IN33
IR[0] => Mux141.IN34
IR[0] => Mux141.IN35
IR[0] => Mux141.IN36
IR[0] => Mux145.IN263
IR[0] => Mux146.IN263
IR[0] => Mux147.IN263
IR[0] => Mux148.IN263
IR[0] => Mux251.IN69
IR[0] => Mux252.IN134
IR[0] => Mux253.IN134
IR[0] => Mux254.IN263
IR[0] => Mux255.IN263
IR[0] => Mux256.IN263
IR[0] => Mux257.IN263
IR[0] => Mux258.IN263
IR[0] => Mux259.IN263
IR[0] => Mux260.IN263
IR[0] => Mux261.IN263
IR[0] => Mux262.IN263
IR[0] => Mux263.IN263
IR[0] => Mux264.IN263
IR[0] => Mux265.IN263
IR[0] => Mux266.IN263
IR[0] => Mux267.IN263
IR[0] => Mux268.IN263
IR[0] => Mux269.IN263
IR[0] => Mux270.IN263
IR[0] => Mux271.IN263
IR[0] => Mux272.IN263
IR[0] => Mux273.IN263
IR[0] => Mux274.IN263
IR[0] => Mux275.IN263
IR[0] => Mux276.IN263
IR[0] => Mux277.IN263
IR[0] => Mux278.IN263
IR[0] => Mux279.IN263
IR[0] => Mux280.IN263
IR[0] => Mux281.IN263
IR[0] => Mux282.IN263
IR[0] => Mux283.IN263
IR[0] => Mux284.IN263
IR[0] => Mux285.IN263
IR[0] => Mux286.IN263
IR[0] => Mux287.IN69
IR[0] => Mux288.IN69
IR[0] => Mux289.IN263
IR[0] => Mux290.IN263
IR[0] => Mux291.IN263
IR[0] => Mux292.IN263
IR[0] => Mux293.IN263
IR[0] => Mux294.IN263
IR[0] => Mux295.IN263
IR[0] => Mux296.IN263
IR[0] => Mux297.IN263
IR[0] => Mux298.IN263
IR[0] => Mux299.IN263
IR[0] => Mux300.IN263
IR[0] => Mux301.IN263
IR[0] => Mux302.IN263
IR[0] => Mux303.IN263
IR[0] => Mux304.IN263
IR[0] => Mux305.IN263
IR[0] => Mux306.IN69
IR[0] => Mux307.IN263
IR[0] => Mux308.IN263
IR[0] => Mux309.IN263
IR[0] => Mux310.IN263
IR[0] => Mux311.IN69
IR[0] => Mux312.IN69
IR[0] => Mux313.IN36
IR[0] => Mux314.IN134
IR[0] => Mux315.IN263
IR[0] => Mux316.IN263
IR[0] => Mux317.IN263
IR[0] => Mux318.IN36
IR[0] => Mux319.IN36
IR[0] => Mux320.IN263
IR[0] => Mux329.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux386.IN263
IR[0] => Mux383.IN263
IR[0] => Mux380.IN263
IR[0] => Mux241.IN263
IR[0] => Mux186.IN263
IR[0] => Mux183.IN263
IR[0] => Mux172.IN263
IR[0] => Mux165.IN263
IR[0] => Mux155.IN263
IR[0] => Mux154.IN263
IR[0] => Mux118.IN263
IR[0] => Mux15.IN263
IR[0] => Mux1.IN263
IR[0] => Mux387.IN263
IR[0] => Mux389.IN263
IR[0] => Mux391.IN263
IR[0] => Mux393.IN263
IR[0] => Mux395.IN263
IR[0] => Equal4.IN4
IR[0] => Equal5.IN3
IR[0] => Equal8.IN5
IR[0] => Equal10.IN7
IR[0] => Equal12.IN3
IR[1] => Mux6.IN7
IR[1] => Mux30.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux61.IN262
IR[1] => Mux62.IN262
IR[1] => Mux63.IN157
IR[1] => Mux63.IN158
IR[1] => Mux63.IN159
IR[1] => Mux63.IN160
IR[1] => Mux63.IN161
IR[1] => Mux63.IN162
IR[1] => Mux63.IN163
IR[1] => Mux63.IN164
IR[1] => Mux63.IN165
IR[1] => Mux63.IN166
IR[1] => Mux63.IN167
IR[1] => Mux63.IN168
IR[1] => Mux63.IN169
IR[1] => Mux63.IN170
IR[1] => Mux63.IN171
IR[1] => Mux63.IN172
IR[1] => Mux63.IN173
IR[1] => Mux63.IN174
IR[1] => Mux63.IN175
IR[1] => Mux63.IN176
IR[1] => Mux63.IN177
IR[1] => Mux63.IN178
IR[1] => Mux63.IN179
IR[1] => Mux63.IN180
IR[1] => Mux63.IN181
IR[1] => Mux63.IN182
IR[1] => Mux63.IN183
IR[1] => Mux63.IN184
IR[1] => Mux63.IN185
IR[1] => Mux63.IN186
IR[1] => Mux63.IN187
IR[1] => Mux63.IN188
IR[1] => Mux63.IN189
IR[1] => Mux63.IN190
IR[1] => Mux63.IN191
IR[1] => Mux63.IN192
IR[1] => Mux63.IN193
IR[1] => Mux63.IN194
IR[1] => Mux63.IN195
IR[1] => Mux63.IN196
IR[1] => Mux63.IN197
IR[1] => Mux63.IN198
IR[1] => Mux63.IN199
IR[1] => Mux63.IN200
IR[1] => Mux63.IN201
IR[1] => Mux63.IN202
IR[1] => Mux63.IN203
IR[1] => Mux63.IN204
IR[1] => Mux63.IN205
IR[1] => Mux63.IN206
IR[1] => Mux63.IN207
IR[1] => Mux63.IN208
IR[1] => Mux63.IN209
IR[1] => Mux63.IN210
IR[1] => Mux63.IN211
IR[1] => Mux63.IN212
IR[1] => Mux63.IN213
IR[1] => Mux63.IN214
IR[1] => Mux63.IN215
IR[1] => Mux63.IN216
IR[1] => Mux63.IN217
IR[1] => Mux63.IN218
IR[1] => Mux63.IN219
IR[1] => Mux63.IN220
IR[1] => Mux63.IN221
IR[1] => Mux63.IN222
IR[1] => Mux63.IN223
IR[1] => Mux63.IN224
IR[1] => Mux63.IN225
IR[1] => Mux63.IN226
IR[1] => Mux63.IN227
IR[1] => Mux63.IN228
IR[1] => Mux63.IN229
IR[1] => Mux63.IN230
IR[1] => Mux63.IN231
IR[1] => Mux63.IN232
IR[1] => Mux63.IN233
IR[1] => Mux63.IN234
IR[1] => Mux63.IN235
IR[1] => Mux63.IN236
IR[1] => Mux63.IN237
IR[1] => Mux63.IN238
IR[1] => Mux63.IN239
IR[1] => Mux63.IN240
IR[1] => Mux63.IN241
IR[1] => Mux63.IN242
IR[1] => Mux63.IN243
IR[1] => Mux63.IN244
IR[1] => Mux63.IN245
IR[1] => Mux63.IN246
IR[1] => Mux63.IN247
IR[1] => Mux63.IN248
IR[1] => Mux63.IN249
IR[1] => Mux63.IN250
IR[1] => Mux63.IN251
IR[1] => Mux63.IN252
IR[1] => Mux63.IN253
IR[1] => Mux63.IN254
IR[1] => Mux63.IN255
IR[1] => Mux63.IN256
IR[1] => Mux63.IN257
IR[1] => Mux63.IN258
IR[1] => Mux63.IN259
IR[1] => Mux63.IN260
IR[1] => Mux63.IN261
IR[1] => Mux63.IN262
IR[1] => Mux64.IN157
IR[1] => Mux65.IN262
IR[1] => Mux66.IN68
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN262
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN261
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN262
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN262
IR[1] => Mux108.IN68
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN262
IR[1] => Mux113.IN35
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux116.IN262
IR[1] => Mux122.IN1
IR[1] => Mux122.IN2
IR[1] => Mux122.IN3
IR[1] => Mux122.IN4
IR[1] => Mux122.IN5
IR[1] => Mux122.IN6
IR[1] => Mux122.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Set_BusB_To.DATAA
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux131.IN35
IR[1] => Mux132.IN35
IR[1] => Mux133.IN35
IR[1] => Mux134.IN35
IR[1] => Mux135.IN35
IR[1] => Mux136.IN35
IR[1] => Mux137.IN35
IR[1] => Mux138.IN35
IR[1] => Mux139.IN35
IR[1] => Mux140.IN17
IR[1] => Mux140.IN18
IR[1] => Mux140.IN19
IR[1] => Mux140.IN20
IR[1] => Mux140.IN21
IR[1] => Mux140.IN22
IR[1] => Mux140.IN23
IR[1] => Mux140.IN24
IR[1] => Mux140.IN25
IR[1] => Mux140.IN26
IR[1] => Mux140.IN27
IR[1] => Mux140.IN28
IR[1] => Mux140.IN29
IR[1] => Mux140.IN30
IR[1] => Mux140.IN31
IR[1] => Mux140.IN32
IR[1] => Mux140.IN33
IR[1] => Mux140.IN34
IR[1] => Mux140.IN35
IR[1] => Mux141.IN17
IR[1] => Mux145.IN262
IR[1] => Mux146.IN262
IR[1] => Mux147.IN262
IR[1] => Mux148.IN262
IR[1] => Mux251.IN68
IR[1] => Mux252.IN133
IR[1] => Mux253.IN133
IR[1] => Mux254.IN262
IR[1] => Mux255.IN262
IR[1] => Mux256.IN262
IR[1] => Mux257.IN262
IR[1] => Mux258.IN262
IR[1] => Mux259.IN262
IR[1] => Mux260.IN262
IR[1] => Mux261.IN262
IR[1] => Mux262.IN262
IR[1] => Mux263.IN262
IR[1] => Mux264.IN262
IR[1] => Mux265.IN262
IR[1] => Mux266.IN262
IR[1] => Mux267.IN262
IR[1] => Mux268.IN262
IR[1] => Mux269.IN262
IR[1] => Mux270.IN262
IR[1] => Mux271.IN262
IR[1] => Mux272.IN262
IR[1] => Mux273.IN262
IR[1] => Mux274.IN262
IR[1] => Mux275.IN262
IR[1] => Mux276.IN262
IR[1] => Mux277.IN262
IR[1] => Mux278.IN262
IR[1] => Mux279.IN262
IR[1] => Mux280.IN262
IR[1] => Mux281.IN262
IR[1] => Mux282.IN262
IR[1] => Mux283.IN262
IR[1] => Mux284.IN262
IR[1] => Mux285.IN262
IR[1] => Mux286.IN262
IR[1] => Mux287.IN68
IR[1] => Mux288.IN68
IR[1] => Mux289.IN262
IR[1] => Mux290.IN262
IR[1] => Mux291.IN262
IR[1] => Mux292.IN262
IR[1] => Mux293.IN262
IR[1] => Mux294.IN262
IR[1] => Mux295.IN262
IR[1] => Mux296.IN262
IR[1] => Mux297.IN262
IR[1] => Mux298.IN262
IR[1] => Mux299.IN262
IR[1] => Mux300.IN262
IR[1] => Mux301.IN262
IR[1] => Mux302.IN262
IR[1] => Mux303.IN262
IR[1] => Mux304.IN262
IR[1] => Mux305.IN262
IR[1] => Mux306.IN68
IR[1] => Mux307.IN262
IR[1] => Mux308.IN262
IR[1] => Mux309.IN262
IR[1] => Mux310.IN262
IR[1] => Mux311.IN68
IR[1] => Mux312.IN68
IR[1] => Mux313.IN35
IR[1] => Mux314.IN133
IR[1] => Mux315.IN262
IR[1] => Mux316.IN262
IR[1] => Mux317.IN262
IR[1] => Mux318.IN35
IR[1] => Mux319.IN35
IR[1] => Mux320.IN262
IR[1] => Mux328.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux386.IN262
IR[1] => Mux383.IN262
IR[1] => Mux380.IN262
IR[1] => Mux241.IN262
IR[1] => Mux186.IN262
IR[1] => Mux183.IN262
IR[1] => Mux172.IN262
IR[1] => Mux165.IN262
IR[1] => Mux155.IN262
IR[1] => Mux154.IN262
IR[1] => Mux118.IN262
IR[1] => Mux15.IN262
IR[1] => Mux1.IN262
IR[1] => Mux387.IN262
IR[1] => Mux389.IN262
IR[1] => Mux391.IN262
IR[1] => Mux393.IN262
IR[1] => Mux395.IN262
IR[1] => Equal4.IN3
IR[1] => Equal5.IN2
IR[1] => Equal8.IN4
IR[1] => Equal10.IN6
IR[1] => Equal12.IN7
IR[2] => Mux5.IN7
IR[2] => Mux29.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux61.IN261
IR[2] => Mux62.IN156
IR[2] => Mux62.IN157
IR[2] => Mux62.IN158
IR[2] => Mux62.IN159
IR[2] => Mux62.IN160
IR[2] => Mux62.IN161
IR[2] => Mux62.IN162
IR[2] => Mux62.IN163
IR[2] => Mux62.IN164
IR[2] => Mux62.IN165
IR[2] => Mux62.IN166
IR[2] => Mux62.IN167
IR[2] => Mux62.IN168
IR[2] => Mux62.IN169
IR[2] => Mux62.IN170
IR[2] => Mux62.IN171
IR[2] => Mux62.IN172
IR[2] => Mux62.IN173
IR[2] => Mux62.IN174
IR[2] => Mux62.IN175
IR[2] => Mux62.IN176
IR[2] => Mux62.IN177
IR[2] => Mux62.IN178
IR[2] => Mux62.IN179
IR[2] => Mux62.IN180
IR[2] => Mux62.IN181
IR[2] => Mux62.IN182
IR[2] => Mux62.IN183
IR[2] => Mux62.IN184
IR[2] => Mux62.IN185
IR[2] => Mux62.IN186
IR[2] => Mux62.IN187
IR[2] => Mux62.IN188
IR[2] => Mux62.IN189
IR[2] => Mux62.IN190
IR[2] => Mux62.IN191
IR[2] => Mux62.IN192
IR[2] => Mux62.IN193
IR[2] => Mux62.IN194
IR[2] => Mux62.IN195
IR[2] => Mux62.IN196
IR[2] => Mux62.IN197
IR[2] => Mux62.IN198
IR[2] => Mux62.IN199
IR[2] => Mux62.IN200
IR[2] => Mux62.IN201
IR[2] => Mux62.IN202
IR[2] => Mux62.IN203
IR[2] => Mux62.IN204
IR[2] => Mux62.IN205
IR[2] => Mux62.IN206
IR[2] => Mux62.IN207
IR[2] => Mux62.IN208
IR[2] => Mux62.IN209
IR[2] => Mux62.IN210
IR[2] => Mux62.IN211
IR[2] => Mux62.IN212
IR[2] => Mux62.IN213
IR[2] => Mux62.IN214
IR[2] => Mux62.IN215
IR[2] => Mux62.IN216
IR[2] => Mux62.IN217
IR[2] => Mux62.IN218
IR[2] => Mux62.IN219
IR[2] => Mux62.IN220
IR[2] => Mux62.IN221
IR[2] => Mux62.IN222
IR[2] => Mux62.IN223
IR[2] => Mux62.IN224
IR[2] => Mux62.IN225
IR[2] => Mux62.IN226
IR[2] => Mux62.IN227
IR[2] => Mux62.IN228
IR[2] => Mux62.IN229
IR[2] => Mux62.IN230
IR[2] => Mux62.IN231
IR[2] => Mux62.IN232
IR[2] => Mux62.IN233
IR[2] => Mux62.IN234
IR[2] => Mux62.IN235
IR[2] => Mux62.IN236
IR[2] => Mux62.IN237
IR[2] => Mux62.IN238
IR[2] => Mux62.IN239
IR[2] => Mux62.IN240
IR[2] => Mux62.IN241
IR[2] => Mux62.IN242
IR[2] => Mux62.IN243
IR[2] => Mux62.IN244
IR[2] => Mux62.IN245
IR[2] => Mux62.IN246
IR[2] => Mux62.IN247
IR[2] => Mux62.IN248
IR[2] => Mux62.IN249
IR[2] => Mux62.IN250
IR[2] => Mux62.IN251
IR[2] => Mux62.IN252
IR[2] => Mux62.IN253
IR[2] => Mux62.IN254
IR[2] => Mux62.IN255
IR[2] => Mux62.IN256
IR[2] => Mux62.IN257
IR[2] => Mux62.IN258
IR[2] => Mux62.IN259
IR[2] => Mux62.IN260
IR[2] => Mux62.IN261
IR[2] => Mux63.IN156
IR[2] => Mux64.IN156
IR[2] => Mux65.IN261
IR[2] => Mux66.IN67
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN261
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN260
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN261
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN261
IR[2] => Mux108.IN67
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN261
IR[2] => Mux113.IN34
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux116.IN261
IR[2] => Mux121.IN1
IR[2] => Mux121.IN2
IR[2] => Mux121.IN3
IR[2] => Mux121.IN4
IR[2] => Mux121.IN5
IR[2] => Mux121.IN6
IR[2] => Mux121.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Set_BusB_To.DATAA
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux131.IN34
IR[2] => Mux132.IN34
IR[2] => Mux133.IN34
IR[2] => Mux134.IN34
IR[2] => Mux135.IN34
IR[2] => Mux136.IN34
IR[2] => Mux137.IN34
IR[2] => Mux138.IN34
IR[2] => Mux139.IN16
IR[2] => Mux139.IN17
IR[2] => Mux139.IN18
IR[2] => Mux139.IN19
IR[2] => Mux139.IN20
IR[2] => Mux139.IN21
IR[2] => Mux139.IN22
IR[2] => Mux139.IN23
IR[2] => Mux139.IN24
IR[2] => Mux139.IN25
IR[2] => Mux139.IN26
IR[2] => Mux139.IN27
IR[2] => Mux139.IN28
IR[2] => Mux139.IN29
IR[2] => Mux139.IN30
IR[2] => Mux139.IN31
IR[2] => Mux139.IN32
IR[2] => Mux139.IN33
IR[2] => Mux139.IN34
IR[2] => Mux140.IN16
IR[2] => Mux141.IN16
IR[2] => Mux145.IN261
IR[2] => Mux146.IN261
IR[2] => Mux147.IN261
IR[2] => Mux148.IN261
IR[2] => Mux251.IN67
IR[2] => Mux252.IN132
IR[2] => Mux253.IN132
IR[2] => Mux254.IN261
IR[2] => Mux255.IN261
IR[2] => Mux256.IN261
IR[2] => Mux257.IN261
IR[2] => Mux258.IN261
IR[2] => Mux259.IN261
IR[2] => Mux260.IN261
IR[2] => Mux261.IN261
IR[2] => Mux262.IN261
IR[2] => Mux263.IN261
IR[2] => Mux264.IN261
IR[2] => Mux265.IN261
IR[2] => Mux266.IN261
IR[2] => Mux267.IN261
IR[2] => Mux268.IN261
IR[2] => Mux269.IN261
IR[2] => Mux270.IN261
IR[2] => Mux271.IN261
IR[2] => Mux272.IN261
IR[2] => Mux273.IN261
IR[2] => Mux274.IN261
IR[2] => Mux275.IN261
IR[2] => Mux276.IN261
IR[2] => Mux277.IN261
IR[2] => Mux278.IN261
IR[2] => Mux279.IN261
IR[2] => Mux280.IN261
IR[2] => Mux281.IN261
IR[2] => Mux282.IN261
IR[2] => Mux283.IN261
IR[2] => Mux284.IN261
IR[2] => Mux285.IN261
IR[2] => Mux286.IN261
IR[2] => Mux287.IN67
IR[2] => Mux288.IN67
IR[2] => Mux289.IN261
IR[2] => Mux290.IN261
IR[2] => Mux291.IN261
IR[2] => Mux292.IN261
IR[2] => Mux293.IN261
IR[2] => Mux294.IN261
IR[2] => Mux295.IN261
IR[2] => Mux296.IN261
IR[2] => Mux297.IN261
IR[2] => Mux298.IN261
IR[2] => Mux299.IN261
IR[2] => Mux300.IN261
IR[2] => Mux301.IN261
IR[2] => Mux302.IN261
IR[2] => Mux303.IN261
IR[2] => Mux304.IN261
IR[2] => Mux305.IN261
IR[2] => Mux306.IN67
IR[2] => Mux307.IN261
IR[2] => Mux308.IN261
IR[2] => Mux309.IN261
IR[2] => Mux310.IN261
IR[2] => Mux311.IN67
IR[2] => Mux312.IN67
IR[2] => Mux313.IN34
IR[2] => Mux314.IN132
IR[2] => Mux315.IN261
IR[2] => Mux316.IN261
IR[2] => Mux317.IN261
IR[2] => Mux318.IN34
IR[2] => Mux319.IN34
IR[2] => Mux320.IN261
IR[2] => Mux327.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux386.IN261
IR[2] => Mux383.IN261
IR[2] => Mux380.IN261
IR[2] => Mux241.IN261
IR[2] => Mux186.IN261
IR[2] => Mux183.IN261
IR[2] => Mux172.IN261
IR[2] => Mux165.IN261
IR[2] => Mux155.IN261
IR[2] => Mux154.IN261
IR[2] => Mux118.IN261
IR[2] => Mux15.IN261
IR[2] => Mux1.IN261
IR[2] => Mux387.IN261
IR[2] => Mux389.IN261
IR[2] => Mux391.IN261
IR[2] => Mux393.IN261
IR[2] => Mux395.IN261
IR[2] => Equal4.IN7
IR[2] => Equal5.IN7
IR[2] => Equal8.IN3
IR[2] => Equal10.IN2
IR[2] => Equal12.IN6
IR[3] => Mux4.IN7
IR[3] => Mux36.IN2
IR[3] => Mux36.IN3
IR[3] => Mux36.IN4
IR[3] => Mux36.IN5
IR[3] => Mux36.IN6
IR[3] => Mux36.IN7
IR[3] => Mux46.IN6
IR[3] => Mux61.IN260
IR[3] => Mux62.IN155
IR[3] => Mux63.IN155
IR[3] => Mux64.IN155
IR[3] => Mux65.IN260
IR[3] => Mux66.IN66
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN197
IR[3] => Mux69.IN198
IR[3] => Mux69.IN199
IR[3] => Mux69.IN200
IR[3] => Mux69.IN201
IR[3] => Mux69.IN202
IR[3] => Mux69.IN203
IR[3] => Mux69.IN204
IR[3] => Mux69.IN205
IR[3] => Mux69.IN206
IR[3] => Mux69.IN207
IR[3] => Mux69.IN208
IR[3] => Mux69.IN209
IR[3] => Mux69.IN210
IR[3] => Mux69.IN211
IR[3] => Mux69.IN212
IR[3] => Mux69.IN213
IR[3] => Mux69.IN214
IR[3] => Mux69.IN215
IR[3] => Mux69.IN216
IR[3] => Mux69.IN217
IR[3] => Mux69.IN218
IR[3] => Mux69.IN219
IR[3] => Mux69.IN220
IR[3] => Mux69.IN221
IR[3] => Mux69.IN222
IR[3] => Mux69.IN223
IR[3] => Mux69.IN224
IR[3] => Mux69.IN225
IR[3] => Mux69.IN226
IR[3] => Mux69.IN227
IR[3] => Mux69.IN228
IR[3] => Mux69.IN229
IR[3] => Mux69.IN230
IR[3] => Mux69.IN231
IR[3] => Mux69.IN232
IR[3] => Mux69.IN233
IR[3] => Mux69.IN234
IR[3] => Mux69.IN235
IR[3] => Mux69.IN236
IR[3] => Mux69.IN237
IR[3] => Mux69.IN238
IR[3] => Mux69.IN239
IR[3] => Mux69.IN240
IR[3] => Mux69.IN241
IR[3] => Mux69.IN242
IR[3] => Mux69.IN243
IR[3] => Mux69.IN244
IR[3] => Mux69.IN245
IR[3] => Mux69.IN246
IR[3] => Mux69.IN247
IR[3] => Mux69.IN248
IR[3] => Mux69.IN249
IR[3] => Mux69.IN250
IR[3] => Mux69.IN251
IR[3] => Mux69.IN252
IR[3] => Mux69.IN253
IR[3] => Mux69.IN254
IR[3] => Mux69.IN255
IR[3] => Mux69.IN256
IR[3] => Mux69.IN257
IR[3] => Mux69.IN258
IR[3] => Mux69.IN259
IR[3] => Mux69.IN260
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN259
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN260
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN260
IR[3] => Mux99.IN30
IR[3] => Mux99.IN31
IR[3] => Mux99.IN32
IR[3] => Mux99.IN33
IR[3] => Mux99.IN34
IR[3] => Mux99.IN35
IR[3] => Mux99.IN36
IR[3] => Mux99.IN37
IR[3] => Mux99.IN38
IR[3] => Mux99.IN39
IR[3] => Mux99.IN40
IR[3] => Mux99.IN41
IR[3] => Mux99.IN42
IR[3] => Mux99.IN43
IR[3] => Mux99.IN44
IR[3] => Mux99.IN45
IR[3] => Mux99.IN46
IR[3] => Mux99.IN47
IR[3] => Mux99.IN48
IR[3] => Mux99.IN49
IR[3] => Mux99.IN50
IR[3] => Mux99.IN51
IR[3] => Mux99.IN52
IR[3] => Mux99.IN53
IR[3] => Mux99.IN54
IR[3] => Mux99.IN55
IR[3] => Mux99.IN56
IR[3] => Mux99.IN57
IR[3] => Mux99.IN58
IR[3] => Mux99.IN59
IR[3] => Mux99.IN60
IR[3] => Mux99.IN61
IR[3] => Mux99.IN62
IR[3] => Mux99.IN63
IR[3] => Mux99.IN64
IR[3] => Mux99.IN65
IR[3] => Mux99.IN66
IR[3] => Mux99.IN67
IR[3] => Mux99.IN68
IR[3] => Mux99.IN69
IR[3] => Mux99.IN70
IR[3] => Mux99.IN71
IR[3] => Mux99.IN72
IR[3] => Mux99.IN73
IR[3] => Mux99.IN74
IR[3] => Mux99.IN75
IR[3] => Mux99.IN76
IR[3] => Mux99.IN77
IR[3] => Mux99.IN78
IR[3] => Mux99.IN79
IR[3] => Mux99.IN80
IR[3] => Mux99.IN81
IR[3] => Mux99.IN82
IR[3] => Mux99.IN83
IR[3] => Mux99.IN84
IR[3] => Mux99.IN85
IR[3] => Mux99.IN86
IR[3] => Mux99.IN87
IR[3] => Mux99.IN88
IR[3] => Mux99.IN89
IR[3] => Mux99.IN90
IR[3] => Mux99.IN91
IR[3] => Mux99.IN92
IR[3] => Mux99.IN93
IR[3] => Mux99.IN94
IR[3] => Mux99.IN95
IR[3] => Mux99.IN96
IR[3] => Mux99.IN97
IR[3] => Mux99.IN98
IR[3] => Mux99.IN99
IR[3] => Mux99.IN100
IR[3] => Mux99.IN101
IR[3] => Mux99.IN102
IR[3] => Mux99.IN103
IR[3] => Mux99.IN104
IR[3] => Mux99.IN105
IR[3] => Mux99.IN106
IR[3] => Mux99.IN107
IR[3] => Mux99.IN108
IR[3] => Mux99.IN109
IR[3] => Mux99.IN110
IR[3] => Mux99.IN111
IR[3] => Mux99.IN112
IR[3] => Mux99.IN113
IR[3] => Mux99.IN114
IR[3] => Mux99.IN115
IR[3] => Mux99.IN116
IR[3] => Mux99.IN117
IR[3] => Mux99.IN118
IR[3] => Mux99.IN119
IR[3] => Mux99.IN120
IR[3] => Mux99.IN121
IR[3] => Mux99.IN122
IR[3] => Mux99.IN123
IR[3] => Mux99.IN124
IR[3] => Mux99.IN125
IR[3] => Mux99.IN126
IR[3] => Mux99.IN127
IR[3] => Mux99.IN128
IR[3] => Mux99.IN129
IR[3] => Mux99.IN130
IR[3] => Mux99.IN131
IR[3] => Mux99.IN132
IR[3] => Mux99.IN133
IR[3] => Mux99.IN134
IR[3] => Mux99.IN135
IR[3] => Mux99.IN136
IR[3] => Mux99.IN137
IR[3] => Mux99.IN138
IR[3] => Mux99.IN139
IR[3] => Mux99.IN140
IR[3] => Mux99.IN141
IR[3] => Mux99.IN142
IR[3] => Mux99.IN143
IR[3] => Mux99.IN144
IR[3] => Mux99.IN145
IR[3] => Mux99.IN146
IR[3] => Mux99.IN147
IR[3] => Mux99.IN148
IR[3] => Mux99.IN149
IR[3] => Mux99.IN150
IR[3] => Mux99.IN151
IR[3] => Mux99.IN152
IR[3] => Mux99.IN153
IR[3] => Mux99.IN154
IR[3] => Mux99.IN155
IR[3] => Mux99.IN156
IR[3] => Mux99.IN157
IR[3] => Mux99.IN158
IR[3] => Mux99.IN159
IR[3] => Mux99.IN160
IR[3] => Mux99.IN161
IR[3] => Mux99.IN162
IR[3] => Mux99.IN163
IR[3] => Mux99.IN164
IR[3] => Mux99.IN165
IR[3] => Mux99.IN166
IR[3] => Mux99.IN167
IR[3] => Mux99.IN168
IR[3] => Mux99.IN169
IR[3] => Mux99.IN170
IR[3] => Mux99.IN171
IR[3] => Mux99.IN172
IR[3] => Mux99.IN173
IR[3] => Mux99.IN174
IR[3] => Mux99.IN175
IR[3] => Mux99.IN176
IR[3] => Mux99.IN177
IR[3] => Mux99.IN178
IR[3] => Mux99.IN179
IR[3] => Mux99.IN180
IR[3] => Mux99.IN181
IR[3] => Mux99.IN182
IR[3] => Mux99.IN183
IR[3] => Mux99.IN184
IR[3] => Mux99.IN185
IR[3] => Mux99.IN186
IR[3] => Mux99.IN187
IR[3] => Mux99.IN188
IR[3] => Mux99.IN189
IR[3] => Mux99.IN190
IR[3] => Mux99.IN191
IR[3] => Mux99.IN192
IR[3] => Mux99.IN193
IR[3] => Mux99.IN194
IR[3] => Mux99.IN195
IR[3] => Mux99.IN196
IR[3] => Mux99.IN197
IR[3] => Mux99.IN198
IR[3] => Mux99.IN199
IR[3] => Mux99.IN200
IR[3] => Mux99.IN201
IR[3] => Mux99.IN202
IR[3] => Mux99.IN203
IR[3] => Mux99.IN204
IR[3] => Mux99.IN205
IR[3] => Mux99.IN206
IR[3] => Mux99.IN207
IR[3] => Mux99.IN208
IR[3] => Mux99.IN209
IR[3] => Mux99.IN210
IR[3] => Mux99.IN211
IR[3] => Mux99.IN212
IR[3] => Mux99.IN213
IR[3] => Mux99.IN214
IR[3] => Mux99.IN215
IR[3] => Mux99.IN216
IR[3] => Mux99.IN217
IR[3] => Mux99.IN218
IR[3] => Mux99.IN219
IR[3] => Mux99.IN220
IR[3] => Mux99.IN221
IR[3] => Mux99.IN222
IR[3] => Mux99.IN223
IR[3] => Mux99.IN224
IR[3] => Mux99.IN225
IR[3] => Mux99.IN226
IR[3] => Mux99.IN227
IR[3] => Mux99.IN228
IR[3] => Mux99.IN229
IR[3] => Mux99.IN230
IR[3] => Mux99.IN231
IR[3] => Mux99.IN232
IR[3] => Mux99.IN233
IR[3] => Mux99.IN234
IR[3] => Mux99.IN235
IR[3] => Mux99.IN236
IR[3] => Mux99.IN237
IR[3] => Mux99.IN238
IR[3] => Mux99.IN239
IR[3] => Mux99.IN240
IR[3] => Mux99.IN241
IR[3] => Mux99.IN242
IR[3] => Mux99.IN243
IR[3] => Mux99.IN244
IR[3] => Mux99.IN245
IR[3] => Mux99.IN246
IR[3] => Mux99.IN247
IR[3] => Mux99.IN248
IR[3] => Mux99.IN249
IR[3] => Mux99.IN250
IR[3] => Mux99.IN251
IR[3] => Mux99.IN252
IR[3] => Mux99.IN253
IR[3] => Mux99.IN254
IR[3] => Mux99.IN255
IR[3] => Mux99.IN256
IR[3] => Mux99.IN257
IR[3] => Mux99.IN258
IR[3] => Mux99.IN259
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN260
IR[3] => Mux108.IN66
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux112.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => Mux116.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux145.IN260
IR[3] => Mux146.IN260
IR[3] => Mux147.IN260
IR[3] => Mux148.IN260
IR[3] => Mux174.IN6
IR[3] => Mux174.IN7
IR[3] => Mux178.IN3
IR[3] => Mux178.IN4
IR[3] => Mux178.IN5
IR[3] => Mux178.IN6
IR[3] => Mux178.IN7
IR[3] => Mux191.IN1
IR[3] => Mux191.IN2
IR[3] => Mux191.IN3
IR[3] => Mux191.IN4
IR[3] => Mux191.IN5
IR[3] => Mux191.IN6
IR[3] => Mux191.IN7
IR[3] => Mux197.IN7
IR[3] => Mux200.IN1
IR[3] => Mux200.IN2
IR[3] => Mux200.IN3
IR[3] => Mux200.IN4
IR[3] => Mux200.IN5
IR[3] => Mux200.IN6
IR[3] => Mux200.IN7
IR[3] => Mux207.IN1
IR[3] => Mux207.IN2
IR[3] => Mux207.IN3
IR[3] => Mux219.IN1
IR[3] => Mux219.IN2
IR[3] => Mux219.IN3
IR[3] => Mux219.IN4
IR[3] => Mux219.IN5
IR[3] => Mux219.IN6
IR[3] => Mux219.IN7
IR[3] => Mux224.IN1
IR[3] => Mux224.IN2
IR[3] => Mux224.IN3
IR[3] => Mux224.IN4
IR[3] => Mux224.IN5
IR[3] => Mux224.IN6
IR[3] => Mux224.IN7
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux233.IN7
IR[3] => Mux239.IN1
IR[3] => Mux239.IN2
IR[3] => Mux239.IN3
IR[3] => Mux239.IN4
IR[3] => Mux239.IN5
IR[3] => Mux239.IN6
IR[3] => Mux239.IN7
IR[3] => ALU_Op.DATAA
IR[3] => Mux248.IN1
IR[3] => Mux248.IN2
IR[3] => Mux248.IN3
IR[3] => Mux248.IN4
IR[3] => Mux248.IN5
IR[3] => Mux248.IN6
IR[3] => Mux248.IN7
IR[3] => Mux249.IN7
IR[3] => Mux253.IN131
IR[3] => Mux254.IN260
IR[3] => Mux255.IN260
IR[3] => Mux256.IN260
IR[3] => Mux257.IN260
IR[3] => Mux258.IN260
IR[3] => Mux259.IN260
IR[3] => Mux260.IN260
IR[3] => Mux261.IN260
IR[3] => Mux262.IN260
IR[3] => Mux263.IN260
IR[3] => Mux264.IN260
IR[3] => Mux265.IN260
IR[3] => Mux266.IN260
IR[3] => Mux267.IN260
IR[3] => Mux268.IN260
IR[3] => Mux269.IN260
IR[3] => Mux270.IN260
IR[3] => Mux271.IN260
IR[3] => Mux272.IN260
IR[3] => Mux273.IN260
IR[3] => Mux274.IN260
IR[3] => Mux275.IN260
IR[3] => Mux276.IN260
IR[3] => Mux277.IN260
IR[3] => Mux278.IN260
IR[3] => Mux279.IN260
IR[3] => Mux280.IN260
IR[3] => Mux281.IN260
IR[3] => Mux282.IN260
IR[3] => Mux283.IN260
IR[3] => Mux284.IN260
IR[3] => Mux285.IN260
IR[3] => Mux286.IN260
IR[3] => Mux287.IN66
IR[3] => Mux288.IN66
IR[3] => Mux289.IN260
IR[3] => Mux290.IN260
IR[3] => Mux291.IN260
IR[3] => Mux292.IN260
IR[3] => Mux293.IN260
IR[3] => Mux294.IN260
IR[3] => Mux295.IN260
IR[3] => Mux296.IN260
IR[3] => Mux297.IN260
IR[3] => Mux298.IN260
IR[3] => Mux299.IN260
IR[3] => Mux300.IN260
IR[3] => Mux301.IN260
IR[3] => Mux302.IN260
IR[3] => Mux303.IN260
IR[3] => Mux304.IN260
IR[3] => Mux305.IN260
IR[3] => Mux306.IN66
IR[3] => Mux307.IN260
IR[3] => Mux308.IN260
IR[3] => Mux309.IN260
IR[3] => Mux310.IN45
IR[3] => Mux310.IN46
IR[3] => Mux310.IN47
IR[3] => Mux310.IN48
IR[3] => Mux310.IN49
IR[3] => Mux310.IN50
IR[3] => Mux310.IN51
IR[3] => Mux310.IN52
IR[3] => Mux310.IN53
IR[3] => Mux310.IN54
IR[3] => Mux310.IN55
IR[3] => Mux310.IN56
IR[3] => Mux310.IN57
IR[3] => Mux310.IN58
IR[3] => Mux310.IN59
IR[3] => Mux310.IN60
IR[3] => Mux310.IN61
IR[3] => Mux310.IN62
IR[3] => Mux310.IN63
IR[3] => Mux310.IN64
IR[3] => Mux310.IN65
IR[3] => Mux310.IN66
IR[3] => Mux310.IN67
IR[3] => Mux310.IN68
IR[3] => Mux310.IN69
IR[3] => Mux310.IN70
IR[3] => Mux310.IN71
IR[3] => Mux310.IN72
IR[3] => Mux310.IN73
IR[3] => Mux310.IN74
IR[3] => Mux310.IN75
IR[3] => Mux310.IN76
IR[3] => Mux310.IN77
IR[3] => Mux310.IN78
IR[3] => Mux310.IN79
IR[3] => Mux310.IN80
IR[3] => Mux310.IN81
IR[3] => Mux310.IN82
IR[3] => Mux310.IN83
IR[3] => Mux310.IN84
IR[3] => Mux310.IN85
IR[3] => Mux310.IN86
IR[3] => Mux310.IN87
IR[3] => Mux310.IN88
IR[3] => Mux310.IN89
IR[3] => Mux310.IN90
IR[3] => Mux310.IN91
IR[3] => Mux310.IN92
IR[3] => Mux310.IN93
IR[3] => Mux310.IN94
IR[3] => Mux310.IN95
IR[3] => Mux310.IN96
IR[3] => Mux310.IN97
IR[3] => Mux310.IN98
IR[3] => Mux310.IN99
IR[3] => Mux310.IN100
IR[3] => Mux310.IN101
IR[3] => Mux310.IN102
IR[3] => Mux310.IN103
IR[3] => Mux310.IN104
IR[3] => Mux310.IN105
IR[3] => Mux310.IN106
IR[3] => Mux310.IN107
IR[3] => Mux310.IN108
IR[3] => Mux310.IN109
IR[3] => Mux310.IN110
IR[3] => Mux310.IN111
IR[3] => Mux310.IN112
IR[3] => Mux310.IN113
IR[3] => Mux310.IN114
IR[3] => Mux310.IN115
IR[3] => Mux310.IN116
IR[3] => Mux310.IN117
IR[3] => Mux310.IN118
IR[3] => Mux310.IN119
IR[3] => Mux310.IN120
IR[3] => Mux310.IN121
IR[3] => Mux310.IN122
IR[3] => Mux310.IN123
IR[3] => Mux310.IN124
IR[3] => Mux310.IN125
IR[3] => Mux310.IN126
IR[3] => Mux310.IN127
IR[3] => Mux310.IN128
IR[3] => Mux310.IN129
IR[3] => Mux310.IN130
IR[3] => Mux310.IN131
IR[3] => Mux310.IN132
IR[3] => Mux310.IN133
IR[3] => Mux310.IN134
IR[3] => Mux310.IN135
IR[3] => Mux310.IN136
IR[3] => Mux310.IN137
IR[3] => Mux310.IN138
IR[3] => Mux310.IN139
IR[3] => Mux310.IN140
IR[3] => Mux310.IN141
IR[3] => Mux310.IN142
IR[3] => Mux310.IN143
IR[3] => Mux310.IN144
IR[3] => Mux310.IN145
IR[3] => Mux310.IN146
IR[3] => Mux310.IN147
IR[3] => Mux310.IN148
IR[3] => Mux310.IN149
IR[3] => Mux310.IN150
IR[3] => Mux310.IN151
IR[3] => Mux310.IN152
IR[3] => Mux310.IN153
IR[3] => Mux310.IN154
IR[3] => Mux310.IN155
IR[3] => Mux310.IN156
IR[3] => Mux310.IN157
IR[3] => Mux310.IN158
IR[3] => Mux310.IN159
IR[3] => Mux310.IN160
IR[3] => Mux310.IN161
IR[3] => Mux310.IN162
IR[3] => Mux310.IN163
IR[3] => Mux310.IN164
IR[3] => Mux310.IN165
IR[3] => Mux310.IN166
IR[3] => Mux310.IN167
IR[3] => Mux310.IN168
IR[3] => Mux310.IN169
IR[3] => Mux310.IN170
IR[3] => Mux310.IN171
IR[3] => Mux310.IN172
IR[3] => Mux310.IN173
IR[3] => Mux310.IN174
IR[3] => Mux310.IN175
IR[3] => Mux310.IN176
IR[3] => Mux310.IN177
IR[3] => Mux310.IN178
IR[3] => Mux310.IN179
IR[3] => Mux310.IN180
IR[3] => Mux310.IN181
IR[3] => Mux310.IN182
IR[3] => Mux310.IN183
IR[3] => Mux310.IN184
IR[3] => Mux310.IN185
IR[3] => Mux310.IN186
IR[3] => Mux310.IN187
IR[3] => Mux310.IN188
IR[3] => Mux310.IN189
IR[3] => Mux310.IN190
IR[3] => Mux310.IN191
IR[3] => Mux310.IN192
IR[3] => Mux310.IN193
IR[3] => Mux310.IN194
IR[3] => Mux310.IN195
IR[3] => Mux310.IN196
IR[3] => Mux310.IN197
IR[3] => Mux310.IN198
IR[3] => Mux310.IN199
IR[3] => Mux310.IN200
IR[3] => Mux310.IN201
IR[3] => Mux310.IN202
IR[3] => Mux310.IN203
IR[3] => Mux310.IN204
IR[3] => Mux310.IN205
IR[3] => Mux310.IN206
IR[3] => Mux310.IN207
IR[3] => Mux310.IN208
IR[3] => Mux310.IN209
IR[3] => Mux310.IN210
IR[3] => Mux310.IN211
IR[3] => Mux310.IN212
IR[3] => Mux310.IN213
IR[3] => Mux310.IN214
IR[3] => Mux310.IN215
IR[3] => Mux310.IN216
IR[3] => Mux310.IN217
IR[3] => Mux310.IN218
IR[3] => Mux310.IN219
IR[3] => Mux310.IN220
IR[3] => Mux310.IN221
IR[3] => Mux310.IN222
IR[3] => Mux310.IN223
IR[3] => Mux310.IN224
IR[3] => Mux310.IN225
IR[3] => Mux310.IN226
IR[3] => Mux310.IN227
IR[3] => Mux310.IN228
IR[3] => Mux310.IN229
IR[3] => Mux310.IN230
IR[3] => Mux310.IN231
IR[3] => Mux310.IN232
IR[3] => Mux310.IN233
IR[3] => Mux310.IN234
IR[3] => Mux310.IN235
IR[3] => Mux310.IN236
IR[3] => Mux310.IN237
IR[3] => Mux310.IN238
IR[3] => Mux310.IN239
IR[3] => Mux310.IN240
IR[3] => Mux310.IN241
IR[3] => Mux310.IN242
IR[3] => Mux310.IN243
IR[3] => Mux310.IN244
IR[3] => Mux310.IN245
IR[3] => Mux310.IN246
IR[3] => Mux310.IN247
IR[3] => Mux310.IN248
IR[3] => Mux310.IN249
IR[3] => Mux310.IN250
IR[3] => Mux310.IN251
IR[3] => Mux310.IN252
IR[3] => Mux310.IN253
IR[3] => Mux310.IN254
IR[3] => Mux310.IN255
IR[3] => Mux310.IN256
IR[3] => Mux310.IN257
IR[3] => Mux310.IN258
IR[3] => Mux310.IN259
IR[3] => Mux310.IN260
IR[3] => Mux314.IN131
IR[3] => Mux315.IN260
IR[3] => Mux316.IN260
IR[3] => Mux317.IN260
IR[3] => Mux320.IN260
IR[3] => Mux386.IN260
IR[3] => Mux383.IN260
IR[3] => Mux380.IN260
IR[3] => Mux241.IN260
IR[3] => Mux186.IN260
IR[3] => Mux183.IN260
IR[3] => Mux172.IN260
IR[3] => Mux165.IN260
IR[3] => Mux155.IN260
IR[3] => Mux154.IN260
IR[3] => Mux118.IN260
IR[3] => Mux15.IN260
IR[3] => Mux1.IN260
IR[3] => Mux387.IN260
IR[3] => Mux389.IN260
IR[3] => Mux391.IN260
IR[3] => Mux393.IN260
IR[3] => Mux395.IN260
IR[3] => Equal4.IN2
IR[3] => Equal5.IN1
IR[3] => Equal7.IN0
IR[3] => Equal8.IN2
IR[3] => Equal10.IN5
IR[3] => Equal12.IN2
IR[4] => Mux3.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux46.IN5
IR[4] => Mux61.IN259
IR[4] => Mux62.IN154
IR[4] => Mux63.IN154
IR[4] => Mux64.IN154
IR[4] => Mux65.IN259
IR[4] => Mux67.IN259
IR[4] => Mux68.IN196
IR[4] => Mux68.IN197
IR[4] => Mux68.IN198
IR[4] => Mux68.IN199
IR[4] => Mux68.IN200
IR[4] => Mux68.IN201
IR[4] => Mux68.IN202
IR[4] => Mux68.IN203
IR[4] => Mux68.IN204
IR[4] => Mux68.IN205
IR[4] => Mux68.IN206
IR[4] => Mux68.IN207
IR[4] => Mux68.IN208
IR[4] => Mux68.IN209
IR[4] => Mux68.IN210
IR[4] => Mux68.IN211
IR[4] => Mux68.IN212
IR[4] => Mux68.IN213
IR[4] => Mux68.IN214
IR[4] => Mux68.IN215
IR[4] => Mux68.IN216
IR[4] => Mux68.IN217
IR[4] => Mux68.IN218
IR[4] => Mux68.IN219
IR[4] => Mux68.IN220
IR[4] => Mux68.IN221
IR[4] => Mux68.IN222
IR[4] => Mux68.IN223
IR[4] => Mux68.IN224
IR[4] => Mux68.IN225
IR[4] => Mux68.IN226
IR[4] => Mux68.IN227
IR[4] => Mux68.IN228
IR[4] => Mux68.IN229
IR[4] => Mux68.IN230
IR[4] => Mux68.IN231
IR[4] => Mux68.IN232
IR[4] => Mux68.IN233
IR[4] => Mux68.IN234
IR[4] => Mux68.IN235
IR[4] => Mux68.IN236
IR[4] => Mux68.IN237
IR[4] => Mux68.IN238
IR[4] => Mux68.IN239
IR[4] => Mux68.IN240
IR[4] => Mux68.IN241
IR[4] => Mux68.IN242
IR[4] => Mux68.IN243
IR[4] => Mux68.IN244
IR[4] => Mux68.IN245
IR[4] => Mux68.IN246
IR[4] => Mux68.IN247
IR[4] => Mux68.IN248
IR[4] => Mux68.IN249
IR[4] => Mux68.IN250
IR[4] => Mux68.IN251
IR[4] => Mux68.IN252
IR[4] => Mux68.IN253
IR[4] => Mux68.IN254
IR[4] => Mux68.IN255
IR[4] => Mux68.IN256
IR[4] => Mux68.IN257
IR[4] => Mux68.IN258
IR[4] => Mux68.IN259
IR[4] => Mux69.IN196
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN258
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux79.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN259
IR[4] => Mux90.IN251
IR[4] => Mux90.IN252
IR[4] => Mux90.IN253
IR[4] => Mux90.IN254
IR[4] => Mux90.IN255
IR[4] => Mux90.IN256
IR[4] => Mux90.IN257
IR[4] => Mux90.IN258
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN259
IR[4] => Mux98.IN29
IR[4] => Mux98.IN30
IR[4] => Mux98.IN31
IR[4] => Mux98.IN32
IR[4] => Mux98.IN33
IR[4] => Mux98.IN34
IR[4] => Mux98.IN35
IR[4] => Mux98.IN36
IR[4] => Mux98.IN37
IR[4] => Mux98.IN38
IR[4] => Mux98.IN39
IR[4] => Mux98.IN40
IR[4] => Mux98.IN41
IR[4] => Mux98.IN42
IR[4] => Mux98.IN43
IR[4] => Mux98.IN44
IR[4] => Mux98.IN45
IR[4] => Mux98.IN46
IR[4] => Mux98.IN47
IR[4] => Mux98.IN48
IR[4] => Mux98.IN49
IR[4] => Mux98.IN50
IR[4] => Mux98.IN51
IR[4] => Mux98.IN52
IR[4] => Mux98.IN53
IR[4] => Mux98.IN54
IR[4] => Mux98.IN55
IR[4] => Mux98.IN56
IR[4] => Mux98.IN57
IR[4] => Mux98.IN58
IR[4] => Mux98.IN59
IR[4] => Mux98.IN60
IR[4] => Mux98.IN61
IR[4] => Mux98.IN62
IR[4] => Mux98.IN63
IR[4] => Mux98.IN64
IR[4] => Mux98.IN65
IR[4] => Mux98.IN66
IR[4] => Mux98.IN67
IR[4] => Mux98.IN68
IR[4] => Mux98.IN69
IR[4] => Mux98.IN70
IR[4] => Mux98.IN71
IR[4] => Mux98.IN72
IR[4] => Mux98.IN73
IR[4] => Mux98.IN74
IR[4] => Mux98.IN75
IR[4] => Mux98.IN76
IR[4] => Mux98.IN77
IR[4] => Mux98.IN78
IR[4] => Mux98.IN79
IR[4] => Mux98.IN80
IR[4] => Mux98.IN81
IR[4] => Mux98.IN82
IR[4] => Mux98.IN83
IR[4] => Mux98.IN84
IR[4] => Mux98.IN85
IR[4] => Mux98.IN86
IR[4] => Mux98.IN87
IR[4] => Mux98.IN88
IR[4] => Mux98.IN89
IR[4] => Mux98.IN90
IR[4] => Mux98.IN91
IR[4] => Mux98.IN92
IR[4] => Mux98.IN93
IR[4] => Mux98.IN94
IR[4] => Mux98.IN95
IR[4] => Mux98.IN96
IR[4] => Mux98.IN97
IR[4] => Mux98.IN98
IR[4] => Mux98.IN99
IR[4] => Mux98.IN100
IR[4] => Mux98.IN101
IR[4] => Mux98.IN102
IR[4] => Mux98.IN103
IR[4] => Mux98.IN104
IR[4] => Mux98.IN105
IR[4] => Mux98.IN106
IR[4] => Mux98.IN107
IR[4] => Mux98.IN108
IR[4] => Mux98.IN109
IR[4] => Mux98.IN110
IR[4] => Mux98.IN111
IR[4] => Mux98.IN112
IR[4] => Mux98.IN113
IR[4] => Mux98.IN114
IR[4] => Mux98.IN115
IR[4] => Mux98.IN116
IR[4] => Mux98.IN117
IR[4] => Mux98.IN118
IR[4] => Mux98.IN119
IR[4] => Mux98.IN120
IR[4] => Mux98.IN121
IR[4] => Mux98.IN122
IR[4] => Mux98.IN123
IR[4] => Mux98.IN124
IR[4] => Mux98.IN125
IR[4] => Mux98.IN126
IR[4] => Mux98.IN127
IR[4] => Mux98.IN128
IR[4] => Mux98.IN129
IR[4] => Mux98.IN130
IR[4] => Mux98.IN131
IR[4] => Mux98.IN132
IR[4] => Mux98.IN133
IR[4] => Mux98.IN134
IR[4] => Mux98.IN135
IR[4] => Mux98.IN136
IR[4] => Mux98.IN137
IR[4] => Mux98.IN138
IR[4] => Mux98.IN139
IR[4] => Mux98.IN140
IR[4] => Mux98.IN141
IR[4] => Mux98.IN142
IR[4] => Mux98.IN143
IR[4] => Mux98.IN144
IR[4] => Mux98.IN145
IR[4] => Mux98.IN146
IR[4] => Mux98.IN147
IR[4] => Mux98.IN148
IR[4] => Mux98.IN149
IR[4] => Mux98.IN150
IR[4] => Mux98.IN151
IR[4] => Mux98.IN152
IR[4] => Mux98.IN153
IR[4] => Mux98.IN154
IR[4] => Mux98.IN155
IR[4] => Mux98.IN156
IR[4] => Mux98.IN157
IR[4] => Mux98.IN158
IR[4] => Mux98.IN159
IR[4] => Mux98.IN160
IR[4] => Mux98.IN161
IR[4] => Mux98.IN162
IR[4] => Mux98.IN163
IR[4] => Mux98.IN164
IR[4] => Mux98.IN165
IR[4] => Mux98.IN166
IR[4] => Mux98.IN167
IR[4] => Mux98.IN168
IR[4] => Mux98.IN169
IR[4] => Mux98.IN170
IR[4] => Mux98.IN171
IR[4] => Mux98.IN172
IR[4] => Mux98.IN173
IR[4] => Mux98.IN174
IR[4] => Mux98.IN175
IR[4] => Mux98.IN176
IR[4] => Mux98.IN177
IR[4] => Mux98.IN178
IR[4] => Mux98.IN179
IR[4] => Mux98.IN180
IR[4] => Mux98.IN181
IR[4] => Mux98.IN182
IR[4] => Mux98.IN183
IR[4] => Mux98.IN184
IR[4] => Mux98.IN185
IR[4] => Mux98.IN186
IR[4] => Mux98.IN187
IR[4] => Mux98.IN188
IR[4] => Mux98.IN189
IR[4] => Mux98.IN190
IR[4] => Mux98.IN191
IR[4] => Mux98.IN192
IR[4] => Mux98.IN193
IR[4] => Mux98.IN194
IR[4] => Mux98.IN195
IR[4] => Mux98.IN196
IR[4] => Mux98.IN197
IR[4] => Mux98.IN198
IR[4] => Mux98.IN199
IR[4] => Mux98.IN200
IR[4] => Mux98.IN201
IR[4] => Mux98.IN202
IR[4] => Mux98.IN203
IR[4] => Mux98.IN204
IR[4] => Mux98.IN205
IR[4] => Mux98.IN206
IR[4] => Mux98.IN207
IR[4] => Mux98.IN208
IR[4] => Mux98.IN209
IR[4] => Mux98.IN210
IR[4] => Mux98.IN211
IR[4] => Mux98.IN212
IR[4] => Mux98.IN213
IR[4] => Mux98.IN214
IR[4] => Mux98.IN215
IR[4] => Mux98.IN216
IR[4] => Mux98.IN217
IR[4] => Mux98.IN218
IR[4] => Mux98.IN219
IR[4] => Mux98.IN220
IR[4] => Mux98.IN221
IR[4] => Mux98.IN222
IR[4] => Mux98.IN223
IR[4] => Mux98.IN224
IR[4] => Mux98.IN225
IR[4] => Mux98.IN226
IR[4] => Mux98.IN227
IR[4] => Mux98.IN228
IR[4] => Mux98.IN229
IR[4] => Mux98.IN230
IR[4] => Mux98.IN231
IR[4] => Mux98.IN232
IR[4] => Mux98.IN233
IR[4] => Mux98.IN234
IR[4] => Mux98.IN235
IR[4] => Mux98.IN236
IR[4] => Mux98.IN237
IR[4] => Mux98.IN238
IR[4] => Mux98.IN239
IR[4] => Mux98.IN240
IR[4] => Mux98.IN241
IR[4] => Mux98.IN242
IR[4] => Mux98.IN243
IR[4] => Mux98.IN244
IR[4] => Mux98.IN245
IR[4] => Mux98.IN246
IR[4] => Mux98.IN247
IR[4] => Mux98.IN248
IR[4] => Mux98.IN249
IR[4] => Mux98.IN250
IR[4] => Mux98.IN251
IR[4] => Mux98.IN252
IR[4] => Mux98.IN253
IR[4] => Mux98.IN254
IR[4] => Mux98.IN255
IR[4] => Mux98.IN256
IR[4] => Mux98.IN257
IR[4] => Mux98.IN258
IR[4] => Mux98.IN259
IR[4] => Mux99.IN29
IR[4] => Mux100.IN259
IR[4] => Mux101.IN259
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux107.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux112.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => Mux116.IN259
IR[4] => ALU_Op.DATAA
IR[4] => Mux145.IN259
IR[4] => Mux146.IN259
IR[4] => Mux147.IN259
IR[4] => Mux148.IN259
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux177.IN3
IR[4] => Mux177.IN4
IR[4] => Mux177.IN5
IR[4] => Mux177.IN6
IR[4] => Mux177.IN7
IR[4] => Mux190.IN1
IR[4] => Mux190.IN2
IR[4] => Mux190.IN3
IR[4] => Mux190.IN4
IR[4] => Mux190.IN5
IR[4] => Mux190.IN6
IR[4] => Mux190.IN7
IR[4] => Mux199.IN1
IR[4] => Mux199.IN2
IR[4] => Mux199.IN3
IR[4] => Mux199.IN4
IR[4] => Mux199.IN5
IR[4] => Mux199.IN6
IR[4] => Mux199.IN7
IR[4] => Mux201.IN5
IR[4] => Mux202.IN5
IR[4] => Mux203.IN5
IR[4] => Mux204.IN2
IR[4] => Mux204.IN3
IR[4] => Mux204.IN4
IR[4] => Mux204.IN5
IR[4] => Mux206.IN1
IR[4] => Mux206.IN2
IR[4] => Mux206.IN3
IR[4] => Mux215.IN1
IR[4] => Mux215.IN2
IR[4] => Mux215.IN3
IR[4] => Mux218.IN1
IR[4] => Mux218.IN2
IR[4] => Mux218.IN3
IR[4] => Mux218.IN4
IR[4] => Mux218.IN5
IR[4] => Mux218.IN6
IR[4] => Mux218.IN7
IR[4] => Mux223.IN1
IR[4] => Mux223.IN2
IR[4] => Mux223.IN3
IR[4] => Mux223.IN4
IR[4] => Mux223.IN5
IR[4] => Mux223.IN6
IR[4] => Mux223.IN7
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux232.IN7
IR[4] => Mux238.IN1
IR[4] => Mux238.IN2
IR[4] => Mux238.IN3
IR[4] => Mux238.IN4
IR[4] => Mux238.IN5
IR[4] => Mux238.IN6
IR[4] => Mux238.IN7
IR[4] => ALU_Op.DATAA
IR[4] => Mux247.IN1
IR[4] => Mux247.IN2
IR[4] => Mux247.IN3
IR[4] => Mux247.IN4
IR[4] => Mux247.IN5
IR[4] => Mux247.IN6
IR[4] => Mux247.IN7
IR[4] => Mux252.IN131
IR[4] => Mux254.IN259
IR[4] => Mux255.IN259
IR[4] => Mux256.IN259
IR[4] => Mux257.IN259
IR[4] => Mux258.IN259
IR[4] => Mux259.IN259
IR[4] => Mux260.IN259
IR[4] => Mux261.IN259
IR[4] => Mux262.IN259
IR[4] => Mux263.IN259
IR[4] => Mux264.IN259
IR[4] => Mux265.IN259
IR[4] => Mux266.IN259
IR[4] => Mux267.IN259
IR[4] => Mux268.IN259
IR[4] => Mux269.IN259
IR[4] => Mux270.IN259
IR[4] => Mux271.IN259
IR[4] => Mux272.IN259
IR[4] => Mux273.IN259
IR[4] => Mux274.IN259
IR[4] => Mux275.IN259
IR[4] => Mux276.IN259
IR[4] => Mux277.IN259
IR[4] => Mux278.IN259
IR[4] => Mux279.IN259
IR[4] => Mux280.IN259
IR[4] => Mux281.IN259
IR[4] => Mux282.IN259
IR[4] => Mux283.IN259
IR[4] => Mux284.IN259
IR[4] => Mux285.IN259
IR[4] => Mux286.IN259
IR[4] => Mux289.IN259
IR[4] => Mux290.IN259
IR[4] => Mux291.IN259
IR[4] => Mux292.IN259
IR[4] => Mux293.IN259
IR[4] => Mux294.IN259
IR[4] => Mux295.IN259
IR[4] => Mux296.IN259
IR[4] => Mux297.IN259
IR[4] => Mux298.IN259
IR[4] => Mux299.IN259
IR[4] => Mux300.IN259
IR[4] => Mux301.IN259
IR[4] => Mux302.IN259
IR[4] => Mux303.IN259
IR[4] => Mux304.IN259
IR[4] => Mux305.IN259
IR[4] => Mux307.IN259
IR[4] => Mux308.IN259
IR[4] => Mux309.IN44
IR[4] => Mux309.IN45
IR[4] => Mux309.IN46
IR[4] => Mux309.IN47
IR[4] => Mux309.IN48
IR[4] => Mux309.IN49
IR[4] => Mux309.IN50
IR[4] => Mux309.IN51
IR[4] => Mux309.IN52
IR[4] => Mux309.IN53
IR[4] => Mux309.IN54
IR[4] => Mux309.IN55
IR[4] => Mux309.IN56
IR[4] => Mux309.IN57
IR[4] => Mux309.IN58
IR[4] => Mux309.IN59
IR[4] => Mux309.IN60
IR[4] => Mux309.IN61
IR[4] => Mux309.IN62
IR[4] => Mux309.IN63
IR[4] => Mux309.IN64
IR[4] => Mux309.IN65
IR[4] => Mux309.IN66
IR[4] => Mux309.IN67
IR[4] => Mux309.IN68
IR[4] => Mux309.IN69
IR[4] => Mux309.IN70
IR[4] => Mux309.IN71
IR[4] => Mux309.IN72
IR[4] => Mux309.IN73
IR[4] => Mux309.IN74
IR[4] => Mux309.IN75
IR[4] => Mux309.IN76
IR[4] => Mux309.IN77
IR[4] => Mux309.IN78
IR[4] => Mux309.IN79
IR[4] => Mux309.IN80
IR[4] => Mux309.IN81
IR[4] => Mux309.IN82
IR[4] => Mux309.IN83
IR[4] => Mux309.IN84
IR[4] => Mux309.IN85
IR[4] => Mux309.IN86
IR[4] => Mux309.IN87
IR[4] => Mux309.IN88
IR[4] => Mux309.IN89
IR[4] => Mux309.IN90
IR[4] => Mux309.IN91
IR[4] => Mux309.IN92
IR[4] => Mux309.IN93
IR[4] => Mux309.IN94
IR[4] => Mux309.IN95
IR[4] => Mux309.IN96
IR[4] => Mux309.IN97
IR[4] => Mux309.IN98
IR[4] => Mux309.IN99
IR[4] => Mux309.IN100
IR[4] => Mux309.IN101
IR[4] => Mux309.IN102
IR[4] => Mux309.IN103
IR[4] => Mux309.IN104
IR[4] => Mux309.IN105
IR[4] => Mux309.IN106
IR[4] => Mux309.IN107
IR[4] => Mux309.IN108
IR[4] => Mux309.IN109
IR[4] => Mux309.IN110
IR[4] => Mux309.IN111
IR[4] => Mux309.IN112
IR[4] => Mux309.IN113
IR[4] => Mux309.IN114
IR[4] => Mux309.IN115
IR[4] => Mux309.IN116
IR[4] => Mux309.IN117
IR[4] => Mux309.IN118
IR[4] => Mux309.IN119
IR[4] => Mux309.IN120
IR[4] => Mux309.IN121
IR[4] => Mux309.IN122
IR[4] => Mux309.IN123
IR[4] => Mux309.IN124
IR[4] => Mux309.IN125
IR[4] => Mux309.IN126
IR[4] => Mux309.IN127
IR[4] => Mux309.IN128
IR[4] => Mux309.IN129
IR[4] => Mux309.IN130
IR[4] => Mux309.IN131
IR[4] => Mux309.IN132
IR[4] => Mux309.IN133
IR[4] => Mux309.IN134
IR[4] => Mux309.IN135
IR[4] => Mux309.IN136
IR[4] => Mux309.IN137
IR[4] => Mux309.IN138
IR[4] => Mux309.IN139
IR[4] => Mux309.IN140
IR[4] => Mux309.IN141
IR[4] => Mux309.IN142
IR[4] => Mux309.IN143
IR[4] => Mux309.IN144
IR[4] => Mux309.IN145
IR[4] => Mux309.IN146
IR[4] => Mux309.IN147
IR[4] => Mux309.IN148
IR[4] => Mux309.IN149
IR[4] => Mux309.IN150
IR[4] => Mux309.IN151
IR[4] => Mux309.IN152
IR[4] => Mux309.IN153
IR[4] => Mux309.IN154
IR[4] => Mux309.IN155
IR[4] => Mux309.IN156
IR[4] => Mux309.IN157
IR[4] => Mux309.IN158
IR[4] => Mux309.IN159
IR[4] => Mux309.IN160
IR[4] => Mux309.IN161
IR[4] => Mux309.IN162
IR[4] => Mux309.IN163
IR[4] => Mux309.IN164
IR[4] => Mux309.IN165
IR[4] => Mux309.IN166
IR[4] => Mux309.IN167
IR[4] => Mux309.IN168
IR[4] => Mux309.IN169
IR[4] => Mux309.IN170
IR[4] => Mux309.IN171
IR[4] => Mux309.IN172
IR[4] => Mux309.IN173
IR[4] => Mux309.IN174
IR[4] => Mux309.IN175
IR[4] => Mux309.IN176
IR[4] => Mux309.IN177
IR[4] => Mux309.IN178
IR[4] => Mux309.IN179
IR[4] => Mux309.IN180
IR[4] => Mux309.IN181
IR[4] => Mux309.IN182
IR[4] => Mux309.IN183
IR[4] => Mux309.IN184
IR[4] => Mux309.IN185
IR[4] => Mux309.IN186
IR[4] => Mux309.IN187
IR[4] => Mux309.IN188
IR[4] => Mux309.IN189
IR[4] => Mux309.IN190
IR[4] => Mux309.IN191
IR[4] => Mux309.IN192
IR[4] => Mux309.IN193
IR[4] => Mux309.IN194
IR[4] => Mux309.IN195
IR[4] => Mux309.IN196
IR[4] => Mux309.IN197
IR[4] => Mux309.IN198
IR[4] => Mux309.IN199
IR[4] => Mux309.IN200
IR[4] => Mux309.IN201
IR[4] => Mux309.IN202
IR[4] => Mux309.IN203
IR[4] => Mux309.IN204
IR[4] => Mux309.IN205
IR[4] => Mux309.IN206
IR[4] => Mux309.IN207
IR[4] => Mux309.IN208
IR[4] => Mux309.IN209
IR[4] => Mux309.IN210
IR[4] => Mux309.IN211
IR[4] => Mux309.IN212
IR[4] => Mux309.IN213
IR[4] => Mux309.IN214
IR[4] => Mux309.IN215
IR[4] => Mux309.IN216
IR[4] => Mux309.IN217
IR[4] => Mux309.IN218
IR[4] => Mux309.IN219
IR[4] => Mux309.IN220
IR[4] => Mux309.IN221
IR[4] => Mux309.IN222
IR[4] => Mux309.IN223
IR[4] => Mux309.IN224
IR[4] => Mux309.IN225
IR[4] => Mux309.IN226
IR[4] => Mux309.IN227
IR[4] => Mux309.IN228
IR[4] => Mux309.IN229
IR[4] => Mux309.IN230
IR[4] => Mux309.IN231
IR[4] => Mux309.IN232
IR[4] => Mux309.IN233
IR[4] => Mux309.IN234
IR[4] => Mux309.IN235
IR[4] => Mux309.IN236
IR[4] => Mux309.IN237
IR[4] => Mux309.IN238
IR[4] => Mux309.IN239
IR[4] => Mux309.IN240
IR[4] => Mux309.IN241
IR[4] => Mux309.IN242
IR[4] => Mux309.IN243
IR[4] => Mux309.IN244
IR[4] => Mux309.IN245
IR[4] => Mux309.IN246
IR[4] => Mux309.IN247
IR[4] => Mux309.IN248
IR[4] => Mux309.IN249
IR[4] => Mux309.IN250
IR[4] => Mux309.IN251
IR[4] => Mux309.IN252
IR[4] => Mux309.IN253
IR[4] => Mux309.IN254
IR[4] => Mux309.IN255
IR[4] => Mux309.IN256
IR[4] => Mux309.IN257
IR[4] => Mux309.IN258
IR[4] => Mux309.IN259
IR[4] => Mux310.IN44
IR[4] => Mux314.IN130
IR[4] => Mux315.IN259
IR[4] => Mux316.IN259
IR[4] => Mux317.IN259
IR[4] => Mux320.IN259
IR[4] => Mux386.IN259
IR[4] => Mux383.IN259
IR[4] => Mux380.IN259
IR[4] => Mux241.IN259
IR[4] => Mux186.IN259
IR[4] => Mux183.IN259
IR[4] => Mux172.IN259
IR[4] => Mux165.IN259
IR[4] => Mux155.IN259
IR[4] => Mux154.IN259
IR[4] => Mux118.IN259
IR[4] => Mux15.IN259
IR[4] => Mux1.IN259
IR[4] => Mux387.IN259
IR[4] => Mux389.IN259
IR[4] => Mux391.IN259
IR[4] => Mux393.IN259
IR[4] => Mux395.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN1
IR[4] => Equal5.IN6
IR[4] => Equal7.IN2
IR[4] => Equal8.IN7
IR[4] => Equal10.IN1
IR[4] => Equal12.IN5
IR[5] => Mux2.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux46.IN4
IR[5] => Mux61.IN258
IR[5] => Mux62.IN153
IR[5] => Mux63.IN153
IR[5] => Mux64.IN153
IR[5] => Mux65.IN258
IR[5] => Mux67.IN195
IR[5] => Mux67.IN196
IR[5] => Mux67.IN197
IR[5] => Mux67.IN198
IR[5] => Mux67.IN199
IR[5] => Mux67.IN200
IR[5] => Mux67.IN201
IR[5] => Mux67.IN202
IR[5] => Mux67.IN203
IR[5] => Mux67.IN204
IR[5] => Mux67.IN205
IR[5] => Mux67.IN206
IR[5] => Mux67.IN207
IR[5] => Mux67.IN208
IR[5] => Mux67.IN209
IR[5] => Mux67.IN210
IR[5] => Mux67.IN211
IR[5] => Mux67.IN212
IR[5] => Mux67.IN213
IR[5] => Mux67.IN214
IR[5] => Mux67.IN215
IR[5] => Mux67.IN216
IR[5] => Mux67.IN217
IR[5] => Mux67.IN218
IR[5] => Mux67.IN219
IR[5] => Mux67.IN220
IR[5] => Mux67.IN221
IR[5] => Mux67.IN222
IR[5] => Mux67.IN223
IR[5] => Mux67.IN224
IR[5] => Mux67.IN225
IR[5] => Mux67.IN226
IR[5] => Mux67.IN227
IR[5] => Mux67.IN228
IR[5] => Mux67.IN229
IR[5] => Mux67.IN230
IR[5] => Mux67.IN231
IR[5] => Mux67.IN232
IR[5] => Mux67.IN233
IR[5] => Mux67.IN234
IR[5] => Mux67.IN235
IR[5] => Mux67.IN236
IR[5] => Mux67.IN237
IR[5] => Mux67.IN238
IR[5] => Mux67.IN239
IR[5] => Mux67.IN240
IR[5] => Mux67.IN241
IR[5] => Mux67.IN242
IR[5] => Mux67.IN243
IR[5] => Mux67.IN244
IR[5] => Mux67.IN245
IR[5] => Mux67.IN246
IR[5] => Mux67.IN247
IR[5] => Mux67.IN248
IR[5] => Mux67.IN249
IR[5] => Mux67.IN250
IR[5] => Mux67.IN251
IR[5] => Mux67.IN252
IR[5] => Mux67.IN253
IR[5] => Mux67.IN254
IR[5] => Mux67.IN255
IR[5] => Mux67.IN256
IR[5] => Mux67.IN257
IR[5] => Mux67.IN258
IR[5] => Mux68.IN195
IR[5] => Mux69.IN195
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN257
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux79.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN258
IR[5] => Mux89.IN250
IR[5] => Mux89.IN251
IR[5] => Mux89.IN252
IR[5] => Mux89.IN253
IR[5] => Mux89.IN254
IR[5] => Mux89.IN255
IR[5] => Mux89.IN256
IR[5] => Mux89.IN257
IR[5] => Mux89.IN258
IR[5] => Mux90.IN250
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN258
IR[5] => Mux97.IN28
IR[5] => Mux97.IN29
IR[5] => Mux97.IN30
IR[5] => Mux97.IN31
IR[5] => Mux97.IN32
IR[5] => Mux97.IN33
IR[5] => Mux97.IN34
IR[5] => Mux97.IN35
IR[5] => Mux97.IN36
IR[5] => Mux97.IN37
IR[5] => Mux97.IN38
IR[5] => Mux97.IN39
IR[5] => Mux97.IN40
IR[5] => Mux97.IN41
IR[5] => Mux97.IN42
IR[5] => Mux97.IN43
IR[5] => Mux97.IN44
IR[5] => Mux97.IN45
IR[5] => Mux97.IN46
IR[5] => Mux97.IN47
IR[5] => Mux97.IN48
IR[5] => Mux97.IN49
IR[5] => Mux97.IN50
IR[5] => Mux97.IN51
IR[5] => Mux97.IN52
IR[5] => Mux97.IN53
IR[5] => Mux97.IN54
IR[5] => Mux97.IN55
IR[5] => Mux97.IN56
IR[5] => Mux97.IN57
IR[5] => Mux97.IN58
IR[5] => Mux97.IN59
IR[5] => Mux97.IN60
IR[5] => Mux97.IN61
IR[5] => Mux97.IN62
IR[5] => Mux97.IN63
IR[5] => Mux97.IN64
IR[5] => Mux97.IN65
IR[5] => Mux97.IN66
IR[5] => Mux97.IN67
IR[5] => Mux97.IN68
IR[5] => Mux97.IN69
IR[5] => Mux97.IN70
IR[5] => Mux97.IN71
IR[5] => Mux97.IN72
IR[5] => Mux97.IN73
IR[5] => Mux97.IN74
IR[5] => Mux97.IN75
IR[5] => Mux97.IN76
IR[5] => Mux97.IN77
IR[5] => Mux97.IN78
IR[5] => Mux97.IN79
IR[5] => Mux97.IN80
IR[5] => Mux97.IN81
IR[5] => Mux97.IN82
IR[5] => Mux97.IN83
IR[5] => Mux97.IN84
IR[5] => Mux97.IN85
IR[5] => Mux97.IN86
IR[5] => Mux97.IN87
IR[5] => Mux97.IN88
IR[5] => Mux97.IN89
IR[5] => Mux97.IN90
IR[5] => Mux97.IN91
IR[5] => Mux97.IN92
IR[5] => Mux97.IN93
IR[5] => Mux97.IN94
IR[5] => Mux97.IN95
IR[5] => Mux97.IN96
IR[5] => Mux97.IN97
IR[5] => Mux97.IN98
IR[5] => Mux97.IN99
IR[5] => Mux97.IN100
IR[5] => Mux97.IN101
IR[5] => Mux97.IN102
IR[5] => Mux97.IN103
IR[5] => Mux97.IN104
IR[5] => Mux97.IN105
IR[5] => Mux97.IN106
IR[5] => Mux97.IN107
IR[5] => Mux97.IN108
IR[5] => Mux97.IN109
IR[5] => Mux97.IN110
IR[5] => Mux97.IN111
IR[5] => Mux97.IN112
IR[5] => Mux97.IN113
IR[5] => Mux97.IN114
IR[5] => Mux97.IN115
IR[5] => Mux97.IN116
IR[5] => Mux97.IN117
IR[5] => Mux97.IN118
IR[5] => Mux97.IN119
IR[5] => Mux97.IN120
IR[5] => Mux97.IN121
IR[5] => Mux97.IN122
IR[5] => Mux97.IN123
IR[5] => Mux97.IN124
IR[5] => Mux97.IN125
IR[5] => Mux97.IN126
IR[5] => Mux97.IN127
IR[5] => Mux97.IN128
IR[5] => Mux97.IN129
IR[5] => Mux97.IN130
IR[5] => Mux97.IN131
IR[5] => Mux97.IN132
IR[5] => Mux97.IN133
IR[5] => Mux97.IN134
IR[5] => Mux97.IN135
IR[5] => Mux97.IN136
IR[5] => Mux97.IN137
IR[5] => Mux97.IN138
IR[5] => Mux97.IN139
IR[5] => Mux97.IN140
IR[5] => Mux97.IN141
IR[5] => Mux97.IN142
IR[5] => Mux97.IN143
IR[5] => Mux97.IN144
IR[5] => Mux97.IN145
IR[5] => Mux97.IN146
IR[5] => Mux97.IN147
IR[5] => Mux97.IN148
IR[5] => Mux97.IN149
IR[5] => Mux97.IN150
IR[5] => Mux97.IN151
IR[5] => Mux97.IN152
IR[5] => Mux97.IN153
IR[5] => Mux97.IN154
IR[5] => Mux97.IN155
IR[5] => Mux97.IN156
IR[5] => Mux97.IN157
IR[5] => Mux97.IN158
IR[5] => Mux97.IN159
IR[5] => Mux97.IN160
IR[5] => Mux97.IN161
IR[5] => Mux97.IN162
IR[5] => Mux97.IN163
IR[5] => Mux97.IN164
IR[5] => Mux97.IN165
IR[5] => Mux97.IN166
IR[5] => Mux97.IN167
IR[5] => Mux97.IN168
IR[5] => Mux97.IN169
IR[5] => Mux97.IN170
IR[5] => Mux97.IN171
IR[5] => Mux97.IN172
IR[5] => Mux97.IN173
IR[5] => Mux97.IN174
IR[5] => Mux97.IN175
IR[5] => Mux97.IN176
IR[5] => Mux97.IN177
IR[5] => Mux97.IN178
IR[5] => Mux97.IN179
IR[5] => Mux97.IN180
IR[5] => Mux97.IN181
IR[5] => Mux97.IN182
IR[5] => Mux97.IN183
IR[5] => Mux97.IN184
IR[5] => Mux97.IN185
IR[5] => Mux97.IN186
IR[5] => Mux97.IN187
IR[5] => Mux97.IN188
IR[5] => Mux97.IN189
IR[5] => Mux97.IN190
IR[5] => Mux97.IN191
IR[5] => Mux97.IN192
IR[5] => Mux97.IN193
IR[5] => Mux97.IN194
IR[5] => Mux97.IN195
IR[5] => Mux97.IN196
IR[5] => Mux97.IN197
IR[5] => Mux97.IN198
IR[5] => Mux97.IN199
IR[5] => Mux97.IN200
IR[5] => Mux97.IN201
IR[5] => Mux97.IN202
IR[5] => Mux97.IN203
IR[5] => Mux97.IN204
IR[5] => Mux97.IN205
IR[5] => Mux97.IN206
IR[5] => Mux97.IN207
IR[5] => Mux97.IN208
IR[5] => Mux97.IN209
IR[5] => Mux97.IN210
IR[5] => Mux97.IN211
IR[5] => Mux97.IN212
IR[5] => Mux97.IN213
IR[5] => Mux97.IN214
IR[5] => Mux97.IN215
IR[5] => Mux97.IN216
IR[5] => Mux97.IN217
IR[5] => Mux97.IN218
IR[5] => Mux97.IN219
IR[5] => Mux97.IN220
IR[5] => Mux97.IN221
IR[5] => Mux97.IN222
IR[5] => Mux97.IN223
IR[5] => Mux97.IN224
IR[5] => Mux97.IN225
IR[5] => Mux97.IN226
IR[5] => Mux97.IN227
IR[5] => Mux97.IN228
IR[5] => Mux97.IN229
IR[5] => Mux97.IN230
IR[5] => Mux97.IN231
IR[5] => Mux97.IN232
IR[5] => Mux97.IN233
IR[5] => Mux97.IN234
IR[5] => Mux97.IN235
IR[5] => Mux97.IN236
IR[5] => Mux97.IN237
IR[5] => Mux97.IN238
IR[5] => Mux97.IN239
IR[5] => Mux97.IN240
IR[5] => Mux97.IN241
IR[5] => Mux97.IN242
IR[5] => Mux97.IN243
IR[5] => Mux97.IN244
IR[5] => Mux97.IN245
IR[5] => Mux97.IN246
IR[5] => Mux97.IN247
IR[5] => Mux97.IN248
IR[5] => Mux97.IN249
IR[5] => Mux97.IN250
IR[5] => Mux97.IN251
IR[5] => Mux97.IN252
IR[5] => Mux97.IN253
IR[5] => Mux97.IN254
IR[5] => Mux97.IN255
IR[5] => Mux97.IN256
IR[5] => Mux97.IN257
IR[5] => Mux97.IN258
IR[5] => Mux98.IN28
IR[5] => Mux99.IN28
IR[5] => Mux100.IN258
IR[5] => Mux101.IN258
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux107.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux112.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => Mux116.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Mux145.IN258
IR[5] => Mux146.IN258
IR[5] => Mux147.IN258
IR[5] => Mux148.IN258
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux176.IN3
IR[5] => Mux176.IN4
IR[5] => Mux176.IN5
IR[5] => Mux176.IN6
IR[5] => Mux176.IN7
IR[5] => Mux189.IN1
IR[5] => Mux189.IN2
IR[5] => Mux189.IN3
IR[5] => Mux189.IN4
IR[5] => Mux189.IN5
IR[5] => Mux189.IN6
IR[5] => Mux189.IN7
IR[5] => Mux198.IN1
IR[5] => Mux198.IN2
IR[5] => Mux198.IN3
IR[5] => Mux198.IN4
IR[5] => Mux198.IN5
IR[5] => Mux198.IN6
IR[5] => Mux198.IN7
IR[5] => Mux201.IN4
IR[5] => Mux202.IN4
IR[5] => Mux203.IN1
IR[5] => Mux203.IN2
IR[5] => Mux203.IN3
IR[5] => Mux203.IN4
IR[5] => Mux204.IN1
IR[5] => Mux205.IN1
IR[5] => Mux205.IN2
IR[5] => Mux205.IN3
IR[5] => Mux217.IN1
IR[5] => Mux217.IN2
IR[5] => Mux217.IN3
IR[5] => Mux217.IN4
IR[5] => Mux217.IN5
IR[5] => Mux217.IN6
IR[5] => Mux217.IN7
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux231.IN7
IR[5] => Mux237.IN1
IR[5] => Mux237.IN2
IR[5] => Mux237.IN3
IR[5] => Mux237.IN4
IR[5] => Mux237.IN5
IR[5] => Mux237.IN6
IR[5] => Mux237.IN7
IR[5] => ALU_Op.DATAA
IR[5] => Mux246.IN1
IR[5] => Mux246.IN2
IR[5] => Mux246.IN3
IR[5] => Mux246.IN4
IR[5] => Mux246.IN5
IR[5] => Mux246.IN6
IR[5] => Mux246.IN7
IR[5] => Mux251.IN66
IR[5] => Mux252.IN130
IR[5] => Mux253.IN130
IR[5] => Mux254.IN258
IR[5] => Mux255.IN258
IR[5] => Mux256.IN258
IR[5] => Mux257.IN258
IR[5] => Mux258.IN258
IR[5] => Mux259.IN258
IR[5] => Mux260.IN258
IR[5] => Mux261.IN258
IR[5] => Mux262.IN258
IR[5] => Mux263.IN258
IR[5] => Mux264.IN258
IR[5] => Mux265.IN258
IR[5] => Mux266.IN258
IR[5] => Mux267.IN258
IR[5] => Mux268.IN258
IR[5] => Mux269.IN258
IR[5] => Mux270.IN258
IR[5] => Mux271.IN258
IR[5] => Mux272.IN258
IR[5] => Mux273.IN258
IR[5] => Mux274.IN258
IR[5] => Mux275.IN258
IR[5] => Mux276.IN258
IR[5] => Mux277.IN258
IR[5] => Mux278.IN258
IR[5] => Mux279.IN258
IR[5] => Mux280.IN258
IR[5] => Mux281.IN258
IR[5] => Mux282.IN258
IR[5] => Mux283.IN258
IR[5] => Mux284.IN258
IR[5] => Mux285.IN258
IR[5] => Mux286.IN258
IR[5] => Mux289.IN258
IR[5] => Mux290.IN258
IR[5] => Mux291.IN258
IR[5] => Mux292.IN258
IR[5] => Mux293.IN258
IR[5] => Mux294.IN258
IR[5] => Mux295.IN258
IR[5] => Mux296.IN258
IR[5] => Mux297.IN258
IR[5] => Mux298.IN258
IR[5] => Mux299.IN258
IR[5] => Mux300.IN258
IR[5] => Mux301.IN258
IR[5] => Mux302.IN258
IR[5] => Mux303.IN258
IR[5] => Mux304.IN258
IR[5] => Mux305.IN258
IR[5] => Mux307.IN258
IR[5] => Mux308.IN43
IR[5] => Mux308.IN44
IR[5] => Mux308.IN45
IR[5] => Mux308.IN46
IR[5] => Mux308.IN47
IR[5] => Mux308.IN48
IR[5] => Mux308.IN49
IR[5] => Mux308.IN50
IR[5] => Mux308.IN51
IR[5] => Mux308.IN52
IR[5] => Mux308.IN53
IR[5] => Mux308.IN54
IR[5] => Mux308.IN55
IR[5] => Mux308.IN56
IR[5] => Mux308.IN57
IR[5] => Mux308.IN58
IR[5] => Mux308.IN59
IR[5] => Mux308.IN60
IR[5] => Mux308.IN61
IR[5] => Mux308.IN62
IR[5] => Mux308.IN63
IR[5] => Mux308.IN64
IR[5] => Mux308.IN65
IR[5] => Mux308.IN66
IR[5] => Mux308.IN67
IR[5] => Mux308.IN68
IR[5] => Mux308.IN69
IR[5] => Mux308.IN70
IR[5] => Mux308.IN71
IR[5] => Mux308.IN72
IR[5] => Mux308.IN73
IR[5] => Mux308.IN74
IR[5] => Mux308.IN75
IR[5] => Mux308.IN76
IR[5] => Mux308.IN77
IR[5] => Mux308.IN78
IR[5] => Mux308.IN79
IR[5] => Mux308.IN80
IR[5] => Mux308.IN81
IR[5] => Mux308.IN82
IR[5] => Mux308.IN83
IR[5] => Mux308.IN84
IR[5] => Mux308.IN85
IR[5] => Mux308.IN86
IR[5] => Mux308.IN87
IR[5] => Mux308.IN88
IR[5] => Mux308.IN89
IR[5] => Mux308.IN90
IR[5] => Mux308.IN91
IR[5] => Mux308.IN92
IR[5] => Mux308.IN93
IR[5] => Mux308.IN94
IR[5] => Mux308.IN95
IR[5] => Mux308.IN96
IR[5] => Mux308.IN97
IR[5] => Mux308.IN98
IR[5] => Mux308.IN99
IR[5] => Mux308.IN100
IR[5] => Mux308.IN101
IR[5] => Mux308.IN102
IR[5] => Mux308.IN103
IR[5] => Mux308.IN104
IR[5] => Mux308.IN105
IR[5] => Mux308.IN106
IR[5] => Mux308.IN107
IR[5] => Mux308.IN108
IR[5] => Mux308.IN109
IR[5] => Mux308.IN110
IR[5] => Mux308.IN111
IR[5] => Mux308.IN112
IR[5] => Mux308.IN113
IR[5] => Mux308.IN114
IR[5] => Mux308.IN115
IR[5] => Mux308.IN116
IR[5] => Mux308.IN117
IR[5] => Mux308.IN118
IR[5] => Mux308.IN119
IR[5] => Mux308.IN120
IR[5] => Mux308.IN121
IR[5] => Mux308.IN122
IR[5] => Mux308.IN123
IR[5] => Mux308.IN124
IR[5] => Mux308.IN125
IR[5] => Mux308.IN126
IR[5] => Mux308.IN127
IR[5] => Mux308.IN128
IR[5] => Mux308.IN129
IR[5] => Mux308.IN130
IR[5] => Mux308.IN131
IR[5] => Mux308.IN132
IR[5] => Mux308.IN133
IR[5] => Mux308.IN134
IR[5] => Mux308.IN135
IR[5] => Mux308.IN136
IR[5] => Mux308.IN137
IR[5] => Mux308.IN138
IR[5] => Mux308.IN139
IR[5] => Mux308.IN140
IR[5] => Mux308.IN141
IR[5] => Mux308.IN142
IR[5] => Mux308.IN143
IR[5] => Mux308.IN144
IR[5] => Mux308.IN145
IR[5] => Mux308.IN146
IR[5] => Mux308.IN147
IR[5] => Mux308.IN148
IR[5] => Mux308.IN149
IR[5] => Mux308.IN150
IR[5] => Mux308.IN151
IR[5] => Mux308.IN152
IR[5] => Mux308.IN153
IR[5] => Mux308.IN154
IR[5] => Mux308.IN155
IR[5] => Mux308.IN156
IR[5] => Mux308.IN157
IR[5] => Mux308.IN158
IR[5] => Mux308.IN159
IR[5] => Mux308.IN160
IR[5] => Mux308.IN161
IR[5] => Mux308.IN162
IR[5] => Mux308.IN163
IR[5] => Mux308.IN164
IR[5] => Mux308.IN165
IR[5] => Mux308.IN166
IR[5] => Mux308.IN167
IR[5] => Mux308.IN168
IR[5] => Mux308.IN169
IR[5] => Mux308.IN170
IR[5] => Mux308.IN171
IR[5] => Mux308.IN172
IR[5] => Mux308.IN173
IR[5] => Mux308.IN174
IR[5] => Mux308.IN175
IR[5] => Mux308.IN176
IR[5] => Mux308.IN177
IR[5] => Mux308.IN178
IR[5] => Mux308.IN179
IR[5] => Mux308.IN180
IR[5] => Mux308.IN181
IR[5] => Mux308.IN182
IR[5] => Mux308.IN183
IR[5] => Mux308.IN184
IR[5] => Mux308.IN185
IR[5] => Mux308.IN186
IR[5] => Mux308.IN187
IR[5] => Mux308.IN188
IR[5] => Mux308.IN189
IR[5] => Mux308.IN190
IR[5] => Mux308.IN191
IR[5] => Mux308.IN192
IR[5] => Mux308.IN193
IR[5] => Mux308.IN194
IR[5] => Mux308.IN195
IR[5] => Mux308.IN196
IR[5] => Mux308.IN197
IR[5] => Mux308.IN198
IR[5] => Mux308.IN199
IR[5] => Mux308.IN200
IR[5] => Mux308.IN201
IR[5] => Mux308.IN202
IR[5] => Mux308.IN203
IR[5] => Mux308.IN204
IR[5] => Mux308.IN205
IR[5] => Mux308.IN206
IR[5] => Mux308.IN207
IR[5] => Mux308.IN208
IR[5] => Mux308.IN209
IR[5] => Mux308.IN210
IR[5] => Mux308.IN211
IR[5] => Mux308.IN212
IR[5] => Mux308.IN213
IR[5] => Mux308.IN214
IR[5] => Mux308.IN215
IR[5] => Mux308.IN216
IR[5] => Mux308.IN217
IR[5] => Mux308.IN218
IR[5] => Mux308.IN219
IR[5] => Mux308.IN220
IR[5] => Mux308.IN221
IR[5] => Mux308.IN222
IR[5] => Mux308.IN223
IR[5] => Mux308.IN224
IR[5] => Mux308.IN225
IR[5] => Mux308.IN226
IR[5] => Mux308.IN227
IR[5] => Mux308.IN228
IR[5] => Mux308.IN229
IR[5] => Mux308.IN230
IR[5] => Mux308.IN231
IR[5] => Mux308.IN232
IR[5] => Mux308.IN233
IR[5] => Mux308.IN234
IR[5] => Mux308.IN235
IR[5] => Mux308.IN236
IR[5] => Mux308.IN237
IR[5] => Mux308.IN238
IR[5] => Mux308.IN239
IR[5] => Mux308.IN240
IR[5] => Mux308.IN241
IR[5] => Mux308.IN242
IR[5] => Mux308.IN243
IR[5] => Mux308.IN244
IR[5] => Mux308.IN245
IR[5] => Mux308.IN246
IR[5] => Mux308.IN247
IR[5] => Mux308.IN248
IR[5] => Mux308.IN249
IR[5] => Mux308.IN250
IR[5] => Mux308.IN251
IR[5] => Mux308.IN252
IR[5] => Mux308.IN253
IR[5] => Mux308.IN254
IR[5] => Mux308.IN255
IR[5] => Mux308.IN256
IR[5] => Mux308.IN257
IR[5] => Mux308.IN258
IR[5] => Mux309.IN43
IR[5] => Mux310.IN43
IR[5] => Mux311.IN66
IR[5] => Mux312.IN66
IR[5] => Mux315.IN258
IR[5] => Mux316.IN258
IR[5] => Mux317.IN258
IR[5] => Mux320.IN258
IR[5] => Mux386.IN258
IR[5] => Mux383.IN258
IR[5] => Mux380.IN258
IR[5] => Mux241.IN258
IR[5] => Mux186.IN258
IR[5] => Mux183.IN258
IR[5] => Mux172.IN258
IR[5] => Mux165.IN258
IR[5] => Mux155.IN258
IR[5] => Mux154.IN258
IR[5] => Mux118.IN258
IR[5] => Mux15.IN258
IR[5] => Mux1.IN258
IR[5] => Mux387.IN258
IR[5] => Mux389.IN258
IR[5] => Mux391.IN258
IR[5] => Mux393.IN258
IR[5] => Mux395.IN258
IR[5] => Equal3.IN0
IR[5] => Equal4.IN6
IR[5] => Equal5.IN5
IR[5] => Equal7.IN1
IR[5] => Equal8.IN1
IR[5] => Equal10.IN0
IR[5] => Equal12.IN4
IR[6] => Mux61.IN257
IR[6] => Mux62.IN152
IR[6] => Mux63.IN152
IR[6] => Mux64.IN152
IR[6] => Mux65.IN257
IR[6] => Mux66.IN65
IR[6] => Mux67.IN194
IR[6] => Mux68.IN194
IR[6] => Mux69.IN194
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN256
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN257
IR[6] => Mux80.IN257
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN257
IR[6] => Mux89.IN249
IR[6] => Mux90.IN249
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN257
IR[6] => Mux97.IN27
IR[6] => Mux98.IN27
IR[6] => Mux99.IN27
IR[6] => Mux100.IN257
IR[6] => Mux101.IN257
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN257
IR[6] => Mux108.IN65
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN257
IR[6] => Mux113.IN33
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux116.IN257
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux131.IN33
IR[6] => Mux132.IN33
IR[6] => Mux133.IN33
IR[6] => Mux134.IN33
IR[6] => Mux135.IN33
IR[6] => Mux136.IN33
IR[6] => Mux137.IN33
IR[6] => Mux138.IN33
IR[6] => Mux139.IN15
IR[6] => Mux140.IN15
IR[6] => Mux141.IN15
IR[6] => Mux145.IN257
IR[6] => Mux146.IN257
IR[6] => Mux147.IN257
IR[6] => Mux148.IN257
IR[6] => Mux251.IN65
IR[6] => Mux252.IN129
IR[6] => Mux253.IN129
IR[6] => Mux254.IN257
IR[6] => Mux255.IN257
IR[6] => Mux256.IN257
IR[6] => Mux257.IN257
IR[6] => Mux258.IN257
IR[6] => Mux259.IN257
IR[6] => Mux260.IN257
IR[6] => Mux261.IN257
IR[6] => Mux262.IN257
IR[6] => Mux263.IN257
IR[6] => Mux264.IN257
IR[6] => Mux265.IN257
IR[6] => Mux266.IN257
IR[6] => Mux267.IN257
IR[6] => Mux268.IN257
IR[6] => Mux269.IN257
IR[6] => Mux270.IN257
IR[6] => Mux271.IN257
IR[6] => Mux272.IN257
IR[6] => Mux273.IN257
IR[6] => Mux274.IN257
IR[6] => Mux275.IN257
IR[6] => Mux276.IN257
IR[6] => Mux277.IN257
IR[6] => Mux278.IN257
IR[6] => Mux279.IN257
IR[6] => Mux280.IN257
IR[6] => Mux281.IN257
IR[6] => Mux282.IN257
IR[6] => Mux283.IN257
IR[6] => Mux284.IN257
IR[6] => Mux285.IN257
IR[6] => Mux286.IN257
IR[6] => Mux287.IN65
IR[6] => Mux288.IN65
IR[6] => Mux289.IN257
IR[6] => Mux290.IN257
IR[6] => Mux291.IN257
IR[6] => Mux292.IN257
IR[6] => Mux293.IN257
IR[6] => Mux294.IN257
IR[6] => Mux295.IN257
IR[6] => Mux296.IN257
IR[6] => Mux297.IN257
IR[6] => Mux298.IN257
IR[6] => Mux299.IN257
IR[6] => Mux300.IN257
IR[6] => Mux301.IN257
IR[6] => Mux302.IN257
IR[6] => Mux303.IN257
IR[6] => Mux304.IN257
IR[6] => Mux305.IN257
IR[6] => Mux306.IN65
IR[6] => Mux307.IN257
IR[6] => Mux308.IN42
IR[6] => Mux309.IN42
IR[6] => Mux310.IN42
IR[6] => Mux311.IN65
IR[6] => Mux312.IN65
IR[6] => Mux313.IN33
IR[6] => Mux314.IN129
IR[6] => Mux315.IN257
IR[6] => Mux316.IN257
IR[6] => Mux317.IN257
IR[6] => Mux318.IN33
IR[6] => Mux319.IN33
IR[6] => Mux320.IN257
IR[6] => Mux386.IN257
IR[6] => Mux383.IN257
IR[6] => Mux380.IN257
IR[6] => Mux241.IN257
IR[6] => Mux186.IN257
IR[6] => Mux183.IN257
IR[6] => Mux172.IN257
IR[6] => Mux165.IN257
IR[6] => Mux155.IN257
IR[6] => Mux154.IN257
IR[6] => Mux118.IN257
IR[6] => Mux15.IN257
IR[6] => Mux1.IN257
IR[6] => Mux387.IN257
IR[6] => Mux389.IN257
IR[6] => Mux391.IN257
IR[6] => Mux393.IN257
IR[6] => Mux395.IN257
IR[6] => Equal4.IN0
IR[6] => Equal5.IN0
IR[6] => Equal8.IN0
IR[6] => Equal10.IN4
IR[6] => Equal12.IN1
IR[7] => Mux61.IN256
IR[7] => Mux62.IN151
IR[7] => Mux63.IN151
IR[7] => Mux64.IN151
IR[7] => Mux65.IN256
IR[7] => Mux66.IN64
IR[7] => Mux67.IN193
IR[7] => Mux68.IN193
IR[7] => Mux69.IN193
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN255
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN256
IR[7] => Mux80.IN256
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN256
IR[7] => Mux89.IN248
IR[7] => Mux90.IN248
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN256
IR[7] => Mux97.IN26
IR[7] => Mux98.IN26
IR[7] => Mux99.IN26
IR[7] => Mux100.IN256
IR[7] => Mux101.IN256
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN256
IR[7] => Mux108.IN64
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN256
IR[7] => Mux113.IN32
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux116.IN256
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux131.IN32
IR[7] => Mux132.IN32
IR[7] => Mux133.IN32
IR[7] => Mux134.IN32
IR[7] => Mux135.IN32
IR[7] => Mux136.IN32
IR[7] => Mux137.IN32
IR[7] => Mux138.IN32
IR[7] => Mux139.IN14
IR[7] => Mux140.IN14
IR[7] => Mux141.IN14
IR[7] => Mux145.IN256
IR[7] => Mux146.IN256
IR[7] => Mux147.IN256
IR[7] => Mux148.IN256
IR[7] => Mux251.IN64
IR[7] => Mux252.IN128
IR[7] => Mux253.IN128
IR[7] => Mux254.IN256
IR[7] => Mux255.IN256
IR[7] => Mux256.IN256
IR[7] => Mux257.IN256
IR[7] => Mux258.IN256
IR[7] => Mux259.IN256
IR[7] => Mux260.IN256
IR[7] => Mux261.IN256
IR[7] => Mux262.IN256
IR[7] => Mux263.IN256
IR[7] => Mux264.IN256
IR[7] => Mux265.IN256
IR[7] => Mux266.IN256
IR[7] => Mux267.IN256
IR[7] => Mux268.IN256
IR[7] => Mux269.IN256
IR[7] => Mux270.IN256
IR[7] => Mux271.IN256
IR[7] => Mux272.IN256
IR[7] => Mux273.IN256
IR[7] => Mux274.IN256
IR[7] => Mux275.IN256
IR[7] => Mux276.IN256
IR[7] => Mux277.IN256
IR[7] => Mux278.IN256
IR[7] => Mux279.IN256
IR[7] => Mux280.IN256
IR[7] => Mux281.IN256
IR[7] => Mux282.IN256
IR[7] => Mux283.IN256
IR[7] => Mux284.IN256
IR[7] => Mux285.IN256
IR[7] => Mux286.IN256
IR[7] => Mux287.IN64
IR[7] => Mux288.IN64
IR[7] => Mux289.IN256
IR[7] => Mux290.IN256
IR[7] => Mux291.IN256
IR[7] => Mux292.IN256
IR[7] => Mux293.IN256
IR[7] => Mux294.IN256
IR[7] => Mux295.IN256
IR[7] => Mux296.IN256
IR[7] => Mux297.IN256
IR[7] => Mux298.IN256
IR[7] => Mux299.IN256
IR[7] => Mux300.IN256
IR[7] => Mux301.IN256
IR[7] => Mux302.IN256
IR[7] => Mux303.IN256
IR[7] => Mux304.IN256
IR[7] => Mux305.IN256
IR[7] => Mux306.IN64
IR[7] => Mux307.IN256
IR[7] => Mux308.IN41
IR[7] => Mux309.IN41
IR[7] => Mux310.IN41
IR[7] => Mux311.IN64
IR[7] => Mux312.IN64
IR[7] => Mux313.IN32
IR[7] => Mux314.IN128
IR[7] => Mux315.IN256
IR[7] => Mux316.IN256
IR[7] => Mux317.IN256
IR[7] => Mux318.IN32
IR[7] => Mux319.IN32
IR[7] => Mux320.IN256
IR[7] => Mux386.IN256
IR[7] => Mux383.IN256
IR[7] => Mux380.IN256
IR[7] => Mux241.IN256
IR[7] => Mux186.IN256
IR[7] => Mux183.IN256
IR[7] => Mux172.IN256
IR[7] => Mux165.IN256
IR[7] => Mux155.IN256
IR[7] => Mux154.IN256
IR[7] => Mux118.IN256
IR[7] => Mux15.IN256
IR[7] => Mux1.IN256
IR[7] => Mux387.IN256
IR[7] => Mux389.IN256
IR[7] => Mux391.IN256
IR[7] => Mux393.IN256
IR[7] => Mux395.IN256
IR[7] => Equal4.IN5
IR[7] => Equal5.IN4
IR[7] => Equal8.IN6
IR[7] => Equal10.IN3
IR[7] => Equal12.IN0
ISet[0] => Mux321.IN5
ISet[0] => Mux322.IN5
ISet[0] => Mux323.IN5
ISet[0] => Mux324.IN5
ISet[0] => Mux325.IN5
ISet[0] => Mux326.IN5
ISet[0] => Mux327.IN5
ISet[0] => Mux328.IN5
ISet[0] => Mux329.IN5
ISet[0] => Mux330.IN5
ISet[0] => Mux331.IN5
ISet[0] => Mux332.IN5
ISet[0] => Mux333.IN5
ISet[0] => Mux334.IN5
ISet[0] => Mux335.IN5
ISet[0] => Mux336.IN5
ISet[0] => Mux337.IN5
ISet[0] => Mux338.IN5
ISet[0] => Mux339.IN5
ISet[0] => Mux340.IN5
ISet[0] => Mux341.IN5
ISet[0] => Mux342.IN5
ISet[0] => Mux343.IN5
ISet[0] => Mux344.IN5
ISet[0] => Mux345.IN5
ISet[0] => Mux346.IN5
ISet[0] => Mux347.IN5
ISet[0] => Mux348.IN5
ISet[0] => Mux349.IN5
ISet[0] => Mux350.IN5
ISet[0] => Mux351.IN5
ISet[0] => Mux352.IN5
ISet[0] => Mux353.IN5
ISet[0] => Mux354.IN5
ISet[0] => Mux355.IN5
ISet[0] => Mux356.IN5
ISet[0] => Mux357.IN5
ISet[0] => Mux358.IN5
ISet[0] => Mux359.IN5
ISet[0] => Mux360.IN5
ISet[0] => Mux361.IN5
ISet[0] => Mux362.IN5
ISet[0] => Mux363.IN5
ISet[0] => Mux364.IN5
ISet[0] => Mux365.IN5
ISet[0] => Mux366.IN5
ISet[0] => Mux367.IN5
ISet[0] => Mux368.IN5
ISet[0] => Mux369.IN5
ISet[0] => Mux370.IN5
ISet[0] => Mux371.IN5
ISet[0] => Mux372.IN5
ISet[0] => Mux373.IN5
ISet[0] => Mux374.IN5
ISet[0] => Mux375.IN5
ISet[0] => Mux376.IN5
ISet[0] => Mux377.IN5
ISet[0] => Equal13.IN1
ISet[1] => Mux321.IN4
ISet[1] => Mux322.IN4
ISet[1] => Mux323.IN4
ISet[1] => Mux324.IN4
ISet[1] => Mux325.IN4
ISet[1] => Mux326.IN4
ISet[1] => Mux327.IN4
ISet[1] => Mux328.IN4
ISet[1] => Mux329.IN4
ISet[1] => Mux330.IN4
ISet[1] => Mux331.IN4
ISet[1] => Mux332.IN4
ISet[1] => Mux333.IN4
ISet[1] => Mux334.IN4
ISet[1] => Mux335.IN4
ISet[1] => Mux336.IN4
ISet[1] => Mux337.IN4
ISet[1] => Mux338.IN4
ISet[1] => Mux339.IN4
ISet[1] => Mux340.IN4
ISet[1] => Mux341.IN4
ISet[1] => Mux342.IN4
ISet[1] => Mux343.IN4
ISet[1] => Mux344.IN4
ISet[1] => Mux345.IN4
ISet[1] => Mux346.IN4
ISet[1] => Mux347.IN4
ISet[1] => Mux348.IN4
ISet[1] => Mux349.IN4
ISet[1] => Mux350.IN4
ISet[1] => Mux351.IN4
ISet[1] => Mux352.IN4
ISet[1] => Mux353.IN4
ISet[1] => Mux354.IN4
ISet[1] => Mux355.IN4
ISet[1] => Mux356.IN4
ISet[1] => Mux357.IN4
ISet[1] => Mux358.IN4
ISet[1] => Mux359.IN4
ISet[1] => Mux360.IN4
ISet[1] => Mux361.IN4
ISet[1] => Mux362.IN4
ISet[1] => Mux363.IN4
ISet[1] => Mux364.IN4
ISet[1] => Mux365.IN4
ISet[1] => Mux366.IN4
ISet[1] => Mux367.IN4
ISet[1] => Mux368.IN4
ISet[1] => Mux369.IN4
ISet[1] => Mux370.IN4
ISet[1] => Mux371.IN4
ISet[1] => Mux372.IN4
ISet[1] => Mux373.IN4
ISet[1] => Mux374.IN4
ISet[1] => Mux375.IN4
ISet[1] => Mux376.IN4
ISet[1] => Mux377.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_command_o.OUTPUTSELECT
ISet[1] => Z80N_dout_o.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => Z80N_data_o[7].IN1
ISet[1] => Z80N_data_o[15].IN1
ISet[1] => Equal13.IN0
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN10
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN9
MCycle[0] => Mux38.IN10
MCycle[0] => Mux39.IN9
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN5
MCycle[0] => Mux42.IN5
MCycle[0] => Mux43.IN5
MCycle[0] => Mux44.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux58.IN10
MCycle[0] => Mux59.IN10
MCycle[0] => Mux60.IN10
MCycle[0] => Mux119.IN10
MCycle[0] => Mux120.IN10
MCycle[0] => Mux121.IN10
MCycle[0] => Mux122.IN10
MCycle[0] => Mux123.IN10
MCycle[0] => Mux124.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN5
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux156.IN10
MCycle[0] => Mux160.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux168.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux190.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Mux192.IN10
MCycle[0] => Mux193.IN10
MCycle[0] => Mux194.IN10
MCycle[0] => Mux195.IN10
MCycle[0] => Mux196.IN10
MCycle[0] => Mux197.IN10
MCycle[0] => Mux198.IN10
MCycle[0] => Mux199.IN10
MCycle[0] => Mux200.IN10
MCycle[0] => Mux208.IN10
MCycle[0] => Mux209.IN10
MCycle[0] => Mux210.IN10
MCycle[0] => Mux211.IN10
MCycle[0] => Mux212.IN10
MCycle[0] => Mux213.IN10
MCycle[0] => Mux214.IN10
MCycle[0] => Mux217.IN10
MCycle[0] => Mux218.IN10
MCycle[0] => Mux219.IN10
MCycle[0] => Mux220.IN10
MCycle[0] => Mux221.IN10
MCycle[0] => Mux222.IN10
MCycle[0] => Mux223.IN10
MCycle[0] => Mux224.IN10
MCycle[0] => Mux225.IN10
MCycle[0] => Mux226.IN10
MCycle[0] => Mux227.IN10
MCycle[0] => Mux228.IN10
MCycle[0] => Mux230.IN10
MCycle[0] => Mux231.IN10
MCycle[0] => Mux232.IN10
MCycle[0] => Mux233.IN10
MCycle[0] => Mux234.IN10
MCycle[0] => Mux235.IN10
MCycle[0] => Mux236.IN10
MCycle[0] => Mux237.IN10
MCycle[0] => Mux238.IN10
MCycle[0] => Mux239.IN10
MCycle[0] => Mux242.IN10
MCycle[0] => Mux243.IN10
MCycle[0] => Mux244.IN10
MCycle[0] => Mux245.IN10
MCycle[0] => Mux246.IN10
MCycle[0] => Mux247.IN10
MCycle[0] => Mux248.IN10
MCycle[0] => Mux249.IN10
MCycle[0] => Mux250.IN10
MCycle[0] => Mux385.IN9
MCycle[0] => Mux384.IN9
MCycle[0] => Mux382.IN9
MCycle[0] => Mux381.IN9
MCycle[0] => Mux379.IN9
MCycle[0] => Mux378.IN9
MCycle[0] => Mux240.IN9
MCycle[0] => Mux229.IN9
MCycle[0] => Mux185.IN9
MCycle[0] => Mux184.IN9
MCycle[0] => Mux182.IN9
MCycle[0] => Mux173.IN9
MCycle[0] => Mux171.IN9
MCycle[0] => Mux170.IN9
MCycle[0] => Mux164.IN9
MCycle[0] => Mux157.IN9
MCycle[0] => Mux153.IN9
MCycle[0] => Mux117.IN9
MCycle[0] => Mux14.IN9
MCycle[0] => Mux0.IN9
MCycle[0] => Mux388.IN9
MCycle[0] => Mux390.IN9
MCycle[0] => Mux392.IN9
MCycle[0] => Mux394.IN9
MCycle[0] => Equal1.IN2
MCycle[0] => Equal2.IN1
MCycle[0] => Equal9.IN0
MCycle[0] => Equal11.IN2
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN9
MCycle[1] => Mux36.IN9
MCycle[1] => Mux37.IN8
MCycle[1] => Mux38.IN9
MCycle[1] => Mux39.IN8
MCycle[1] => Mux40.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux58.IN9
MCycle[1] => Mux59.IN9
MCycle[1] => Mux60.IN9
MCycle[1] => Mux119.IN9
MCycle[1] => Mux120.IN9
MCycle[1] => Mux121.IN9
MCycle[1] => Mux122.IN9
MCycle[1] => Mux123.IN9
MCycle[1] => Mux124.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux156.IN9
MCycle[1] => Mux158.IN5
MCycle[1] => Mux159.IN5
MCycle[1] => Mux160.IN9
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN9
MCycle[1] => Mux169.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux181.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN9
MCycle[1] => Mux191.IN9
MCycle[1] => Mux192.IN9
MCycle[1] => Mux193.IN9
MCycle[1] => Mux194.IN9
MCycle[1] => Mux195.IN9
MCycle[1] => Mux196.IN9
MCycle[1] => Mux197.IN9
MCycle[1] => Mux198.IN9
MCycle[1] => Mux199.IN9
MCycle[1] => Mux200.IN9
MCycle[1] => Mux205.IN5
MCycle[1] => Mux206.IN5
MCycle[1] => Mux207.IN5
MCycle[1] => Mux208.IN9
MCycle[1] => Mux209.IN9
MCycle[1] => Mux210.IN9
MCycle[1] => Mux211.IN9
MCycle[1] => Mux212.IN9
MCycle[1] => Mux213.IN9
MCycle[1] => Mux214.IN9
MCycle[1] => Mux215.IN5
MCycle[1] => Mux216.IN5
MCycle[1] => Mux217.IN9
MCycle[1] => Mux218.IN9
MCycle[1] => Mux219.IN9
MCycle[1] => Mux220.IN9
MCycle[1] => Mux221.IN9
MCycle[1] => Mux222.IN9
MCycle[1] => Mux223.IN9
MCycle[1] => Mux224.IN9
MCycle[1] => Mux225.IN9
MCycle[1] => Mux226.IN9
MCycle[1] => Mux227.IN9
MCycle[1] => Mux228.IN9
MCycle[1] => Mux230.IN9
MCycle[1] => Mux231.IN9
MCycle[1] => Mux232.IN9
MCycle[1] => Mux233.IN9
MCycle[1] => Mux234.IN9
MCycle[1] => Mux235.IN9
MCycle[1] => Mux236.IN9
MCycle[1] => Mux237.IN9
MCycle[1] => Mux238.IN9
MCycle[1] => Mux239.IN9
MCycle[1] => Mux242.IN9
MCycle[1] => Mux243.IN9
MCycle[1] => Mux244.IN9
MCycle[1] => Mux245.IN9
MCycle[1] => Mux246.IN9
MCycle[1] => Mux247.IN9
MCycle[1] => Mux248.IN9
MCycle[1] => Mux249.IN9
MCycle[1] => Mux250.IN9
MCycle[1] => Mux385.IN8
MCycle[1] => Mux384.IN8
MCycle[1] => Mux382.IN8
MCycle[1] => Mux381.IN8
MCycle[1] => Mux379.IN8
MCycle[1] => Mux378.IN8
MCycle[1] => Mux240.IN8
MCycle[1] => Mux229.IN8
MCycle[1] => Mux185.IN8
MCycle[1] => Mux184.IN8
MCycle[1] => Mux182.IN8
MCycle[1] => Mux173.IN8
MCycle[1] => Mux171.IN8
MCycle[1] => Mux170.IN8
MCycle[1] => Mux164.IN8
MCycle[1] => Mux157.IN8
MCycle[1] => Mux153.IN8
MCycle[1] => Mux117.IN8
MCycle[1] => Mux14.IN8
MCycle[1] => Mux0.IN8
MCycle[1] => Mux388.IN8
MCycle[1] => Mux390.IN8
MCycle[1] => Mux392.IN8
MCycle[1] => Mux394.IN8
MCycle[1] => Equal1.IN1
MCycle[1] => Equal2.IN2
MCycle[1] => Equal9.IN2
MCycle[1] => Equal11.IN1
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN8
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN7
MCycle[2] => Mux38.IN8
MCycle[2] => Mux39.IN7
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN4
MCycle[2] => Mux42.IN4
MCycle[2] => Mux43.IN4
MCycle[2] => Mux44.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux58.IN8
MCycle[2] => Mux59.IN8
MCycle[2] => Mux60.IN8
MCycle[2] => Mux119.IN8
MCycle[2] => Mux120.IN8
MCycle[2] => Mux121.IN8
MCycle[2] => Mux122.IN8
MCycle[2] => Mux123.IN8
MCycle[2] => Mux124.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN4
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux156.IN8
MCycle[2] => Mux158.IN4
MCycle[2] => Mux159.IN4
MCycle[2] => Mux160.IN8
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN8
MCycle[2] => Mux169.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN8
MCycle[2] => Mux191.IN8
MCycle[2] => Mux192.IN8
MCycle[2] => Mux193.IN8
MCycle[2] => Mux194.IN8
MCycle[2] => Mux195.IN8
MCycle[2] => Mux196.IN8
MCycle[2] => Mux197.IN8
MCycle[2] => Mux198.IN8
MCycle[2] => Mux199.IN8
MCycle[2] => Mux200.IN8
MCycle[2] => Mux205.IN4
MCycle[2] => Mux206.IN4
MCycle[2] => Mux207.IN4
MCycle[2] => Mux208.IN8
MCycle[2] => Mux209.IN8
MCycle[2] => Mux210.IN8
MCycle[2] => Mux211.IN8
MCycle[2] => Mux212.IN8
MCycle[2] => Mux213.IN8
MCycle[2] => Mux214.IN8
MCycle[2] => Mux215.IN4
MCycle[2] => Mux216.IN4
MCycle[2] => Mux217.IN8
MCycle[2] => Mux218.IN8
MCycle[2] => Mux219.IN8
MCycle[2] => Mux220.IN8
MCycle[2] => Mux221.IN8
MCycle[2] => Mux222.IN8
MCycle[2] => Mux223.IN8
MCycle[2] => Mux224.IN8
MCycle[2] => Mux225.IN8
MCycle[2] => Mux226.IN8
MCycle[2] => Mux227.IN8
MCycle[2] => Mux228.IN8
MCycle[2] => Mux230.IN8
MCycle[2] => Mux231.IN8
MCycle[2] => Mux232.IN8
MCycle[2] => Mux233.IN8
MCycle[2] => Mux234.IN8
MCycle[2] => Mux235.IN8
MCycle[2] => Mux236.IN8
MCycle[2] => Mux237.IN8
MCycle[2] => Mux238.IN8
MCycle[2] => Mux239.IN8
MCycle[2] => Mux242.IN8
MCycle[2] => Mux243.IN8
MCycle[2] => Mux244.IN8
MCycle[2] => Mux245.IN8
MCycle[2] => Mux246.IN8
MCycle[2] => Mux247.IN8
MCycle[2] => Mux248.IN8
MCycle[2] => Mux249.IN8
MCycle[2] => Mux250.IN8
MCycle[2] => Mux385.IN7
MCycle[2] => Mux384.IN7
MCycle[2] => Mux382.IN7
MCycle[2] => Mux381.IN7
MCycle[2] => Mux379.IN7
MCycle[2] => Mux378.IN7
MCycle[2] => Mux240.IN7
MCycle[2] => Mux229.IN7
MCycle[2] => Mux185.IN7
MCycle[2] => Mux184.IN7
MCycle[2] => Mux182.IN7
MCycle[2] => Mux173.IN7
MCycle[2] => Mux171.IN7
MCycle[2] => Mux170.IN7
MCycle[2] => Mux164.IN7
MCycle[2] => Mux157.IN7
MCycle[2] => Mux153.IN7
MCycle[2] => Mux117.IN7
MCycle[2] => Mux14.IN7
MCycle[2] => Mux0.IN7
MCycle[2] => Mux388.IN7
MCycle[2] => Mux390.IN7
MCycle[2] => Mux392.IN7
MCycle[2] => Mux394.IN7
MCycle[2] => Equal1.IN0
MCycle[2] => Equal2.IN0
MCycle[2] => Equal9.IN1
MCycle[2] => Equal11.IN0
F[0] => Mux37.IN10
F[0] => Mux46.IN10
F[0] => Mux46.IN1
F[0] => Mux38.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux46.IN9
F[2] => Mux46.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux39.IN10
F[6] => Mux46.IN8
F[6] => Mux46.IN0
F[6] => Mux40.IN7
F[7] => Mux46.IN7
F[7] => Mux46.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux72.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal0.IN1
XY_State[1] => Equal0.IN0
MCycles[0] <= Mux333.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux332.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux331.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux376.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux375.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux342.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux350.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux349.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux348.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux347.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux330.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux339.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux329.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux328.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux327.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux326.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux359.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux358.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux357.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux356.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux354.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux355.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux368.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux374.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux363.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux369.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux370.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux372.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux373.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux340.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux341.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux346.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux351.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux325.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux352.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux353.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux371.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux360.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux361.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux362.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux365.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux366.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux364.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux338.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux377.DB_MAX_OUTPUT_PORT_TYPE
ext_ACC_i[0] => Equal6.IN7
ext_ACC_i[0] => Mux385.IN10
ext_ACC_i[1] => Equal6.IN6
ext_ACC_i[1] => Mux382.IN10
ext_ACC_i[2] => Equal6.IN5
ext_ACC_i[2] => Mux379.IN10
ext_ACC_i[3] => Equal6.IN4
ext_ACC_i[3] => Mux240.IN10
ext_ACC_i[4] => Equal6.IN3
ext_ACC_i[4] => Mux185.IN10
ext_ACC_i[5] => Equal6.IN2
ext_ACC_i[5] => Mux182.IN10
ext_ACC_i[6] => Equal6.IN1
ext_ACC_i[6] => Mux171.IN10
ext_ACC_i[7] => Equal6.IN0
ext_ACC_i[7] => Mux164.IN10
ext_Data_i[0] => Equal6.IN15
ext_Data_i[0] => Mux384.IN10
ext_Data_i[0] => Mux153.IN10
ext_Data_i[1] => Equal6.IN14
ext_Data_i[1] => Mux381.IN10
ext_Data_i[1] => Mux117.IN10
ext_Data_i[2] => Equal6.IN13
ext_Data_i[2] => Mux378.IN10
ext_Data_i[2] => Mux14.IN10
ext_Data_i[3] => Equal6.IN12
ext_Data_i[3] => Mux229.IN10
ext_Data_i[3] => Mux0.IN10
ext_Data_i[4] => Equal6.IN11
ext_Data_i[4] => Mux184.IN10
ext_Data_i[4] => Mux388.IN10
ext_Data_i[5] => Equal6.IN10
ext_Data_i[5] => Mux173.IN10
ext_Data_i[5] => Mux390.IN10
ext_Data_i[6] => Equal6.IN9
ext_Data_i[6] => Mux170.IN10
ext_Data_i[6] => Mux392.IN10
ext_Data_i[7] => Equal6.IN8
ext_Data_i[7] => Mux157.IN10
ext_Data_i[7] => Mux394.IN10
Z80N_dout_o <= Z80N_dout_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[0] <= Z80N_data_o[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[1] <= Z80N_data_o[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[2] <= Z80N_data_o[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[3] <= Z80N_data_o[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[4] <= Z80N_data_o[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[5] <= Z80N_data_o[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[6] <= Z80N_data_o[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[7] <= Z80N_data_o[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[8] <= Z80N_data_o[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[9] <= Z80N_data_o[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[10] <= Z80N_data_o[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[11] <= Z80N_data_o[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[12] <= Z80N_data_o[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[13] <= Z80N_data_o[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[14] <= Z80N_data_o[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_data_o[15] <= Z80N_data_o[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.NONE <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.MMU <= Z80N_command_o.MMU.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.NEXTREGW <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.MUL_DE <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_HL_A <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_DE_A <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_BC_A <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.SWAPNIB_A <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.PIXELDN <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.SET_A_E <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.PIXELAD <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.MIRROR_A <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.PUSH_nn <= Z80N_command_o.PUSH_nn.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.LDPIRX <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_HL_nn <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_DE_nn <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.ADD_BC_nn <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.LDIRSCALE <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BSLA_DE_B <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BSRA_DE_B <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BSRL_DE_B <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BSRF_DE_B <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.BRLC_DE_B <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE
Z80N_command_o.JP_C <= Z80N_command_o.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal7.IN1
ISet[1] => Equal7.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_0.IN1
F_In[0] => process_0.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_0.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|z80dma:dma_mod
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_seq_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_a_s.OUTPUTSELECT
reset_i => dma_read_cycle.OUTPUTSELECT
reset_i => dma_write_cycle.OUTPUTSELECT
reset_i => dma_mreq_cycle.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => dma_counter_s.OUTPUTSELECT
reset_i => cpu_d_o.OUTPUTSELECT
reset_i => cpu_d_o.OUTPUTSELECT
reset_i => cpu_d_o.OUTPUTSELECT
reset_i => cpu_d_o.OUTPUTSELECT
reset_i => cpu_d_o.OUTPUTSELECT
reset_i => cpu_d_o.OUTPUTSELECT
reset_i => cpu_d_o.OUTPUTSELECT
reset_i => cpu_d_o.OUTPUTSELECT
reset_i => cpu_busreq_n_s.OUTPUTSELECT
reset_i => cpu_bao_n.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => reg_wr_seq_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => DMA_timer_s.OUTPUTSELECT
reset_i => R1_portA_timming_byte_s.OUTPUTSELECT
reset_i => R1_portA_timming_byte_s.OUTPUTSELECT
reset_i => R2_portB_timming_byte_s.OUTPUTSELECT
reset_i => R2_portB_timming_byte_s.OUTPUTSELECT
reset_i => R2_portB_preescaler_s.OUTPUTSELECT
reset_i => R2_portB_preescaler_s.OUTPUTSELECT
reset_i => R2_portB_preescaler_s.OUTPUTSELECT
reset_i => R2_portB_preescaler_s.OUTPUTSELECT
reset_i => R2_portB_preescaler_s.OUTPUTSELECT
reset_i => R2_portB_preescaler_s.OUTPUTSELECT
reset_i => R2_portB_preescaler_s.OUTPUTSELECT
reset_i => R2_portB_preescaler_s.OUTPUTSELECT
reset_i => R4_mode_s.OUTPUTSELECT
reset_i => R4_mode_s.OUTPUTSELECT
reset_i => R5_auto_restart_s.OUTPUTSELECT
reset_i => R6_read_mask_s.OUTPUTSELECT
reset_i => R6_read_mask_s.OUTPUTSELECT
reset_i => R6_read_mask_s.OUTPUTSELECT
reset_i => R6_read_mask_s.OUTPUTSELECT
reset_i => R6_read_mask_s.OUTPUTSELECT
reset_i => R6_read_mask_s.OUTPUTSELECT
reset_i => R6_read_mask_s.OUTPUTSELECT
reset_i => status_atleastone.OUTPUTSELECT
reset_i => status_endofblock_n.OUTPUTSELECT
reset_i => reg_rd_seq_s.OUTPUTSELECT
reset_i => reg_rd_seq_s.OUTPUTSELECT
reset_i => reg_rd_seq_s.OUTPUTSELECT
reset_i => reg_rd_seq_s.OUTPUTSELECT
reset_i => reg_rd_seq_s.OUTPUTSELECT
reset_i => reg_rd_seq_s.OUTPUTSELECT
reset_i => reg_rd_seq_s.OUTPUTSELECT
reset_i => R0_start_addr_port_A_s[10].ENA
reset_i => R0_start_addr_port_A_s[9].ENA
reset_i => R0_start_addr_port_A_s[8].ENA
reset_i => R0_start_addr_port_A_s[7].ENA
reset_i => R0_start_addr_port_A_s[6].ENA
reset_i => R0_start_addr_port_A_s[5].ENA
reset_i => R0_start_addr_port_A_s[4].ENA
reset_i => R0_start_addr_port_A_s[3].ENA
reset_i => R0_start_addr_port_A_s[2].ENA
reset_i => R0_start_addr_port_A_s[1].ENA
reset_i => R0_start_addr_port_A_s[0].ENA
reset_i => R0_block_len_s[15].ENA
reset_i => R0_block_len_s[14].ENA
reset_i => R0_block_len_s[13].ENA
reset_i => R0_block_len_s[12].ENA
reset_i => R0_block_len_s[11].ENA
reset_i => R0_block_len_s[10].ENA
reset_i => R0_block_len_s[9].ENA
reset_i => R0_block_len_s[8].ENA
reset_i => R0_block_len_s[7].ENA
reset_i => R0_block_len_s[6].ENA
reset_i => R0_block_len_s[5].ENA
reset_i => R0_block_len_s[4].ENA
reset_i => R0_block_len_s[3].ENA
reset_i => R0_block_len_s[2].ENA
reset_i => R0_block_len_s[1].ENA
reset_i => R0_block_len_s[0].ENA
reset_i => R4_start_addr_port_B_s[15].ENA
reset_i => R4_start_addr_port_B_s[14].ENA
reset_i => R4_start_addr_port_B_s[13].ENA
reset_i => R4_start_addr_port_B_s[12].ENA
reset_i => R4_start_addr_port_B_s[11].ENA
reset_i => R4_start_addr_port_B_s[10].ENA
reset_i => R4_start_addr_port_B_s[9].ENA
reset_i => R4_start_addr_port_B_s[8].ENA
reset_i => R4_start_addr_port_B_s[7].ENA
reset_i => R4_start_addr_port_B_s[6].ENA
reset_i => R4_start_addr_port_B_s[5].ENA
reset_i => R4_start_addr_port_B_s[4].ENA
reset_i => R4_start_addr_port_B_s[3].ENA
reset_i => R4_start_addr_port_B_s[2].ENA
reset_i => R4_start_addr_port_B_s[1].ENA
reset_i => R4_start_addr_port_B_s[0].ENA
reset_i => R0_start_addr_port_A_s[11].ENA
reset_i => R0_start_addr_port_A_s[12].ENA
reset_i => R0_start_addr_port_A_s[13].ENA
reset_i => R0_start_addr_port_A_s[14].ENA
reset_i => R0_start_addr_port_A_s[15].ENA
reset_i => R2_portB_addrMode_s[0].ENA
reset_i => R2_portB_addrMode_s[1].ENA
reset_i => R2_portBisIO_s.ENA
reset_i => R1_portA_addrMode_s[0].ENA
reset_i => R1_portA_addrMode_s[1].ENA
reset_i => R1_portAisIO_s.ENA
reset_i => R0_dir_AtoB_s.ENA
reset_i => reg_temp[3].ENA
reset_i => reg_temp[4].ENA
reset_i => reg_temp[5].ENA
reset_i => reg_temp[6].ENA
reset_i => dma_dest_s[0].ENA
reset_i => dma_dest_s[1].ENA
reset_i => dma_dest_s[2].ENA
reset_i => dma_dest_s[3].ENA
reset_i => dma_dest_s[4].ENA
reset_i => dma_dest_s[5].ENA
reset_i => dma_dest_s[6].ENA
reset_i => dma_dest_s[7].ENA
reset_i => dma_dest_s[8].ENA
reset_i => dma_dest_s[9].ENA
reset_i => dma_dest_s[10].ENA
reset_i => dma_dest_s[11].ENA
reset_i => dma_dest_s[12].ENA
reset_i => dma_dest_s[13].ENA
reset_i => dma_dest_s[14].ENA
reset_i => dma_dest_s[15].ENA
reset_i => dma_src_s[0].ENA
reset_i => dma_src_s[1].ENA
reset_i => dma_src_s[2].ENA
reset_i => dma_src_s[3].ENA
reset_i => dma_src_s[4].ENA
reset_i => dma_src_s[5].ENA
reset_i => dma_src_s[6].ENA
reset_i => dma_src_s[7].ENA
reset_i => dma_src_s[8].ENA
reset_i => dma_src_s[9].ENA
reset_i => dma_src_s[10].ENA
reset_i => dma_src_s[11].ENA
reset_i => dma_src_s[12].ENA
reset_i => dma_src_s[13].ENA
reset_i => dma_src_s[14].ENA
reset_i => dma_src_s[15].ENA
reset_i => cs_rd_v[0].ENA
reset_i => cs_wr_v[0].ENA
clk_i => R4_start_addr_port_B_s[0].CLK
clk_i => R4_start_addr_port_B_s[1].CLK
clk_i => R4_start_addr_port_B_s[2].CLK
clk_i => R4_start_addr_port_B_s[3].CLK
clk_i => R4_start_addr_port_B_s[4].CLK
clk_i => R4_start_addr_port_B_s[5].CLK
clk_i => R4_start_addr_port_B_s[6].CLK
clk_i => R4_start_addr_port_B_s[7].CLK
clk_i => R4_start_addr_port_B_s[8].CLK
clk_i => R4_start_addr_port_B_s[9].CLK
clk_i => R4_start_addr_port_B_s[10].CLK
clk_i => R4_start_addr_port_B_s[11].CLK
clk_i => R4_start_addr_port_B_s[12].CLK
clk_i => R4_start_addr_port_B_s[13].CLK
clk_i => R4_start_addr_port_B_s[14].CLK
clk_i => R4_start_addr_port_B_s[15].CLK
clk_i => R0_block_len_s[0].CLK
clk_i => R0_block_len_s[1].CLK
clk_i => R0_block_len_s[2].CLK
clk_i => R0_block_len_s[3].CLK
clk_i => R0_block_len_s[4].CLK
clk_i => R0_block_len_s[5].CLK
clk_i => R0_block_len_s[6].CLK
clk_i => R0_block_len_s[7].CLK
clk_i => R0_block_len_s[8].CLK
clk_i => R0_block_len_s[9].CLK
clk_i => R0_block_len_s[10].CLK
clk_i => R0_block_len_s[11].CLK
clk_i => R0_block_len_s[12].CLK
clk_i => R0_block_len_s[13].CLK
clk_i => R0_block_len_s[14].CLK
clk_i => R0_block_len_s[15].CLK
clk_i => R0_start_addr_port_A_s[0].CLK
clk_i => R0_start_addr_port_A_s[1].CLK
clk_i => R0_start_addr_port_A_s[2].CLK
clk_i => R0_start_addr_port_A_s[3].CLK
clk_i => R0_start_addr_port_A_s[4].CLK
clk_i => R0_start_addr_port_A_s[5].CLK
clk_i => R0_start_addr_port_A_s[6].CLK
clk_i => R0_start_addr_port_A_s[7].CLK
clk_i => R0_start_addr_port_A_s[8].CLK
clk_i => R0_start_addr_port_A_s[9].CLK
clk_i => R0_start_addr_port_A_s[10].CLK
clk_i => R0_start_addr_port_A_s[11].CLK
clk_i => R0_start_addr_port_A_s[12].CLK
clk_i => R0_start_addr_port_A_s[13].CLK
clk_i => R0_start_addr_port_A_s[14].CLK
clk_i => R0_start_addr_port_A_s[15].CLK
clk_i => R2_portB_addrMode_s[0].CLK
clk_i => R2_portB_addrMode_s[1].CLK
clk_i => R2_portBisIO_s.CLK
clk_i => R1_portA_addrMode_s[0].CLK
clk_i => R1_portA_addrMode_s[1].CLK
clk_i => R1_portAisIO_s.CLK
clk_i => R0_dir_AtoB_s.CLK
clk_i => reg_temp[3].CLK
clk_i => reg_temp[4].CLK
clk_i => reg_temp[5].CLK
clk_i => reg_temp[6].CLK
clk_i => dma_dest_s[0].CLK
clk_i => dma_dest_s[1].CLK
clk_i => dma_dest_s[2].CLK
clk_i => dma_dest_s[3].CLK
clk_i => dma_dest_s[4].CLK
clk_i => dma_dest_s[5].CLK
clk_i => dma_dest_s[6].CLK
clk_i => dma_dest_s[7].CLK
clk_i => dma_dest_s[8].CLK
clk_i => dma_dest_s[9].CLK
clk_i => dma_dest_s[10].CLK
clk_i => dma_dest_s[11].CLK
clk_i => dma_dest_s[12].CLK
clk_i => dma_dest_s[13].CLK
clk_i => dma_dest_s[14].CLK
clk_i => dma_dest_s[15].CLK
clk_i => dma_src_s[0].CLK
clk_i => dma_src_s[1].CLK
clk_i => dma_src_s[2].CLK
clk_i => dma_src_s[3].CLK
clk_i => dma_src_s[4].CLK
clk_i => dma_src_s[5].CLK
clk_i => dma_src_s[6].CLK
clk_i => dma_src_s[7].CLK
clk_i => dma_src_s[8].CLK
clk_i => dma_src_s[9].CLK
clk_i => dma_src_s[10].CLK
clk_i => dma_src_s[11].CLK
clk_i => dma_src_s[12].CLK
clk_i => dma_src_s[13].CLK
clk_i => dma_src_s[14].CLK
clk_i => dma_src_s[15].CLK
clk_i => status_endofblock_n.CLK
clk_i => status_atleastone.CLK
clk_i => R6_read_mask_s[0].CLK
clk_i => R6_read_mask_s[1].CLK
clk_i => R6_read_mask_s[2].CLK
clk_i => R6_read_mask_s[3].CLK
clk_i => R6_read_mask_s[4].CLK
clk_i => R6_read_mask_s[5].CLK
clk_i => R6_read_mask_s[6].CLK
clk_i => R5_auto_restart_s.CLK
clk_i => R4_mode_s[0].CLK
clk_i => R4_mode_s[1].CLK
clk_i => R2_portB_preescaler_s[0].CLK
clk_i => R2_portB_preescaler_s[1].CLK
clk_i => R2_portB_preescaler_s[2].CLK
clk_i => R2_portB_preescaler_s[3].CLK
clk_i => R2_portB_preescaler_s[4].CLK
clk_i => R2_portB_preescaler_s[5].CLK
clk_i => R2_portB_preescaler_s[6].CLK
clk_i => R2_portB_preescaler_s[7].CLK
clk_i => R2_portB_timming_byte_s[0].CLK
clk_i => R2_portB_timming_byte_s[1].CLK
clk_i => R1_portA_timming_byte_s[0].CLK
clk_i => R1_portA_timming_byte_s[1].CLK
clk_i => DMA_timer_s[0].CLK
clk_i => DMA_timer_s[1].CLK
clk_i => DMA_timer_s[2].CLK
clk_i => DMA_timer_s[3].CLK
clk_i => DMA_timer_s[4].CLK
clk_i => DMA_timer_s[5].CLK
clk_i => DMA_timer_s[6].CLK
clk_i => DMA_timer_s[7].CLK
clk_i => DMA_timer_s[8].CLK
clk_i => DMA_timer_s[9].CLK
clk_i => DMA_timer_s[10].CLK
clk_i => DMA_timer_s[11].CLK
clk_i => DMA_timer_s[12].CLK
clk_i => DMA_timer_s[13].CLK
clk_i => cpu_bao_n~reg0.CLK
clk_i => cpu_busreq_n_s.CLK
clk_i => cpu_d_o[0]~reg0.CLK
clk_i => cpu_d_o[1]~reg0.CLK
clk_i => cpu_d_o[2]~reg0.CLK
clk_i => cpu_d_o[3]~reg0.CLK
clk_i => cpu_d_o[4]~reg0.CLK
clk_i => cpu_d_o[5]~reg0.CLK
clk_i => cpu_d_o[6]~reg0.CLK
clk_i => cpu_d_o[7]~reg0.CLK
clk_i => dma_counter_s[0].CLK
clk_i => dma_counter_s[1].CLK
clk_i => dma_counter_s[2].CLK
clk_i => dma_counter_s[3].CLK
clk_i => dma_counter_s[4].CLK
clk_i => dma_counter_s[5].CLK
clk_i => dma_counter_s[6].CLK
clk_i => dma_counter_s[7].CLK
clk_i => dma_counter_s[8].CLK
clk_i => dma_counter_s[9].CLK
clk_i => dma_counter_s[10].CLK
clk_i => dma_counter_s[11].CLK
clk_i => dma_counter_s[12].CLK
clk_i => dma_counter_s[13].CLK
clk_i => dma_counter_s[14].CLK
clk_i => dma_counter_s[15].CLK
clk_i => dma_mreq_cycle.CLK
clk_i => dma_write_cycle.CLK
clk_i => dma_read_cycle.CLK
clk_i => dma_a_s[0].CLK
clk_i => dma_a_s[1].CLK
clk_i => dma_a_s[2].CLK
clk_i => dma_a_s[3].CLK
clk_i => dma_a_s[4].CLK
clk_i => dma_a_s[5].CLK
clk_i => dma_a_s[6].CLK
clk_i => dma_a_s[7].CLK
clk_i => dma_a_s[8].CLK
clk_i => dma_a_s[9].CLK
clk_i => dma_a_s[10].CLK
clk_i => dma_a_s[11].CLK
clk_i => dma_a_s[12].CLK
clk_i => dma_a_s[13].CLK
clk_i => dma_a_s[14].CLK
clk_i => dma_a_s[15].CLK
clk_i => cs_rd_v[0].CLK
clk_i => cs_wr_v[0].CLK
clk_i => dma_d_p_s[0].CLK
clk_i => dma_d_p_s[1].CLK
clk_i => dma_d_p_s[2].CLK
clk_i => dma_d_p_s[3].CLK
clk_i => dma_d_p_s[4].CLK
clk_i => dma_d_p_s[5].CLK
clk_i => dma_d_p_s[6].CLK
clk_i => dma_d_p_s[7].CLK
clk_i => dma_seq_s~12.DATAIN
clk_i => reg_rd_seq_s~8.DATAIN
clk_i => reg_wr_seq_s~18.DATAIN
clk_i => dma_d_n_s[0].CLK
clk_i => dma_d_n_s[1].CLK
clk_i => dma_d_n_s[2].CLK
clk_i => dma_d_n_s[3].CLK
clk_i => dma_d_n_s[4].CLK
clk_i => dma_d_n_s[5].CLK
clk_i => dma_d_n_s[6].CLK
clk_i => dma_d_n_s[7].CLK
clk_i => wait_n_s.CLK
clk_i => dma_wr_s.CLK
clk_i => dma_rd_s.CLK
turbo_i[0] => Equal0.IN3
turbo_i[0] => Mux0.IN5
turbo_i[0] => Mux1.IN5
turbo_i[0] => Mux2.IN5
turbo_i[0] => Mux3.IN5
turbo_i[0] => Mux4.IN5
turbo_i[0] => Mux5.IN5
turbo_i[0] => Mux6.IN5
turbo_i[0] => Mux7.IN5
turbo_i[0] => Mux8.IN5
turbo_i[0] => Mux9.IN5
turbo_i[0] => Mux10.IN5
turbo_i[0] => Mux11.IN4
turbo_i[0] => Mux12.IN3
turbo_i[0] => Mux13.IN2
turbo_i[1] => Equal0.IN2
turbo_i[1] => Mux0.IN4
turbo_i[1] => Mux1.IN4
turbo_i[1] => Mux2.IN4
turbo_i[1] => Mux3.IN4
turbo_i[1] => Mux4.IN4
turbo_i[1] => Mux5.IN4
turbo_i[1] => Mux6.IN4
turbo_i[1] => Mux7.IN4
turbo_i[1] => Mux8.IN4
turbo_i[1] => Mux9.IN4
turbo_i[1] => Mux10.IN4
turbo_i[1] => Mux11.IN3
turbo_i[1] => Mux12.IN2
turbo_i[1] => Mux13.IN1
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_mode_i => dma_counter_s.DATAB
dma_en_wr_s => Equal6.IN2
dma_en_wr_s => cs_wr_v[0].DATAIN
dma_en_rd_s => Equal30.IN2
dma_en_rd_s => cs_rd_v[0].DATAIN
cpu_d_i[0] => process_4.IN0
cpu_d_i[0] => Equal7.IN5
cpu_d_i[0] => Equal8.IN5
cpu_d_i[0] => Equal9.IN3
cpu_d_i[0] => Equal10.IN3
cpu_d_i[0] => Equal12.IN5
cpu_d_i[0] => Equal13.IN3
cpu_d_i[0] => Equal14.IN15
cpu_d_i[0] => Equal15.IN15
cpu_d_i[0] => Equal16.IN15
cpu_d_i[0] => Equal17.IN15
cpu_d_i[0] => Equal18.IN15
cpu_d_i[0] => Equal19.IN15
cpu_d_i[0] => Equal20.IN15
cpu_d_i[0] => Equal21.IN15
cpu_d_i[0] => Equal22.IN15
cpu_d_i[0] => Equal23.IN15
cpu_d_i[0] => Equal24.IN15
cpu_d_i[0] => Equal25.IN15
cpu_d_i[0] => Equal26.IN15
cpu_d_i[0] => Equal27.IN15
cpu_d_i[0] => Equal28.IN15
cpu_d_i[0] => Equal29.IN15
cpu_d_i[0] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[0] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[0] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[0] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[0] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[0] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[0] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[0] => Selector101.IN2
cpu_d_i[0] => Selector103.IN2
cpu_d_i[0] => Selector111.IN2
cpu_d_i[0] => R0_start_addr_port_A_s.DATAB
cpu_d_i[0] => R0_start_addr_port_A_s.DATAB
cpu_d_i[0] => R0_block_len_s.DATAB
cpu_d_i[0] => R0_block_len_s.DATAB
cpu_d_i[0] => R4_start_addr_port_B_s.DATAB
cpu_d_i[0] => R4_start_addr_port_B_s.DATAB
cpu_d_i[0] => R6_read_mask_s.DATAB
cpu_d_i[1] => process_4.IN1
cpu_d_i[1] => Equal7.IN4
cpu_d_i[1] => Equal8.IN4
cpu_d_i[1] => Equal9.IN2
cpu_d_i[1] => Equal10.IN2
cpu_d_i[1] => Equal12.IN4
cpu_d_i[1] => Equal13.IN2
cpu_d_i[1] => Equal14.IN14
cpu_d_i[1] => Equal15.IN14
cpu_d_i[1] => Equal16.IN14
cpu_d_i[1] => Equal17.IN14
cpu_d_i[1] => Equal18.IN14
cpu_d_i[1] => Equal19.IN14
cpu_d_i[1] => Equal20.IN14
cpu_d_i[1] => Equal21.IN14
cpu_d_i[1] => Equal22.IN14
cpu_d_i[1] => Equal23.IN14
cpu_d_i[1] => Equal24.IN14
cpu_d_i[1] => Equal25.IN14
cpu_d_i[1] => Equal26.IN14
cpu_d_i[1] => Equal27.IN14
cpu_d_i[1] => Equal28.IN14
cpu_d_i[1] => Equal29.IN14
cpu_d_i[1] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[1] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[1] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[1] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[1] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[1] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[1] => reg_rd_seq_s.DATAA
cpu_d_i[1] => Selector100.IN2
cpu_d_i[1] => Selector102.IN2
cpu_d_i[1] => Selector110.IN2
cpu_d_i[1] => R0_start_addr_port_A_s.DATAB
cpu_d_i[1] => R0_start_addr_port_A_s.DATAB
cpu_d_i[1] => R0_block_len_s.DATAB
cpu_d_i[1] => R0_block_len_s.DATAB
cpu_d_i[1] => R4_start_addr_port_B_s.DATAB
cpu_d_i[1] => R4_start_addr_port_B_s.DATAB
cpu_d_i[1] => R6_read_mask_s.DATAB
cpu_d_i[2] => R0_dir_AtoB_s.DATAB
cpu_d_i[2] => Equal7.IN3
cpu_d_i[2] => Equal8.IN3
cpu_d_i[2] => reg_wr_seq_s.OUTPUTSELECT
cpu_d_i[2] => reg_wr_seq_s.DATAB
cpu_d_i[2] => Equal12.IN3
cpu_d_i[2] => Equal14.IN13
cpu_d_i[2] => Equal15.IN13
cpu_d_i[2] => Equal16.IN13
cpu_d_i[2] => Equal17.IN13
cpu_d_i[2] => Equal18.IN13
cpu_d_i[2] => Equal19.IN13
cpu_d_i[2] => Equal20.IN13
cpu_d_i[2] => Equal21.IN13
cpu_d_i[2] => Equal22.IN13
cpu_d_i[2] => Equal23.IN13
cpu_d_i[2] => Equal24.IN13
cpu_d_i[2] => Equal25.IN13
cpu_d_i[2] => Equal26.IN13
cpu_d_i[2] => Equal27.IN13
cpu_d_i[2] => Equal28.IN13
cpu_d_i[2] => Equal29.IN13
cpu_d_i[2] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[2] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[2] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[2] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[2] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[2] => reg_rd_seq_s.DATAA
cpu_d_i[2] => Selector109.IN2
cpu_d_i[2] => R0_start_addr_port_A_s.DATAB
cpu_d_i[2] => R0_start_addr_port_A_s.DATAB
cpu_d_i[2] => R0_block_len_s.DATAB
cpu_d_i[2] => R0_block_len_s.DATAB
cpu_d_i[2] => R4_start_addr_port_B_s.DATAB
cpu_d_i[2] => R4_start_addr_port_B_s.DATAB
cpu_d_i[2] => R6_read_mask_s.DATAB
cpu_d_i[3] => reg_temp.DATAB
cpu_d_i[3] => reg_wr_seq_s.DATAB
cpu_d_i[3] => reg_temp.DATAB
cpu_d_i[3] => R1_portAisIO_s.DATAB
cpu_d_i[3] => reg_temp.DATAB
cpu_d_i[3] => R2_portBisIO_s.DATAB
cpu_d_i[3] => reg_wr_seq_s.OUTPUTSELECT
cpu_d_i[3] => reg_temp.DATAB
cpu_d_i[3] => reg_wr_seq_s.DATAB
cpu_d_i[3] => reg_temp.DATAB
cpu_d_i[3] => reg_temp.DATAB
cpu_d_i[3] => Equal14.IN12
cpu_d_i[3] => Equal15.IN12
cpu_d_i[3] => Equal16.IN12
cpu_d_i[3] => Equal17.IN12
cpu_d_i[3] => Equal18.IN12
cpu_d_i[3] => Equal19.IN12
cpu_d_i[3] => Equal20.IN12
cpu_d_i[3] => Equal21.IN12
cpu_d_i[3] => Equal22.IN12
cpu_d_i[3] => Equal23.IN12
cpu_d_i[3] => Equal24.IN12
cpu_d_i[3] => Equal25.IN12
cpu_d_i[3] => Equal26.IN12
cpu_d_i[3] => Equal27.IN12
cpu_d_i[3] => Equal28.IN12
cpu_d_i[3] => Equal29.IN12
cpu_d_i[3] => reg_temp.DATAB
cpu_d_i[3] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[3] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[3] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[3] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[3] => reg_rd_seq_s.DATAA
cpu_d_i[3] => Selector108.IN2
cpu_d_i[3] => R0_start_addr_port_A_s.DATAB
cpu_d_i[3] => R0_start_addr_port_A_s.DATAB
cpu_d_i[3] => R0_block_len_s.DATAB
cpu_d_i[3] => R0_block_len_s.DATAB
cpu_d_i[3] => R4_start_addr_port_B_s.DATAB
cpu_d_i[3] => R4_start_addr_port_B_s.DATAB
cpu_d_i[3] => R6_read_mask_s.DATAB
cpu_d_i[4] => reg_temp.DATAB
cpu_d_i[4] => reg_temp.DATAB
cpu_d_i[4] => R1_portA_addrMode_s.DATAB
cpu_d_i[4] => reg_temp.DATAB
cpu_d_i[4] => R2_portB_addrMode_s.DATAB
cpu_d_i[4] => reg_temp.DATAB
cpu_d_i[4] => reg_temp.DATAB
cpu_d_i[4] => reg_temp.DATAB
cpu_d_i[4] => Equal14.IN11
cpu_d_i[4] => Equal15.IN11
cpu_d_i[4] => Equal16.IN11
cpu_d_i[4] => Equal17.IN11
cpu_d_i[4] => Equal18.IN11
cpu_d_i[4] => Equal19.IN11
cpu_d_i[4] => Equal20.IN11
cpu_d_i[4] => Equal21.IN11
cpu_d_i[4] => Equal22.IN11
cpu_d_i[4] => Equal23.IN11
cpu_d_i[4] => Equal24.IN11
cpu_d_i[4] => Equal25.IN11
cpu_d_i[4] => Equal26.IN11
cpu_d_i[4] => Equal27.IN11
cpu_d_i[4] => Equal28.IN11
cpu_d_i[4] => Equal29.IN11
cpu_d_i[4] => reg_temp.DATAB
cpu_d_i[4] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[4] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[4] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[4] => reg_rd_seq_s.DATAA
cpu_d_i[4] => Selector107.IN2
cpu_d_i[4] => R0_start_addr_port_A_s.DATAB
cpu_d_i[4] => R0_start_addr_port_A_s.DATAB
cpu_d_i[4] => R0_block_len_s.DATAB
cpu_d_i[4] => R0_block_len_s.DATAB
cpu_d_i[4] => R4_start_addr_port_B_s.DATAB
cpu_d_i[4] => R4_start_addr_port_B_s.DATAB
cpu_d_i[4] => R6_read_mask_s.DATAB
cpu_d_i[4] => reg_wr_seq_s.DATAA
cpu_d_i[5] => reg_temp.DATAB
cpu_d_i[5] => reg_temp.DATAB
cpu_d_i[5] => R1_portA_addrMode_s.DATAB
cpu_d_i[5] => reg_temp.DATAB
cpu_d_i[5] => R2_portB_addrMode_s.DATAB
cpu_d_i[5] => reg_temp.DATAB
cpu_d_i[5] => reg_temp.DATAB
cpu_d_i[5] => R4_mode_s.DATAB
cpu_d_i[5] => reg_temp.DATAB
cpu_d_i[5] => R5_auto_restart_s.DATAB
cpu_d_i[5] => Equal14.IN10
cpu_d_i[5] => Equal15.IN10
cpu_d_i[5] => Equal16.IN10
cpu_d_i[5] => Equal17.IN10
cpu_d_i[5] => Equal18.IN10
cpu_d_i[5] => Equal19.IN10
cpu_d_i[5] => Equal20.IN10
cpu_d_i[5] => Equal21.IN10
cpu_d_i[5] => Equal22.IN10
cpu_d_i[5] => Equal23.IN10
cpu_d_i[5] => Equal24.IN10
cpu_d_i[5] => Equal25.IN10
cpu_d_i[5] => Equal26.IN10
cpu_d_i[5] => Equal27.IN10
cpu_d_i[5] => Equal28.IN10
cpu_d_i[5] => Equal29.IN10
cpu_d_i[5] => reg_temp.DATAB
cpu_d_i[5] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[5] => reg_rd_seq_s.OUTPUTSELECT
cpu_d_i[5] => reg_rd_seq_s.DATAA
cpu_d_i[5] => Selector89.IN4
cpu_d_i[5] => Selector91.IN4
cpu_d_i[5] => Selector106.IN2
cpu_d_i[5] => R0_start_addr_port_A_s.DATAB
cpu_d_i[5] => R0_start_addr_port_A_s.DATAB
cpu_d_i[5] => R0_block_len_s.DATAB
cpu_d_i[5] => R0_block_len_s.DATAB
cpu_d_i[5] => R4_start_addr_port_B_s.DATAB
cpu_d_i[5] => R4_start_addr_port_B_s.DATAB
cpu_d_i[5] => R6_read_mask_s.DATAB
cpu_d_i[5] => Selector83.IN5
cpu_d_i[5] => Selector83.IN6
cpu_d_i[6] => reg_temp.DATAB
cpu_d_i[6] => reg_temp.DATAB
cpu_d_i[6] => reg_wr_seq_s.DATAB
cpu_d_i[6] => reg_temp.DATAB
cpu_d_i[6] => reg_wr_seq_s.DATAB
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => dma_seq_s.OUTPUTSELECT
cpu_d_i[6] => reg_temp.DATAB
cpu_d_i[6] => reg_temp.DATAB
cpu_d_i[6] => R4_mode_s.DATAB
cpu_d_i[6] => Equal11.IN3
cpu_d_i[6] => reg_temp.DATAB
cpu_d_i[6] => Equal14.IN9
cpu_d_i[6] => Equal15.IN9
cpu_d_i[6] => Equal16.IN9
cpu_d_i[6] => Equal17.IN9
cpu_d_i[6] => Equal18.IN9
cpu_d_i[6] => Equal19.IN9
cpu_d_i[6] => Equal20.IN9
cpu_d_i[6] => Equal21.IN9
cpu_d_i[6] => Equal22.IN9
cpu_d_i[6] => Equal23.IN9
cpu_d_i[6] => Equal24.IN9
cpu_d_i[6] => Equal25.IN9
cpu_d_i[6] => Equal26.IN9
cpu_d_i[6] => Equal27.IN9
cpu_d_i[6] => Equal28.IN9
cpu_d_i[6] => Equal29.IN9
cpu_d_i[6] => reg_temp.DATAB
cpu_d_i[6] => reg_rd_seq_s.DATAA
cpu_d_i[6] => Selector105.IN2
cpu_d_i[6] => R0_start_addr_port_A_s.DATAB
cpu_d_i[6] => R0_start_addr_port_A_s.DATAB
cpu_d_i[6] => R0_block_len_s.DATAB
cpu_d_i[6] => R0_block_len_s.DATAB
cpu_d_i[6] => R4_start_addr_port_B_s.DATAB
cpu_d_i[6] => R4_start_addr_port_B_s.DATAB
cpu_d_i[6] => R6_read_mask_s.DATAB
cpu_d_i[6] => reg_rd_seq_s.DATAA
cpu_d_i[6] => reg_wr_seq_s.DATAB
cpu_d_i[6] => reg_wr_seq_s.DATAB
cpu_d_i[7] => process_4.IN1
cpu_d_i[7] => process_4.IN1
cpu_d_i[7] => Equal11.IN2
cpu_d_i[7] => process_4.IN1
cpu_d_i[7] => Equal14.IN8
cpu_d_i[7] => Equal15.IN8
cpu_d_i[7] => Equal16.IN8
cpu_d_i[7] => Equal17.IN8
cpu_d_i[7] => Equal18.IN8
cpu_d_i[7] => Equal19.IN8
cpu_d_i[7] => Equal20.IN8
cpu_d_i[7] => Equal21.IN8
cpu_d_i[7] => Equal22.IN8
cpu_d_i[7] => Equal23.IN8
cpu_d_i[7] => Equal24.IN8
cpu_d_i[7] => Equal25.IN8
cpu_d_i[7] => Equal26.IN8
cpu_d_i[7] => Equal27.IN8
cpu_d_i[7] => Equal28.IN8
cpu_d_i[7] => Equal29.IN8
cpu_d_i[7] => Selector104.IN2
cpu_d_i[7] => R0_start_addr_port_A_s.DATAB
cpu_d_i[7] => R0_start_addr_port_A_s.DATAB
cpu_d_i[7] => R0_block_len_s.DATAB
cpu_d_i[7] => R0_block_len_s.DATAB
cpu_d_i[7] => R4_start_addr_port_B_s.DATAB
cpu_d_i[7] => R4_start_addr_port_B_s.DATAB
cpu_d_i[7] => process_4.IN1
cpu_d_i[7] => process_4.IN1
cpu_d_i[7] => process_4.IN1
wait_n_i => dma_rw_cancel.IN1
wait_n_i => wait_n_s.DATAIN
bus_busreq_n_i => process_4.IN0
cpu_busreq_n_o <= cpu_busreq_n_s.DB_MAX_OUTPUT_PORT_TYPE
cpu_bai_n => cpu_bao_n.DATAB
cpu_bai_n => cpu_bao_n.DATAB
cpu_bai_n => Selector1.IN3
cpu_bai_n => cpu_bao_n.DATAB
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => dma_seq_s.OUTPUTSELECT
cpu_bai_n => Selector34.IN0
cpu_bai_n => process_4.IN1
cpu_bao_n <= cpu_bao_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[0] <= dma_a_s[0].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[1] <= dma_a_s[1].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[2] <= dma_a_s[2].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[3] <= dma_a_s[3].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[4] <= dma_a_s[4].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[5] <= dma_a_s[5].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[6] <= dma_a_s[6].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[7] <= dma_a_s[7].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[8] <= dma_a_s[8].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[9] <= dma_a_s[9].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[10] <= dma_a_s[10].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[11] <= dma_a_s[11].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[12] <= dma_a_s[12].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[13] <= dma_a_s[13].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[14] <= dma_a_s[14].DB_MAX_OUTPUT_PORT_TYPE
dma_a_o[15] <= dma_a_s[15].DB_MAX_OUTPUT_PORT_TYPE
dma_d_o[0] <= dma_d_s.DB_MAX_OUTPUT_PORT_TYPE
dma_d_o[1] <= dma_d_s.DB_MAX_OUTPUT_PORT_TYPE
dma_d_o[2] <= dma_d_s.DB_MAX_OUTPUT_PORT_TYPE
dma_d_o[3] <= dma_d_s.DB_MAX_OUTPUT_PORT_TYPE
dma_d_o[4] <= dma_d_s.DB_MAX_OUTPUT_PORT_TYPE
dma_d_o[5] <= dma_d_s.DB_MAX_OUTPUT_PORT_TYPE
dma_d_o[6] <= dma_d_s.DB_MAX_OUTPUT_PORT_TYPE
dma_d_o[7] <= dma_d_s.DB_MAX_OUTPUT_PORT_TYPE
dma_d_i[0] => dma_d_n_s[0].DATAIN
dma_d_i[0] => dma_d_p_s[0].DATAIN
dma_d_i[1] => dma_d_p_s[1].DATAIN
dma_d_i[1] => dma_d_n_s[1].DATAIN
dma_d_i[2] => dma_d_p_s[2].DATAIN
dma_d_i[2] => dma_d_n_s[2].DATAIN
dma_d_i[3] => dma_d_p_s[3].DATAIN
dma_d_i[3] => dma_d_n_s[3].DATAIN
dma_d_i[4] => dma_d_p_s[4].DATAIN
dma_d_i[4] => dma_d_n_s[4].DATAIN
dma_d_i[5] => dma_d_p_s[5].DATAIN
dma_d_i[5] => dma_d_n_s[5].DATAIN
dma_d_i[6] => dma_d_p_s[6].DATAIN
dma_d_i[6] => dma_d_n_s[6].DATAIN
dma_d_i[7] => dma_d_p_s[7].DATAIN
dma_d_i[7] => dma_d_n_s[7].DATAIN
dma_rd_n_o <= dma_rd_n_o.DB_MAX_OUTPUT_PORT_TYPE
dma_wr_n_o <= dma_wr_n_o.DB_MAX_OUTPUT_PORT_TYPE
dma_mreq_n_o <= dma_mreq_n_o.DB_MAX_OUTPUT_PORT_TYPE
dma_iorq_n_o <= dma_iorq_n_o.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[0] <= cpu_d_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[1] <= cpu_d_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[2] <= cpu_d_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[3] <= cpu_d_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[4] <= cpu_d_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[5] <= cpu_d_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[6] <= cpu_d_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[7] <= cpu_d_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|bootrom:bootrom_mod
CLK => DATA[0]~reg0.CLK
CLK => DATA[1]~reg0.CLK
CLK => DATA[2]~reg0.CLK
CLK => DATA[3]~reg0.CLK
CLK => DATA[4]~reg0.CLK
CLK => DATA[5]~reg0.CLK
CLK => DATA[6]~reg0.CLK
CLK => DATA[7]~reg0.CLK
ADDR[0] => Mux0.IN8204
ADDR[0] => Mux1.IN8204
ADDR[0] => Mux2.IN8204
ADDR[0] => Mux3.IN8204
ADDR[0] => Mux4.IN8204
ADDR[0] => Mux5.IN8204
ADDR[0] => Mux6.IN8204
ADDR[0] => Mux7.IN8204
ADDR[1] => Mux0.IN8203
ADDR[1] => Mux1.IN8203
ADDR[1] => Mux2.IN8203
ADDR[1] => Mux3.IN8203
ADDR[1] => Mux4.IN8203
ADDR[1] => Mux5.IN8203
ADDR[1] => Mux6.IN8203
ADDR[1] => Mux7.IN8203
ADDR[2] => Mux0.IN8202
ADDR[2] => Mux1.IN8202
ADDR[2] => Mux2.IN8202
ADDR[2] => Mux3.IN8202
ADDR[2] => Mux4.IN8202
ADDR[2] => Mux5.IN8202
ADDR[2] => Mux6.IN8202
ADDR[2] => Mux7.IN8202
ADDR[3] => Mux0.IN8201
ADDR[3] => Mux1.IN8201
ADDR[3] => Mux2.IN8201
ADDR[3] => Mux3.IN8201
ADDR[3] => Mux4.IN8201
ADDR[3] => Mux5.IN8201
ADDR[3] => Mux6.IN8201
ADDR[3] => Mux7.IN8201
ADDR[4] => Mux0.IN8200
ADDR[4] => Mux1.IN8200
ADDR[4] => Mux2.IN8200
ADDR[4] => Mux3.IN8200
ADDR[4] => Mux4.IN8200
ADDR[4] => Mux5.IN8200
ADDR[4] => Mux6.IN8200
ADDR[4] => Mux7.IN8200
ADDR[5] => Mux0.IN8199
ADDR[5] => Mux1.IN8199
ADDR[5] => Mux2.IN8199
ADDR[5] => Mux3.IN8199
ADDR[5] => Mux4.IN8199
ADDR[5] => Mux5.IN8199
ADDR[5] => Mux6.IN8199
ADDR[5] => Mux7.IN8199
ADDR[6] => Mux0.IN8198
ADDR[6] => Mux1.IN8198
ADDR[6] => Mux2.IN8198
ADDR[6] => Mux3.IN8198
ADDR[6] => Mux4.IN8198
ADDR[6] => Mux5.IN8198
ADDR[6] => Mux6.IN8198
ADDR[6] => Mux7.IN8198
ADDR[7] => Mux0.IN8197
ADDR[7] => Mux1.IN8197
ADDR[7] => Mux2.IN8197
ADDR[7] => Mux3.IN8197
ADDR[7] => Mux4.IN8197
ADDR[7] => Mux5.IN8197
ADDR[7] => Mux6.IN8197
ADDR[7] => Mux7.IN8197
ADDR[8] => Mux0.IN8196
ADDR[8] => Mux1.IN8196
ADDR[8] => Mux2.IN8196
ADDR[8] => Mux3.IN8196
ADDR[8] => Mux4.IN8196
ADDR[8] => Mux5.IN8196
ADDR[8] => Mux6.IN8196
ADDR[8] => Mux7.IN8196
ADDR[9] => Mux0.IN8195
ADDR[9] => Mux1.IN8195
ADDR[9] => Mux2.IN8195
ADDR[9] => Mux3.IN8195
ADDR[9] => Mux4.IN8195
ADDR[9] => Mux5.IN8195
ADDR[9] => Mux6.IN8195
ADDR[9] => Mux7.IN8195
ADDR[10] => Mux0.IN8194
ADDR[10] => Mux1.IN8194
ADDR[10] => Mux2.IN8194
ADDR[10] => Mux3.IN8194
ADDR[10] => Mux4.IN8194
ADDR[10] => Mux5.IN8194
ADDR[10] => Mux6.IN8194
ADDR[10] => Mux7.IN8194
ADDR[11] => Mux0.IN8193
ADDR[11] => Mux1.IN8193
ADDR[11] => Mux2.IN8193
ADDR[11] => Mux3.IN8193
ADDR[11] => Mux4.IN8193
ADDR[11] => Mux5.IN8193
ADDR[11] => Mux6.IN8193
ADDR[11] => Mux7.IN8193
ADDR[12] => Mux0.IN8192
ADDR[12] => Mux1.IN8192
ADDR[12] => Mux2.IN8192
ADDR[12] => Mux3.IN8192
ADDR[12] => Mux4.IN8192
ADDR[12] => Mux5.IN8192
ADDR[12] => Mux6.IN8192
ADDR[12] => Mux7.IN8192
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|spi_master:spi_master_mod
clock_i => miso_dat[0].CLK
clock_i => miso_dat[1].CLK
clock_i => miso_dat[2].CLK
clock_i => miso_dat[3].CLK
clock_i => miso_dat[4].CLK
clock_i => miso_dat[5].CLK
clock_i => miso_dat[6].CLK
clock_i => miso_dat[7].CLK
clock_i => shift[0].CLK
clock_i => shift[1].CLK
clock_i => shift[2].CLK
clock_i => shift[3].CLK
clock_i => shift[4].CLK
clock_i => shift[5].CLK
clock_i => shift[6].CLK
clock_i => shift[7].CLK
clock_i => shift[8].CLK
clock_i => sck.CLK
clock_i => counter[0].CLK
clock_i => counter[1].CLK
clock_i => counter[2].CLK
clock_i => counter[3].CLK
reset_i => counter.OUTPUTSELECT
reset_i => counter.OUTPUTSELECT
reset_i => counter.OUTPUTSELECT
reset_i => counter.OUTPUTSELECT
reset_i => sck.OUTPUTSELECT
reset_i => shift.OUTPUTSELECT
reset_i => shift.OUTPUTSELECT
reset_i => shift.OUTPUTSELECT
reset_i => shift.OUTPUTSELECT
reset_i => shift.OUTPUTSELECT
reset_i => shift.OUTPUTSELECT
reset_i => shift.OUTPUTSELECT
reset_i => shift.OUTPUTSELECT
reset_i => shift.OUTPUTSELECT
spi_sck_o <= sck.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi_o <= shift[8].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_i => shift.DATAB
spi_mosi_wr_i => spi_begin.IN0
spi_mosi_dat_i[0] => shift.DATAA
spi_mosi_dat_i[1] => shift.DATAA
spi_mosi_dat_i[2] => shift.DATAA
spi_mosi_dat_i[3] => shift.DATAA
spi_mosi_dat_i[4] => shift.DATAA
spi_mosi_dat_i[5] => shift.DATAA
spi_mosi_dat_i[6] => shift.DATAA
spi_mosi_dat_i[7] => shift.DATAA
spi_miso_rd_i => spi_begin.IN1
spi_miso_rd_i => shift.OUTPUTSELECT
spi_miso_rd_i => shift.OUTPUTSELECT
spi_miso_rd_i => shift.OUTPUTSELECT
spi_miso_rd_i => shift.OUTPUTSELECT
spi_miso_rd_i => shift.OUTPUTSELECT
spi_miso_rd_i => shift.OUTPUTSELECT
spi_miso_rd_i => shift.OUTPUTSELECT
spi_miso_rd_i => shift.OUTPUTSELECT
spi_miso_dat_o[0] <= miso_dat[0].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_dat_o[1] <= miso_dat[1].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_dat_o[2] <= miso_dat[2].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_dat_o[3] <= miso_dat[3].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_dat_o[4] <= miso_dat[4].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_dat_o[5] <= miso_dat[5].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_dat_o[6] <= miso_dat[6].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_dat_o[7] <= miso_dat[7].DB_MAX_OUTPUT_PORT_TYPE
spi_wait_n_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|uart:uart0_mod
uart_prescaler_i[0] => Add0.IN34
uart_prescaler_i[1] => Add0.IN33
uart_prescaler_i[2] => Add0.IN32
uart_prescaler_i[3] => Add0.IN31
uart_prescaler_i[4] => Add0.IN30
uart_prescaler_i[5] => Add0.IN29
uart_prescaler_i[6] => Add0.IN28
uart_prescaler_i[7] => Add0.IN27
uart_prescaler_i[8] => Add0.IN26
uart_prescaler_i[9] => Add0.IN25
uart_prescaler_i[10] => Add0.IN24
uart_prescaler_i[11] => Add0.IN23
uart_prescaler_i[12] => Add0.IN22
uart_prescaler_i[13] => Add0.IN21
uart_prescaler_i[14] => Add0.IN20
uart_prescaler_i[15] => Add0.IN19
uart_prescaler_i[16] => Add0.IN18
clock_i => debounce:db.clk_i
clock_i => tx_data_s[0].CLK
clock_i => tx_data_s[1].CLK
clock_i => tx_data_s[2].CLK
clock_i => tx_data_s[3].CLK
clock_i => tx_data_s[4].CLK
clock_i => tx_data_s[5].CLK
clock_i => tx_data_s[6].CLK
clock_i => tx_data_s[7].CLK
clock_i => tx_bit_index_s[0].CLK
clock_i => tx_bit_index_s[1].CLK
clock_i => tx_bit_index_s[2].CLK
clock_i => tx_clock_counter_s[0].CLK
clock_i => tx_clock_counter_s[1].CLK
clock_i => tx_clock_counter_s[2].CLK
clock_i => tx_clock_counter_s[3].CLK
clock_i => tx_clock_counter_s[4].CLK
clock_i => tx_clock_counter_s[5].CLK
clock_i => tx_clock_counter_s[6].CLK
clock_i => tx_clock_counter_s[7].CLK
clock_i => tx_clock_counter_s[8].CLK
clock_i => tx_clock_counter_s[9].CLK
clock_i => tx_clock_counter_s[10].CLK
clock_i => tx_clock_counter_s[11].CLK
clock_i => tx_clock_counter_s[12].CLK
clock_i => tx_clock_counter_s[13].CLK
clock_i => tx_clock_counter_s[14].CLK
clock_i => tx_clock_counter_s[15].CLK
clock_i => tx_clock_counter_s[16].CLK
clock_i => tx_done_s.CLK
clock_i => TX_out_o~reg0.CLK
clock_i => TX_active_o~reg0.CLK
clock_i => ticks_per_bit_tx[0].CLK
clock_i => ticks_per_bit_tx[1].CLK
clock_i => ticks_per_bit_tx[2].CLK
clock_i => ticks_per_bit_tx[3].CLK
clock_i => ticks_per_bit_tx[4].CLK
clock_i => ticks_per_bit_tx[5].CLK
clock_i => ticks_per_bit_tx[6].CLK
clock_i => ticks_per_bit_tx[7].CLK
clock_i => ticks_per_bit_tx[8].CLK
clock_i => ticks_per_bit_tx[9].CLK
clock_i => ticks_per_bit_tx[10].CLK
clock_i => ticks_per_bit_tx[11].CLK
clock_i => ticks_per_bit_tx[12].CLK
clock_i => ticks_per_bit_tx[13].CLK
clock_i => ticks_per_bit_tx[14].CLK
clock_i => ticks_per_bit_tx[15].CLK
clock_i => ticks_per_bit_tx[16].CLK
clock_i => rx_byte_s[0].CLK
clock_i => rx_byte_s[1].CLK
clock_i => rx_byte_s[2].CLK
clock_i => rx_byte_s[3].CLK
clock_i => rx_byte_s[4].CLK
clock_i => rx_byte_s[5].CLK
clock_i => rx_byte_s[6].CLK
clock_i => rx_byte_s[7].CLK
clock_i => rx_bit_index_s[0].CLK
clock_i => rx_bit_index_s[1].CLK
clock_i => rx_bit_index_s[2].CLK
clock_i => rx_clock_counter_s[0].CLK
clock_i => rx_clock_counter_s[1].CLK
clock_i => rx_clock_counter_s[2].CLK
clock_i => rx_clock_counter_s[3].CLK
clock_i => rx_clock_counter_s[4].CLK
clock_i => rx_clock_counter_s[5].CLK
clock_i => rx_clock_counter_s[6].CLK
clock_i => rx_clock_counter_s[7].CLK
clock_i => rx_clock_counter_s[8].CLK
clock_i => rx_clock_counter_s[9].CLK
clock_i => rx_clock_counter_s[10].CLK
clock_i => rx_clock_counter_s[11].CLK
clock_i => rx_clock_counter_s[12].CLK
clock_i => rx_clock_counter_s[13].CLK
clock_i => rx_clock_counter_s[14].CLK
clock_i => rx_clock_counter_s[15].CLK
clock_i => rx_clock_counter_s[16].CLK
clock_i => rx_byte_finished_s.CLK
clock_i => ticks_per_bit_rx[0].CLK
clock_i => ticks_per_bit_rx[1].CLK
clock_i => ticks_per_bit_rx[2].CLK
clock_i => ticks_per_bit_rx[3].CLK
clock_i => ticks_per_bit_rx[4].CLK
clock_i => ticks_per_bit_rx[5].CLK
clock_i => ticks_per_bit_rx[6].CLK
clock_i => ticks_per_bit_rx[7].CLK
clock_i => ticks_per_bit_rx[8].CLK
clock_i => ticks_per_bit_rx[9].CLK
clock_i => ticks_per_bit_rx[10].CLK
clock_i => ticks_per_bit_rx[11].CLK
clock_i => ticks_per_bit_rx[12].CLK
clock_i => ticks_per_bit_rx[13].CLK
clock_i => ticks_per_bit_rx[14].CLK
clock_i => ticks_per_bit_rx[15].CLK
clock_i => ticks_per_bit_rx[16].CLK
clock_i => tx_current_state_s~1.DATAIN
clock_i => rx_current_state_s~1.DATAIN
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_clock_counter_s[0].ENA
reset_i => tx_bit_index_s[2].ENA
reset_i => tx_bit_index_s[1].ENA
reset_i => tx_bit_index_s[0].ENA
reset_i => tx_data_s[7].ENA
reset_i => tx_data_s[6].ENA
reset_i => tx_data_s[5].ENA
reset_i => tx_data_s[4].ENA
reset_i => tx_data_s[3].ENA
reset_i => tx_data_s[2].ENA
reset_i => tx_data_s[1].ENA
reset_i => tx_data_s[0].ENA
reset_i => rx_byte_s[0].ENA
reset_i => tx_clock_counter_s[1].ENA
reset_i => tx_clock_counter_s[2].ENA
reset_i => tx_clock_counter_s[3].ENA
reset_i => tx_clock_counter_s[4].ENA
reset_i => tx_clock_counter_s[5].ENA
reset_i => tx_clock_counter_s[6].ENA
reset_i => tx_clock_counter_s[7].ENA
reset_i => tx_clock_counter_s[8].ENA
reset_i => tx_clock_counter_s[9].ENA
reset_i => tx_clock_counter_s[10].ENA
reset_i => tx_clock_counter_s[11].ENA
reset_i => tx_clock_counter_s[12].ENA
reset_i => tx_clock_counter_s[13].ENA
reset_i => tx_clock_counter_s[14].ENA
reset_i => tx_clock_counter_s[15].ENA
reset_i => tx_clock_counter_s[16].ENA
reset_i => tx_done_s.ENA
reset_i => TX_out_o~reg0.ENA
reset_i => TX_active_o~reg0.ENA
reset_i => ticks_per_bit_tx[0].ENA
reset_i => ticks_per_bit_tx[1].ENA
reset_i => ticks_per_bit_tx[2].ENA
reset_i => ticks_per_bit_tx[3].ENA
reset_i => ticks_per_bit_tx[4].ENA
reset_i => ticks_per_bit_tx[5].ENA
reset_i => ticks_per_bit_tx[6].ENA
reset_i => ticks_per_bit_tx[7].ENA
reset_i => ticks_per_bit_tx[8].ENA
reset_i => ticks_per_bit_tx[9].ENA
reset_i => ticks_per_bit_tx[10].ENA
reset_i => ticks_per_bit_tx[11].ENA
reset_i => ticks_per_bit_tx[12].ENA
reset_i => ticks_per_bit_tx[13].ENA
reset_i => ticks_per_bit_tx[14].ENA
reset_i => ticks_per_bit_tx[15].ENA
reset_i => ticks_per_bit_tx[16].ENA
reset_i => rx_byte_s[1].ENA
reset_i => rx_byte_s[2].ENA
reset_i => rx_byte_s[3].ENA
reset_i => rx_byte_s[4].ENA
reset_i => rx_byte_s[5].ENA
reset_i => rx_byte_s[6].ENA
reset_i => rx_byte_s[7].ENA
reset_i => rx_bit_index_s[0].ENA
reset_i => rx_bit_index_s[1].ENA
reset_i => rx_bit_index_s[2].ENA
reset_i => rx_clock_counter_s[0].ENA
reset_i => rx_clock_counter_s[1].ENA
reset_i => rx_clock_counter_s[2].ENA
reset_i => rx_clock_counter_s[3].ENA
reset_i => rx_clock_counter_s[4].ENA
reset_i => rx_clock_counter_s[5].ENA
reset_i => rx_clock_counter_s[6].ENA
reset_i => rx_clock_counter_s[7].ENA
reset_i => rx_clock_counter_s[8].ENA
reset_i => rx_clock_counter_s[9].ENA
reset_i => rx_clock_counter_s[10].ENA
reset_i => rx_clock_counter_s[11].ENA
reset_i => rx_clock_counter_s[12].ENA
reset_i => rx_clock_counter_s[13].ENA
reset_i => rx_clock_counter_s[14].ENA
reset_i => rx_clock_counter_s[15].ENA
reset_i => rx_clock_counter_s[16].ENA
reset_i => rx_byte_finished_s.ENA
reset_i => ticks_per_bit_rx[0].ENA
reset_i => ticks_per_bit_rx[1].ENA
reset_i => ticks_per_bit_rx[2].ENA
reset_i => ticks_per_bit_rx[3].ENA
reset_i => ticks_per_bit_rx[4].ENA
reset_i => ticks_per_bit_rx[5].ENA
reset_i => ticks_per_bit_rx[6].ENA
reset_i => ticks_per_bit_rx[7].ENA
reset_i => ticks_per_bit_rx[8].ENA
reset_i => ticks_per_bit_rx[9].ENA
reset_i => ticks_per_bit_rx[10].ENA
reset_i => ticks_per_bit_rx[11].ENA
reset_i => ticks_per_bit_rx[12].ENA
reset_i => ticks_per_bit_rx[13].ENA
reset_i => ticks_per_bit_rx[14].ENA
reset_i => ticks_per_bit_rx[15].ENA
reset_i => ticks_per_bit_rx[16].ENA
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => Selector49.IN3
TX_start_i => Selector48.IN2
TX_byte_i[0] => tx_data_s.DATAB
TX_byte_i[1] => tx_data_s.DATAB
TX_byte_i[2] => tx_data_s.DATAB
TX_byte_i[3] => tx_data_s.DATAB
TX_byte_i[4] => tx_data_s.DATAB
TX_byte_i[5] => tx_data_s.DATAB
TX_byte_i[6] => tx_data_s.DATAB
TX_byte_i[7] => tx_data_s.DATAB
TX_active_o <= TX_active_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_out_o <= TX_out_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_byte_finished_o <= tx_done_s.DB_MAX_OUTPUT_PORT_TYPE
RX_in_i => debounce:db.button_i
RX_byte_finished_o <= rx_byte_finished_s.DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[0] <= rx_byte_s[0].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[1] <= rx_byte_s[1].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[2] <= rx_byte_s[2].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[3] <= rx_byte_s[3].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[4] <= rx_byte_s[4].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[5] <= rx_byte_s[5].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[6] <= rx_byte_s[6].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[7] <= rx_byte_s[7].DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|uart:uart0_mod|debounce:db
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|fifop:fifop_uart0_rx
clock_i => stored[0].CLK
clock_i => stored[1].CLK
clock_i => stored[2].CLK
clock_i => stored[3].CLK
clock_i => stored[4].CLK
clock_i => stored[5].CLK
clock_i => stored[6].CLK
clock_i => stored[7].CLK
clock_i => stored[8].CLK
clock_i => stored[9].CLK
clock_i => wr_addr[0].CLK
clock_i => wr_addr[1].CLK
clock_i => wr_addr[2].CLK
clock_i => wr_addr[3].CLK
clock_i => wr_addr[4].CLK
clock_i => wr_addr[5].CLK
clock_i => wr_addr[6].CLK
clock_i => wr_addr[7].CLK
clock_i => wr_addr[8].CLK
clock_i => wr_dly.CLK
clock_i => rd_addr[0].CLK
clock_i => rd_addr[1].CLK
clock_i => rd_addr[2].CLK
clock_i => rd_addr[3].CLK
clock_i => rd_addr[4].CLK
clock_i => rd_addr[5].CLK
clock_i => rd_addr[6].CLK
clock_i => rd_addr[7].CLK
clock_i => rd_addr[8].CLK
clock_i => rd_dly.CLK
reset_i => rd_dly.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => wr_dly.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
empty_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full_o <= stored[9].DB_MAX_OUTPUT_PORT_TYPE
rd_i => rd_dly.DATAA
rd_i => rd_advance.IN1
raddr_o[0] <= rd_addr[0].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[1] <= rd_addr[1].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[2] <= rd_addr[2].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[3] <= rd_addr[3].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[4] <= rd_addr[4].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[5] <= rd_addr[5].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[6] <= rd_addr[6].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[7] <= rd_addr[7].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[8] <= rd_addr[8].DB_MAX_OUTPUT_PORT_TYPE
wr_i => wr_dly.DATAA
wr_i => wr_advance.IN1
waddr_o[0] <= wr_addr[0].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[1] <= wr_addr[1].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[2] <= wr_addr[2].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[3] <= wr_addr[3].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[4] <= wr_addr[4].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[5] <= wr_addr[5].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[6] <= wr_addr[6].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[7] <= wr_addr[7].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[8] <= wr_addr[8].DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|uart:uart1_mod
uart_prescaler_i[0] => Add0.IN34
uart_prescaler_i[1] => Add0.IN33
uart_prescaler_i[2] => Add0.IN32
uart_prescaler_i[3] => Add0.IN31
uart_prescaler_i[4] => Add0.IN30
uart_prescaler_i[5] => Add0.IN29
uart_prescaler_i[6] => Add0.IN28
uart_prescaler_i[7] => Add0.IN27
uart_prescaler_i[8] => Add0.IN26
uart_prescaler_i[9] => Add0.IN25
uart_prescaler_i[10] => Add0.IN24
uart_prescaler_i[11] => Add0.IN23
uart_prescaler_i[12] => Add0.IN22
uart_prescaler_i[13] => Add0.IN21
uart_prescaler_i[14] => Add0.IN20
uart_prescaler_i[15] => Add0.IN19
uart_prescaler_i[16] => Add0.IN18
clock_i => debounce:db.clk_i
clock_i => tx_data_s[0].CLK
clock_i => tx_data_s[1].CLK
clock_i => tx_data_s[2].CLK
clock_i => tx_data_s[3].CLK
clock_i => tx_data_s[4].CLK
clock_i => tx_data_s[5].CLK
clock_i => tx_data_s[6].CLK
clock_i => tx_data_s[7].CLK
clock_i => tx_bit_index_s[0].CLK
clock_i => tx_bit_index_s[1].CLK
clock_i => tx_bit_index_s[2].CLK
clock_i => tx_clock_counter_s[0].CLK
clock_i => tx_clock_counter_s[1].CLK
clock_i => tx_clock_counter_s[2].CLK
clock_i => tx_clock_counter_s[3].CLK
clock_i => tx_clock_counter_s[4].CLK
clock_i => tx_clock_counter_s[5].CLK
clock_i => tx_clock_counter_s[6].CLK
clock_i => tx_clock_counter_s[7].CLK
clock_i => tx_clock_counter_s[8].CLK
clock_i => tx_clock_counter_s[9].CLK
clock_i => tx_clock_counter_s[10].CLK
clock_i => tx_clock_counter_s[11].CLK
clock_i => tx_clock_counter_s[12].CLK
clock_i => tx_clock_counter_s[13].CLK
clock_i => tx_clock_counter_s[14].CLK
clock_i => tx_clock_counter_s[15].CLK
clock_i => tx_clock_counter_s[16].CLK
clock_i => tx_done_s.CLK
clock_i => TX_out_o~reg0.CLK
clock_i => TX_active_o~reg0.CLK
clock_i => ticks_per_bit_tx[0].CLK
clock_i => ticks_per_bit_tx[1].CLK
clock_i => ticks_per_bit_tx[2].CLK
clock_i => ticks_per_bit_tx[3].CLK
clock_i => ticks_per_bit_tx[4].CLK
clock_i => ticks_per_bit_tx[5].CLK
clock_i => ticks_per_bit_tx[6].CLK
clock_i => ticks_per_bit_tx[7].CLK
clock_i => ticks_per_bit_tx[8].CLK
clock_i => ticks_per_bit_tx[9].CLK
clock_i => ticks_per_bit_tx[10].CLK
clock_i => ticks_per_bit_tx[11].CLK
clock_i => ticks_per_bit_tx[12].CLK
clock_i => ticks_per_bit_tx[13].CLK
clock_i => ticks_per_bit_tx[14].CLK
clock_i => ticks_per_bit_tx[15].CLK
clock_i => ticks_per_bit_tx[16].CLK
clock_i => rx_byte_s[0].CLK
clock_i => rx_byte_s[1].CLK
clock_i => rx_byte_s[2].CLK
clock_i => rx_byte_s[3].CLK
clock_i => rx_byte_s[4].CLK
clock_i => rx_byte_s[5].CLK
clock_i => rx_byte_s[6].CLK
clock_i => rx_byte_s[7].CLK
clock_i => rx_bit_index_s[0].CLK
clock_i => rx_bit_index_s[1].CLK
clock_i => rx_bit_index_s[2].CLK
clock_i => rx_clock_counter_s[0].CLK
clock_i => rx_clock_counter_s[1].CLK
clock_i => rx_clock_counter_s[2].CLK
clock_i => rx_clock_counter_s[3].CLK
clock_i => rx_clock_counter_s[4].CLK
clock_i => rx_clock_counter_s[5].CLK
clock_i => rx_clock_counter_s[6].CLK
clock_i => rx_clock_counter_s[7].CLK
clock_i => rx_clock_counter_s[8].CLK
clock_i => rx_clock_counter_s[9].CLK
clock_i => rx_clock_counter_s[10].CLK
clock_i => rx_clock_counter_s[11].CLK
clock_i => rx_clock_counter_s[12].CLK
clock_i => rx_clock_counter_s[13].CLK
clock_i => rx_clock_counter_s[14].CLK
clock_i => rx_clock_counter_s[15].CLK
clock_i => rx_clock_counter_s[16].CLK
clock_i => rx_byte_finished_s.CLK
clock_i => ticks_per_bit_rx[0].CLK
clock_i => ticks_per_bit_rx[1].CLK
clock_i => ticks_per_bit_rx[2].CLK
clock_i => ticks_per_bit_rx[3].CLK
clock_i => ticks_per_bit_rx[4].CLK
clock_i => ticks_per_bit_rx[5].CLK
clock_i => ticks_per_bit_rx[6].CLK
clock_i => ticks_per_bit_rx[7].CLK
clock_i => ticks_per_bit_rx[8].CLK
clock_i => ticks_per_bit_rx[9].CLK
clock_i => ticks_per_bit_rx[10].CLK
clock_i => ticks_per_bit_rx[11].CLK
clock_i => ticks_per_bit_rx[12].CLK
clock_i => ticks_per_bit_rx[13].CLK
clock_i => ticks_per_bit_rx[14].CLK
clock_i => ticks_per_bit_rx[15].CLK
clock_i => ticks_per_bit_rx[16].CLK
clock_i => tx_current_state_s~1.DATAIN
clock_i => rx_current_state_s~1.DATAIN
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => rx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_current_state_s.OUTPUTSELECT
reset_i => tx_clock_counter_s[0].ENA
reset_i => tx_bit_index_s[2].ENA
reset_i => tx_bit_index_s[1].ENA
reset_i => tx_bit_index_s[0].ENA
reset_i => tx_data_s[7].ENA
reset_i => tx_data_s[6].ENA
reset_i => tx_data_s[5].ENA
reset_i => tx_data_s[4].ENA
reset_i => tx_data_s[3].ENA
reset_i => tx_data_s[2].ENA
reset_i => tx_data_s[1].ENA
reset_i => tx_data_s[0].ENA
reset_i => rx_byte_s[0].ENA
reset_i => tx_clock_counter_s[1].ENA
reset_i => tx_clock_counter_s[2].ENA
reset_i => tx_clock_counter_s[3].ENA
reset_i => tx_clock_counter_s[4].ENA
reset_i => tx_clock_counter_s[5].ENA
reset_i => tx_clock_counter_s[6].ENA
reset_i => tx_clock_counter_s[7].ENA
reset_i => tx_clock_counter_s[8].ENA
reset_i => tx_clock_counter_s[9].ENA
reset_i => tx_clock_counter_s[10].ENA
reset_i => tx_clock_counter_s[11].ENA
reset_i => tx_clock_counter_s[12].ENA
reset_i => tx_clock_counter_s[13].ENA
reset_i => tx_clock_counter_s[14].ENA
reset_i => tx_clock_counter_s[15].ENA
reset_i => tx_clock_counter_s[16].ENA
reset_i => tx_done_s.ENA
reset_i => TX_out_o~reg0.ENA
reset_i => TX_active_o~reg0.ENA
reset_i => ticks_per_bit_tx[0].ENA
reset_i => ticks_per_bit_tx[1].ENA
reset_i => ticks_per_bit_tx[2].ENA
reset_i => ticks_per_bit_tx[3].ENA
reset_i => ticks_per_bit_tx[4].ENA
reset_i => ticks_per_bit_tx[5].ENA
reset_i => ticks_per_bit_tx[6].ENA
reset_i => ticks_per_bit_tx[7].ENA
reset_i => ticks_per_bit_tx[8].ENA
reset_i => ticks_per_bit_tx[9].ENA
reset_i => ticks_per_bit_tx[10].ENA
reset_i => ticks_per_bit_tx[11].ENA
reset_i => ticks_per_bit_tx[12].ENA
reset_i => ticks_per_bit_tx[13].ENA
reset_i => ticks_per_bit_tx[14].ENA
reset_i => ticks_per_bit_tx[15].ENA
reset_i => ticks_per_bit_tx[16].ENA
reset_i => rx_byte_s[1].ENA
reset_i => rx_byte_s[2].ENA
reset_i => rx_byte_s[3].ENA
reset_i => rx_byte_s[4].ENA
reset_i => rx_byte_s[5].ENA
reset_i => rx_byte_s[6].ENA
reset_i => rx_byte_s[7].ENA
reset_i => rx_bit_index_s[0].ENA
reset_i => rx_bit_index_s[1].ENA
reset_i => rx_bit_index_s[2].ENA
reset_i => rx_clock_counter_s[0].ENA
reset_i => rx_clock_counter_s[1].ENA
reset_i => rx_clock_counter_s[2].ENA
reset_i => rx_clock_counter_s[3].ENA
reset_i => rx_clock_counter_s[4].ENA
reset_i => rx_clock_counter_s[5].ENA
reset_i => rx_clock_counter_s[6].ENA
reset_i => rx_clock_counter_s[7].ENA
reset_i => rx_clock_counter_s[8].ENA
reset_i => rx_clock_counter_s[9].ENA
reset_i => rx_clock_counter_s[10].ENA
reset_i => rx_clock_counter_s[11].ENA
reset_i => rx_clock_counter_s[12].ENA
reset_i => rx_clock_counter_s[13].ENA
reset_i => rx_clock_counter_s[14].ENA
reset_i => rx_clock_counter_s[15].ENA
reset_i => rx_clock_counter_s[16].ENA
reset_i => rx_byte_finished_s.ENA
reset_i => ticks_per_bit_rx[0].ENA
reset_i => ticks_per_bit_rx[1].ENA
reset_i => ticks_per_bit_rx[2].ENA
reset_i => ticks_per_bit_rx[3].ENA
reset_i => ticks_per_bit_rx[4].ENA
reset_i => ticks_per_bit_rx[5].ENA
reset_i => ticks_per_bit_rx[6].ENA
reset_i => ticks_per_bit_rx[7].ENA
reset_i => ticks_per_bit_rx[8].ENA
reset_i => ticks_per_bit_rx[9].ENA
reset_i => ticks_per_bit_rx[10].ENA
reset_i => ticks_per_bit_rx[11].ENA
reset_i => ticks_per_bit_rx[12].ENA
reset_i => ticks_per_bit_rx[13].ENA
reset_i => ticks_per_bit_rx[14].ENA
reset_i => ticks_per_bit_rx[15].ENA
reset_i => ticks_per_bit_rx[16].ENA
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => Selector49.IN3
TX_start_i => Selector48.IN2
TX_byte_i[0] => tx_data_s.DATAB
TX_byte_i[1] => tx_data_s.DATAB
TX_byte_i[2] => tx_data_s.DATAB
TX_byte_i[3] => tx_data_s.DATAB
TX_byte_i[4] => tx_data_s.DATAB
TX_byte_i[5] => tx_data_s.DATAB
TX_byte_i[6] => tx_data_s.DATAB
TX_byte_i[7] => tx_data_s.DATAB
TX_active_o <= TX_active_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_out_o <= TX_out_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_byte_finished_o <= tx_done_s.DB_MAX_OUTPUT_PORT_TYPE
RX_in_i => debounce:db.button_i
RX_byte_finished_o <= rx_byte_finished_s.DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[0] <= rx_byte_s[0].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[1] <= rx_byte_s[1].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[2] <= rx_byte_s[2].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[3] <= rx_byte_s[3].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[4] <= rx_byte_s[4].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[5] <= rx_byte_s[5].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[6] <= rx_byte_s[6].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[7] <= rx_byte_s[7].DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|uart:uart1_mod|debounce:db
clk_i => button_db.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => button[0].CLK
clk_i => button[1].CLK
clk_en_i => process_1.IN1
button_i => button[0].DATAIN
button_o <= button_db.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|fifop:fifop_uart1_rx
clock_i => stored[0].CLK
clock_i => stored[1].CLK
clock_i => stored[2].CLK
clock_i => stored[3].CLK
clock_i => stored[4].CLK
clock_i => stored[5].CLK
clock_i => stored[6].CLK
clock_i => stored[7].CLK
clock_i => stored[8].CLK
clock_i => stored[9].CLK
clock_i => wr_addr[0].CLK
clock_i => wr_addr[1].CLK
clock_i => wr_addr[2].CLK
clock_i => wr_addr[3].CLK
clock_i => wr_addr[4].CLK
clock_i => wr_addr[5].CLK
clock_i => wr_addr[6].CLK
clock_i => wr_addr[7].CLK
clock_i => wr_addr[8].CLK
clock_i => wr_dly.CLK
clock_i => rd_addr[0].CLK
clock_i => rd_addr[1].CLK
clock_i => rd_addr[2].CLK
clock_i => rd_addr[3].CLK
clock_i => rd_addr[4].CLK
clock_i => rd_addr[5].CLK
clock_i => rd_addr[6].CLK
clock_i => rd_addr[7].CLK
clock_i => rd_addr[8].CLK
clock_i => rd_dly.CLK
reset_i => rd_dly.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => rd_addr.OUTPUTSELECT
reset_i => wr_dly.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => wr_addr.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
reset_i => stored.OUTPUTSELECT
empty_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full_o <= stored[9].DB_MAX_OUTPUT_PORT_TYPE
rd_i => rd_dly.DATAA
rd_i => rd_advance.IN1
raddr_o[0] <= rd_addr[0].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[1] <= rd_addr[1].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[2] <= rd_addr[2].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[3] <= rd_addr[3].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[4] <= rd_addr[4].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[5] <= rd_addr[5].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[6] <= rd_addr[6].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[7] <= rd_addr[7].DB_MAX_OUTPUT_PORT_TYPE
raddr_o[8] <= rd_addr[8].DB_MAX_OUTPUT_PORT_TYPE
wr_i => wr_dly.DATAA
wr_i => wr_advance.IN1
waddr_o[0] <= wr_addr[0].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[1] <= wr_addr[1].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[2] <= wr_addr[2].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[3] <= wr_addr[3].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[4] <= wr_addr[4].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[5] <= wr_addr[5].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[6] <= wr_addr[6].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[7] <= wr_addr[7].DB_MAX_OUTPUT_PORT_TYPE
waddr_o[8] <= wr_addr[8].DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|copper:copper_mod
clock_i => last_state_s[0].CLK
clock_i => last_state_s[1].CLK
clock_i => copper_data_o[0]~reg0.CLK
clock_i => copper_data_o[1]~reg0.CLK
clock_i => copper_data_o[2]~reg0.CLK
clock_i => copper_data_o[3]~reg0.CLK
clock_i => copper_data_o[4]~reg0.CLK
clock_i => copper_data_o[5]~reg0.CLK
clock_i => copper_data_o[6]~reg0.CLK
clock_i => copper_data_o[7]~reg0.CLK
clock_i => copper_data_o[8]~reg0.CLK
clock_i => copper_data_o[9]~reg0.CLK
clock_i => copper_data_o[10]~reg0.CLK
clock_i => copper_data_o[11]~reg0.CLK
clock_i => copper_data_o[12]~reg0.CLK
clock_i => copper_data_o[13]~reg0.CLK
clock_i => copper_data_o[14]~reg0.CLK
clock_i => copper_dout_s.CLK
clock_i => copper_list_addr_s[0].CLK
clock_i => copper_list_addr_s[1].CLK
clock_i => copper_list_addr_s[2].CLK
clock_i => copper_list_addr_s[3].CLK
clock_i => copper_list_addr_s[4].CLK
clock_i => copper_list_addr_s[5].CLK
clock_i => copper_list_addr_s[6].CLK
clock_i => copper_list_addr_s[7].CLK
clock_i => copper_list_addr_s[8].CLK
clock_i => copper_list_addr_s[9].CLK
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_list_addr_s.OUTPUTSELECT
reset_i => copper_dout_s.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => copper_data_o.OUTPUTSELECT
reset_i => last_state_s[1].ENA
reset_i => last_state_s[0].ENA
copper_en_i[0] => Equal0.IN1
copper_en_i[0] => Equal1.IN3
copper_en_i[0] => Equal2.IN3
copper_en_i[0] => Equal5.IN3
copper_en_i[0] => last_state_s.DATAB
copper_en_i[1] => Equal0.IN0
copper_en_i[1] => Equal1.IN2
copper_en_i[1] => Equal2.IN2
copper_en_i[1] => Equal5.IN2
copper_en_i[1] => last_state_s.DATAB
hcount_i[0] => Equal4.IN17
hcount_i[0] => LessThan0.IN18
hcount_i[1] => Equal4.IN16
hcount_i[1] => LessThan0.IN17
hcount_i[2] => Equal4.IN15
hcount_i[2] => LessThan0.IN16
hcount_i[3] => Equal4.IN14
hcount_i[3] => LessThan0.IN15
hcount_i[4] => Equal4.IN13
hcount_i[4] => LessThan0.IN14
hcount_i[5] => Equal4.IN12
hcount_i[5] => LessThan0.IN13
hcount_i[6] => Equal4.IN11
hcount_i[6] => LessThan0.IN12
hcount_i[7] => Equal4.IN10
hcount_i[7] => LessThan0.IN11
hcount_i[8] => Equal4.IN9
hcount_i[8] => LessThan0.IN10
vcount_i[0] => Equal3.IN17
vcount_i[0] => Equal6.IN8
vcount_i[1] => Equal3.IN16
vcount_i[1] => Equal6.IN7
vcount_i[2] => Equal3.IN15
vcount_i[2] => Equal6.IN6
vcount_i[3] => Equal3.IN14
vcount_i[3] => Equal6.IN5
vcount_i[4] => Equal3.IN13
vcount_i[4] => Equal6.IN4
vcount_i[5] => Equal3.IN12
vcount_i[5] => Equal6.IN3
vcount_i[6] => Equal3.IN11
vcount_i[6] => Equal6.IN2
vcount_i[7] => Equal3.IN10
vcount_i[7] => Equal6.IN1
vcount_i[8] => Equal3.IN9
vcount_i[8] => Equal6.IN0
copper_list_addr_o[0] <= copper_list_addr_s[0].DB_MAX_OUTPUT_PORT_TYPE
copper_list_addr_o[1] <= copper_list_addr_s[1].DB_MAX_OUTPUT_PORT_TYPE
copper_list_addr_o[2] <= copper_list_addr_s[2].DB_MAX_OUTPUT_PORT_TYPE
copper_list_addr_o[3] <= copper_list_addr_s[3].DB_MAX_OUTPUT_PORT_TYPE
copper_list_addr_o[4] <= copper_list_addr_s[4].DB_MAX_OUTPUT_PORT_TYPE
copper_list_addr_o[5] <= copper_list_addr_s[5].DB_MAX_OUTPUT_PORT_TYPE
copper_list_addr_o[6] <= copper_list_addr_s[6].DB_MAX_OUTPUT_PORT_TYPE
copper_list_addr_o[7] <= copper_list_addr_s[7].DB_MAX_OUTPUT_PORT_TYPE
copper_list_addr_o[8] <= copper_list_addr_s[8].DB_MAX_OUTPUT_PORT_TYPE
copper_list_addr_o[9] <= copper_list_addr_s[9].DB_MAX_OUTPUT_PORT_TYPE
copper_list_data_i[0] => Equal6.IN17
copper_list_data_i[0] => copper_data_o.DATAA
copper_list_data_i[1] => Equal6.IN16
copper_list_data_i[1] => copper_data_o.DATAA
copper_list_data_i[2] => Equal6.IN15
copper_list_data_i[2] => copper_data_o.DATAA
copper_list_data_i[3] => Equal6.IN14
copper_list_data_i[3] => copper_data_o.DATAA
copper_list_data_i[4] => Equal6.IN13
copper_list_data_i[4] => copper_data_o.DATAA
copper_list_data_i[5] => Equal6.IN12
copper_list_data_i[5] => copper_data_o.DATAA
copper_list_data_i[6] => Equal6.IN11
copper_list_data_i[6] => copper_data_o.DATAA
copper_list_data_i[7] => Equal6.IN10
copper_list_data_i[7] => copper_data_o.DATAA
copper_list_data_i[8] => Equal6.IN9
copper_list_data_i[8] => Equal7.IN13
copper_list_data_i[8] => copper_data_o.DATAA
copper_list_data_i[9] => Add0.IN12
copper_list_data_i[9] => Equal7.IN12
copper_list_data_i[9] => copper_data_o.DATAA
copper_list_data_i[10] => Add0.IN11
copper_list_data_i[10] => Equal7.IN11
copper_list_data_i[10] => copper_data_o.DATAA
copper_list_data_i[11] => Add0.IN10
copper_list_data_i[11] => Equal7.IN10
copper_list_data_i[11] => copper_data_o.DATAA
copper_list_data_i[12] => Add0.IN9
copper_list_data_i[12] => Equal7.IN9
copper_list_data_i[12] => copper_data_o.DATAA
copper_list_data_i[13] => Add0.IN8
copper_list_data_i[13] => Equal7.IN8
copper_list_data_i[13] => copper_data_o.DATAA
copper_list_data_i[14] => Add0.IN7
copper_list_data_i[14] => Equal7.IN7
copper_list_data_i[14] => copper_data_o.DATAA
copper_list_data_i[15] => copper_dout_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_list_addr_s.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_list_data_i[15] => copper_data_o.OUTPUTSELECT
copper_dout_o <= copper_dout_s.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[0] <= copper_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[1] <= copper_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[2] <= copper_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[3] <= copper_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[4] <= copper_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[5] <= copper_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[6] <= copper_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[7] <= copper_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[8] <= copper_data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[9] <= copper_data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[10] <= copper_data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[11] <= copper_data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[12] <= copper_data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[13] <= copper_data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
copper_data_o[14] <= copper_data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|dpram2:copper_inst_msb_ram
clk_a_i => ram_q~18.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~17.CLK
clk_a_i => data_a_o[0]~reg0.CLK
clk_a_i => data_a_o[1]~reg0.CLK
clk_a_i => data_a_o[2]~reg0.CLK
clk_a_i => data_a_o[3]~reg0.CLK
clk_a_i => data_a_o[4]~reg0.CLK
clk_a_i => data_a_o[5]~reg0.CLK
clk_a_i => data_a_o[6]~reg0.CLK
clk_a_i => data_a_o[7]~reg0.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~18.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~9.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[0] => ram_q.RADDR
addr_a_i[1] => ram_q~8.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[1] => ram_q.RADDR1
addr_a_i[2] => ram_q~7.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[2] => ram_q.RADDR2
addr_a_i[3] => ram_q~6.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[3] => ram_q.RADDR3
addr_a_i[4] => ram_q~5.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[4] => ram_q.RADDR4
addr_a_i[5] => ram_q~4.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[5] => ram_q.RADDR5
addr_a_i[6] => ram_q~3.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[6] => ram_q.RADDR6
addr_a_i[7] => ram_q~2.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[7] => ram_q.RADDR7
addr_a_i[8] => ram_q~1.DATAIN
addr_a_i[8] => ram_q.WADDR8
addr_a_i[8] => ram_q.RADDR8
addr_a_i[9] => ram_q~0.DATAIN
addr_a_i[9] => ram_q.WADDR9
addr_a_i[9] => ram_q.RADDR9
data_a_i[0] => ram_q~17.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~16.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~15.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~14.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~13.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~12.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~11.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~10.DATAIN
data_a_i[7] => ram_q.DATAIN7
data_a_o[0] <= data_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[1] <= data_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[2] <= data_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[3] <= data_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[4] <= data_a_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[5] <= data_a_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[6] <= data_a_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[7] <= data_a_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
clk_b_i => data_b_o[4]~reg0.CLK
clk_b_i => data_b_o[5]~reg0.CLK
clk_b_i => data_b_o[6]~reg0.CLK
clk_b_i => data_b_o[7]~reg0.CLK
addr_b_i[0] => ram_q.PORTBRADDR
addr_b_i[1] => ram_q.PORTBRADDR1
addr_b_i[2] => ram_q.PORTBRADDR2
addr_b_i[3] => ram_q.PORTBRADDR3
addr_b_i[4] => ram_q.PORTBRADDR4
addr_b_i[5] => ram_q.PORTBRADDR5
addr_b_i[6] => ram_q.PORTBRADDR6
addr_b_i[7] => ram_q.PORTBRADDR7
addr_b_i[8] => ram_q.PORTBRADDR8
addr_b_i[9] => ram_q.PORTBRADDR9
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[4] <= data_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[5] <= data_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[6] <= data_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[7] <= data_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|dpram2:copper_inst_lsb_ram
clk_a_i => ram_q~18.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~17.CLK
clk_a_i => data_a_o[0]~reg0.CLK
clk_a_i => data_a_o[1]~reg0.CLK
clk_a_i => data_a_o[2]~reg0.CLK
clk_a_i => data_a_o[3]~reg0.CLK
clk_a_i => data_a_o[4]~reg0.CLK
clk_a_i => data_a_o[5]~reg0.CLK
clk_a_i => data_a_o[6]~reg0.CLK
clk_a_i => data_a_o[7]~reg0.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~18.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~9.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[0] => ram_q.RADDR
addr_a_i[1] => ram_q~8.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[1] => ram_q.RADDR1
addr_a_i[2] => ram_q~7.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[2] => ram_q.RADDR2
addr_a_i[3] => ram_q~6.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[3] => ram_q.RADDR3
addr_a_i[4] => ram_q~5.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[4] => ram_q.RADDR4
addr_a_i[5] => ram_q~4.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[5] => ram_q.RADDR5
addr_a_i[6] => ram_q~3.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[6] => ram_q.RADDR6
addr_a_i[7] => ram_q~2.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[7] => ram_q.RADDR7
addr_a_i[8] => ram_q~1.DATAIN
addr_a_i[8] => ram_q.WADDR8
addr_a_i[8] => ram_q.RADDR8
addr_a_i[9] => ram_q~0.DATAIN
addr_a_i[9] => ram_q.WADDR9
addr_a_i[9] => ram_q.RADDR9
data_a_i[0] => ram_q~17.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~16.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~15.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~14.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~13.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~12.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~11.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~10.DATAIN
data_a_i[7] => ram_q.DATAIN7
data_a_o[0] <= data_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[1] <= data_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[2] <= data_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[3] <= data_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[4] <= data_a_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[5] <= data_a_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[6] <= data_a_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[7] <= data_a_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
clk_b_i => data_b_o[4]~reg0.CLK
clk_b_i => data_b_o[5]~reg0.CLK
clk_b_i => data_b_o[6]~reg0.CLK
clk_b_i => data_b_o[7]~reg0.CLK
addr_b_i[0] => ram_q.PORTBRADDR
addr_b_i[1] => ram_q.PORTBRADDR1
addr_b_i[2] => ram_q.PORTBRADDR2
addr_b_i[3] => ram_q.PORTBRADDR3
addr_b_i[4] => ram_q.PORTBRADDR4
addr_b_i[5] => ram_q.PORTBRADDR5
addr_b_i[6] => ram_q.PORTBRADDR6
addr_b_i[7] => ram_q.PORTBRADDR7
addr_b_i[8] => ram_q.PORTBRADDR8
addr_b_i[9] => ram_q.PORTBRADDR9
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[4] <= data_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[5] <= data_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[6] <= data_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[7] <= data_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|divmmc:divmmc_mod
reset_i => automap_reset.IN0
clock_i => automap_hold.CLK
enable_i => divmmc_rom_en_o.IN1
enable_i => divmmc_ram_en_o.IN1
enable_i => automap_reset.IN1
cpu_a_i[0] => Equal3.IN15
cpu_a_i[0] => Equal4.IN14
cpu_a_i[0] => Equal5.IN12
cpu_a_i[0] => Equal6.IN11
cpu_a_i[0] => Equal7.IN10
cpu_a_i[0] => Equal8.IN10
cpu_a_i[1] => Equal3.IN14
cpu_a_i[1] => Equal4.IN13
cpu_a_i[1] => Equal5.IN11
cpu_a_i[1] => Equal6.IN15
cpu_a_i[1] => Equal7.IN15
cpu_a_i[1] => Equal8.IN15
cpu_a_i[2] => Equal3.IN13
cpu_a_i[2] => Equal4.IN12
cpu_a_i[2] => Equal5.IN10
cpu_a_i[2] => Equal6.IN14
cpu_a_i[2] => Equal7.IN14
cpu_a_i[2] => Equal8.IN9
cpu_a_i[3] => Equal3.IN12
cpu_a_i[3] => Equal4.IN15
cpu_a_i[3] => Equal5.IN15
cpu_a_i[3] => Equal6.IN10
cpu_a_i[3] => Equal7.IN9
cpu_a_i[3] => Equal8.IN8
cpu_a_i[3] => Equal9.IN12
cpu_a_i[4] => Equal3.IN11
cpu_a_i[4] => Equal4.IN11
cpu_a_i[4] => Equal5.IN14
cpu_a_i[4] => Equal6.IN9
cpu_a_i[4] => Equal7.IN8
cpu_a_i[4] => Equal8.IN7
cpu_a_i[4] => Equal9.IN11
cpu_a_i[5] => Equal3.IN10
cpu_a_i[5] => Equal4.IN10
cpu_a_i[5] => Equal5.IN13
cpu_a_i[5] => Equal6.IN13
cpu_a_i[5] => Equal7.IN7
cpu_a_i[5] => Equal8.IN14
cpu_a_i[5] => Equal9.IN10
cpu_a_i[6] => Equal3.IN9
cpu_a_i[6] => Equal4.IN9
cpu_a_i[6] => Equal5.IN9
cpu_a_i[6] => Equal6.IN12
cpu_a_i[6] => Equal7.IN13
cpu_a_i[6] => Equal8.IN13
cpu_a_i[6] => Equal9.IN9
cpu_a_i[7] => Equal3.IN8
cpu_a_i[7] => Equal4.IN8
cpu_a_i[7] => Equal5.IN8
cpu_a_i[7] => Equal6.IN8
cpu_a_i[7] => Equal7.IN12
cpu_a_i[7] => Equal8.IN6
cpu_a_i[7] => Equal9.IN8
cpu_a_i[8] => Equal2.IN7
cpu_a_i[8] => Equal3.IN7
cpu_a_i[8] => Equal4.IN7
cpu_a_i[8] => Equal5.IN7
cpu_a_i[8] => Equal6.IN7
cpu_a_i[8] => Equal7.IN6
cpu_a_i[8] => Equal8.IN12
cpu_a_i[8] => Equal9.IN7
cpu_a_i[9] => Equal2.IN2
cpu_a_i[9] => Equal3.IN6
cpu_a_i[9] => Equal4.IN6
cpu_a_i[9] => Equal5.IN6
cpu_a_i[9] => Equal6.IN6
cpu_a_i[9] => Equal7.IN5
cpu_a_i[9] => Equal8.IN5
cpu_a_i[9] => Equal9.IN6
cpu_a_i[10] => Equal2.IN6
cpu_a_i[10] => Equal3.IN5
cpu_a_i[10] => Equal4.IN5
cpu_a_i[10] => Equal5.IN5
cpu_a_i[10] => Equal6.IN5
cpu_a_i[10] => Equal7.IN11
cpu_a_i[10] => Equal8.IN11
cpu_a_i[10] => Equal9.IN5
cpu_a_i[11] => Equal2.IN5
cpu_a_i[11] => Equal3.IN4
cpu_a_i[11] => Equal4.IN4
cpu_a_i[11] => Equal5.IN4
cpu_a_i[11] => Equal6.IN4
cpu_a_i[11] => Equal7.IN4
cpu_a_i[11] => Equal8.IN4
cpu_a_i[11] => Equal9.IN4
cpu_a_i[12] => Equal2.IN4
cpu_a_i[12] => Equal3.IN3
cpu_a_i[12] => Equal4.IN3
cpu_a_i[12] => Equal5.IN3
cpu_a_i[12] => Equal6.IN3
cpu_a_i[12] => Equal7.IN3
cpu_a_i[12] => Equal8.IN3
cpu_a_i[12] => Equal9.IN3
cpu_a_i[13] => Equal0.IN2
cpu_a_i[13] => Equal1.IN2
cpu_a_i[13] => Equal2.IN3
cpu_a_i[13] => Equal3.IN2
cpu_a_i[13] => Equal4.IN2
cpu_a_i[13] => Equal5.IN2
cpu_a_i[13] => Equal6.IN2
cpu_a_i[13] => Equal7.IN2
cpu_a_i[13] => Equal8.IN2
cpu_a_i[13] => Equal9.IN2
cpu_a_i[14] => Equal0.IN1
cpu_a_i[14] => Equal1.IN1
cpu_a_i[14] => Equal2.IN1
cpu_a_i[14] => Equal3.IN1
cpu_a_i[14] => Equal4.IN1
cpu_a_i[14] => Equal5.IN1
cpu_a_i[14] => Equal6.IN1
cpu_a_i[14] => Equal7.IN1
cpu_a_i[14] => Equal8.IN1
cpu_a_i[14] => Equal9.IN1
cpu_a_i[15] => Equal0.IN0
cpu_a_i[15] => Equal1.IN0
cpu_a_i[15] => Equal2.IN0
cpu_a_i[15] => Equal3.IN0
cpu_a_i[15] => Equal4.IN0
cpu_a_i[15] => Equal5.IN0
cpu_a_i[15] => Equal6.IN0
cpu_a_i[15] => Equal7.IN0
cpu_a_i[15] => Equal8.IN0
cpu_a_i[15] => Equal9.IN0
cpu_mreq_n_i => automap.CLK
cpu_mreq_n_i => process_0.IN0
cpu_m1_n_i => automap.IN1
cpu_m1_n_i => process_0.IN1
divmmc_button_i => automap_en_delayed.IN1
disable_automap_i => automap_reset.IN1
disable_nmi_o <= disable_nmi_o.DB_MAX_OUTPUT_PORT_TYPE
divmmc_reg_i[0] => ram_bank.DATAA
divmmc_reg_i[1] => ram_bank.DATAA
divmmc_reg_i[2] => ram_bank.DATAA
divmmc_reg_i[3] => ram_bank.DATAA
divmmc_reg_i[4] => ~NO_FANOUT~
divmmc_reg_i[5] => ~NO_FANOUT~
divmmc_reg_i[6] => ram_en.IN1
divmmc_reg_i[6] => rom_en.IN1
divmmc_reg_i[7] => rom_en.IN1
divmmc_reg_i[7] => ram_en.IN1
divmmc_reg_i[7] => ram_en.IN1
divmmc_rom_en_o <= divmmc_rom_en_o.DB_MAX_OUTPUT_PORT_TYPE
divmmc_ram_en_o <= divmmc_ram_en_o.DB_MAX_OUTPUT_PORT_TYPE
divmmc_rdonly_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
divmmc_ram_bank_o[0] <= ram_bank.DB_MAX_OUTPUT_PORT_TYPE
divmmc_ram_bank_o[1] <= ram_bank.DB_MAX_OUTPUT_PORT_TYPE
divmmc_ram_bank_o[2] <= ram_bank.DB_MAX_OUTPUT_PORT_TYPE
divmmc_ram_bank_o[3] <= ram_bank.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|layer2:layer2_mod
i_CLK_7 => layer2_hires_qq.CLK
i_CLK_7 => layer2_en_qq.CLK
i_CLK_7 => clip_y2_q[0].CLK
i_CLK_7 => clip_y2_q[1].CLK
i_CLK_7 => clip_y2_q[2].CLK
i_CLK_7 => clip_y2_q[3].CLK
i_CLK_7 => clip_y2_q[4].CLK
i_CLK_7 => clip_y2_q[5].CLK
i_CLK_7 => clip_y2_q[6].CLK
i_CLK_7 => clip_y2_q[7].CLK
i_CLK_7 => clip_y1_q[0].CLK
i_CLK_7 => clip_y1_q[1].CLK
i_CLK_7 => clip_y1_q[2].CLK
i_CLK_7 => clip_y1_q[3].CLK
i_CLK_7 => clip_y1_q[4].CLK
i_CLK_7 => clip_y1_q[5].CLK
i_CLK_7 => clip_y1_q[6].CLK
i_CLK_7 => clip_y1_q[7].CLK
i_CLK_7 => clip_x2_q[0].CLK
i_CLK_7 => clip_x2_q[1].CLK
i_CLK_7 => clip_x2_q[2].CLK
i_CLK_7 => clip_x2_q[3].CLK
i_CLK_7 => clip_x2_q[4].CLK
i_CLK_7 => clip_x2_q[5].CLK
i_CLK_7 => clip_x2_q[6].CLK
i_CLK_7 => clip_x2_q[7].CLK
i_CLK_7 => clip_x2_q[8].CLK
i_CLK_7 => clip_x1_q[0].CLK
i_CLK_7 => clip_x1_q[1].CLK
i_CLK_7 => clip_x1_q[2].CLK
i_CLK_7 => clip_x1_q[3].CLK
i_CLK_7 => clip_x1_q[4].CLK
i_CLK_7 => clip_x1_q[5].CLK
i_CLK_7 => clip_x1_q[6].CLK
i_CLK_7 => clip_x1_q[7].CLK
i_CLK_7 => clip_x1_q[8].CLK
i_CLK_7 => layer2_active_bank_q[0].CLK
i_CLK_7 => layer2_active_bank_q[1].CLK
i_CLK_7 => layer2_active_bank_q[2].CLK
i_CLK_7 => layer2_active_bank_q[3].CLK
i_CLK_7 => layer2_active_bank_q[4].CLK
i_CLK_7 => layer2_active_bank_q[5].CLK
i_CLK_7 => layer2_active_bank_q[6].CLK
i_CLK_7 => layer2_palette_offset_q[0].CLK
i_CLK_7 => layer2_palette_offset_q[1].CLK
i_CLK_7 => layer2_palette_offset_q[2].CLK
i_CLK_7 => layer2_palette_offset_q[3].CLK
i_CLK_7 => layer2_scroll_y_q[0].CLK
i_CLK_7 => layer2_scroll_y_q[1].CLK
i_CLK_7 => layer2_scroll_y_q[2].CLK
i_CLK_7 => layer2_scroll_y_q[3].CLK
i_CLK_7 => layer2_scroll_y_q[4].CLK
i_CLK_7 => layer2_scroll_y_q[5].CLK
i_CLK_7 => layer2_scroll_y_q[6].CLK
i_CLK_7 => layer2_scroll_y_q[7].CLK
i_CLK_7 => layer2_scroll_x_q[0].CLK
i_CLK_7 => layer2_scroll_x_q[1].CLK
i_CLK_7 => layer2_scroll_x_q[2].CLK
i_CLK_7 => layer2_scroll_x_q[3].CLK
i_CLK_7 => layer2_scroll_x_q[4].CLK
i_CLK_7 => layer2_scroll_x_q[5].CLK
i_CLK_7 => layer2_scroll_x_q[6].CLK
i_CLK_7 => layer2_scroll_x_q[7].CLK
i_CLK_7 => layer2_scroll_x_q[8].CLK
i_CLK_7 => layer2_resolution_q[0].CLK
i_CLK_7 => layer2_resolution_q[1].CLK
i_CLK_7 => layer2_en_q.CLK
i_CLK_28 => o_layer2_pixel[0]~reg0.CLK
i_CLK_28 => o_layer2_pixel[1]~reg0.CLK
i_CLK_28 => o_layer2_pixel[2]~reg0.CLK
i_CLK_28 => o_layer2_pixel[3]~reg0.CLK
i_CLK_28 => o_layer2_pixel[4]~reg0.CLK
i_CLK_28 => o_layer2_pixel[5]~reg0.CLK
i_CLK_28 => o_layer2_pixel[6]~reg0.CLK
i_CLK_28 => o_layer2_pixel[7]~reg0.CLK
i_CLK_28 => layer2_pixel_qq[0].CLK
i_CLK_28 => layer2_pixel_qq[1].CLK
i_CLK_28 => layer2_pixel_qq[2].CLK
i_CLK_28 => layer2_pixel_qq[3].CLK
i_CLK_28 => layer2_pixel_qq[4].CLK
i_CLK_28 => layer2_pixel_qq[5].CLK
i_CLK_28 => layer2_pixel_qq[6].CLK
i_CLK_28 => layer2_pixel_qq[7].CLK
i_CLK_28 => layer2_sram_addr[0].CLK
i_CLK_28 => layer2_sram_addr[1].CLK
i_CLK_28 => layer2_sram_addr[2].CLK
i_CLK_28 => layer2_sram_addr[3].CLK
i_CLK_28 => layer2_sram_addr[4].CLK
i_CLK_28 => layer2_sram_addr[5].CLK
i_CLK_28 => layer2_sram_addr[6].CLK
i_CLK_28 => layer2_sram_addr[7].CLK
i_CLK_28 => layer2_sram_addr[8].CLK
i_CLK_28 => layer2_sram_addr[9].CLK
i_CLK_28 => layer2_sram_addr[10].CLK
i_CLK_28 => layer2_sram_addr[11].CLK
i_CLK_28 => layer2_sram_addr[12].CLK
i_CLK_28 => layer2_sram_addr[13].CLK
i_CLK_28 => layer2_sram_addr[14].CLK
i_CLK_28 => layer2_sram_addr[15].CLK
i_CLK_28 => layer2_sram_addr[16].CLK
i_CLK_28 => layer2_sram_addr[17].CLK
i_CLK_28 => layer2_sram_addr[18].CLK
i_CLK_28 => layer2_sram_addr[19].CLK
i_CLK_28 => layer2_sram_addr[20].CLK
i_CLK_28 => layer2_req_t.CLK
i_sc[0] => Equal7.IN3
i_sc[0] => o_layer2_pixel[1]~reg0.ENA
i_sc[0] => o_layer2_pixel[0]~reg0.ENA
i_sc[0] => o_layer2_pixel[2]~reg0.ENA
i_sc[0] => o_layer2_pixel[3]~reg0.ENA
i_sc[0] => o_layer2_pixel[4]~reg0.ENA
i_sc[0] => o_layer2_pixel[5]~reg0.ENA
i_sc[0] => o_layer2_pixel[6]~reg0.ENA
i_sc[0] => o_layer2_pixel[7]~reg0.ENA
i_sc[1] => Equal7.IN2
i_sc[1] => layer2_pixel_pre.OUTPUTSELECT
i_sc[1] => layer2_pixel_pre.OUTPUTSELECT
i_sc[1] => layer2_pixel_pre.OUTPUTSELECT
i_sc[1] => layer2_pixel_pre.OUTPUTSELECT
i_phc[0] => hc[0].DATAB
i_phc[1] => hc[1].DATAB
i_phc[2] => hc[2].DATAB
i_phc[3] => hc[3].DATAB
i_phc[4] => hc[4].DATAB
i_phc[5] => hc[5].DATAB
i_phc[6] => hc[6].DATAB
i_phc[7] => hc[7].DATAB
i_phc[8] => hc[8].DATAB
i_pvc[0] => vc_eff[0].DATAB
i_pvc[1] => vc_eff[1].DATAB
i_pvc[2] => vc_eff[2].DATAB
i_pvc[3] => vc_eff[3].DATAB
i_pvc[4] => vc_eff[4].DATAB
i_pvc[5] => vc_eff[5].DATAB
i_pvc[6] => vc_eff[6].DATAB
i_pvc[7] => vc_eff[7].DATAB
i_pvc[8] => vc_eff[8].DATAB
i_whc[0] => hc[0].DATAA
i_whc[1] => hc[1].DATAA
i_whc[2] => hc[2].DATAA
i_whc[3] => hc[3].DATAA
i_whc[4] => hc[4].DATAA
i_whc[5] => hc[5].DATAA
i_whc[6] => hc[6].DATAA
i_whc[7] => hc[7].DATAA
i_whc[8] => hc[8].DATAA
i_wvc[0] => vc_eff[0].DATAA
i_wvc[1] => vc_eff[1].DATAA
i_wvc[2] => vc_eff[2].DATAA
i_wvc[3] => vc_eff[3].DATAA
i_wvc[4] => vc_eff[4].DATAA
i_wvc[5] => vc_eff[5].DATAA
i_wvc[6] => vc_eff[6].DATAA
i_wvc[7] => vc_eff[7].DATAA
i_wvc[8] => vc_eff[8].DATAA
i_layer2_en => layer2_en_q.DATAIN
i_resolution[0] => Equal0.IN3
i_resolution[0] => layer2_resolution_q[0].DATAIN
i_resolution[1] => Equal0.IN2
i_resolution[1] => layer2_resolution_q[1].DATAIN
i_palette_offset[0] => layer2_palette_offset_q[0].DATAIN
i_palette_offset[1] => layer2_palette_offset_q[1].DATAIN
i_palette_offset[2] => layer2_palette_offset_q[2].DATAIN
i_palette_offset[3] => layer2_palette_offset_q[3].DATAIN
i_scroll_x[0] => layer2_scroll_x_q[0].DATAIN
i_scroll_x[1] => layer2_scroll_x_q[1].DATAIN
i_scroll_x[2] => layer2_scroll_x_q[2].DATAIN
i_scroll_x[3] => layer2_scroll_x_q[3].DATAIN
i_scroll_x[4] => layer2_scroll_x_q[4].DATAIN
i_scroll_x[5] => layer2_scroll_x_q[5].DATAIN
i_scroll_x[6] => layer2_scroll_x_q[6].DATAIN
i_scroll_x[7] => layer2_scroll_x_q[7].DATAIN
i_scroll_x[8] => layer2_scroll_x_q[8].DATAIN
i_scroll_y[0] => layer2_scroll_y_q[0].DATAIN
i_scroll_y[1] => layer2_scroll_y_q[1].DATAIN
i_scroll_y[2] => layer2_scroll_y_q[2].DATAIN
i_scroll_y[3] => layer2_scroll_y_q[3].DATAIN
i_scroll_y[4] => layer2_scroll_y_q[4].DATAIN
i_scroll_y[5] => layer2_scroll_y_q[5].DATAIN
i_scroll_y[6] => layer2_scroll_y_q[6].DATAIN
i_scroll_y[7] => layer2_scroll_y_q[7].DATAIN
i_clip_x1[0] => clip_x1_q.DATAA
i_clip_x1[0] => clip_x1_q.DATAB
i_clip_x1[1] => clip_x1_q.DATAA
i_clip_x1[1] => clip_x1_q.DATAB
i_clip_x1[2] => clip_x1_q.DATAA
i_clip_x1[2] => clip_x1_q.DATAB
i_clip_x1[3] => clip_x1_q.DATAA
i_clip_x1[3] => clip_x1_q.DATAB
i_clip_x1[4] => clip_x1_q.DATAA
i_clip_x1[4] => clip_x1_q.DATAB
i_clip_x1[5] => clip_x1_q.DATAA
i_clip_x1[5] => clip_x1_q.DATAB
i_clip_x1[6] => clip_x1_q.DATAA
i_clip_x1[6] => clip_x1_q.DATAB
i_clip_x1[7] => clip_x1_q.DATAA
i_clip_x1[7] => clip_x1_q.DATAB
i_clip_x2[0] => clip_x2_q.DATAA
i_clip_x2[0] => clip_x2_q.DATAB
i_clip_x2[1] => clip_x2_q.DATAA
i_clip_x2[1] => clip_x2_q.DATAB
i_clip_x2[2] => clip_x2_q.DATAA
i_clip_x2[2] => clip_x2_q.DATAB
i_clip_x2[3] => clip_x2_q.DATAA
i_clip_x2[3] => clip_x2_q.DATAB
i_clip_x2[4] => clip_x2_q.DATAA
i_clip_x2[4] => clip_x2_q.DATAB
i_clip_x2[5] => clip_x2_q.DATAA
i_clip_x2[5] => clip_x2_q.DATAB
i_clip_x2[6] => clip_x2_q.DATAA
i_clip_x2[6] => clip_x2_q.DATAB
i_clip_x2[7] => clip_x2_q.DATAA
i_clip_x2[7] => clip_x2_q.DATAB
i_clip_y1[0] => clip_y1_q[0].DATAIN
i_clip_y1[1] => clip_y1_q[1].DATAIN
i_clip_y1[2] => clip_y1_q[2].DATAIN
i_clip_y1[3] => clip_y1_q[3].DATAIN
i_clip_y1[4] => clip_y1_q[4].DATAIN
i_clip_y1[5] => clip_y1_q[5].DATAIN
i_clip_y1[6] => clip_y1_q[6].DATAIN
i_clip_y1[7] => clip_y1_q[7].DATAIN
i_clip_y2[0] => clip_y2_q[0].DATAIN
i_clip_y2[1] => clip_y2_q[1].DATAIN
i_clip_y2[2] => clip_y2_q[2].DATAIN
i_clip_y2[3] => clip_y2_q[3].DATAIN
i_clip_y2[4] => clip_y2_q[4].DATAIN
i_clip_y2[5] => clip_y2_q[5].DATAIN
i_clip_y2[6] => clip_y2_q[6].DATAIN
i_clip_y2[7] => clip_y2_q[7].DATAIN
i_layer2_active_bank[0] => layer2_active_bank_q[0].DATAIN
i_layer2_active_bank[1] => layer2_active_bank_q[1].DATAIN
i_layer2_active_bank[2] => layer2_active_bank_q[2].DATAIN
i_layer2_active_bank[3] => layer2_active_bank_q[3].DATAIN
i_layer2_active_bank[4] => layer2_active_bank_q[4].DATAIN
i_layer2_active_bank[5] => layer2_active_bank_q[5].DATAIN
i_layer2_active_bank[6] => layer2_active_bank_q[6].DATAIN
o_layer2_sram_addr[0] <= layer2_sram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[1] <= layer2_sram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[2] <= layer2_sram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[3] <= layer2_sram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[4] <= layer2_sram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[5] <= layer2_sram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[6] <= layer2_sram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[7] <= layer2_sram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[8] <= layer2_sram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[9] <= layer2_sram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[10] <= layer2_sram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[11] <= layer2_sram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[12] <= layer2_sram_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[13] <= layer2_sram_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[14] <= layer2_sram_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[15] <= layer2_sram_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[16] <= layer2_sram_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[17] <= layer2_sram_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[18] <= layer2_sram_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[19] <= layer2_sram_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_sram_addr[20] <= layer2_sram_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_layer2_req_t <= layer2_req_t.DB_MAX_OUTPUT_PORT_TYPE
i_layer2_sram_di[0] => layer2_pixel_qq[0].DATAIN
i_layer2_sram_di[1] => layer2_pixel_qq[1].DATAIN
i_layer2_sram_di[2] => layer2_pixel_qq[2].DATAIN
i_layer2_sram_di[3] => layer2_pixel_qq[3].DATAIN
i_layer2_sram_di[4] => layer2_pixel_qq[4].DATAIN
i_layer2_sram_di[5] => layer2_pixel_qq[5].DATAIN
i_layer2_sram_di[6] => layer2_pixel_qq[6].DATAIN
i_layer2_sram_di[7] => layer2_pixel_qq[7].DATAIN
o_layer2_en <= layer2_en_qq.DB_MAX_OUTPUT_PORT_TYPE
o_layer2_pixel[0] <= o_layer2_pixel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_layer2_pixel[1] <= o_layer2_pixel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_layer2_pixel[2] <= o_layer2_pixel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_layer2_pixel[3] <= o_layer2_pixel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_layer2_pixel[4] <= o_layer2_pixel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_layer2_pixel[5] <= o_layer2_pixel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_layer2_pixel[6] <= o_layer2_pixel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_layer2_pixel[7] <= o_layer2_pixel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|lores:lores_mod
mode_i => lores_pixel_o.OUTPUTSELECT
mode_i => lores_pixel_o.OUTPUTSELECT
mode_i => lores_pixel_o.OUTPUTSELECT
mode_i => lores_pixel_o.OUTPUTSELECT
mode_i => lores_pixel_o.OUTPUTSELECT
mode_i => lores_pixel_o.OUTPUTSELECT
mode_i => lores_pixel_o.OUTPUTSELECT
mode_i => lores_pixel_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
mode_i => lores_addr_o.OUTPUTSELECT
dfile_i => lores_addr_o.DATAA
ulap_en_i => pixel_rad_nib_H[3].OUTPUTSELECT
ulap_en_i => pixel_rad_nib_H[2].OUTPUTSELECT
lores_palette_offset_i[0] => lores_pixel_o.DATAB
lores_palette_offset_i[0] => Add4.IN8
lores_palette_offset_i[1] => lores_pixel_o.DATAB
lores_palette_offset_i[1] => Add4.IN7
lores_palette_offset_i[2] => Add4.IN2
lores_palette_offset_i[2] => pixel_rad_nib_H[2].DATAB
lores_palette_offset_i[3] => Add4.IN1
lores_palette_offset_i[3] => pixel_rad_nib_H[3].DATAB
hc_i[0] => Add0.IN8
hc_i[0] => LessThan2.IN10
hc_i[0] => LessThan3.IN10
hc_i[1] => Add0.IN7
hc_i[1] => LessThan2.IN9
hc_i[1] => LessThan3.IN9
hc_i[2] => Add0.IN6
hc_i[2] => LessThan2.IN8
hc_i[2] => LessThan3.IN8
hc_i[3] => Add0.IN5
hc_i[3] => LessThan2.IN7
hc_i[3] => LessThan3.IN7
hc_i[4] => Add0.IN4
hc_i[4] => LessThan2.IN6
hc_i[4] => LessThan3.IN6
hc_i[5] => Add0.IN3
hc_i[5] => LessThan2.IN5
hc_i[5] => LessThan3.IN5
hc_i[6] => Add0.IN2
hc_i[6] => LessThan2.IN4
hc_i[6] => LessThan3.IN4
hc_i[7] => Add0.IN1
hc_i[7] => LessThan2.IN3
hc_i[7] => LessThan3.IN3
hc_i[8] => LessThan2.IN2
hc_i[8] => LessThan3.IN2
vc_i[0] => Add1.IN10
vc_i[0] => LessThan4.IN10
vc_i[0] => LessThan5.IN10
vc_i[1] => Add1.IN9
vc_i[1] => LessThan4.IN9
vc_i[1] => LessThan5.IN9
vc_i[2] => Add1.IN8
vc_i[2] => LessThan4.IN8
vc_i[2] => LessThan5.IN8
vc_i[3] => Add1.IN7
vc_i[3] => LessThan4.IN7
vc_i[3] => LessThan5.IN7
vc_i[4] => Add1.IN6
vc_i[4] => LessThan4.IN6
vc_i[4] => LessThan5.IN6
vc_i[5] => Add1.IN5
vc_i[5] => LessThan4.IN5
vc_i[5] => LessThan5.IN5
vc_i[6] => Add1.IN4
vc_i[6] => LessThan4.IN4
vc_i[6] => LessThan5.IN4
vc_i[7] => Add1.IN3
vc_i[7] => LessThan4.IN3
vc_i[7] => LessThan5.IN3
vc_i[8] => Add1.IN2
vc_i[8] => LessThan4.IN2
vc_i[8] => LessThan5.IN2
clip_x1_i[0] => LessThan2.IN18
clip_x1_i[1] => LessThan2.IN17
clip_x1_i[2] => LessThan2.IN16
clip_x1_i[3] => LessThan2.IN15
clip_x1_i[4] => LessThan2.IN14
clip_x1_i[5] => LessThan2.IN13
clip_x1_i[6] => LessThan2.IN12
clip_x1_i[7] => LessThan2.IN11
clip_x2_i[0] => LessThan3.IN18
clip_x2_i[1] => LessThan3.IN17
clip_x2_i[2] => LessThan3.IN16
clip_x2_i[3] => LessThan3.IN15
clip_x2_i[4] => LessThan3.IN14
clip_x2_i[5] => LessThan3.IN13
clip_x2_i[6] => LessThan3.IN12
clip_x2_i[7] => LessThan3.IN11
clip_y1_i[0] => LessThan4.IN18
clip_y1_i[1] => LessThan4.IN17
clip_y1_i[2] => LessThan4.IN16
clip_y1_i[3] => LessThan4.IN15
clip_y1_i[4] => LessThan4.IN14
clip_y1_i[5] => LessThan4.IN13
clip_y1_i[6] => LessThan4.IN12
clip_y1_i[7] => LessThan4.IN11
clip_y2_i[0] => LessThan5.IN18
clip_y2_i[1] => LessThan5.IN17
clip_y2_i[2] => LessThan5.IN16
clip_y2_i[3] => LessThan5.IN15
clip_y2_i[4] => LessThan5.IN14
clip_y2_i[5] => LessThan5.IN13
clip_y2_i[6] => LessThan5.IN12
clip_y2_i[7] => LessThan5.IN11
scroll_x_i[0] => Add0.IN16
scroll_x_i[1] => Add0.IN15
scroll_x_i[2] => Add0.IN14
scroll_x_i[3] => Add0.IN13
scroll_x_i[4] => Add0.IN12
scroll_x_i[5] => Add0.IN11
scroll_x_i[6] => Add0.IN10
scroll_x_i[7] => Add0.IN9
scroll_y_i[0] => Add1.IN18
scroll_y_i[1] => Add1.IN17
scroll_y_i[2] => Add1.IN16
scroll_y_i[3] => Add1.IN15
scroll_y_i[4] => Add1.IN14
scroll_y_i[5] => Add1.IN13
scroll_y_i[6] => Add1.IN12
scroll_y_i[7] => Add1.IN11
lores_addr_o[0] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[1] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[2] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[3] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[4] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[5] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[6] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[7] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[8] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[9] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[10] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[11] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[12] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_addr_o[13] <= lores_addr_o.DB_MAX_OUTPUT_PORT_TYPE
lores_data_i[0] => pixel_rad_nib_L[0].DATAA
lores_data_i[0] => lores_pixel_o.DATAA
lores_data_i[1] => pixel_rad_nib_L[1].DATAA
lores_data_i[1] => lores_pixel_o.DATAA
lores_data_i[2] => pixel_rad_nib_L[2].DATAA
lores_data_i[2] => lores_pixel_o.DATAA
lores_data_i[3] => pixel_rad_nib_L[3].DATAA
lores_data_i[3] => lores_pixel_o.DATAA
lores_data_i[4] => Add4.IN6
lores_data_i[4] => pixel_rad_nib_L[0].DATAB
lores_data_i[5] => Add4.IN5
lores_data_i[5] => pixel_rad_nib_L[1].DATAB
lores_data_i[6] => Add4.IN4
lores_data_i[6] => pixel_rad_nib_L[2].DATAB
lores_data_i[7] => Add4.IN3
lores_data_i[7] => pixel_rad_nib_L[3].DATAB
lores_pixel_o[0] <= lores_pixel_o.DB_MAX_OUTPUT_PORT_TYPE
lores_pixel_o[1] <= lores_pixel_o.DB_MAX_OUTPUT_PORT_TYPE
lores_pixel_o[2] <= lores_pixel_o.DB_MAX_OUTPUT_PORT_TYPE
lores_pixel_o[3] <= lores_pixel_o.DB_MAX_OUTPUT_PORT_TYPE
lores_pixel_o[4] <= lores_pixel_o.DB_MAX_OUTPUT_PORT_TYPE
lores_pixel_o[5] <= lores_pixel_o.DB_MAX_OUTPUT_PORT_TYPE
lores_pixel_o[6] <= lores_pixel_o.DB_MAX_OUTPUT_PORT_TYPE
lores_pixel_o[7] <= lores_pixel_o.DB_MAX_OUTPUT_PORT_TYPE
lores_pixel_en_o <= lores_pixel_en_o.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|multiface:multiface_mod
reset_i => reset.IN0
clock_i => mf_enable.CLK
clock_i => invisible.CLK
clock_i => nmi_active.CLK
clock_i => port_io_dly.CLK
cpu_a_i[0] => Equal0.IN11
cpu_a_i[1] => Equal0.IN15
cpu_a_i[2] => Equal0.IN14
cpu_a_i[3] => Equal0.IN10
cpu_a_i[4] => Equal0.IN9
cpu_a_i[5] => Equal0.IN13
cpu_a_i[6] => Equal0.IN12
cpu_a_i[7] => Equal0.IN8
cpu_a_i[8] => Equal0.IN7
cpu_a_i[8] => Equal2.IN7
cpu_a_i[8] => Equal3.IN7
cpu_a_i[8] => Equal4.IN0
cpu_a_i[9] => Equal0.IN6
cpu_a_i[9] => Equal2.IN6
cpu_a_i[9] => Equal3.IN6
cpu_a_i[9] => Equal4.IN7
cpu_a_i[10] => Equal0.IN5
cpu_a_i[10] => Equal2.IN5
cpu_a_i[10] => Equal3.IN5
cpu_a_i[10] => Equal4.IN6
cpu_a_i[11] => Equal0.IN4
cpu_a_i[11] => Equal2.IN4
cpu_a_i[11] => Equal3.IN4
cpu_a_i[11] => Equal4.IN5
cpu_a_i[12] => Equal0.IN3
cpu_a_i[12] => Equal2.IN3
cpu_a_i[12] => Equal3.IN3
cpu_a_i[12] => Equal4.IN4
cpu_a_i[13] => Equal0.IN2
cpu_a_i[13] => Equal2.IN2
cpu_a_i[13] => Equal3.IN2
cpu_a_i[13] => Equal4.IN3
cpu_a_i[14] => Equal0.IN1
cpu_a_i[14] => Equal1.IN1
cpu_a_i[14] => Equal2.IN1
cpu_a_i[14] => Equal3.IN1
cpu_a_i[14] => Equal4.IN2
cpu_a_i[15] => Equal0.IN0
cpu_a_i[15] => Equal1.IN0
cpu_a_i[15] => Equal2.IN0
cpu_a_i[15] => Equal3.IN0
cpu_a_i[15] => Equal4.IN1
cpu_mreq_n_i => process_3.IN1
cpu_m1_n_i => fetch_66.IN1
port_1ffd_i[0] => mf_port_dat_o.DATAB
port_1ffd_i[1] => mf_port_dat_o.DATAB
port_1ffd_i[2] => mf_port_dat_o.DATAB
port_1ffd_i[3] => mf_port_dat_o.DATAB
port_1ffd_i[4] => mf_port_dat_o.DATAB
port_1ffd_i[5] => mf_port_dat_o.DATAB
port_1ffd_i[6] => mf_port_dat_o.DATAB
port_1ffd_i[7] => mf_port_dat_o.DATAB
port_7ffd_i[0] => mf_port_dat_o.DATAB
port_7ffd_i[1] => mf_port_dat_o.DATAB
port_7ffd_i[2] => mf_port_dat_o.DATAB
port_7ffd_i[3] => mf_port_dat_o.DATAB
port_7ffd_i[3] => mf_port_dat_o.DATAB
port_7ffd_i[4] => mf_port_dat_o.DATAB
port_7ffd_i[5] => mf_port_dat_o.DATAB
port_7ffd_i[6] => mf_port_dat_o.DATAB
port_7ffd_i[7] => mf_port_dat_o.DATAB
port_fe_border_i[0] => mf_port_dat_o.DATAA
port_fe_border_i[1] => mf_port_dat_o.DATAA
port_fe_border_i[2] => mf_port_dat_o.DATAA
enable_i => reset.IN1
button_i => button_pulse.IN1
mode_48_i => invisible_eff.IN1
mode_128_i => mf_port_en_o.IN1
mode_128_i => mf_port_dat_o.OUTPUTSELECT
mode_128_i => mf_port_dat_o.OUTPUTSELECT
mode_128_i => mf_port_dat_o.OUTPUTSELECT
mode_128_i => mf_port_dat_o.OUTPUTSELECT
mode_128_i => mf_port_dat_o.OUTPUTSELECT
mode_128_i => mf_port_dat_o.OUTPUTSELECT
mode_128_i => mf_port_dat_o.OUTPUTSELECT
mode_128_i => mf_port_dat_o.OUTPUTSELECT
mode_p3_i => process_1.IN0
mode_p3_i => process_2.IN0
mode_p3_i => mf_port_en_o.IN1
mode_p3_i => process_2.IN0
port_mf_enable_rd_i => port_io_dly.IN0
port_mf_enable_rd_i => mf_enable.OUTPUTSELECT
port_mf_enable_rd_i => mf_port_en_o.IN1
port_mf_enable_wr_i => port_io_dly.IN1
port_mf_enable_wr_i => process_1.IN0
port_mf_enable_wr_i => process_2.IN1
port_mf_disable_rd_i => port_io_dly.IN1
port_mf_disable_rd_i => process_1.IN1
port_mf_disable_rd_i => mf_enable.OUTPUTSELECT
port_mf_disable_wr_i => port_io_dly.IN1
port_mf_disable_wr_i => process_1.IN1
port_mf_disable_wr_i => process_2.IN1
nmi_active_o <= nmi_active.DB_MAX_OUTPUT_PORT_TYPE
mf_mem_en_o <= mf_mem_en_o.DB_MAX_OUTPUT_PORT_TYPE
mf_port_en_o <= mf_port_en_o.DB_MAX_OUTPUT_PORT_TYPE
mf_port_dat_o[0] <= mf_port_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mf_port_dat_o[1] <= mf_port_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mf_port_dat_o[2] <= mf_port_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mf_port_dat_o[3] <= mf_port_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mf_port_dat_o[4] <= mf_port_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mf_port_dat_o[5] <= mf_port_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mf_port_dat_o[6] <= mf_port_dat_o.DB_MAX_OUTPUT_PORT_TYPE
mf_port_dat_o[7] <= mf_port_dat_o.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|sprites:sprite_mod
clock_master_i => dpram:pattern.clk_b_i
clock_master_i => sprites_overtime.CLK
clock_master_i => pattern_index[0].CLK
clock_master_i => pattern_index[1].CLK
clock_master_i => pattern_index[2].CLK
clock_master_i => pattern_index[3].CLK
clock_master_i => pattern_index[4].CLK
clock_master_i => pattern_index[5].CLK
clock_master_i => pattern_index[6].CLK
clock_master_i => pattern_index[7].CLK
clock_master_i => pattern_index[8].CLK
clock_master_i => pattern_index[9].CLK
clock_master_i => pattern_index[10].CLK
clock_master_i => pattern_index[11].CLK
clock_master_i => pattern_index[12].CLK
clock_master_i => pattern_index[13].CLK
clock_master_i => port5b_w_en_d.CLK
clock_master_i => cpu_request.CLK
clock_master_i => cpu_data_q[0].CLK
clock_master_i => cpu_data_q[1].CLK
clock_master_i => cpu_data_q[2].CLK
clock_master_i => cpu_data_q[3].CLK
clock_master_i => cpu_data_q[4].CLK
clock_master_i => cpu_data_q[5].CLK
clock_master_i => cpu_data_q[6].CLK
clock_master_i => cpu_data_q[7].CLK
clock_master_i => cpu_index_q[0].CLK
clock_master_i => cpu_index_q[1].CLK
clock_master_i => cpu_index_q[2].CLK
clock_master_i => cpu_sprite_q[0].CLK
clock_master_i => cpu_sprite_q[1].CLK
clock_master_i => cpu_sprite_q[2].CLK
clock_master_i => cpu_sprite_q[3].CLK
clock_master_i => cpu_sprite_q[4].CLK
clock_master_i => cpu_sprite_q[5].CLK
clock_master_i => cpu_sprite_q[6].CLK
clock_master_i => attr_index[0].CLK
clock_master_i => attr_index[1].CLK
clock_master_i => attr_index[2].CLK
clock_master_i => attr_index[3].CLK
clock_master_i => attr_index[4].CLK
clock_master_i => attr_index[5].CLK
clock_master_i => attr_index[6].CLK
clock_master_i => attr_index[7].CLK
clock_master_i => attr_index[8].CLK
clock_master_i => attr_index[9].CLK
clock_master_i => attr_num_change.CLK
clock_master_i => io_port_access_d.CLK
clock_master_i => mirror_sprite_q[0].CLK
clock_master_i => mirror_sprite_q[1].CLK
clock_master_i => mirror_sprite_q[2].CLK
clock_master_i => mirror_sprite_q[3].CLK
clock_master_i => mirror_sprite_q[4].CLK
clock_master_i => mirror_sprite_q[5].CLK
clock_master_i => mirror_sprite_q[6].CLK
clock_master_i => mirror_sprite_q[7].CLK
clock_master_i => mirror_num_change.CLK
clock_master_i => spr_cur_vcount[0].CLK
clock_master_i => spr_cur_vcount[1].CLK
clock_master_i => spr_cur_vcount[2].CLK
clock_master_i => spr_cur_vcount[3].CLK
clock_master_i => spr_cur_vcount[4].CLK
clock_master_i => spr_cur_vcount[5].CLK
clock_master_i => spr_cur_vcount[6].CLK
clock_master_i => spr_cur_vcount[7].CLK
clock_master_i => spr_cur_vcount[8].CLK
clock_master_i => line_buf_sel.CLK
clock_master_i => line_reset_re[0].CLK
clock_master_i => line_reset_re[1].CLK
clock_master_i => state_s~1.DATAIN
clock_master_180o_i => sdpram:attr0.clk_a_i
clock_master_180o_i => status_reg_read[0].CLK
clock_master_180o_i => status_reg_read[1].CLK
clock_master_180o_i => status_reg_read[2].CLK
clock_master_180o_i => status_reg_read[3].CLK
clock_master_180o_i => status_reg_read[4].CLK
clock_master_180o_i => status_reg_read[5].CLK
clock_master_180o_i => status_reg_read[6].CLK
clock_master_180o_i => status_reg_read[7].CLK
clock_master_180o_i => status_reg_s[0].CLK
clock_master_180o_i => status_reg_s[1].CLK
clock_master_180o_i => status_reg_s[2].CLK
clock_master_180o_i => status_reg_s[3].CLK
clock_master_180o_i => status_reg_s[4].CLK
clock_master_180o_i => status_reg_s[5].CLK
clock_master_180o_i => status_reg_s[6].CLK
clock_master_180o_i => status_reg_s[7].CLK
clock_master_180o_i => spr_width_count_delta[0].CLK
clock_master_180o_i => spr_width_count_delta[1].CLK
clock_master_180o_i => spr_width_count_delta[2].CLK
clock_master_180o_i => spr_width_count_delta[3].CLK
clock_master_180o_i => anchor_yscale[0].CLK
clock_master_180o_i => anchor_yscale[1].CLK
clock_master_180o_i => anchor_xscale[0].CLK
clock_master_180o_i => anchor_xscale[1].CLK
clock_master_180o_i => anchor_ymirror.CLK
clock_master_180o_i => anchor_xmirror.CLK
clock_master_180o_i => anchor_rotate.CLK
clock_master_180o_i => anchor_paloff[0].CLK
clock_master_180o_i => anchor_paloff[1].CLK
clock_master_180o_i => anchor_paloff[2].CLK
clock_master_180o_i => anchor_paloff[3].CLK
clock_master_180o_i => anchor_pattern[0].CLK
clock_master_180o_i => anchor_pattern[1].CLK
clock_master_180o_i => anchor_pattern[2].CLK
clock_master_180o_i => anchor_pattern[3].CLK
clock_master_180o_i => anchor_pattern[4].CLK
clock_master_180o_i => anchor_pattern[5].CLK
clock_master_180o_i => anchor_pattern[6].CLK
clock_master_180o_i => anchor_y[0].CLK
clock_master_180o_i => anchor_y[1].CLK
clock_master_180o_i => anchor_y[2].CLK
clock_master_180o_i => anchor_y[3].CLK
clock_master_180o_i => anchor_y[4].CLK
clock_master_180o_i => anchor_y[5].CLK
clock_master_180o_i => anchor_y[6].CLK
clock_master_180o_i => anchor_y[7].CLK
clock_master_180o_i => anchor_y[8].CLK
clock_master_180o_i => anchor_x[0].CLK
clock_master_180o_i => anchor_x[1].CLK
clock_master_180o_i => anchor_x[2].CLK
clock_master_180o_i => anchor_x[3].CLK
clock_master_180o_i => anchor_x[4].CLK
clock_master_180o_i => anchor_x[5].CLK
clock_master_180o_i => anchor_x[6].CLK
clock_master_180o_i => anchor_x[7].CLK
clock_master_180o_i => anchor_x[8].CLK
clock_master_180o_i => anchor_vis.CLK
clock_master_180o_i => anchor_h.CLK
clock_master_180o_i => anchor_rel_type.CLK
clock_master_180o_i => spr_cur_4bit[0].CLK
clock_master_180o_i => spr_cur_4bit[1].CLK
clock_master_180o_i => spr_cur_x_wrap[0].CLK
clock_master_180o_i => spr_cur_x_wrap[1].CLK
clock_master_180o_i => spr_cur_x_wrap[2].CLK
clock_master_180o_i => spr_cur_x_wrap[3].CLK
clock_master_180o_i => spr_cur_x_wrap[4].CLK
clock_master_180o_i => spr_cur_yoff[0].CLK
clock_master_180o_i => spr_cur_yoff[1].CLK
clock_master_180o_i => spr_cur_yoff[2].CLK
clock_master_180o_i => spr_cur_yoff[3].CLK
clock_master_180o_i => spr_cur_yoff[4].CLK
clock_master_180o_i => spr_cur_visible.CLK
clock_master_180o_i => spr_cur_paloff[0].CLK
clock_master_180o_i => spr_cur_paloff[1].CLK
clock_master_180o_i => spr_cur_paloff[2].CLK
clock_master_180o_i => spr_cur_paloff[3].CLK
clock_master_180o_i => spr_width_count[0].CLK
clock_master_180o_i => spr_width_count[1].CLK
clock_master_180o_i => spr_width_count[2].CLK
clock_master_180o_i => spr_width_count[3].CLK
clock_master_180o_i => spr_width_count[4].CLK
clock_master_180o_i => spr_width_count[5].CLK
clock_master_180o_i => spr_width_count[6].CLK
clock_master_180o_i => spr_width_count[7].CLK
clock_master_180o_i => spr_cur_pattern_delta[0].CLK
clock_master_180o_i => spr_cur_pattern_delta[1].CLK
clock_master_180o_i => spr_cur_pattern_delta[2].CLK
clock_master_180o_i => spr_cur_pattern_delta[3].CLK
clock_master_180o_i => spr_cur_pattern_delta[4].CLK
clock_master_180o_i => spr_cur_pattern_delta[5].CLK
clock_master_180o_i => spr_cur_pattern_delta[6].CLK
clock_master_180o_i => spr_cur_pattern_delta[7].CLK
clock_master_180o_i => spr_cur_pattern_delta[8].CLK
clock_master_180o_i => spr_cur_pattern_delta[9].CLK
clock_master_180o_i => spr_cur_pattern_delta[10].CLK
clock_master_180o_i => spr_cur_pattern_delta[11].CLK
clock_master_180o_i => spr_cur_pattern_delta[12].CLK
clock_master_180o_i => spr_cur_pattern_delta[13].CLK
clock_master_180o_i => spr_cur_pattern_addr[0].CLK
clock_master_180o_i => spr_cur_pattern_addr[1].CLK
clock_master_180o_i => spr_cur_pattern_addr[2].CLK
clock_master_180o_i => spr_cur_pattern_addr[3].CLK
clock_master_180o_i => spr_cur_pattern_addr[4].CLK
clock_master_180o_i => spr_cur_pattern_addr[5].CLK
clock_master_180o_i => spr_cur_pattern_addr[6].CLK
clock_master_180o_i => spr_cur_pattern_addr[7].CLK
clock_master_180o_i => spr_cur_pattern_addr[8].CLK
clock_master_180o_i => spr_cur_pattern_addr[9].CLK
clock_master_180o_i => spr_cur_pattern_addr[10].CLK
clock_master_180o_i => spr_cur_pattern_addr[11].CLK
clock_master_180o_i => spr_cur_pattern_addr[12].CLK
clock_master_180o_i => spr_cur_pattern_addr[13].CLK
clock_master_180o_i => spr_cur_hcount[0].CLK
clock_master_180o_i => spr_cur_hcount[1].CLK
clock_master_180o_i => spr_cur_hcount[2].CLK
clock_master_180o_i => spr_cur_hcount[3].CLK
clock_master_180o_i => spr_cur_hcount[4].CLK
clock_master_180o_i => spr_cur_hcount[5].CLK
clock_master_180o_i => spr_cur_hcount[6].CLK
clock_master_180o_i => spr_cur_hcount[7].CLK
clock_master_180o_i => spr_cur_hcount[8].CLK
clock_master_180o_i => spr_cur_index[0].CLK
clock_master_180o_i => spr_cur_index[1].CLK
clock_master_180o_i => spr_cur_index[2].CLK
clock_master_180o_i => spr_cur_index[3].CLK
clock_master_180o_i => spr_cur_index[4].CLK
clock_master_180o_i => spr_cur_index[5].CLK
clock_master_180o_i => spr_cur_index[6].CLK
clock_master_180o_i => sdpram:attr1.clk_a_i
clock_master_180o_i => sdpram:attr2.clk_a_i
clock_master_180o_i => sdpram:attr3.clk_a_i
clock_master_180o_i => sdpram:attr4.clk_a_i
clock_master_180o_i => spram:linebuf0.clk_i
clock_master_180o_i => spram:linebuf1.clk_i
clock_master_180o_i => dpram:pattern.clk_a_i
clock_pixel_i => over_border_s.CLK
clock_pixel_i => y_e_v[0].CLK
clock_pixel_i => y_e_v[1].CLK
clock_pixel_i => y_e_v[2].CLK
clock_pixel_i => y_e_v[3].CLK
clock_pixel_i => y_e_v[4].CLK
clock_pixel_i => y_e_v[5].CLK
clock_pixel_i => y_e_v[6].CLK
clock_pixel_i => y_e_v[7].CLK
clock_pixel_i => y_e_v[8].CLK
clock_pixel_i => y_s_v[0].CLK
clock_pixel_i => y_s_v[1].CLK
clock_pixel_i => y_s_v[2].CLK
clock_pixel_i => y_s_v[3].CLK
clock_pixel_i => y_s_v[4].CLK
clock_pixel_i => y_s_v[5].CLK
clock_pixel_i => y_s_v[6].CLK
clock_pixel_i => y_s_v[7].CLK
clock_pixel_i => y_s_v[8].CLK
clock_pixel_i => x_e_v[0].CLK
clock_pixel_i => x_e_v[1].CLK
clock_pixel_i => x_e_v[2].CLK
clock_pixel_i => x_e_v[3].CLK
clock_pixel_i => x_e_v[4].CLK
clock_pixel_i => x_e_v[5].CLK
clock_pixel_i => x_e_v[6].CLK
clock_pixel_i => x_e_v[7].CLK
clock_pixel_i => x_e_v[8].CLK
clock_pixel_i => x_s_v[0].CLK
clock_pixel_i => x_s_v[1].CLK
clock_pixel_i => x_s_v[2].CLK
clock_pixel_i => x_s_v[3].CLK
clock_pixel_i => x_s_v[4].CLK
clock_pixel_i => x_s_v[5].CLK
clock_pixel_i => x_s_v[6].CLK
clock_pixel_i => x_s_v[7].CLK
clock_pixel_i => x_s_v[8].CLK
clock_pixel_i => video_line_re.CLK
clock_pixel_i => video_line_flag.CLK
clock_pixel_i => video_line_fe.CLK
clock_pixel_i => video_line_rgb_load[0].CLK
clock_pixel_i => video_line_rgb_load[1].CLK
clock_pixel_i => video_line_rgb_load[2].CLK
clock_pixel_i => video_line_rgb_load[3].CLK
clock_pixel_i => video_line_rgb_load[4].CLK
clock_pixel_i => video_line_rgb_load[5].CLK
clock_pixel_i => video_line_rgb_load[6].CLK
clock_pixel_i => video_line_rgb_load[7].CLK
clock_pixel_i => video_line_rgb_load[8].CLK
reset_i => line_reset_re.OUTPUTSELECT
reset_i => line_reset_re.OUTPUTSELECT
reset_i => line_buf_sel.OUTPUTSELECT
reset_i => spr_cur_vcount.OUTPUTSELECT
reset_i => spr_cur_vcount.OUTPUTSELECT
reset_i => spr_cur_vcount.OUTPUTSELECT
reset_i => spr_cur_vcount.OUTPUTSELECT
reset_i => spr_cur_vcount.OUTPUTSELECT
reset_i => spr_cur_vcount.OUTPUTSELECT
reset_i => spr_cur_vcount.OUTPUTSELECT
reset_i => spr_cur_vcount.OUTPUTSELECT
reset_i => spr_cur_vcount.OUTPUTSELECT
reset_i => mirror_sprite_q.OUTPUTSELECT
reset_i => mirror_sprite_q.OUTPUTSELECT
reset_i => mirror_sprite_q.OUTPUTSELECT
reset_i => mirror_sprite_q.OUTPUTSELECT
reset_i => mirror_sprite_q.OUTPUTSELECT
reset_i => mirror_sprite_q.OUTPUTSELECT
reset_i => mirror_sprite_q.OUTPUTSELECT
reset_i => mirror_sprite_q.OUTPUTSELECT
reset_i => mirror_num_change.OUTPUTSELECT
reset_i => io_port_access_d.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_index.OUTPUTSELECT
reset_i => attr_num_change.OUTPUTSELECT
reset_i => cpu_sprite_q.OUTPUTSELECT
reset_i => cpu_sprite_q.OUTPUTSELECT
reset_i => cpu_sprite_q.OUTPUTSELECT
reset_i => cpu_sprite_q.OUTPUTSELECT
reset_i => cpu_sprite_q.OUTPUTSELECT
reset_i => cpu_sprite_q.OUTPUTSELECT
reset_i => cpu_sprite_q.OUTPUTSELECT
reset_i => cpu_index_q.OUTPUTSELECT
reset_i => cpu_index_q.OUTPUTSELECT
reset_i => cpu_index_q.OUTPUTSELECT
reset_i => cpu_request.OUTPUTSELECT
reset_i => port5b_w_en_d.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => pattern_index.OUTPUTSELECT
reset_i => state_s.OUTPUTSELECT
reset_i => state_s.OUTPUTSELECT
reset_i => state_s.OUTPUTSELECT
reset_i => state_s.OUTPUTSELECT
reset_i => spr_cur_index.OUTPUTSELECT
reset_i => spr_cur_index.OUTPUTSELECT
reset_i => spr_cur_index.OUTPUTSELECT
reset_i => spr_cur_index.OUTPUTSELECT
reset_i => spr_cur_index.OUTPUTSELECT
reset_i => spr_cur_index.OUTPUTSELECT
reset_i => spr_cur_index.OUTPUTSELECT
reset_i => spr_cur_hcount.OUTPUTSELECT
reset_i => spr_cur_hcount.OUTPUTSELECT
reset_i => spr_cur_hcount.OUTPUTSELECT
reset_i => spr_cur_hcount.OUTPUTSELECT
reset_i => spr_cur_hcount.OUTPUTSELECT
reset_i => spr_cur_hcount.OUTPUTSELECT
reset_i => spr_cur_hcount.OUTPUTSELECT
reset_i => spr_cur_hcount.OUTPUTSELECT
reset_i => spr_cur_hcount.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_addr.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_cur_pattern_delta.OUTPUTSELECT
reset_i => spr_width_count.OUTPUTSELECT
reset_i => spr_width_count.OUTPUTSELECT
reset_i => spr_width_count.OUTPUTSELECT
reset_i => spr_width_count.OUTPUTSELECT
reset_i => spr_width_count.OUTPUTSELECT
reset_i => spr_width_count.OUTPUTSELECT
reset_i => spr_width_count.OUTPUTSELECT
reset_i => spr_width_count.OUTPUTSELECT
reset_i => spr_cur_paloff.OUTPUTSELECT
reset_i => spr_cur_paloff.OUTPUTSELECT
reset_i => spr_cur_paloff.OUTPUTSELECT
reset_i => spr_cur_paloff.OUTPUTSELECT
reset_i => spr_cur_visible.OUTPUTSELECT
reset_i => spr_cur_yoff.OUTPUTSELECT
reset_i => spr_cur_yoff.OUTPUTSELECT
reset_i => spr_cur_yoff.OUTPUTSELECT
reset_i => spr_cur_yoff.OUTPUTSELECT
reset_i => spr_cur_yoff.OUTPUTSELECT
reset_i => spr_cur_x_wrap.OUTPUTSELECT
reset_i => spr_cur_x_wrap.OUTPUTSELECT
reset_i => spr_cur_x_wrap.OUTPUTSELECT
reset_i => spr_cur_x_wrap.OUTPUTSELECT
reset_i => spr_cur_x_wrap.OUTPUTSELECT
reset_i => spr_cur_4bit.OUTPUTSELECT
reset_i => spr_cur_4bit.OUTPUTSELECT
reset_i => anchor_rel_type.OUTPUTSELECT
reset_i => anchor_h.OUTPUTSELECT
reset_i => anchor_vis.OUTPUTSELECT
reset_i => anchor_x.OUTPUTSELECT
reset_i => anchor_x.OUTPUTSELECT
reset_i => anchor_x.OUTPUTSELECT
reset_i => anchor_x.OUTPUTSELECT
reset_i => anchor_x.OUTPUTSELECT
reset_i => anchor_x.OUTPUTSELECT
reset_i => anchor_x.OUTPUTSELECT
reset_i => anchor_x.OUTPUTSELECT
reset_i => anchor_x.OUTPUTSELECT
reset_i => anchor_y.OUTPUTSELECT
reset_i => anchor_y.OUTPUTSELECT
reset_i => anchor_y.OUTPUTSELECT
reset_i => anchor_y.OUTPUTSELECT
reset_i => anchor_y.OUTPUTSELECT
reset_i => anchor_y.OUTPUTSELECT
reset_i => anchor_y.OUTPUTSELECT
reset_i => anchor_y.OUTPUTSELECT
reset_i => anchor_y.OUTPUTSELECT
reset_i => anchor_pattern.OUTPUTSELECT
reset_i => anchor_pattern.OUTPUTSELECT
reset_i => anchor_pattern.OUTPUTSELECT
reset_i => anchor_pattern.OUTPUTSELECT
reset_i => anchor_pattern.OUTPUTSELECT
reset_i => anchor_pattern.OUTPUTSELECT
reset_i => anchor_pattern.OUTPUTSELECT
reset_i => anchor_paloff.OUTPUTSELECT
reset_i => anchor_paloff.OUTPUTSELECT
reset_i => anchor_paloff.OUTPUTSELECT
reset_i => anchor_paloff.OUTPUTSELECT
reset_i => anchor_rotate.OUTPUTSELECT
reset_i => anchor_xmirror.OUTPUTSELECT
reset_i => anchor_ymirror.OUTPUTSELECT
reset_i => anchor_xscale.OUTPUTSELECT
reset_i => anchor_xscale.OUTPUTSELECT
reset_i => anchor_yscale.OUTPUTSELECT
reset_i => anchor_yscale.OUTPUTSELECT
reset_i => sprites_overtime.OUTPUTSELECT
reset_i => status_reg_s.OUTPUTSELECT
reset_i => status_reg_s.OUTPUTSELECT
reset_i => status_reg_s.OUTPUTSELECT
reset_i => status_reg_s.OUTPUTSELECT
reset_i => status_reg_s.OUTPUTSELECT
reset_i => status_reg_s.OUTPUTSELECT
reset_i => status_reg_s.OUTPUTSELECT
reset_i => status_reg_s.OUTPUTSELECT
reset_i => status_reg_read.OUTPUTSELECT
reset_i => status_reg_read.OUTPUTSELECT
reset_i => status_reg_read.OUTPUTSELECT
reset_i => status_reg_read.OUTPUTSELECT
reset_i => status_reg_read.OUTPUTSELECT
reset_i => status_reg_read.OUTPUTSELECT
reset_i => status_reg_read.OUTPUTSELECT
reset_i => status_reg_read.OUTPUTSELECT
reset_i => video_line_flag.OUTPUTSELECT
reset_i => video_line_rgb_load.OUTPUTSELECT
reset_i => video_line_rgb_load.OUTPUTSELECT
reset_i => video_line_rgb_load.OUTPUTSELECT
reset_i => video_line_rgb_load.OUTPUTSELECT
reset_i => video_line_rgb_load.OUTPUTSELECT
reset_i => video_line_rgb_load.OUTPUTSELECT
reset_i => video_line_rgb_load.OUTPUTSELECT
reset_i => video_line_rgb_load.OUTPUTSELECT
reset_i => video_line_rgb_load.OUTPUTSELECT
reset_i => spr_width_count_delta[0].ENA
reset_i => video_line_fe.ENA
reset_i => spr_width_count_delta[1].ENA
reset_i => spr_width_count_delta[2].ENA
reset_i => spr_width_count_delta[3].ENA
zero_on_top_i => spr_line_we_s.IN1
border_clip_en_i => x_s_v.OUTPUTSELECT
border_clip_en_i => x_s_v.OUTPUTSELECT
border_clip_en_i => x_s_v.OUTPUTSELECT
border_clip_en_i => x_s_v.OUTPUTSELECT
border_clip_en_i => x_s_v.OUTPUTSELECT
border_clip_en_i => x_s_v.OUTPUTSELECT
border_clip_en_i => x_s_v.OUTPUTSELECT
border_clip_en_i => x_s_v.OUTPUTSELECT
border_clip_en_i => x_e_v.OUTPUTSELECT
border_clip_en_i => x_e_v.OUTPUTSELECT
border_clip_en_i => x_e_v.OUTPUTSELECT
border_clip_en_i => x_e_v.OUTPUTSELECT
border_clip_en_i => x_e_v.OUTPUTSELECT
border_clip_en_i => x_e_v.OUTPUTSELECT
border_clip_en_i => x_e_v.OUTPUTSELECT
border_clip_en_i => x_e_v.OUTPUTSELECT
border_clip_en_i => y_s_v.OUTPUTSELECT
border_clip_en_i => y_s_v.OUTPUTSELECT
border_clip_en_i => y_s_v.OUTPUTSELECT
border_clip_en_i => y_s_v.OUTPUTSELECT
border_clip_en_i => y_s_v.OUTPUTSELECT
border_clip_en_i => y_s_v.OUTPUTSELECT
border_clip_en_i => y_s_v.OUTPUTSELECT
border_clip_en_i => y_s_v.OUTPUTSELECT
border_clip_en_i => y_e_v.OUTPUTSELECT
border_clip_en_i => y_e_v.OUTPUTSELECT
border_clip_en_i => y_e_v.OUTPUTSELECT
border_clip_en_i => y_e_v.OUTPUTSELECT
border_clip_en_i => y_e_v.OUTPUTSELECT
border_clip_en_i => y_e_v.OUTPUTSELECT
border_clip_en_i => y_e_v.OUTPUTSELECT
border_clip_en_i => y_e_v.OUTPUTSELECT
over_border_i => x_s_v.OUTPUTSELECT
over_border_i => x_s_v.OUTPUTSELECT
over_border_i => x_s_v.OUTPUTSELECT
over_border_i => x_s_v.OUTPUTSELECT
over_border_i => x_s_v.OUTPUTSELECT
over_border_i => x_s_v.OUTPUTSELECT
over_border_i => x_s_v.OUTPUTSELECT
over_border_i => x_s_v.OUTPUTSELECT
over_border_i => x_s_v.OUTPUTSELECT
over_border_i => x_e_v.OUTPUTSELECT
over_border_i => x_e_v.OUTPUTSELECT
over_border_i => x_e_v.OUTPUTSELECT
over_border_i => x_e_v.OUTPUTSELECT
over_border_i => x_e_v.OUTPUTSELECT
over_border_i => x_e_v.OUTPUTSELECT
over_border_i => x_e_v.OUTPUTSELECT
over_border_i => x_e_v.OUTPUTSELECT
over_border_i => x_e_v.OUTPUTSELECT
over_border_i => y_s_v.OUTPUTSELECT
over_border_i => y_s_v.OUTPUTSELECT
over_border_i => y_s_v.OUTPUTSELECT
over_border_i => y_s_v.OUTPUTSELECT
over_border_i => y_s_v.OUTPUTSELECT
over_border_i => y_s_v.OUTPUTSELECT
over_border_i => y_s_v.OUTPUTSELECT
over_border_i => y_s_v.OUTPUTSELECT
over_border_i => y_s_v.OUTPUTSELECT
over_border_i => y_e_v.OUTPUTSELECT
over_border_i => y_e_v.OUTPUTSELECT
over_border_i => y_e_v.OUTPUTSELECT
over_border_i => y_e_v.OUTPUTSELECT
over_border_i => y_e_v.OUTPUTSELECT
over_border_i => y_e_v.OUTPUTSELECT
over_border_i => y_e_v.OUTPUTSELECT
over_border_i => y_e_v.OUTPUTSELECT
over_border_i => y_e_v.OUTPUTSELECT
over_border_i => over_border_s.DATAIN
hcounter_i[0] => Equal0.IN17
hcounter_i[0] => LessThan2.IN18
hcounter_i[0] => LessThan6.IN9
hcounter_i[0] => LessThan7.IN9
hcounter_i[0] => l0_a[0].DATAB
hcounter_i[0] => l1_a[0].DATAA
hcounter_i[1] => Equal0.IN16
hcounter_i[1] => LessThan2.IN17
hcounter_i[1] => LessThan6.IN8
hcounter_i[1] => LessThan7.IN8
hcounter_i[1] => l0_a[1].DATAB
hcounter_i[1] => l1_a[1].DATAA
hcounter_i[2] => Equal0.IN15
hcounter_i[2] => spr_cur_notime.IN1
hcounter_i[2] => LessThan2.IN16
hcounter_i[2] => LessThan6.IN7
hcounter_i[2] => LessThan7.IN7
hcounter_i[2] => l0_a[2].DATAB
hcounter_i[2] => l1_a[2].DATAA
hcounter_i[3] => Equal0.IN14
hcounter_i[3] => spr_cur_notime.IN1
hcounter_i[3] => LessThan2.IN15
hcounter_i[3] => LessThan6.IN6
hcounter_i[3] => LessThan7.IN6
hcounter_i[3] => l0_a[3].DATAB
hcounter_i[3] => l1_a[3].DATAA
hcounter_i[4] => Equal0.IN13
hcounter_i[4] => spr_cur_notime.IN1
hcounter_i[4] => LessThan2.IN14
hcounter_i[4] => LessThan6.IN5
hcounter_i[4] => LessThan7.IN5
hcounter_i[4] => l0_a[4].DATAB
hcounter_i[4] => l1_a[4].DATAA
hcounter_i[5] => Equal0.IN12
hcounter_i[5] => spr_cur_notime.IN1
hcounter_i[5] => LessThan2.IN13
hcounter_i[5] => LessThan6.IN4
hcounter_i[5] => LessThan7.IN4
hcounter_i[5] => l0_a[5].DATAB
hcounter_i[5] => l1_a[5].DATAA
hcounter_i[6] => Equal0.IN11
hcounter_i[6] => LessThan2.IN12
hcounter_i[6] => LessThan6.IN3
hcounter_i[6] => LessThan7.IN3
hcounter_i[6] => l0_a[6].DATAB
hcounter_i[6] => l1_a[6].DATAA
hcounter_i[7] => Equal0.IN10
hcounter_i[7] => LessThan2.IN11
hcounter_i[7] => LessThan6.IN2
hcounter_i[7] => LessThan7.IN2
hcounter_i[7] => l0_a[7].DATAB
hcounter_i[7] => l1_a[7].DATAA
hcounter_i[8] => Equal0.IN9
hcounter_i[8] => spr_cur_notime.IN1
hcounter_i[8] => LessThan2.IN10
hcounter_i[8] => LessThan6.IN1
hcounter_i[8] => LessThan7.IN1
hcounter_i[8] => l0_a[8].DATAB
hcounter_i[8] => l1_a[8].DATAA
vcounter_i[0] => Add0.IN18
vcounter_i[0] => LessThan3.IN9
vcounter_i[0] => LessThan4.IN9
vcounter_i[0] => LessThan5.IN18
vcounter_i[1] => Add0.IN17
vcounter_i[1] => LessThan3.IN8
vcounter_i[1] => LessThan4.IN8
vcounter_i[1] => LessThan5.IN17
vcounter_i[2] => Add0.IN16
vcounter_i[2] => LessThan3.IN7
vcounter_i[2] => LessThan4.IN7
vcounter_i[2] => LessThan5.IN16
vcounter_i[3] => Add0.IN15
vcounter_i[3] => LessThan3.IN6
vcounter_i[3] => LessThan4.IN6
vcounter_i[3] => LessThan5.IN15
vcounter_i[4] => Add0.IN14
vcounter_i[4] => LessThan3.IN5
vcounter_i[4] => LessThan4.IN5
vcounter_i[4] => LessThan5.IN14
vcounter_i[5] => Add0.IN13
vcounter_i[5] => LessThan3.IN4
vcounter_i[5] => LessThan4.IN4
vcounter_i[5] => LessThan5.IN13
vcounter_i[6] => Add0.IN12
vcounter_i[6] => LessThan3.IN3
vcounter_i[6] => LessThan4.IN3
vcounter_i[6] => LessThan5.IN12
vcounter_i[7] => Add0.IN11
vcounter_i[7] => LessThan3.IN2
vcounter_i[7] => LessThan4.IN2
vcounter_i[7] => LessThan5.IN11
vcounter_i[8] => Add0.IN10
vcounter_i[8] => LessThan3.IN1
vcounter_i[8] => LessThan4.IN1
vcounter_i[8] => LessThan5.IN10
vcounter_i[8] => pixel_en_o.IN1
transp_colour_i[0] => Equal26.IN7
transp_colour_i[0] => Equal27.IN3
transp_colour_i[1] => Equal26.IN6
transp_colour_i[1] => Equal27.IN2
transp_colour_i[2] => Equal26.IN5
transp_colour_i[2] => Equal27.IN1
transp_colour_i[3] => Equal26.IN4
transp_colour_i[3] => Equal27.IN0
transp_colour_i[4] => Equal26.IN3
transp_colour_i[5] => Equal26.IN2
transp_colour_i[6] => Equal26.IN1
transp_colour_i[7] => Equal26.IN0
port57_w_en_s => io_port_access.IN0
port57_w_en_s => index_inc_in_s.IN1
port57_w_en_s => index_inc_in_s.IN1
port57_w_en_s => process_4.IN1
port5B_w_en_s => io_port_access.IN1
port5B_w_en_s => port5b_w_en_d.IN1
port303b_r_en_s => io_port_access.IN1
port303b_r_en_s => process_14.IN1
port303b_w_en_s => io_port_access.IN1
port303b_w_en_s => process_4.IN1
cpu_d_i[0] => attr_index.DATAB
cpu_d_i[0] => pattern_index.DATAB
cpu_d_i[0] => cpu_data_q[0].DATAIN
cpu_d_i[1] => attr_index.DATAB
cpu_d_i[1] => pattern_index.DATAB
cpu_d_i[1] => cpu_data_q[1].DATAIN
cpu_d_i[2] => attr_index.DATAB
cpu_d_i[2] => pattern_index.DATAB
cpu_d_i[2] => cpu_data_q[2].DATAIN
cpu_d_i[3] => attr_index.DATAB
cpu_d_i[3] => pattern_index.DATAB
cpu_d_i[3] => cpu_data_q[3].DATAIN
cpu_d_i[4] => attr_index.DATAB
cpu_d_i[4] => pattern_index.DATAB
cpu_d_i[4] => cpu_data_q[4].DATAIN
cpu_d_i[5] => attr_index.DATAB
cpu_d_i[5] => pattern_index.DATAB
cpu_d_i[5] => cpu_data_q[5].DATAIN
cpu_d_i[6] => attr_index.DATAB
cpu_d_i[6] => index_inc_attr_by_8.IN1
cpu_d_i[6] => cpu_data_q[6].DATAIN
cpu_d_i[7] => pattern_index.DATAB
cpu_d_i[7] => cpu_data_q[7].DATAIN
cpu_d_o[0] <= status_reg_read[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[1] <= status_reg_read[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[2] <= status_reg_read[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[3] <= status_reg_read[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[4] <= status_reg_read[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[5] <= status_reg_read[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[6] <= status_reg_read[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_o[7] <= status_reg_read[7].DB_MAX_OUTPUT_PORT_TYPE
mirror_tie_i => process_2.IN1
mirror_tie_i => process_4.IN1
mirror_we_i => process_2.IN1
mirror_we_i => mirror_served.IN1
mirror_index_i[0] => Equal2.IN5
mirror_index_i[0] => LessThan0.IN6
mirror_index_i[0] => attr_id[0].DATAA
mirror_index_i[1] => Equal2.IN4
mirror_index_i[1] => LessThan0.IN5
mirror_index_i[1] => attr_id[1].DATAA
mirror_index_i[2] => Equal2.IN3
mirror_index_i[2] => LessThan0.IN4
mirror_index_i[2] => attr_id[2].DATAA
mirror_data_i[0] => mirror_sprite_q.DATAB
mirror_data_i[0] => attr_data[0].DATAA
mirror_data_i[1] => mirror_sprite_q.DATAB
mirror_data_i[1] => attr_data[1].DATAA
mirror_data_i[2] => mirror_sprite_q.DATAB
mirror_data_i[2] => attr_data[2].DATAA
mirror_data_i[3] => mirror_sprite_q.DATAB
mirror_data_i[3] => attr_data[3].DATAA
mirror_data_i[4] => mirror_sprite_q.DATAB
mirror_data_i[4] => attr_data[4].DATAA
mirror_data_i[5] => mirror_sprite_q.DATAB
mirror_data_i[5] => attr_data[5].DATAA
mirror_data_i[6] => mirror_sprite_q.DATAB
mirror_data_i[6] => attr_data[6].DATAA
mirror_data_i[7] => mirror_sprite_q.DATAB
mirror_data_i[7] => attr_data[7].DATAA
mirror_inc_i => mirror_sprite_q.OUTPUTSELECT
mirror_inc_i => mirror_sprite_q.OUTPUTSELECT
mirror_inc_i => mirror_sprite_q.OUTPUTSELECT
mirror_inc_i => mirror_sprite_q.OUTPUTSELECT
mirror_inc_i => mirror_sprite_q.OUTPUTSELECT
mirror_inc_i => mirror_sprite_q.OUTPUTSELECT
mirror_inc_i => mirror_sprite_q.OUTPUTSELECT
mirror_inc_i => mirror_sprite_q.OUTPUTSELECT
mirror_inc_i => mirror_num_change.DATAA
mirror_num_o[0] <= mirror_sprite_q[0].DB_MAX_OUTPUT_PORT_TYPE
mirror_num_o[1] <= mirror_sprite_q[1].DB_MAX_OUTPUT_PORT_TYPE
mirror_num_o[2] <= mirror_sprite_q[2].DB_MAX_OUTPUT_PORT_TYPE
mirror_num_o[3] <= mirror_sprite_q[3].DB_MAX_OUTPUT_PORT_TYPE
mirror_num_o[4] <= mirror_sprite_q[4].DB_MAX_OUTPUT_PORT_TYPE
mirror_num_o[5] <= mirror_sprite_q[5].DB_MAX_OUTPUT_PORT_TYPE
mirror_num_o[6] <= mirror_sprite_q[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_o[0] <= video_line_rgb_load[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_o[1] <= video_line_rgb_load[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_o[2] <= video_line_rgb_load[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_o[3] <= video_line_rgb_load[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_o[4] <= video_line_rgb_load[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_o[5] <= video_line_rgb_load[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_o[6] <= video_line_rgb_load[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_o[7] <= video_line_rgb_load[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_en_o <= pixel_en_o.DB_MAX_OUTPUT_PORT_TYPE
clip_x1_i[0] => x_s_v.DATAA
clip_x1_i[0] => x_s_v.DATAA
clip_x1_i[1] => x_s_v.DATAA
clip_x1_i[1] => x_s_v.DATAA
clip_x1_i[2] => x_s_v.DATAA
clip_x1_i[2] => x_s_v.DATAA
clip_x1_i[3] => x_s_v.DATAA
clip_x1_i[3] => x_s_v.DATAA
clip_x1_i[4] => x_s_v.DATAA
clip_x1_i[4] => x_s_v.DATAA
clip_x1_i[5] => x_s_v.DATAA
clip_x1_i[5] => Add15.IN6
clip_x1_i[6] => x_s_v.DATAA
clip_x1_i[6] => Add15.IN5
clip_x1_i[7] => x_s_v.DATAA
clip_x1_i[7] => Add15.IN4
clip_x2_i[0] => x_e_v.DATAA
clip_x2_i[0] => x_e_v.DATAA
clip_x2_i[1] => x_e_v.DATAA
clip_x2_i[1] => x_e_v.DATAA
clip_x2_i[2] => x_e_v.DATAA
clip_x2_i[2] => x_e_v.DATAA
clip_x2_i[3] => x_e_v.DATAA
clip_x2_i[3] => x_e_v.DATAA
clip_x2_i[4] => x_e_v.DATAA
clip_x2_i[4] => x_e_v.DATAA
clip_x2_i[5] => x_e_v.DATAA
clip_x2_i[5] => Add16.IN6
clip_x2_i[6] => x_e_v.DATAA
clip_x2_i[6] => Add16.IN5
clip_x2_i[7] => x_e_v.DATAA
clip_x2_i[7] => Add16.IN4
clip_y1_i[0] => y_s_v.DATAA
clip_y1_i[0] => y_s_v.DATAA
clip_y1_i[1] => y_s_v.DATAA
clip_y1_i[1] => y_s_v.DATAA
clip_y1_i[2] => y_s_v.DATAA
clip_y1_i[2] => y_s_v.DATAA
clip_y1_i[3] => y_s_v.DATAA
clip_y1_i[3] => y_s_v.DATAA
clip_y1_i[4] => y_s_v.DATAA
clip_y1_i[4] => y_s_v.DATAA
clip_y1_i[5] => y_s_v.DATAA
clip_y1_i[5] => Add17.IN6
clip_y1_i[6] => y_s_v.DATAA
clip_y1_i[6] => Add17.IN5
clip_y1_i[7] => y_s_v.DATAA
clip_y1_i[7] => Add17.IN4
clip_y2_i[0] => y_e_v.DATAA
clip_y2_i[0] => y_e_v.DATAA
clip_y2_i[1] => y_e_v.DATAA
clip_y2_i[1] => y_e_v.DATAA
clip_y2_i[2] => y_e_v.DATAA
clip_y2_i[2] => y_e_v.DATAA
clip_y2_i[3] => y_e_v.DATAA
clip_y2_i[3] => y_e_v.DATAA
clip_y2_i[4] => y_e_v.DATAA
clip_y2_i[4] => y_e_v.DATAA
clip_y2_i[5] => y_e_v.DATAA
clip_y2_i[5] => Add18.IN6
clip_y2_i[6] => y_e_v.DATAA
clip_y2_i[6] => Add18.IN5
clip_y2_i[7] => y_e_v.DATAA
clip_y2_i[7] => Add18.IN4


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|sprites:sprite_mod|sdpram:attr0
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q.CLK0
we_a_i => ram_q~15.DATAIN
we_a_i => ram_q.WE
addr_a_i[0] => ram_q~6.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[1] => ram_q~5.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[2] => ram_q~4.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[3] => ram_q~3.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[4] => ram_q~2.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[5] => ram_q~1.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[6] => ram_q~0.DATAIN
addr_a_i[6] => ram_q.WADDR6
data_a_i[0] => ram_q~14.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~13.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~12.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~11.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~10.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~9.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~8.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~7.DATAIN
data_a_i[7] => ram_q.DATAIN7
addr_b_i[0] => ram_q.RADDR
addr_b_i[1] => ram_q.RADDR1
addr_b_i[2] => ram_q.RADDR2
addr_b_i[3] => ram_q.RADDR3
addr_b_i[4] => ram_q.RADDR4
addr_b_i[5] => ram_q.RADDR5
addr_b_i[6] => ram_q.RADDR6
data_b_o[0] <= ram_q.DATAOUT
data_b_o[1] <= ram_q.DATAOUT1
data_b_o[2] <= ram_q.DATAOUT2
data_b_o[3] <= ram_q.DATAOUT3
data_b_o[4] <= ram_q.DATAOUT4
data_b_o[5] <= ram_q.DATAOUT5
data_b_o[6] <= ram_q.DATAOUT6
data_b_o[7] <= ram_q.DATAOUT7


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|sprites:sprite_mod|sdpram:attr1
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q.CLK0
we_a_i => ram_q~15.DATAIN
we_a_i => ram_q.WE
addr_a_i[0] => ram_q~6.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[1] => ram_q~5.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[2] => ram_q~4.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[3] => ram_q~3.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[4] => ram_q~2.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[5] => ram_q~1.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[6] => ram_q~0.DATAIN
addr_a_i[6] => ram_q.WADDR6
data_a_i[0] => ram_q~14.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~13.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~12.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~11.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~10.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~9.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~8.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~7.DATAIN
data_a_i[7] => ram_q.DATAIN7
addr_b_i[0] => ram_q.RADDR
addr_b_i[1] => ram_q.RADDR1
addr_b_i[2] => ram_q.RADDR2
addr_b_i[3] => ram_q.RADDR3
addr_b_i[4] => ram_q.RADDR4
addr_b_i[5] => ram_q.RADDR5
addr_b_i[6] => ram_q.RADDR6
data_b_o[0] <= ram_q.DATAOUT
data_b_o[1] <= ram_q.DATAOUT1
data_b_o[2] <= ram_q.DATAOUT2
data_b_o[3] <= ram_q.DATAOUT3
data_b_o[4] <= ram_q.DATAOUT4
data_b_o[5] <= ram_q.DATAOUT5
data_b_o[6] <= ram_q.DATAOUT6
data_b_o[7] <= ram_q.DATAOUT7


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|sprites:sprite_mod|sdpram:attr2
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q.CLK0
we_a_i => ram_q~15.DATAIN
we_a_i => ram_q.WE
addr_a_i[0] => ram_q~6.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[1] => ram_q~5.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[2] => ram_q~4.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[3] => ram_q~3.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[4] => ram_q~2.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[5] => ram_q~1.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[6] => ram_q~0.DATAIN
addr_a_i[6] => ram_q.WADDR6
data_a_i[0] => ram_q~14.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~13.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~12.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~11.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~10.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~9.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~8.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~7.DATAIN
data_a_i[7] => ram_q.DATAIN7
addr_b_i[0] => ram_q.RADDR
addr_b_i[1] => ram_q.RADDR1
addr_b_i[2] => ram_q.RADDR2
addr_b_i[3] => ram_q.RADDR3
addr_b_i[4] => ram_q.RADDR4
addr_b_i[5] => ram_q.RADDR5
addr_b_i[6] => ram_q.RADDR6
data_b_o[0] <= ram_q.DATAOUT
data_b_o[1] <= ram_q.DATAOUT1
data_b_o[2] <= ram_q.DATAOUT2
data_b_o[3] <= ram_q.DATAOUT3
data_b_o[4] <= ram_q.DATAOUT4
data_b_o[5] <= ram_q.DATAOUT5
data_b_o[6] <= ram_q.DATAOUT6
data_b_o[7] <= ram_q.DATAOUT7


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|sprites:sprite_mod|sdpram:attr3
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q.CLK0
we_a_i => ram_q~15.DATAIN
we_a_i => ram_q.WE
addr_a_i[0] => ram_q~6.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[1] => ram_q~5.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[2] => ram_q~4.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[3] => ram_q~3.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[4] => ram_q~2.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[5] => ram_q~1.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[6] => ram_q~0.DATAIN
addr_a_i[6] => ram_q.WADDR6
data_a_i[0] => ram_q~14.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~13.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~12.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~11.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~10.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~9.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~8.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~7.DATAIN
data_a_i[7] => ram_q.DATAIN7
addr_b_i[0] => ram_q.RADDR
addr_b_i[1] => ram_q.RADDR1
addr_b_i[2] => ram_q.RADDR2
addr_b_i[3] => ram_q.RADDR3
addr_b_i[4] => ram_q.RADDR4
addr_b_i[5] => ram_q.RADDR5
addr_b_i[6] => ram_q.RADDR6
data_b_o[0] <= ram_q.DATAOUT
data_b_o[1] <= ram_q.DATAOUT1
data_b_o[2] <= ram_q.DATAOUT2
data_b_o[3] <= ram_q.DATAOUT3
data_b_o[4] <= ram_q.DATAOUT4
data_b_o[5] <= ram_q.DATAOUT5
data_b_o[6] <= ram_q.DATAOUT6
data_b_o[7] <= ram_q.DATAOUT7


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|sprites:sprite_mod|sdpram:attr4
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q.CLK0
we_a_i => ram_q~15.DATAIN
we_a_i => ram_q.WE
addr_a_i[0] => ram_q~6.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[1] => ram_q~5.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[2] => ram_q~4.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[3] => ram_q~3.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[4] => ram_q~2.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[5] => ram_q~1.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[6] => ram_q~0.DATAIN
addr_a_i[6] => ram_q.WADDR6
data_a_i[0] => ram_q~14.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~13.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~12.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~11.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~10.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~9.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~8.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~7.DATAIN
data_a_i[7] => ram_q.DATAIN7
addr_b_i[0] => ram_q.RADDR
addr_b_i[1] => ram_q.RADDR1
addr_b_i[2] => ram_q.RADDR2
addr_b_i[3] => ram_q.RADDR3
addr_b_i[4] => ram_q.RADDR4
addr_b_i[5] => ram_q.RADDR5
addr_b_i[6] => ram_q.RADDR6
data_b_o[0] <= ram_q.DATAOUT
data_b_o[1] <= ram_q.DATAOUT1
data_b_o[2] <= ram_q.DATAOUT2
data_b_o[3] <= ram_q.DATAOUT3
data_b_o[4] <= ram_q.DATAOUT4
data_b_o[5] <= ram_q.DATAOUT5
data_b_o[6] <= ram_q.DATAOUT6
data_b_o[7] <= ram_q.DATAOUT7


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|sprites:sprite_mod|spram:linebuf0
clk_i => ram_q~18.CLK
clk_i => ram_q~0.CLK
clk_i => ram_q~1.CLK
clk_i => ram_q~2.CLK
clk_i => ram_q~3.CLK
clk_i => ram_q~4.CLK
clk_i => ram_q~5.CLK
clk_i => ram_q~6.CLK
clk_i => ram_q~7.CLK
clk_i => ram_q~8.CLK
clk_i => ram_q~9.CLK
clk_i => ram_q~10.CLK
clk_i => ram_q~11.CLK
clk_i => ram_q~12.CLK
clk_i => ram_q~13.CLK
clk_i => ram_q~14.CLK
clk_i => ram_q~15.CLK
clk_i => ram_q~16.CLK
clk_i => ram_q~17.CLK
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => ram_q.CLK0
we_i => ram_q~18.DATAIN
we_i => ram_q.WE
addr_i[0] => ram_q~8.DATAIN
addr_i[0] => ram_q.WADDR
addr_i[0] => ram_q.RADDR
addr_i[1] => ram_q~7.DATAIN
addr_i[1] => ram_q.WADDR1
addr_i[1] => ram_q.RADDR1
addr_i[2] => ram_q~6.DATAIN
addr_i[2] => ram_q.WADDR2
addr_i[2] => ram_q.RADDR2
addr_i[3] => ram_q~5.DATAIN
addr_i[3] => ram_q.WADDR3
addr_i[3] => ram_q.RADDR3
addr_i[4] => ram_q~4.DATAIN
addr_i[4] => ram_q.WADDR4
addr_i[4] => ram_q.RADDR4
addr_i[5] => ram_q~3.DATAIN
addr_i[5] => ram_q.WADDR5
addr_i[5] => ram_q.RADDR5
addr_i[6] => ram_q~2.DATAIN
addr_i[6] => ram_q.WADDR6
addr_i[6] => ram_q.RADDR6
addr_i[7] => ram_q~1.DATAIN
addr_i[7] => ram_q.WADDR7
addr_i[7] => ram_q.RADDR7
addr_i[8] => ram_q~0.DATAIN
addr_i[8] => ram_q.WADDR8
addr_i[8] => ram_q.RADDR8
data_i[0] => ram_q~17.DATAIN
data_i[0] => ram_q.DATAIN
data_i[1] => ram_q~16.DATAIN
data_i[1] => ram_q.DATAIN1
data_i[2] => ram_q~15.DATAIN
data_i[2] => ram_q.DATAIN2
data_i[3] => ram_q~14.DATAIN
data_i[3] => ram_q.DATAIN3
data_i[4] => ram_q~13.DATAIN
data_i[4] => ram_q.DATAIN4
data_i[5] => ram_q~12.DATAIN
data_i[5] => ram_q.DATAIN5
data_i[6] => ram_q~11.DATAIN
data_i[6] => ram_q.DATAIN6
data_i[7] => ram_q~10.DATAIN
data_i[7] => ram_q.DATAIN7
data_i[8] => ram_q~9.DATAIN
data_i[8] => ram_q.DATAIN8
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|sprites:sprite_mod|spram:linebuf1
clk_i => ram_q~18.CLK
clk_i => ram_q~0.CLK
clk_i => ram_q~1.CLK
clk_i => ram_q~2.CLK
clk_i => ram_q~3.CLK
clk_i => ram_q~4.CLK
clk_i => ram_q~5.CLK
clk_i => ram_q~6.CLK
clk_i => ram_q~7.CLK
clk_i => ram_q~8.CLK
clk_i => ram_q~9.CLK
clk_i => ram_q~10.CLK
clk_i => ram_q~11.CLK
clk_i => ram_q~12.CLK
clk_i => ram_q~13.CLK
clk_i => ram_q~14.CLK
clk_i => ram_q~15.CLK
clk_i => ram_q~16.CLK
clk_i => ram_q~17.CLK
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => data_o[8]~reg0.CLK
clk_i => ram_q.CLK0
we_i => ram_q~18.DATAIN
we_i => ram_q.WE
addr_i[0] => ram_q~8.DATAIN
addr_i[0] => ram_q.WADDR
addr_i[0] => ram_q.RADDR
addr_i[1] => ram_q~7.DATAIN
addr_i[1] => ram_q.WADDR1
addr_i[1] => ram_q.RADDR1
addr_i[2] => ram_q~6.DATAIN
addr_i[2] => ram_q.WADDR2
addr_i[2] => ram_q.RADDR2
addr_i[3] => ram_q~5.DATAIN
addr_i[3] => ram_q.WADDR3
addr_i[3] => ram_q.RADDR3
addr_i[4] => ram_q~4.DATAIN
addr_i[4] => ram_q.WADDR4
addr_i[4] => ram_q.RADDR4
addr_i[5] => ram_q~3.DATAIN
addr_i[5] => ram_q.WADDR5
addr_i[5] => ram_q.RADDR5
addr_i[6] => ram_q~2.DATAIN
addr_i[6] => ram_q.WADDR6
addr_i[6] => ram_q.RADDR6
addr_i[7] => ram_q~1.DATAIN
addr_i[7] => ram_q.WADDR7
addr_i[7] => ram_q.RADDR7
addr_i[8] => ram_q~0.DATAIN
addr_i[8] => ram_q.WADDR8
addr_i[8] => ram_q.RADDR8
data_i[0] => ram_q~17.DATAIN
data_i[0] => ram_q.DATAIN
data_i[1] => ram_q~16.DATAIN
data_i[1] => ram_q.DATAIN1
data_i[2] => ram_q~15.DATAIN
data_i[2] => ram_q.DATAIN2
data_i[3] => ram_q~14.DATAIN
data_i[3] => ram_q.DATAIN3
data_i[4] => ram_q~13.DATAIN
data_i[4] => ram_q.DATAIN4
data_i[5] => ram_q~12.DATAIN
data_i[5] => ram_q.DATAIN5
data_i[6] => ram_q~11.DATAIN
data_i[6] => ram_q.DATAIN6
data_i[7] => ram_q~10.DATAIN
data_i[7] => ram_q.DATAIN7
data_i[8] => ram_q~9.DATAIN
data_i[8] => ram_q.DATAIN8
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|sprites:sprite_mod|dpram:pattern
clk_a_i => ram_q~22.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~17.CLK
clk_a_i => ram_q~18.CLK
clk_a_i => ram_q~19.CLK
clk_a_i => ram_q~20.CLK
clk_a_i => ram_q~21.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~22.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~13.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[1] => ram_q~12.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[2] => ram_q~11.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[3] => ram_q~10.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[4] => ram_q~9.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[5] => ram_q~8.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[6] => ram_q~7.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[7] => ram_q~6.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[8] => ram_q~5.DATAIN
addr_a_i[8] => ram_q.WADDR8
addr_a_i[9] => ram_q~4.DATAIN
addr_a_i[9] => ram_q.WADDR9
addr_a_i[10] => ram_q~3.DATAIN
addr_a_i[10] => ram_q.WADDR10
addr_a_i[11] => ram_q~2.DATAIN
addr_a_i[11] => ram_q.WADDR11
addr_a_i[12] => ram_q~1.DATAIN
addr_a_i[12] => ram_q.WADDR12
addr_a_i[13] => ram_q~0.DATAIN
addr_a_i[13] => ram_q.WADDR13
data_a_i[0] => ram_q~21.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~20.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~19.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~18.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~17.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~16.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~15.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~14.DATAIN
data_a_i[7] => ram_q.DATAIN7
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
clk_b_i => data_b_o[4]~reg0.CLK
clk_b_i => data_b_o[5]~reg0.CLK
clk_b_i => data_b_o[6]~reg0.CLK
clk_b_i => data_b_o[7]~reg0.CLK
addr_b_i[0] => ram_q.RADDR
addr_b_i[1] => ram_q.RADDR1
addr_b_i[2] => ram_q.RADDR2
addr_b_i[3] => ram_q.RADDR3
addr_b_i[4] => ram_q.RADDR4
addr_b_i[5] => ram_q.RADDR5
addr_b_i[6] => ram_q.RADDR6
addr_b_i[7] => ram_q.RADDR7
addr_b_i[8] => ram_q.RADDR8
addr_b_i[9] => ram_q.RADDR9
addr_b_i[10] => ram_q.RADDR10
addr_b_i[11] => ram_q.RADDR11
addr_b_i[12] => ram_q.RADDR12
addr_b_i[13] => ram_q.RADDR13
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[4] <= data_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[5] <= data_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[6] <= data_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[7] <= data_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|tilemap:tilemap_mod
reset_i => tm_mode.OUTPUTSELECT
reset_i => tm_pixel_half_wr.OUTPUTSELECT
reset_i => state_s.OUTPUTSELECT
reset_i => state_s.OUTPUTSELECT
reset_i => state_s.OUTPUTSELECT
reset_i => state_s.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_x.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_abs_y.OUTPUTSELECT
reset_i => tm_pixel.OUTPUTSELECT
reset_i => tm_pixel.OUTPUTSELECT
reset_i => tm_pixel.OUTPUTSELECT
reset_i => tm_tilemap_0.OUTPUTSELECT
reset_i => tm_tilemap_0.OUTPUTSELECT
reset_i => tm_tilemap_0.OUTPUTSELECT
reset_i => tm_tilemap_0.OUTPUTSELECT
reset_i => tm_tilemap_0.OUTPUTSELECT
reset_i => tm_tilemap_0.OUTPUTSELECT
reset_i => tm_tilemap_0.OUTPUTSELECT
reset_i => tm_tilemap_0.OUTPUTSELECT
reset_i => tm_tilemap_1.OUTPUTSELECT
reset_i => tm_tilemap_1.OUTPUTSELECT
reset_i => tm_tilemap_1.OUTPUTSELECT
reset_i => tm_tilemap_1.OUTPUTSELECT
reset_i => tm_tilemap_1.OUTPUTSELECT
reset_i => tm_tilemap_1.OUTPUTSELECT
reset_i => tm_tilemap_1.OUTPUTSELECT
reset_i => tm_tilemap_1.OUTPUTSELECT
reset_i => tm_map_base_q.OUTPUTSELECT
reset_i => tm_map_base_q.OUTPUTSELECT
reset_i => tm_map_base_q.OUTPUTSELECT
reset_i => tm_map_base_q.OUTPUTSELECT
reset_i => tm_map_base_q.OUTPUTSELECT
reset_i => tm_map_base_q.OUTPUTSELECT
reset_i => tm_tile_base_q.OUTPUTSELECT
reset_i => tm_tile_base_q.OUTPUTSELECT
reset_i => tm_tile_base_q.OUTPUTSELECT
reset_i => tm_tile_base_q.OUTPUTSELECT
reset_i => tm_tile_base_q.OUTPUTSELECT
reset_i => tm_tile_base_q.OUTPUTSELECT
reset_i => tm_strip_flags_q.OUTPUTSELECT
reset_i => textmode_q.OUTPUTSELECT
reset_i => mode_512_q.OUTPUTSELECT
reset_i => tm_on_top_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => video_data_q.OUTPUTSELECT
reset_i => textmode_1.ENA
reset_i => textmode_0.ENA
clock_master_i => sdpram:tilemem.clk_a_i
clock_master_i => video_data_q[0].CLK
clock_master_i => video_data_q[1].CLK
clock_master_i => video_data_q[2].CLK
clock_master_i => video_data_q[3].CLK
clock_master_i => video_data_q[4].CLK
clock_master_i => video_data_q[5].CLK
clock_master_i => video_data_q[6].CLK
clock_master_i => video_data_q[7].CLK
clock_master_i => video_data_q[8].CLK
clock_master_i => video_data_q[9].CLK
clock_master_i => video_data_q[10].CLK
clock_master_i => yev[0].CLK
clock_master_i => yev[1].CLK
clock_master_i => yev[2].CLK
clock_master_i => yev[3].CLK
clock_master_i => yev[4].CLK
clock_master_i => yev[5].CLK
clock_master_i => yev[6].CLK
clock_master_i => yev[7].CLK
clock_master_i => ysv[0].CLK
clock_master_i => ysv[1].CLK
clock_master_i => ysv[2].CLK
clock_master_i => ysv[3].CLK
clock_master_i => ysv[4].CLK
clock_master_i => ysv[5].CLK
clock_master_i => ysv[6].CLK
clock_master_i => ysv[7].CLK
clock_master_i => xev[0].CLK
clock_master_i => xev[1].CLK
clock_master_i => xev[2].CLK
clock_master_i => xev[3].CLK
clock_master_i => xev[4].CLK
clock_master_i => xev[5].CLK
clock_master_i => xev[6].CLK
clock_master_i => xev[7].CLK
clock_master_i => xev[8].CLK
clock_master_i => xsv[0].CLK
clock_master_i => xsv[1].CLK
clock_master_i => xsv[2].CLK
clock_master_i => xsv[3].CLK
clock_master_i => xsv[4].CLK
clock_master_i => xsv[5].CLK
clock_master_i => xsv[6].CLK
clock_master_i => xsv[7].CLK
clock_master_i => xsv[8].CLK
clock_master_i => textmode_1.CLK
clock_master_i => textmode_0.CLK
clock_master_i => tm_on_top_q.CLK
clock_master_i => mode_512_q.CLK
clock_master_i => textmode_q.CLK
clock_master_i => tm_strip_flags_q.CLK
clock_master_i => tm_tile_base_q[0].CLK
clock_master_i => tm_tile_base_q[1].CLK
clock_master_i => tm_tile_base_q[2].CLK
clock_master_i => tm_tile_base_q[3].CLK
clock_master_i => tm_tile_base_q[4].CLK
clock_master_i => tm_tile_base_q[5].CLK
clock_master_i => tm_map_base_q[0].CLK
clock_master_i => tm_map_base_q[1].CLK
clock_master_i => tm_map_base_q[2].CLK
clock_master_i => tm_map_base_q[3].CLK
clock_master_i => tm_map_base_q[4].CLK
clock_master_i => tm_map_base_q[5].CLK
clock_master_i => tm_tilemap_1[0].CLK
clock_master_i => tm_tilemap_1[1].CLK
clock_master_i => tm_tilemap_1[2].CLK
clock_master_i => tm_tilemap_1[3].CLK
clock_master_i => tm_tilemap_1[4].CLK
clock_master_i => tm_tilemap_1[5].CLK
clock_master_i => tm_tilemap_1[6].CLK
clock_master_i => tm_tilemap_1[7].CLK
clock_master_i => tm_tilemap_0[0].CLK
clock_master_i => tm_tilemap_0[1].CLK
clock_master_i => tm_tilemap_0[2].CLK
clock_master_i => tm_tilemap_0[3].CLK
clock_master_i => tm_tilemap_0[4].CLK
clock_master_i => tm_tilemap_0[5].CLK
clock_master_i => tm_tilemap_0[6].CLK
clock_master_i => tm_tilemap_0[7].CLK
clock_master_i => tm_pixel[0].CLK
clock_master_i => tm_pixel[1].CLK
clock_master_i => tm_pixel[2].CLK
clock_master_i => tm_abs_y[0].CLK
clock_master_i => tm_abs_y[1].CLK
clock_master_i => tm_abs_y[2].CLK
clock_master_i => tm_abs_y[3].CLK
clock_master_i => tm_abs_y[4].CLK
clock_master_i => tm_abs_y[5].CLK
clock_master_i => tm_abs_y[6].CLK
clock_master_i => tm_abs_y[7].CLK
clock_master_i => tm_abs_y[8].CLK
clock_master_i => tm_abs_y[9].CLK
clock_master_i => tm_abs_y[10].CLK
clock_master_i => tm_abs_y[11].CLK
clock_master_i => tm_abs_x[0].CLK
clock_master_i => tm_abs_x[1].CLK
clock_master_i => tm_abs_x[2].CLK
clock_master_i => tm_abs_x[3].CLK
clock_master_i => tm_abs_x[4].CLK
clock_master_i => tm_abs_x[5].CLK
clock_master_i => tm_abs_x[6].CLK
clock_master_i => tm_abs_x[7].CLK
clock_master_i => tm_abs_x[8].CLK
clock_master_i => tm_abs_x[9].CLK
clock_master_i => tm_pixel_half_wr.CLK
clock_master_i => tm_mode.CLK
clock_master_i => state_s~1.DATAIN
clock_master_180o_i => tm_mem_ack_d.CLK
hcounter_i[0] => Equal0.IN7
hcounter_i[0] => video_addr[1].DATAB
hcounter_i[0] => video_addr[0].DATAA
hcounter_i[0] => LessThan4.IN18
hcounter_i[0] => LessThan5.IN9
hcounter_i[0] => LessThan6.IN9
hcounter_i[1] => Equal0.IN6
hcounter_i[1] => video_addr[2].DATAB
hcounter_i[1] => video_addr[1].DATAA
hcounter_i[1] => LessThan4.IN17
hcounter_i[1] => LessThan5.IN8
hcounter_i[1] => LessThan6.IN8
hcounter_i[2] => Equal0.IN5
hcounter_i[2] => hcount_effsub[3].DATAB
hcounter_i[2] => video_addr[2].DATAA
hcounter_i[2] => LessThan4.IN16
hcounter_i[2] => LessThan5.IN7
hcounter_i[2] => LessThan6.IN7
hcounter_i[3] => LessThan4.IN13
hcounter_i[3] => LessThan5.IN4
hcounter_i[3] => LessThan6.IN4
hcounter_i[3] => hcount_effsub[4].DATAB
hcounter_i[3] => hcount_effsub[3].DATAA
hcounter_i[4] => LessThan4.IN12
hcounter_i[4] => LessThan5.IN3
hcounter_i[4] => LessThan6.IN3
hcounter_i[4] => hcount_effsub[5].DATAB
hcounter_i[4] => hcount_effsub[4].DATAA
hcounter_i[5] => LessThan4.IN11
hcounter_i[5] => LessThan5.IN2
hcounter_i[5] => LessThan6.IN2
hcounter_i[5] => hcount_effsub[6].DATAB
hcounter_i[5] => hcount_effsub[5].DATAA
hcounter_i[6] => LessThan4.IN10
hcounter_i[6] => LessThan5.IN1
hcounter_i[6] => LessThan6.IN1
hcounter_i[6] => hcount_effsub[7].DATAB
hcounter_i[6] => hcount_effsub[6].DATAA
hcounter_i[7] => hcount_effsub.IN0
hcounter_i[7] => hcount_effsub[8].DATAB
hcounter_i[7] => hcount_effsub[7].DATAA
hcounter_i[7] => LessThan4.IN15
hcounter_i[7] => LessThan5.IN6
hcounter_i[7] => LessThan6.IN6
hcounter_i[8] => hcount_effsub.IN1
hcounter_i[8] => hcount_effsub[9].DATAB
hcounter_i[8] => hcount_effsub[8].DATAA
hcounter_i[8] => LessThan4.IN14
hcounter_i[8] => LessThan5.IN5
hcounter_i[8] => LessThan6.IN5
vcounter_i[0] => Add4.IN8
vcounter_i[0] => LessThan7.IN10
vcounter_i[0] => LessThan8.IN10
vcounter_i[1] => Add4.IN7
vcounter_i[1] => LessThan7.IN9
vcounter_i[1] => LessThan8.IN9
vcounter_i[2] => Add4.IN6
vcounter_i[2] => LessThan7.IN8
vcounter_i[2] => LessThan8.IN8
vcounter_i[3] => Add4.IN5
vcounter_i[3] => LessThan7.IN7
vcounter_i[3] => LessThan8.IN7
vcounter_i[4] => Add4.IN4
vcounter_i[4] => LessThan7.IN6
vcounter_i[4] => LessThan8.IN6
vcounter_i[5] => Add4.IN3
vcounter_i[5] => LessThan7.IN5
vcounter_i[5] => LessThan8.IN5
vcounter_i[6] => Add4.IN2
vcounter_i[6] => LessThan7.IN4
vcounter_i[6] => LessThan8.IN4
vcounter_i[7] => Add4.IN1
vcounter_i[7] => LessThan7.IN3
vcounter_i[7] => LessThan8.IN3
vcounter_i[8] => LessThan7.IN2
vcounter_i[8] => LessThan8.IN2
vcounter_i[8] => pixel_en_s.IN1
subpixel_i[0] => Equal0.IN9
subpixel_i[0] => Equal3.IN3
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[0] => video_data_q.OUTPUTSELECT
subpixel_i[1] => Equal0.IN8
subpixel_i[1] => video_addr[0].DATAB
subpixel_i[1] => Equal3.IN2
control_i[0] => tm_on_top_q.DATAB
control_i[1] => mode_512_q.DATAB
control_i[2] => ~NO_FANOUT~
control_i[3] => textmode_q.DATAB
control_i[4] => ~NO_FANOUT~
control_i[5] => tm_strip_flags_q.DATAB
control_i[6] => tm_mode.DATAB
default_flags_i[0] => tm_tilemap_1.DATAA
default_flags_i[1] => tm_tilemap_1.DATAA
default_flags_i[2] => tm_tilemap_1.DATAA
default_flags_i[3] => tm_tilemap_1.DATAA
default_flags_i[4] => tm_tilemap_1.DATAA
default_flags_i[5] => tm_tilemap_1.DATAA
default_flags_i[6] => tm_tilemap_1.DATAA
default_flags_i[7] => tm_tilemap_1.DATAA
transp_colour_i[0] => Equal5.IN3
transp_colour_i[1] => Equal5.IN2
transp_colour_i[2] => Equal5.IN1
transp_colour_i[3] => Equal5.IN0
tm_mem_addr_o[0] <= tm_mem_addr_sub.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[1] <= tm_mem_addr_sub.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[2] <= tm_mem_addr_sub.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[3] <= tm_mem_addr_sub.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[4] <= tm_mem_addr_sub.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[5] <= tm_mem_addr_sub.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[6] <= tm_mem_addr_sub.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[7] <= tm_mem_addr_sub.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_addr_o[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_rd_o <= tm_mem_rd_o.DB_MAX_OUTPUT_PORT_TYPE
tm_mem_ack_i => tm_mem_ack_d.DATAIN
tm_mem_data_i[0] => tm_tilemap_1.DATAB
tm_mem_data_i[0] => tm_tilemap_0.DATAB
tm_mem_data_i[0] => tm_tilemap_pixel_data_standard[0].DATAA
tm_mem_data_i[0] => ShiftLeft0.IN8
tm_mem_data_i[1] => tm_tilemap_1.DATAB
tm_mem_data_i[1] => tm_tilemap_0.DATAB
tm_mem_data_i[1] => tm_tilemap_pixel_data_standard[1].DATAA
tm_mem_data_i[1] => ShiftLeft0.IN7
tm_mem_data_i[2] => tm_tilemap_1.DATAB
tm_mem_data_i[2] => tm_tilemap_0.DATAB
tm_mem_data_i[2] => tm_tilemap_pixel_data_standard[2].DATAA
tm_mem_data_i[2] => ShiftLeft0.IN6
tm_mem_data_i[3] => tm_tilemap_1.DATAB
tm_mem_data_i[3] => tm_tilemap_0.DATAB
tm_mem_data_i[3] => tm_tilemap_pixel_data_standard[3].DATAA
tm_mem_data_i[3] => ShiftLeft0.IN5
tm_mem_data_i[4] => tm_tilemap_1.DATAB
tm_mem_data_i[4] => tm_tilemap_0.DATAB
tm_mem_data_i[4] => tm_tilemap_pixel_data_standard[0].DATAB
tm_mem_data_i[4] => ShiftLeft0.IN4
tm_mem_data_i[5] => tm_tilemap_1.DATAB
tm_mem_data_i[5] => tm_tilemap_0.DATAB
tm_mem_data_i[5] => tm_tilemap_pixel_data_standard[1].DATAB
tm_mem_data_i[5] => ShiftLeft0.IN3
tm_mem_data_i[6] => tm_tilemap_1.DATAB
tm_mem_data_i[6] => tm_tilemap_0.DATAB
tm_mem_data_i[6] => tm_tilemap_pixel_data_standard[2].DATAB
tm_mem_data_i[6] => ShiftLeft0.IN2
tm_mem_data_i[7] => tm_tilemap_1.DATAB
tm_mem_data_i[7] => tm_tilemap_0.DATAB
tm_mem_data_i[7] => tm_tilemap_pixel_data_standard[3].DATAB
tm_mem_data_i[7] => ShiftLeft0.IN1
tm_map_base_i[0] => tm_map_base_q.DATAB
tm_map_base_i[1] => tm_map_base_q.DATAB
tm_map_base_i[2] => tm_map_base_q.DATAB
tm_map_base_i[3] => tm_map_base_q.DATAB
tm_map_base_i[4] => tm_map_base_q.DATAB
tm_map_base_i[5] => tm_map_base_q.DATAB
tm_tile_base_i[0] => tm_tile_base_q.DATAB
tm_tile_base_i[1] => tm_tile_base_q.DATAB
tm_tile_base_i[2] => tm_tile_base_q.DATAB
tm_tile_base_i[3] => tm_tile_base_q.DATAB
tm_tile_base_i[4] => tm_tile_base_q.DATAB
tm_tile_base_i[5] => tm_tile_base_q.DATAB
pixel_o[0] <= video_data_q[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_o[1] <= video_data_q[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_o[2] <= video_data_q[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_o[3] <= video_data_q[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_o[4] <= video_data_q[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_o[5] <= video_data_q[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_o[6] <= video_data_q[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_o[7] <= video_data_q[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_en_o <= video_data_q[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_below_o <= video_data_q[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_textmode_o <= video_data_q[10].DB_MAX_OUTPUT_PORT_TYPE
tm_scroll_x_i[0] => tm_x_addend_0[0].DATAB
tm_scroll_x_i[1] => tm_x_addend_0[1].DATAB
tm_scroll_x_i[2] => tm_x_addend_0[2].DATAB
tm_scroll_x_i[3] => tm_x_addend_0[3].DATAB
tm_scroll_x_i[4] => tm_x_addend_0[4].DATAB
tm_scroll_x_i[5] => tm_x_addend_0[5].DATAB
tm_scroll_x_i[6] => tm_x_addend_0[6].DATAB
tm_scroll_x_i[7] => tm_x_addend_0[7].DATAB
tm_scroll_x_i[8] => tm_x_addend_0[8].DATAB
tm_scroll_x_i[9] => tm_x_addend_0[9].DATAB
tm_scroll_y_i[0] => Add4.IN16
tm_scroll_y_i[1] => Add4.IN15
tm_scroll_y_i[2] => Add4.IN14
tm_scroll_y_i[3] => Add4.IN13
tm_scroll_y_i[4] => Add4.IN12
tm_scroll_y_i[5] => Add4.IN11
tm_scroll_y_i[6] => Add4.IN10
tm_scroll_y_i[7] => Add4.IN9
clip_x1_i[0] => xsv[1].DATAIN
clip_x1_i[1] => xsv[2].DATAIN
clip_x1_i[2] => xsv[3].DATAIN
clip_x1_i[3] => xsv[4].DATAIN
clip_x1_i[4] => xsv[5].DATAIN
clip_x1_i[5] => xsv[6].DATAIN
clip_x1_i[6] => xsv[7].DATAIN
clip_x1_i[7] => xsv[8].DATAIN
clip_x2_i[0] => xev[1].DATAIN
clip_x2_i[1] => xev[2].DATAIN
clip_x2_i[2] => xev[3].DATAIN
clip_x2_i[3] => xev[4].DATAIN
clip_x2_i[4] => xev[5].DATAIN
clip_x2_i[5] => xev[6].DATAIN
clip_x2_i[6] => xev[7].DATAIN
clip_x2_i[7] => xev[8].DATAIN
clip_y1_i[0] => ysv[0].DATAIN
clip_y1_i[1] => ysv[1].DATAIN
clip_y1_i[2] => ysv[2].DATAIN
clip_y1_i[3] => ysv[3].DATAIN
clip_y1_i[4] => ysv[4].DATAIN
clip_y1_i[5] => ysv[5].DATAIN
clip_y1_i[6] => ysv[6].DATAIN
clip_y1_i[7] => ysv[7].DATAIN
clip_y2_i[0] => yev[0].DATAIN
clip_y2_i[1] => yev[1].DATAIN
clip_y2_i[2] => yev[2].DATAIN
clip_y2_i[3] => yev[3].DATAIN
clip_y2_i[4] => yev[4].DATAIN
clip_y2_i[5] => yev[5].DATAIN
clip_y2_i[6] => yev[6].DATAIN
clip_y2_i[7] => yev[7].DATAIN


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|tilemap:tilemap_mod|sdpram:tilemem
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q.CLK0
we_a_i => ram_q~13.DATAIN
we_a_i => ram_q.WE
addr_a_i[0] => ram_q~3.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[1] => ram_q~2.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[2] => ram_q~1.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[3] => ram_q~0.DATAIN
addr_a_i[3] => ram_q.WADDR3
data_a_i[0] => ram_q~12.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~11.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~10.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~9.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~8.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~7.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~6.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~5.DATAIN
data_a_i[7] => ram_q.DATAIN7
data_a_i[8] => ram_q~4.DATAIN
data_a_i[8] => ram_q.DATAIN8
addr_b_i[0] => ram_q.RADDR
addr_b_i[1] => ram_q.RADDR1
addr_b_i[2] => ram_q.RADDR2
addr_b_i[3] => ram_q.RADDR3
data_b_o[0] <= ram_q.DATAOUT
data_b_o[1] <= ram_q.DATAOUT1
data_b_o[2] <= ram_q.DATAOUT2
data_b_o[3] <= ram_q.DATAOUT3
data_b_o[4] <= ram_q.DATAOUT4
data_b_o[5] <= ram_q.DATAOUT5
data_b_o[6] <= ram_q.DATAOUT6
data_b_o[7] <= ram_q.DATAOUT7
data_b_o[8] <= ram_q.DATAOUT8


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|zxula:ula_mod
i_CLK_7 => flash_cnt[0].CLK
i_CLK_7 => flash_cnt[1].CLK
i_CLK_7 => flash_cnt[2].CLK
i_CLK_7 => flash_cnt[3].CLK
i_CLK_7 => flash_cnt[4].CLK
i_CLK_7 => scroll_1[0].CLK
i_CLK_7 => scroll_1[1].CLK
i_CLK_7 => scroll_1[2].CLK
i_CLK_7 => scroll_1[3].CLK
i_CLK_7 => screen_mode_1[2].CLK
i_CLK_7 => scroll_0[0].CLK
i_CLK_7 => scroll_0[1].CLK
i_CLK_7 => scroll_0[2].CLK
i_CLK_7 => scroll_0[3].CLK
i_CLK_7 => screen_mode_0[2].CLK
i_CLK_7 => vram_a[0].CLK
i_CLK_7 => vram_a[1].CLK
i_CLK_7 => vram_a[2].CLK
i_CLK_7 => vram_a[3].CLK
i_CLK_7 => vram_a[4].CLK
i_CLK_7 => vram_a[5].CLK
i_CLK_7 => vram_a[6].CLK
i_CLK_7 => vram_a[7].CLK
i_CLK_7 => vram_a[8].CLK
i_CLK_7 => vram_a[9].CLK
i_CLK_7 => vram_a[10].CLK
i_CLK_7 => vram_a[11].CLK
i_CLK_7 => vram_a[12].CLK
i_CLK_7 => vram_a[13].CLK
i_CLK_7 => vram_rd.CLK
i_CLK_7 => abyte10[0].CLK
i_CLK_7 => abyte10[1].CLK
i_CLK_7 => abyte10[2].CLK
i_CLK_7 => abyte10[3].CLK
i_CLK_7 => abyte10[4].CLK
i_CLK_7 => abyte10[5].CLK
i_CLK_7 => abyte10[6].CLK
i_CLK_7 => abyte10[7].CLK
i_CLK_7 => pbyte10[0].CLK
i_CLK_7 => pbyte10[1].CLK
i_CLK_7 => pbyte10[2].CLK
i_CLK_7 => pbyte10[3].CLK
i_CLK_7 => pbyte10[4].CLK
i_CLK_7 => pbyte10[5].CLK
i_CLK_7 => pbyte10[6].CLK
i_CLK_7 => pbyte10[7].CLK
i_CLK_7 => abyte00[0].CLK
i_CLK_7 => abyte00[1].CLK
i_CLK_7 => abyte00[2].CLK
i_CLK_7 => abyte00[3].CLK
i_CLK_7 => abyte00[4].CLK
i_CLK_7 => abyte00[5].CLK
i_CLK_7 => abyte00[6].CLK
i_CLK_7 => abyte00[7].CLK
i_CLK_7 => pbyte00[0].CLK
i_CLK_7 => pbyte00[1].CLK
i_CLK_7 => pbyte00[2].CLK
i_CLK_7 => pbyte00[3].CLK
i_CLK_7 => pbyte00[4].CLK
i_CLK_7 => pbyte00[5].CLK
i_CLK_7 => pbyte00[6].CLK
i_CLK_7 => pbyte00[7].CLK
i_CLK_7 => abyte01[0].CLK
i_CLK_7 => abyte01[1].CLK
i_CLK_7 => abyte01[2].CLK
i_CLK_7 => abyte01[3].CLK
i_CLK_7 => abyte01[4].CLK
i_CLK_7 => abyte01[5].CLK
i_CLK_7 => abyte01[6].CLK
i_CLK_7 => abyte01[7].CLK
i_CLK_7 => pbyte01[0].CLK
i_CLK_7 => pbyte01[1].CLK
i_CLK_7 => pbyte01[2].CLK
i_CLK_7 => pbyte01[3].CLK
i_CLK_7 => pbyte01[4].CLK
i_CLK_7 => pbyte01[5].CLK
i_CLK_7 => pbyte01[6].CLK
i_CLK_7 => pbyte01[7].CLK
i_CLK_7 => abyte11[0].CLK
i_CLK_7 => abyte11[1].CLK
i_CLK_7 => abyte11[2].CLK
i_CLK_7 => abyte11[3].CLK
i_CLK_7 => abyte11[4].CLK
i_CLK_7 => abyte11[5].CLK
i_CLK_7 => abyte11[6].CLK
i_CLK_7 => abyte11[7].CLK
i_CLK_7 => pbyte11[0].CLK
i_CLK_7 => pbyte11[1].CLK
i_CLK_7 => pbyte11[2].CLK
i_CLK_7 => pbyte11[3].CLK
i_CLK_7 => pbyte11[4].CLK
i_CLK_7 => pbyte11[5].CLK
i_CLK_7 => pbyte11[6].CLK
i_CLK_7 => pbyte11[7].CLK
i_CLK_7 => ula_shadow.CLK
i_CLK_7 => screen_mode[0].CLK
i_CLK_7 => screen_mode[1].CLK
i_CLK_7 => screen_mode[2].CLK
i_CLK_7 => py[0].CLK
i_CLK_7 => py[1].CLK
i_CLK_7 => py[2].CLK
i_CLK_7 => py[3].CLK
i_CLK_7 => py[4].CLK
i_CLK_7 => py[5].CLK
i_CLK_7 => py[6].CLK
i_CLK_7 => py[7].CLK
i_CLK_7 => px[0].CLK
i_CLK_7 => px[1].CLK
i_CLK_7 => px[2].CLK
i_CLK_7 => px[3].CLK
i_CLK_7 => px[4].CLK
i_CLK_7 => px[5].CLK
i_CLK_7 => px[6].CLK
i_CLK_7 => px[7].CLK
i_CLK_7 => px[8].CLK
i_CLK_7 => floating_bus_en.CLK
i_CLK_7 => floating_bus_r[0].CLK
i_CLK_7 => floating_bus_r[1].CLK
i_CLK_7 => floating_bus_r[2].CLK
i_CLK_7 => floating_bus_r[3].CLK
i_CLK_7 => floating_bus_r[4].CLK
i_CLK_7 => floating_bus_r[5].CLK
i_CLK_7 => floating_bus_r[6].CLK
i_CLK_7 => floating_bus_r[7].CLK
i_CLK_14 => border_active_d.CLK
i_CLK_14 => screen_mode_r[2].CLK
i_CLK_14 => attr_scroll_r[0].CLK
i_CLK_14 => attr_scroll_r[1].CLK
i_CLK_14 => attr_scroll_r[2].CLK
i_CLK_14 => attr_scroll_r[3].CLK
i_CLK_14 => attr_scroll_r[4].CLK
i_CLK_14 => attr_reg[0].CLK
i_CLK_14 => attr_reg[1].CLK
i_CLK_14 => attr_reg[2].CLK
i_CLK_14 => attr_reg[3].CLK
i_CLK_14 => attr_reg[4].CLK
i_CLK_14 => attr_reg[5].CLK
i_CLK_14 => attr_reg[6].CLK
i_CLK_14 => attr_reg[7].CLK
i_CLK_14 => attr_reg[8].CLK
i_CLK_14 => attr_reg[9].CLK
i_CLK_14 => attr_reg[10].CLK
i_CLK_14 => attr_reg[11].CLK
i_CLK_14 => attr_reg[12].CLK
i_CLK_14 => attr_reg[13].CLK
i_CLK_14 => attr_reg[14].CLK
i_CLK_14 => attr_reg[15].CLK
i_CLK_14 => shift_reg[0].CLK
i_CLK_14 => shift_reg[1].CLK
i_CLK_14 => shift_reg[2].CLK
i_CLK_14 => shift_reg[3].CLK
i_CLK_14 => shift_reg[4].CLK
i_CLK_14 => shift_reg[5].CLK
i_CLK_14 => shift_reg[6].CLK
i_CLK_14 => shift_reg[7].CLK
i_CLK_14 => shift_reg[8].CLK
i_CLK_14 => shift_reg[9].CLK
i_CLK_14 => shift_reg[10].CLK
i_CLK_14 => shift_reg[11].CLK
i_CLK_14 => shift_reg[12].CLK
i_CLK_14 => shift_reg[13].CLK
i_CLK_14 => shift_reg[14].CLK
i_CLK_14 => shift_reg[15].CLK
i_CLK_14 => sload_d.CLK
i_CLK_14 => ula_pixel[0].CLK
i_CLK_14 => ula_pixel[1].CLK
i_CLK_14 => ula_pixel[2].CLK
i_CLK_14 => ula_pixel[3].CLK
i_CLK_14 => ula_pixel[4].CLK
i_CLK_14 => ula_pixel[5].CLK
i_CLK_14 => ula_pixel[6].CLK
i_CLK_14 => ula_pixel[7].CLK
i_CLK_14 => ula_select_bgnd.CLK
i_CLK_CPU => ioreqtw3_n.CLK
i_CLK_CPU => mreq23_n.CLK
i_cpu_mreq_n => mreq23_n.DATAIN
i_cpu_mreq_n => o_cpu_wait_n.IN0
i_cpu_iorq_n => ioreqtw3_n.DATAIN
i_cpu_iorq_n => o_cpu_wait_n.IN0
i_hc[0] => Equal0.IN7
i_hc[0] => Equal1.IN7
i_hc[0] => Mux0.IN4
i_hc[0] => Mux1.IN4
i_hc[0] => Mux2.IN4
i_hc[0] => Mux3.IN4
i_hc[0] => Mux4.IN4
i_hc[0] => Mux5.IN4
i_hc[0] => Mux6.IN2
i_hc[0] => Mux7.IN2
i_hc[0] => Mux8.IN2
i_hc[0] => Mux9.IN3
i_hc[0] => Mux10.IN3
i_hc[0] => Mux11.IN3
i_hc[0] => Mux12.IN3
i_hc[0] => Mux13.IN3
i_hc[0] => Mux14.IN3
i_hc[0] => Mux15.IN3
i_hc[0] => Mux16.IN3
i_hc[0] => Mux17.IN3
i_hc[0] => Mux18.IN3
i_hc[0] => Mux19.IN3
i_hc[0] => Mux20.IN3
i_hc[0] => Mux21.IN3
i_hc[0] => Mux22.IN3
i_hc[0] => Mux23.IN3
i_hc[0] => Mux24.IN3
i_hc[0] => Mux25.IN3
i_hc[0] => Mux26.IN3
i_hc[0] => Mux27.IN3
i_hc[0] => Mux28.IN3
i_hc[0] => Mux29.IN3
i_hc[0] => Mux30.IN3
i_hc[0] => Mux31.IN3
i_hc[0] => Mux32.IN3
i_hc[0] => Mux33.IN3
i_hc[0] => Mux34.IN3
i_hc[0] => Mux35.IN3
i_hc[0] => Mux36.IN3
i_hc[0] => Mux37.IN3
i_hc[0] => Mux38.IN3
i_hc[0] => Mux39.IN3
i_hc[0] => Mux40.IN3
i_hc[0] => Mux41.IN3
i_hc[0] => Mux42.IN3
i_hc[0] => Mux43.IN3
i_hc[0] => Mux44.IN3
i_hc[0] => Mux45.IN3
i_hc[0] => Mux46.IN3
i_hc[0] => Mux47.IN3
i_hc[0] => Mux48.IN3
i_hc[0] => Mux49.IN3
i_hc[0] => Mux50.IN3
i_hc[0] => Mux51.IN3
i_hc[0] => Mux52.IN3
i_hc[0] => Mux53.IN3
i_hc[0] => Mux54.IN3
i_hc[0] => Mux55.IN3
i_hc[0] => Mux56.IN3
i_hc[0] => Mux57.IN3
i_hc[0] => Mux58.IN3
i_hc[0] => Mux59.IN3
i_hc[0] => Mux60.IN3
i_hc[0] => Mux61.IN3
i_hc[0] => Mux62.IN3
i_hc[0] => Mux63.IN3
i_hc[0] => Mux64.IN3
i_hc[0] => Mux65.IN3
i_hc[0] => Mux66.IN3
i_hc[0] => Mux67.IN3
i_hc[0] => Mux68.IN3
i_hc[0] => Mux69.IN3
i_hc[0] => Mux70.IN3
i_hc[0] => Mux71.IN3
i_hc[0] => Mux72.IN3
i_hc[0] => Mux73.IN3
i_hc[0] => Mux74.IN3
i_hc[0] => Mux75.IN3
i_hc[0] => Mux76.IN3
i_hc[0] => Mux77.IN3
i_hc[0] => Mux78.IN4
i_hc[0] => Mux79.IN4
i_hc[0] => Mux80.IN4
i_hc[0] => Mux81.IN4
i_hc[0] => Mux82.IN4
i_hc[0] => Mux83.IN4
i_hc[0] => Mux84.IN4
i_hc[0] => Mux85.IN4
i_hc[0] => Mux86.IN5
i_hc[0] => Equal4.IN7
i_hc[0] => Equal5.IN7
i_hc[0] => Equal6.IN7
i_hc[0] => Equal7.IN17
i_hc[0] => Add6.IN8
i_hc[0] => vram_rd.DATAIN
i_hc[1] => Equal0.IN6
i_hc[1] => Equal1.IN6
i_hc[1] => Mux0.IN3
i_hc[1] => Mux1.IN3
i_hc[1] => Mux2.IN3
i_hc[1] => Mux3.IN3
i_hc[1] => Mux4.IN3
i_hc[1] => Mux5.IN3
i_hc[1] => Mux6.IN1
i_hc[1] => Mux7.IN1
i_hc[1] => Mux8.IN1
i_hc[1] => Mux9.IN2
i_hc[1] => Mux10.IN2
i_hc[1] => Mux11.IN2
i_hc[1] => Mux12.IN2
i_hc[1] => Mux13.IN2
i_hc[1] => Mux14.IN2
i_hc[1] => Mux15.IN2
i_hc[1] => Mux16.IN2
i_hc[1] => Mux17.IN2
i_hc[1] => Mux18.IN2
i_hc[1] => Mux19.IN2
i_hc[1] => Mux20.IN2
i_hc[1] => Mux21.IN2
i_hc[1] => Mux22.IN2
i_hc[1] => Mux23.IN2
i_hc[1] => Mux24.IN2
i_hc[1] => Mux25.IN2
i_hc[1] => Mux26.IN2
i_hc[1] => Mux27.IN2
i_hc[1] => Mux28.IN2
i_hc[1] => Mux29.IN2
i_hc[1] => Mux30.IN2
i_hc[1] => Mux31.IN2
i_hc[1] => Mux32.IN2
i_hc[1] => Mux33.IN2
i_hc[1] => Mux34.IN2
i_hc[1] => Mux35.IN2
i_hc[1] => Mux36.IN2
i_hc[1] => Mux37.IN2
i_hc[1] => Mux38.IN2
i_hc[1] => Mux39.IN2
i_hc[1] => Mux40.IN2
i_hc[1] => Mux41.IN2
i_hc[1] => Mux42.IN2
i_hc[1] => Mux43.IN2
i_hc[1] => Mux44.IN2
i_hc[1] => Mux45.IN2
i_hc[1] => Mux46.IN2
i_hc[1] => Mux47.IN2
i_hc[1] => Mux48.IN2
i_hc[1] => Mux49.IN2
i_hc[1] => Mux50.IN2
i_hc[1] => Mux51.IN2
i_hc[1] => Mux52.IN2
i_hc[1] => Mux53.IN2
i_hc[1] => Mux54.IN2
i_hc[1] => Mux55.IN2
i_hc[1] => Mux56.IN2
i_hc[1] => Mux57.IN2
i_hc[1] => Mux58.IN2
i_hc[1] => Mux59.IN2
i_hc[1] => Mux60.IN2
i_hc[1] => Mux61.IN2
i_hc[1] => Mux62.IN2
i_hc[1] => Mux63.IN2
i_hc[1] => Mux64.IN2
i_hc[1] => Mux65.IN2
i_hc[1] => Mux66.IN2
i_hc[1] => Mux67.IN2
i_hc[1] => Mux68.IN2
i_hc[1] => Mux69.IN2
i_hc[1] => Mux70.IN2
i_hc[1] => Mux71.IN2
i_hc[1] => Mux72.IN2
i_hc[1] => Mux73.IN2
i_hc[1] => Mux74.IN2
i_hc[1] => Mux75.IN2
i_hc[1] => Mux76.IN2
i_hc[1] => Mux77.IN2
i_hc[1] => Mux78.IN3
i_hc[1] => Mux79.IN3
i_hc[1] => Mux80.IN3
i_hc[1] => Mux81.IN3
i_hc[1] => Mux82.IN3
i_hc[1] => Mux83.IN3
i_hc[1] => Mux84.IN3
i_hc[1] => Mux85.IN3
i_hc[1] => Mux86.IN4
i_hc[1] => Equal4.IN6
i_hc[1] => Equal5.IN6
i_hc[1] => Equal6.IN6
i_hc[1] => Equal7.IN16
i_hc[1] => Add6.IN7
i_hc[2] => Equal0.IN5
i_hc[2] => Equal1.IN5
i_hc[2] => Mux9.IN1
i_hc[2] => Mux10.IN1
i_hc[2] => Mux11.IN1
i_hc[2] => Mux12.IN1
i_hc[2] => Mux13.IN1
i_hc[2] => Mux14.IN1
i_hc[2] => Mux15.IN1
i_hc[2] => Mux16.IN1
i_hc[2] => Mux17.IN1
i_hc[2] => Mux18.IN1
i_hc[2] => Mux19.IN1
i_hc[2] => Mux20.IN1
i_hc[2] => Mux21.IN1
i_hc[2] => Mux22.IN1
i_hc[2] => Mux23.IN1
i_hc[2] => Mux24.IN1
i_hc[2] => Mux25.IN1
i_hc[2] => Mux26.IN1
i_hc[2] => Mux27.IN1
i_hc[2] => Mux28.IN1
i_hc[2] => Mux29.IN1
i_hc[2] => Mux30.IN1
i_hc[2] => Mux31.IN1
i_hc[2] => Mux32.IN1
i_hc[2] => Mux33.IN1
i_hc[2] => Mux34.IN1
i_hc[2] => Mux35.IN1
i_hc[2] => Mux36.IN1
i_hc[2] => Mux37.IN1
i_hc[2] => Mux38.IN1
i_hc[2] => Mux39.IN1
i_hc[2] => Mux40.IN1
i_hc[2] => Mux41.IN1
i_hc[2] => Mux42.IN1
i_hc[2] => Mux43.IN1
i_hc[2] => Mux44.IN1
i_hc[2] => Mux45.IN1
i_hc[2] => Mux46.IN1
i_hc[2] => Mux47.IN1
i_hc[2] => Mux48.IN1
i_hc[2] => Mux49.IN1
i_hc[2] => Mux50.IN1
i_hc[2] => Mux51.IN1
i_hc[2] => Mux52.IN1
i_hc[2] => Mux53.IN1
i_hc[2] => Mux54.IN1
i_hc[2] => Mux55.IN1
i_hc[2] => Mux56.IN1
i_hc[2] => Mux57.IN1
i_hc[2] => Mux58.IN1
i_hc[2] => Mux59.IN1
i_hc[2] => Mux60.IN1
i_hc[2] => Mux61.IN1
i_hc[2] => Mux62.IN1
i_hc[2] => Mux63.IN1
i_hc[2] => Mux64.IN1
i_hc[2] => Mux65.IN1
i_hc[2] => Mux66.IN1
i_hc[2] => Mux67.IN1
i_hc[2] => Mux68.IN1
i_hc[2] => Mux69.IN1
i_hc[2] => Mux70.IN1
i_hc[2] => Mux71.IN1
i_hc[2] => Mux72.IN1
i_hc[2] => Mux73.IN1
i_hc[2] => Mux74.IN1
i_hc[2] => Mux75.IN1
i_hc[2] => Mux76.IN1
i_hc[2] => Mux77.IN1
i_hc[2] => Mux78.IN2
i_hc[2] => Mux79.IN2
i_hc[2] => Mux80.IN2
i_hc[2] => Mux81.IN2
i_hc[2] => Mux82.IN2
i_hc[2] => Mux83.IN2
i_hc[2] => Mux84.IN2
i_hc[2] => Mux85.IN2
i_hc[2] => Mux86.IN3
i_hc[2] => Equal4.IN5
i_hc[2] => Equal5.IN5
i_hc[2] => Equal6.IN5
i_hc[2] => Equal7.IN15
i_hc[2] => Add6.IN6
i_hc[3] => Equal0.IN4
i_hc[3] => Equal1.IN4
i_hc[3] => Add1.IN5
i_hc[3] => Mux0.IN2
i_hc[3] => Mux1.IN2
i_hc[3] => Mux2.IN2
i_hc[3] => Mux3.IN2
i_hc[3] => Mux4.IN2
i_hc[3] => Mux5.IN2
i_hc[3] => Mux6.IN0
i_hc[3] => Mux7.IN0
i_hc[3] => Mux8.IN0
i_hc[3] => Mux9.IN0
i_hc[3] => Mux10.IN0
i_hc[3] => Mux11.IN0
i_hc[3] => Mux12.IN0
i_hc[3] => Mux13.IN0
i_hc[3] => Mux14.IN0
i_hc[3] => Mux15.IN0
i_hc[3] => Mux16.IN0
i_hc[3] => Mux17.IN0
i_hc[3] => Mux18.IN0
i_hc[3] => Mux19.IN0
i_hc[3] => Mux20.IN0
i_hc[3] => Mux21.IN0
i_hc[3] => Mux22.IN0
i_hc[3] => Mux23.IN0
i_hc[3] => Mux24.IN0
i_hc[3] => Mux25.IN0
i_hc[3] => Mux26.IN0
i_hc[3] => Mux27.IN0
i_hc[3] => Mux28.IN0
i_hc[3] => Mux29.IN0
i_hc[3] => Mux30.IN0
i_hc[3] => Mux31.IN0
i_hc[3] => Mux32.IN0
i_hc[3] => Mux33.IN0
i_hc[3] => Mux34.IN0
i_hc[3] => Mux35.IN0
i_hc[3] => Mux36.IN0
i_hc[3] => Mux37.IN0
i_hc[3] => Mux38.IN0
i_hc[3] => Mux39.IN0
i_hc[3] => Mux40.IN0
i_hc[3] => Mux41.IN0
i_hc[3] => Mux42.IN0
i_hc[3] => Mux43.IN0
i_hc[3] => Mux44.IN0
i_hc[3] => Mux45.IN0
i_hc[3] => Mux46.IN0
i_hc[3] => Mux47.IN0
i_hc[3] => Mux48.IN0
i_hc[3] => Mux49.IN0
i_hc[3] => Mux50.IN0
i_hc[3] => Mux51.IN0
i_hc[3] => Mux52.IN0
i_hc[3] => Mux53.IN0
i_hc[3] => Mux54.IN0
i_hc[3] => Mux55.IN0
i_hc[3] => Mux56.IN0
i_hc[3] => Mux57.IN0
i_hc[3] => Mux58.IN0
i_hc[3] => Mux59.IN0
i_hc[3] => Mux60.IN0
i_hc[3] => Mux61.IN0
i_hc[3] => Mux62.IN0
i_hc[3] => Mux63.IN0
i_hc[3] => Mux64.IN0
i_hc[3] => Mux65.IN0
i_hc[3] => Mux66.IN0
i_hc[3] => Mux67.IN0
i_hc[3] => Mux68.IN0
i_hc[3] => Mux69.IN0
i_hc[3] => Mux70.IN0
i_hc[3] => Mux71.IN0
i_hc[3] => Mux72.IN0
i_hc[3] => Mux73.IN0
i_hc[3] => Mux74.IN0
i_hc[3] => Mux75.IN0
i_hc[3] => Mux76.IN0
i_hc[3] => Mux77.IN0
i_hc[3] => Mux78.IN1
i_hc[3] => Mux79.IN1
i_hc[3] => Mux80.IN1
i_hc[3] => Mux81.IN1
i_hc[3] => Mux82.IN1
i_hc[3] => Mux83.IN1
i_hc[3] => Mux84.IN1
i_hc[3] => Mux85.IN1
i_hc[3] => Mux86.IN2
i_hc[3] => Equal4.IN4
i_hc[3] => Equal5.IN4
i_hc[3] => Equal6.IN4
i_hc[3] => Equal7.IN14
i_hc[3] => Add6.IN5
i_hc[4] => Add1.IN4
i_hc[4] => Equal7.IN13
i_hc[5] => Add1.IN3
i_hc[5] => Equal7.IN12
i_hc[6] => Add1.IN2
i_hc[6] => Equal7.IN11
i_hc[7] => Add1.IN1
i_hc[7] => Equal7.IN10
i_hc[8] => border_active_ula.IN1
i_hc[8] => Equal7.IN9
i_hc[8] => wait_s.IN1
i_vc[0] => Add0.IN10
i_vc[0] => Equal8.IN17
i_vc[0] => LessThan2.IN10
i_vc[0] => LessThan3.IN10
i_vc[1] => Add0.IN9
i_vc[1] => Equal8.IN16
i_vc[1] => LessThan2.IN9
i_vc[1] => LessThan3.IN9
i_vc[2] => Add0.IN8
i_vc[2] => Equal8.IN15
i_vc[2] => LessThan2.IN8
i_vc[2] => LessThan3.IN8
i_vc[3] => Add0.IN7
i_vc[3] => Equal8.IN14
i_vc[3] => LessThan2.IN7
i_vc[3] => LessThan3.IN7
i_vc[4] => Add0.IN6
i_vc[4] => Equal8.IN13
i_vc[4] => LessThan2.IN6
i_vc[4] => LessThan3.IN6
i_vc[5] => Add0.IN5
i_vc[5] => Equal8.IN12
i_vc[5] => LessThan2.IN5
i_vc[5] => LessThan3.IN5
i_vc[6] => Add0.IN4
i_vc[6] => border_active_v.IN0
i_vc[6] => Equal8.IN11
i_vc[6] => LessThan2.IN4
i_vc[6] => LessThan3.IN4
i_vc[7] => Add0.IN3
i_vc[7] => border_active_v.IN1
i_vc[7] => Equal8.IN10
i_vc[7] => LessThan2.IN3
i_vc[7] => LessThan3.IN3
i_vc[8] => Add0.IN2
i_vc[8] => border_active_v.IN1
i_vc[8] => Equal8.IN9
i_vc[8] => LessThan2.IN2
i_vc[8] => LessThan3.IN2
i_phc[0] => LessThan0.IN10
i_phc[0] => LessThan1.IN10
i_phc[1] => LessThan0.IN9
i_phc[1] => LessThan1.IN9
i_phc[2] => LessThan0.IN8
i_phc[2] => LessThan1.IN8
i_phc[3] => LessThan0.IN7
i_phc[3] => LessThan1.IN7
i_phc[4] => LessThan0.IN6
i_phc[4] => LessThan1.IN6
i_phc[5] => LessThan0.IN5
i_phc[5] => LessThan1.IN5
i_phc[6] => LessThan0.IN4
i_phc[6] => LessThan1.IN4
i_phc[7] => LessThan0.IN3
i_phc[7] => LessThan1.IN3
i_phc[8] => border_active.IN1
i_phc[8] => LessThan0.IN2
i_phc[8] => LessThan1.IN2
i_timing_pentagon => process_7.IN1
i_timing_p3 => o_ula_floating_bus.OUTPUTSELECT
i_timing_p3 => o_ula_floating_bus.OUTPUTSELECT
i_timing_p3 => o_ula_floating_bus.OUTPUTSELECT
i_timing_p3 => o_ula_floating_bus.OUTPUTSELECT
i_timing_p3 => o_ula_floating_bus.OUTPUTSELECT
i_timing_p3 => o_ula_floating_bus.OUTPUTSELECT
i_timing_p3 => o_ula_floating_bus.OUTPUTSELECT
i_timing_p3 => o_ula_floating_bus.OUTPUTSELECT
i_timing_p3 => o_ula_floating_bus.IN1
i_timing_p3 => wait_s.IN1
i_timing_p3 => o_cpu_wait_n.IN1
i_timing_p3 => o_cpu_contend.IN1
i_port_ff_reg[0] => screen_mode_s[0].DATAB
i_port_ff_reg[1] => screen_mode_s[1].DATAB
i_port_ff_reg[2] => screen_mode_s[2].DATAB
i_port_ff_reg[3] => attr_reg.DATAB
i_port_ff_reg[3] => attr_reg.DATAB
i_port_ff_reg[3] => attr_reg.DATAB
i_port_ff_reg[3] => attr_reg.DATAB
i_port_ff_reg[3] => attr_reg.DATAB
i_port_ff_reg[3] => attr_reg.DATAB
i_port_ff_reg[4] => attr_reg.DATAB
i_port_ff_reg[4] => attr_reg.DATAB
i_port_ff_reg[4] => attr_reg.DATAB
i_port_ff_reg[4] => attr_reg.DATAB
i_port_ff_reg[4] => attr_reg.DATAB
i_port_ff_reg[4] => attr_reg.DATAB
i_port_ff_reg[5] => attr_reg.DATAB
i_port_ff_reg[5] => attr_reg.DATAB
i_port_ff_reg[5] => attr_reg.DATAB
i_port_ff_reg[5] => attr_reg.DATAB
i_port_ff_reg[5] => attr_reg.DATAB
i_port_ff_reg[5] => attr_reg.DATAB
i_port_fe_border[0] => attr_reg.DATAB
i_port_fe_border[0] => attr_reg.DATAB
i_port_fe_border[0] => attr_reg.DATAA
i_port_fe_border[0] => attr_reg.DATAB
i_port_fe_border[0] => attr_reg.DATAB
i_port_fe_border[0] => attr_reg.DATAA
i_port_fe_border[1] => attr_reg.DATAB
i_port_fe_border[1] => attr_reg.DATAB
i_port_fe_border[1] => attr_reg.DATAA
i_port_fe_border[1] => attr_reg.DATAB
i_port_fe_border[1] => attr_reg.DATAB
i_port_fe_border[1] => attr_reg.DATAA
i_port_fe_border[2] => attr_reg.DATAB
i_port_fe_border[2] => attr_reg.DATAB
i_port_fe_border[2] => attr_reg.DATAA
i_port_fe_border[2] => attr_reg.DATAB
i_port_fe_border[2] => attr_reg.DATAB
i_port_fe_border[2] => attr_reg.DATAA
i_ula_shadow_en => screen_mode_s[2].OUTPUTSELECT
i_ula_shadow_en => screen_mode_s[1].OUTPUTSELECT
i_ula_shadow_en => screen_mode_s[0].OUTPUTSELECT
i_ula_shadow_en => ula_shadow.DATAIN
i_ulanext_en => ula_select_bgnd.OUTPUTSELECT
i_ulanext_en => ula_pixel.OUTPUTSELECT
i_ulanext_en => ula_pixel.OUTPUTSELECT
i_ulanext_en => ula_pixel.OUTPUTSELECT
i_ulanext_en => ula_pixel.OUTPUTSELECT
i_ulanext_en => ula_pixel.OUTPUTSELECT
i_ulanext_en => ula_pixel.OUTPUTSELECT
i_ulanext_en => ula_pixel.OUTPUTSELECT
i_ulanext_en => ula_pixel.OUTPUTSELECT
i_ulanext_en => pixel_en.IN1
i_ulanext_format[0] => Equal9.IN15
i_ulanext_format[0] => ula_pixel.IN1
i_ulanext_format[0] => Mux87.IN14
i_ulanext_format[0] => Mux88.IN13
i_ulanext_format[0] => Mux89.IN12
i_ulanext_format[0] => Mux90.IN11
i_ulanext_format[0] => Mux91.IN10
i_ulanext_format[0] => Mux92.IN9
i_ulanext_format[0] => Mux93.IN8
i_ulanext_format[0] => Mux94.IN7
i_ulanext_format[0] => Mux95.IN263
i_ulanext_format[1] => Equal9.IN14
i_ulanext_format[1] => ula_pixel.IN1
i_ulanext_format[1] => Mux87.IN13
i_ulanext_format[1] => Mux88.IN12
i_ulanext_format[1] => Mux89.IN11
i_ulanext_format[1] => Mux90.IN10
i_ulanext_format[1] => Mux91.IN9
i_ulanext_format[1] => Mux92.IN8
i_ulanext_format[1] => Mux93.IN7
i_ulanext_format[1] => Mux94.IN6
i_ulanext_format[1] => Mux95.IN262
i_ulanext_format[2] => Equal9.IN13
i_ulanext_format[2] => ula_pixel.IN1
i_ulanext_format[2] => Mux87.IN12
i_ulanext_format[2] => Mux88.IN11
i_ulanext_format[2] => Mux89.IN10
i_ulanext_format[2] => Mux90.IN9
i_ulanext_format[2] => Mux91.IN8
i_ulanext_format[2] => Mux92.IN7
i_ulanext_format[2] => Mux93.IN6
i_ulanext_format[2] => Mux94.IN5
i_ulanext_format[2] => Mux95.IN261
i_ulanext_format[3] => Equal9.IN12
i_ulanext_format[3] => ula_pixel.IN1
i_ulanext_format[3] => Mux87.IN11
i_ulanext_format[3] => Mux88.IN10
i_ulanext_format[3] => Mux89.IN9
i_ulanext_format[3] => Mux90.IN8
i_ulanext_format[3] => Mux91.IN7
i_ulanext_format[3] => Mux92.IN6
i_ulanext_format[3] => Mux93.IN5
i_ulanext_format[3] => Mux94.IN4
i_ulanext_format[3] => Mux95.IN260
i_ulanext_format[4] => Equal9.IN11
i_ulanext_format[4] => ula_pixel.IN1
i_ulanext_format[4] => Mux87.IN10
i_ulanext_format[4] => Mux88.IN9
i_ulanext_format[4] => Mux89.IN8
i_ulanext_format[4] => Mux90.IN7
i_ulanext_format[4] => Mux91.IN6
i_ulanext_format[4] => Mux92.IN5
i_ulanext_format[4] => Mux93.IN4
i_ulanext_format[4] => Mux94.IN3
i_ulanext_format[4] => Mux95.IN259
i_ulanext_format[5] => Equal9.IN10
i_ulanext_format[5] => ula_pixel.IN1
i_ulanext_format[5] => Mux87.IN9
i_ulanext_format[5] => Mux88.IN8
i_ulanext_format[5] => Mux89.IN7
i_ulanext_format[5] => Mux90.IN6
i_ulanext_format[5] => Mux91.IN5
i_ulanext_format[5] => Mux92.IN4
i_ulanext_format[5] => Mux93.IN3
i_ulanext_format[5] => Mux94.IN2
i_ulanext_format[5] => Mux95.IN258
i_ulanext_format[6] => Equal9.IN9
i_ulanext_format[6] => ula_pixel.IN1
i_ulanext_format[6] => Mux87.IN8
i_ulanext_format[6] => Mux88.IN7
i_ulanext_format[6] => Mux89.IN6
i_ulanext_format[6] => Mux90.IN5
i_ulanext_format[6] => Mux91.IN4
i_ulanext_format[6] => Mux92.IN3
i_ulanext_format[6] => Mux93.IN2
i_ulanext_format[6] => Mux94.IN1
i_ulanext_format[6] => Mux95.IN257
i_ulanext_format[7] => Equal9.IN8
i_ulanext_format[7] => ula_pixel.IN1
i_ulanext_format[7] => Mux87.IN7
i_ulanext_format[7] => Mux88.IN6
i_ulanext_format[7] => Mux89.IN5
i_ulanext_format[7] => Mux90.IN4
i_ulanext_format[7] => Mux91.IN3
i_ulanext_format[7] => Mux92.IN2
i_ulanext_format[7] => Mux93.IN1
i_ulanext_format[7] => Mux94.IN0
i_ulanext_format[7] => Mux95.IN256
i_ulap_en => ula_pixel.OUTPUTSELECT
i_ulap_en => ula_pixel.OUTPUTSELECT
i_ulap_en => ula_pixel.OUTPUTSELECT
i_ulap_en => ula_pixel.DATAA
i_ulap_en => ula_pixel.DATAA
i_ulap_en => pixel_en.IN1
o_ula_vram_a[0] <= vram_a[0].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[1] <= vram_a[1].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[2] <= vram_a[2].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[3] <= vram_a[3].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[4] <= vram_a[4].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[5] <= vram_a[5].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[6] <= vram_a[6].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[7] <= vram_a[7].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[8] <= vram_a[8].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[9] <= vram_a[9].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[10] <= vram_a[10].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[11] <= vram_a[11].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[12] <= vram_a[12].DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_a[13] <= vram_a[13].DB_MAX_OUTPUT_PORT_TYPE
o_ula_shadow <= ula_shadow.DB_MAX_OUTPUT_PORT_TYPE
o_ula_vram_rd <= vram_rd.DB_MAX_OUTPUT_PORT_TYPE
i_ula_vram_d[0] => Mux21.IN4
i_ula_vram_d[0] => Mux29.IN4
i_ula_vram_d[0] => Mux37.IN4
i_ula_vram_d[0] => Mux45.IN4
i_ula_vram_d[0] => Mux53.IN4
i_ula_vram_d[0] => Mux61.IN4
i_ula_vram_d[0] => Mux69.IN4
i_ula_vram_d[0] => Mux77.IN4
i_ula_vram_d[0] => Mux85.IN5
i_ula_vram_d[0] => Mux85.IN6
i_ula_vram_d[0] => Mux85.IN7
i_ula_vram_d[0] => Mux85.IN8
i_ula_vram_d[1] => Mux20.IN4
i_ula_vram_d[1] => Mux28.IN4
i_ula_vram_d[1] => Mux36.IN4
i_ula_vram_d[1] => Mux44.IN4
i_ula_vram_d[1] => Mux52.IN4
i_ula_vram_d[1] => Mux60.IN4
i_ula_vram_d[1] => Mux68.IN4
i_ula_vram_d[1] => Mux76.IN4
i_ula_vram_d[1] => Mux84.IN5
i_ula_vram_d[1] => Mux84.IN6
i_ula_vram_d[1] => Mux84.IN7
i_ula_vram_d[1] => Mux84.IN8
i_ula_vram_d[2] => Mux19.IN4
i_ula_vram_d[2] => Mux27.IN4
i_ula_vram_d[2] => Mux35.IN4
i_ula_vram_d[2] => Mux43.IN4
i_ula_vram_d[2] => Mux51.IN4
i_ula_vram_d[2] => Mux59.IN4
i_ula_vram_d[2] => Mux67.IN4
i_ula_vram_d[2] => Mux75.IN4
i_ula_vram_d[2] => Mux83.IN5
i_ula_vram_d[2] => Mux83.IN6
i_ula_vram_d[2] => Mux83.IN7
i_ula_vram_d[2] => Mux83.IN8
i_ula_vram_d[3] => Mux18.IN4
i_ula_vram_d[3] => Mux26.IN4
i_ula_vram_d[3] => Mux34.IN4
i_ula_vram_d[3] => Mux42.IN4
i_ula_vram_d[3] => Mux50.IN4
i_ula_vram_d[3] => Mux58.IN4
i_ula_vram_d[3] => Mux66.IN4
i_ula_vram_d[3] => Mux74.IN4
i_ula_vram_d[3] => Mux82.IN5
i_ula_vram_d[3] => Mux82.IN6
i_ula_vram_d[3] => Mux82.IN7
i_ula_vram_d[3] => Mux82.IN8
i_ula_vram_d[4] => Mux17.IN4
i_ula_vram_d[4] => Mux25.IN4
i_ula_vram_d[4] => Mux33.IN4
i_ula_vram_d[4] => Mux41.IN4
i_ula_vram_d[4] => Mux49.IN4
i_ula_vram_d[4] => Mux57.IN4
i_ula_vram_d[4] => Mux65.IN4
i_ula_vram_d[4] => Mux73.IN4
i_ula_vram_d[4] => Mux81.IN5
i_ula_vram_d[4] => Mux81.IN6
i_ula_vram_d[4] => Mux81.IN7
i_ula_vram_d[4] => Mux81.IN8
i_ula_vram_d[5] => Mux16.IN4
i_ula_vram_d[5] => Mux24.IN4
i_ula_vram_d[5] => Mux32.IN4
i_ula_vram_d[5] => Mux40.IN4
i_ula_vram_d[5] => Mux48.IN4
i_ula_vram_d[5] => Mux56.IN4
i_ula_vram_d[5] => Mux64.IN4
i_ula_vram_d[5] => Mux72.IN4
i_ula_vram_d[5] => Mux80.IN5
i_ula_vram_d[5] => Mux80.IN6
i_ula_vram_d[5] => Mux80.IN7
i_ula_vram_d[5] => Mux80.IN8
i_ula_vram_d[6] => Mux15.IN4
i_ula_vram_d[6] => Mux23.IN4
i_ula_vram_d[6] => Mux31.IN4
i_ula_vram_d[6] => Mux39.IN4
i_ula_vram_d[6] => Mux47.IN4
i_ula_vram_d[6] => Mux55.IN4
i_ula_vram_d[6] => Mux63.IN4
i_ula_vram_d[6] => Mux71.IN4
i_ula_vram_d[6] => Mux79.IN5
i_ula_vram_d[6] => Mux79.IN6
i_ula_vram_d[6] => Mux79.IN7
i_ula_vram_d[6] => Mux79.IN8
i_ula_vram_d[7] => Mux14.IN4
i_ula_vram_d[7] => Mux22.IN4
i_ula_vram_d[7] => Mux30.IN4
i_ula_vram_d[7] => Mux38.IN4
i_ula_vram_d[7] => Mux46.IN4
i_ula_vram_d[7] => Mux54.IN4
i_ula_vram_d[7] => Mux62.IN4
i_ula_vram_d[7] => Mux70.IN4
i_ula_vram_d[7] => Mux78.IN5
i_ula_vram_d[7] => Mux78.IN6
i_ula_vram_d[7] => Mux78.IN7
i_ula_vram_d[7] => Mux78.IN8
o_ula_border <= border_active.DB_MAX_OUTPUT_PORT_TYPE
o_ula_pixel[0] <= ula_pixel[0].DB_MAX_OUTPUT_PORT_TYPE
o_ula_pixel[1] <= ula_pixel[1].DB_MAX_OUTPUT_PORT_TYPE
o_ula_pixel[2] <= ula_pixel[2].DB_MAX_OUTPUT_PORT_TYPE
o_ula_pixel[3] <= ula_pixel[3].DB_MAX_OUTPUT_PORT_TYPE
o_ula_pixel[4] <= ula_pixel[4].DB_MAX_OUTPUT_PORT_TYPE
o_ula_pixel[5] <= ula_pixel[5].DB_MAX_OUTPUT_PORT_TYPE
o_ula_pixel[6] <= ula_pixel[6].DB_MAX_OUTPUT_PORT_TYPE
o_ula_pixel[7] <= ula_pixel[7].DB_MAX_OUTPUT_PORT_TYPE
o_ula_select_bgnd <= ula_select_bgnd.DB_MAX_OUTPUT_PORT_TYPE
o_ula_clipped <= o_ula_clipped.DB_MAX_OUTPUT_PORT_TYPE
i_ula_clip_x1[0] => LessThan0.IN18
i_ula_clip_x1[1] => LessThan0.IN17
i_ula_clip_x1[2] => LessThan0.IN16
i_ula_clip_x1[3] => LessThan0.IN15
i_ula_clip_x1[4] => LessThan0.IN14
i_ula_clip_x1[5] => LessThan0.IN13
i_ula_clip_x1[6] => LessThan0.IN12
i_ula_clip_x1[7] => LessThan0.IN11
i_ula_clip_x2[0] => LessThan1.IN18
i_ula_clip_x2[1] => LessThan1.IN17
i_ula_clip_x2[2] => LessThan1.IN16
i_ula_clip_x2[3] => LessThan1.IN15
i_ula_clip_x2[4] => LessThan1.IN14
i_ula_clip_x2[5] => LessThan1.IN13
i_ula_clip_x2[6] => LessThan1.IN12
i_ula_clip_x2[7] => LessThan1.IN11
i_ula_clip_y1[0] => LessThan2.IN18
i_ula_clip_y1[1] => LessThan2.IN17
i_ula_clip_y1[2] => LessThan2.IN16
i_ula_clip_y1[3] => LessThan2.IN15
i_ula_clip_y1[4] => LessThan2.IN14
i_ula_clip_y1[5] => LessThan2.IN13
i_ula_clip_y1[6] => LessThan2.IN12
i_ula_clip_y1[7] => LessThan2.IN11
i_ula_clip_y2[0] => LessThan3.IN18
i_ula_clip_y2[1] => LessThan3.IN17
i_ula_clip_y2[2] => LessThan3.IN16
i_ula_clip_y2[3] => LessThan3.IN15
i_ula_clip_y2[4] => LessThan3.IN14
i_ula_clip_y2[5] => LessThan3.IN13
i_ula_clip_y2[6] => LessThan3.IN12
i_ula_clip_y2[7] => LessThan3.IN11
i_ula_scroll_x[0] => px[0].DATAIN
i_ula_scroll_x[1] => px[1].DATAIN
i_ula_scroll_x[2] => px[2].DATAIN
i_ula_scroll_x[3] => Add1.IN10
i_ula_scroll_x[4] => Add1.IN9
i_ula_scroll_x[5] => Add1.IN8
i_ula_scroll_x[6] => Add1.IN7
i_ula_scroll_x[7] => Add1.IN6
i_ula_scroll_y[0] => Add0.IN18
i_ula_scroll_y[1] => Add0.IN17
i_ula_scroll_y[2] => Add0.IN16
i_ula_scroll_y[3] => Add0.IN15
i_ula_scroll_y[4] => Add0.IN14
i_ula_scroll_y[5] => Add0.IN13
i_ula_scroll_y[6] => Add0.IN12
i_ula_scroll_y[7] => Add0.IN11
i_ula_fine_scroll_x => px[8].DATAIN
i_p3_floating_bus[0] => o_ula_floating_bus.DATAB
i_p3_floating_bus[1] => o_ula_floating_bus.DATAB
i_p3_floating_bus[2] => o_ula_floating_bus.DATAB
i_p3_floating_bus[3] => o_ula_floating_bus.DATAB
i_p3_floating_bus[4] => o_ula_floating_bus.DATAB
i_p3_floating_bus[5] => o_ula_floating_bus.DATAB
i_p3_floating_bus[6] => o_ula_floating_bus.DATAB
i_p3_floating_bus[7] => o_ula_floating_bus.DATAB
o_ula_floating_bus[0] <= o_ula_floating_bus.DB_MAX_OUTPUT_PORT_TYPE
o_ula_floating_bus[1] <= o_ula_floating_bus.DB_MAX_OUTPUT_PORT_TYPE
o_ula_floating_bus[2] <= o_ula_floating_bus.DB_MAX_OUTPUT_PORT_TYPE
o_ula_floating_bus[3] <= o_ula_floating_bus.DB_MAX_OUTPUT_PORT_TYPE
o_ula_floating_bus[4] <= o_ula_floating_bus.DB_MAX_OUTPUT_PORT_TYPE
o_ula_floating_bus[5] <= o_ula_floating_bus.DB_MAX_OUTPUT_PORT_TYPE
o_ula_floating_bus[6] <= o_ula_floating_bus.DB_MAX_OUTPUT_PORT_TYPE
o_ula_floating_bus[7] <= o_ula_floating_bus.DB_MAX_OUTPUT_PORT_TYPE
i_contention_en => wait_s.IN1
i_contention_port => o_cpu_wait_n.IN1
i_contention_memory => o_cpu_contend.IN1
i_contention_memory => o_cpu_wait_n.IN1
o_cpu_wait_n <= o_cpu_wait_n.DB_MAX_OUTPUT_PORT_TYPE
o_cpu_contend <= o_cpu_contend.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|turbosound:turbosound_mod
clock_i => ym2149:psg0.CLK
clock_i => pcm_ay_R_o[0]~reg0.CLK
clock_i => pcm_ay_R_o[1]~reg0.CLK
clock_i => pcm_ay_R_o[2]~reg0.CLK
clock_i => pcm_ay_R_o[3]~reg0.CLK
clock_i => pcm_ay_R_o[4]~reg0.CLK
clock_i => pcm_ay_R_o[5]~reg0.CLK
clock_i => pcm_ay_R_o[6]~reg0.CLK
clock_i => pcm_ay_R_o[7]~reg0.CLK
clock_i => pcm_ay_R_o[8]~reg0.CLK
clock_i => pcm_ay_R_o[9]~reg0.CLK
clock_i => pcm_ay_R_o[10]~reg0.CLK
clock_i => pcm_ay_R_o[11]~reg0.CLK
clock_i => pcm_ay_L_o[0]~reg0.CLK
clock_i => pcm_ay_L_o[1]~reg0.CLK
clock_i => pcm_ay_L_o[2]~reg0.CLK
clock_i => pcm_ay_L_o[3]~reg0.CLK
clock_i => pcm_ay_L_o[4]~reg0.CLK
clock_i => pcm_ay_L_o[5]~reg0.CLK
clock_i => pcm_ay_L_o[6]~reg0.CLK
clock_i => pcm_ay_L_o[7]~reg0.CLK
clock_i => pcm_ay_L_o[8]~reg0.CLK
clock_i => pcm_ay_L_o[9]~reg0.CLK
clock_i => pcm_ay_L_o[10]~reg0.CLK
clock_i => pcm_ay_L_o[11]~reg0.CLK
clock_i => psg2_R[0].CLK
clock_i => psg2_R[1].CLK
clock_i => psg2_R[2].CLK
clock_i => psg2_R[3].CLK
clock_i => psg2_R[4].CLK
clock_i => psg2_R[5].CLK
clock_i => psg2_R[6].CLK
clock_i => psg2_R[7].CLK
clock_i => psg2_R[8].CLK
clock_i => psg2_R[9].CLK
clock_i => psg2_L[0].CLK
clock_i => psg2_L[1].CLK
clock_i => psg2_L[2].CLK
clock_i => psg2_L[3].CLK
clock_i => psg2_L[4].CLK
clock_i => psg2_L[5].CLK
clock_i => psg2_L[6].CLK
clock_i => psg2_L[7].CLK
clock_i => psg2_L[8].CLK
clock_i => psg2_L[9].CLK
clock_i => psg1_R[0].CLK
clock_i => psg1_R[1].CLK
clock_i => psg1_R[2].CLK
clock_i => psg1_R[3].CLK
clock_i => psg1_R[4].CLK
clock_i => psg1_R[5].CLK
clock_i => psg1_R[6].CLK
clock_i => psg1_R[7].CLK
clock_i => psg1_R[8].CLK
clock_i => psg1_R[9].CLK
clock_i => psg1_L[0].CLK
clock_i => psg1_L[1].CLK
clock_i => psg1_L[2].CLK
clock_i => psg1_L[3].CLK
clock_i => psg1_L[4].CLK
clock_i => psg1_L[5].CLK
clock_i => psg1_L[6].CLK
clock_i => psg1_L[7].CLK
clock_i => psg1_L[8].CLK
clock_i => psg1_L[9].CLK
clock_i => psg0_R[0].CLK
clock_i => psg0_R[1].CLK
clock_i => psg0_R[2].CLK
clock_i => psg0_R[3].CLK
clock_i => psg0_R[4].CLK
clock_i => psg0_R[5].CLK
clock_i => psg0_R[6].CLK
clock_i => psg0_R[7].CLK
clock_i => psg0_R[8].CLK
clock_i => psg0_R[9].CLK
clock_i => psg0_L[0].CLK
clock_i => psg0_L[1].CLK
clock_i => psg0_L[2].CLK
clock_i => psg0_L[3].CLK
clock_i => psg0_L[4].CLK
clock_i => psg0_L[5].CLK
clock_i => psg0_L[6].CLK
clock_i => psg0_L[7].CLK
clock_i => psg0_L[8].CLK
clock_i => psg0_L[9].CLK
clock_i => psg2_pan[0].CLK
clock_i => psg2_pan[1].CLK
clock_i => psg1_pan[0].CLK
clock_i => psg1_pan[1].CLK
clock_i => psg0_pan[0].CLK
clock_i => psg0_pan[1].CLK
clock_i => ay_select[0].CLK
clock_i => ay_select[1].CLK
clock_i => ym2149:psg1.CLK
clock_i => ym2149:psg2.CLK
clock_en_i => ym2149:psg0.ENA
clock_en_i => ym2149:psg1.ENA
clock_en_i => ym2149:psg2.ENA
reset_i => ay_select.OUTPUTSELECT
reset_i => ay_select.OUTPUTSELECT
reset_i => psg0_pan.OUTPUTSELECT
reset_i => psg0_pan.OUTPUTSELECT
reset_i => psg1_pan.OUTPUTSELECT
reset_i => psg1_pan.OUTPUTSELECT
reset_i => psg2_pan.OUTPUTSELECT
reset_i => psg2_pan.OUTPUTSELECT
reset_i => ym2149:psg0.RESET_H
reset_i => ym2149:psg1.RESET_H
reset_i => ym2149:psg2.RESET_H
aymode_i => ym2149:psg0.ctrl_aymode
aymode_i => ym2149:psg1.ctrl_aymode
aymode_i => ym2149:psg2.ctrl_aymode
turbosound_en_i => process_0.IN0
turbosound_en_i => process_1.IN1
turbosound_en_i => process_2.IN1
turbosound_en_i => process_3.IN1
psg_reg_addr_i => process_0.IN1
psg_reg_addr_i => psg_addr.IN1
psg_reg_wr_i => psg0_we.IN1
psg_reg_wr_i => psg1_we.IN1
psg_reg_wr_i => psg2_we.IN1
psg_d_i[0] => Mux0.IN2
psg_d_i[0] => Mux1.IN2
psg_d_i[0] => Mux2.IN5
psg_d_i[0] => Mux3.IN5
psg_d_i[0] => Mux4.IN2
psg_d_i[0] => Mux5.IN2
psg_d_i[0] => Mux6.IN3
psg_d_i[0] => Mux7.IN3
psg_d_i[0] => ym2149:psg0.I_DA[0]
psg_d_i[0] => ym2149:psg1.I_DA[0]
psg_d_i[0] => ym2149:psg2.I_DA[0]
psg_d_i[1] => Mux0.IN1
psg_d_i[1] => Mux1.IN1
psg_d_i[1] => Mux2.IN4
psg_d_i[1] => Mux3.IN4
psg_d_i[1] => Mux4.IN1
psg_d_i[1] => Mux5.IN1
psg_d_i[1] => Mux6.IN2
psg_d_i[1] => Mux7.IN2
psg_d_i[1] => ym2149:psg0.I_DA[1]
psg_d_i[1] => ym2149:psg1.I_DA[1]
psg_d_i[1] => ym2149:psg2.I_DA[1]
psg_d_i[2] => Equal0.IN5
psg_d_i[2] => ym2149:psg0.I_DA[2]
psg_d_i[2] => ym2149:psg1.I_DA[2]
psg_d_i[2] => ym2149:psg2.I_DA[2]
psg_d_i[3] => Equal0.IN4
psg_d_i[3] => ym2149:psg0.I_DA[3]
psg_d_i[3] => ym2149:psg1.I_DA[3]
psg_d_i[3] => ym2149:psg2.I_DA[3]
psg_d_i[4] => Equal0.IN3
psg_d_i[4] => ym2149:psg0.I_DA[4]
psg_d_i[4] => ym2149:psg1.I_DA[4]
psg_d_i[4] => ym2149:psg2.I_DA[4]
psg_d_i[5] => Mux1.IN0
psg_d_i[5] => Mux5.IN0
psg_d_i[5] => Mux7.IN0
psg_d_i[5] => Mux7.IN1
psg_d_i[5] => Equal1.IN5
psg_d_i[5] => ym2149:psg0.I_DA[5]
psg_d_i[5] => ym2149:psg1.I_DA[5]
psg_d_i[5] => ym2149:psg2.I_DA[5]
psg_d_i[6] => Mux0.IN0
psg_d_i[6] => Mux4.IN0
psg_d_i[6] => Mux6.IN0
psg_d_i[6] => Mux6.IN1
psg_d_i[6] => Equal1.IN4
psg_d_i[6] => ym2149:psg0.I_DA[6]
psg_d_i[6] => ym2149:psg1.I_DA[6]
psg_d_i[6] => ym2149:psg2.I_DA[6]
psg_d_i[7] => process_0.IN1
psg_d_i[7] => Equal1.IN3
psg_d_i[7] => ym2149:psg0.I_DA[7]
psg_d_i[7] => ym2149:psg1.I_DA[7]
psg_d_i[7] => ym2149:psg2.I_DA[7]
psg_d_o[0] <= psg_d_o.DB_MAX_OUTPUT_PORT_TYPE
psg_d_o[1] <= psg_d_o.DB_MAX_OUTPUT_PORT_TYPE
psg_d_o[2] <= psg_d_o.DB_MAX_OUTPUT_PORT_TYPE
psg_d_o[3] <= psg_d_o.DB_MAX_OUTPUT_PORT_TYPE
psg_d_o[4] <= psg_d_o.DB_MAX_OUTPUT_PORT_TYPE
psg_d_o[5] <= psg_d_o.DB_MAX_OUTPUT_PORT_TYPE
psg_d_o[6] <= psg_d_o.DB_MAX_OUTPUT_PORT_TYPE
psg_d_o[7] <= psg_d_o.DB_MAX_OUTPUT_PORT_TYPE
mono_mode_i[0] => psg0_L_mux.IN0
mono_mode_i[0] => psg0_R_mux[8].OUTPUTSELECT
mono_mode_i[0] => psg0_R_mux[7].OUTPUTSELECT
mono_mode_i[0] => psg0_R_mux[6].OUTPUTSELECT
mono_mode_i[0] => psg0_R_mux[5].OUTPUTSELECT
mono_mode_i[0] => psg0_R_mux[4].OUTPUTSELECT
mono_mode_i[0] => psg0_R_mux[3].OUTPUTSELECT
mono_mode_i[0] => psg0_R_mux[2].OUTPUTSELECT
mono_mode_i[0] => psg0_R_mux[1].OUTPUTSELECT
mono_mode_i[0] => psg0_R_mux[0].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[9].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[8].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[7].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[6].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[5].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[4].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[3].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[2].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[1].OUTPUTSELECT
mono_mode_i[0] => psg0_L_fin[0].OUTPUTSELECT
mono_mode_i[1] => psg1_L_mux.IN0
mono_mode_i[1] => psg1_R_mux[8].OUTPUTSELECT
mono_mode_i[1] => psg1_R_mux[7].OUTPUTSELECT
mono_mode_i[1] => psg1_R_mux[6].OUTPUTSELECT
mono_mode_i[1] => psg1_R_mux[5].OUTPUTSELECT
mono_mode_i[1] => psg1_R_mux[4].OUTPUTSELECT
mono_mode_i[1] => psg1_R_mux[3].OUTPUTSELECT
mono_mode_i[1] => psg1_R_mux[2].OUTPUTSELECT
mono_mode_i[1] => psg1_R_mux[1].OUTPUTSELECT
mono_mode_i[1] => psg1_R_mux[0].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[9].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[8].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[7].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[6].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[5].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[4].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[3].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[2].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[1].OUTPUTSELECT
mono_mode_i[1] => psg1_L_fin[0].OUTPUTSELECT
mono_mode_i[2] => psg2_L_mux.IN0
mono_mode_i[2] => psg2_R_mux[8].OUTPUTSELECT
mono_mode_i[2] => psg2_R_mux[7].OUTPUTSELECT
mono_mode_i[2] => psg2_R_mux[6].OUTPUTSELECT
mono_mode_i[2] => psg2_R_mux[5].OUTPUTSELECT
mono_mode_i[2] => psg2_R_mux[4].OUTPUTSELECT
mono_mode_i[2] => psg2_R_mux[3].OUTPUTSELECT
mono_mode_i[2] => psg2_R_mux[2].OUTPUTSELECT
mono_mode_i[2] => psg2_R_mux[1].OUTPUTSELECT
mono_mode_i[2] => psg2_R_mux[0].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[9].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[8].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[7].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[6].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[5].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[4].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[3].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[2].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[1].OUTPUTSELECT
mono_mode_i[2] => psg2_L_fin[0].OUTPUTSELECT
stereo_mode_i => psg0_L_mux.IN1
stereo_mode_i => psg1_L_mux.IN1
stereo_mode_i => psg2_L_mux.IN1
pcm_ay_L_o[0] <= pcm_ay_L_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[1] <= pcm_ay_L_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[2] <= pcm_ay_L_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[3] <= pcm_ay_L_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[4] <= pcm_ay_L_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[5] <= pcm_ay_L_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[6] <= pcm_ay_L_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[7] <= pcm_ay_L_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[8] <= pcm_ay_L_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[9] <= pcm_ay_L_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[10] <= pcm_ay_L_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_L_o[11] <= pcm_ay_L_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[0] <= pcm_ay_R_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[1] <= pcm_ay_R_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[2] <= pcm_ay_R_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[3] <= pcm_ay_R_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[4] <= pcm_ay_R_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[5] <= pcm_ay_R_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[6] <= pcm_ay_R_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[7] <= pcm_ay_R_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[8] <= pcm_ay_R_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[9] <= pcm_ay_R_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[10] <= pcm_ay_R_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_ay_R_o[11] <= pcm_ay_R_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg0
CLK => O_AUDIO_C[0]~reg0.CLK
CLK => O_AUDIO_C[1]~reg0.CLK
CLK => O_AUDIO_C[2]~reg0.CLK
CLK => O_AUDIO_C[3]~reg0.CLK
CLK => O_AUDIO_C[4]~reg0.CLK
CLK => O_AUDIO_C[5]~reg0.CLK
CLK => O_AUDIO_C[6]~reg0.CLK
CLK => O_AUDIO_C[7]~reg0.CLK
CLK => O_AUDIO_B[0]~reg0.CLK
CLK => O_AUDIO_B[1]~reg0.CLK
CLK => O_AUDIO_B[2]~reg0.CLK
CLK => O_AUDIO_B[3]~reg0.CLK
CLK => O_AUDIO_B[4]~reg0.CLK
CLK => O_AUDIO_B[5]~reg0.CLK
CLK => O_AUDIO_B[6]~reg0.CLK
CLK => O_AUDIO_B[7]~reg0.CLK
CLK => O_AUDIO_A[0]~reg0.CLK
CLK => O_AUDIO_A[1]~reg0.CLK
CLK => O_AUDIO_A[2]~reg0.CLK
CLK => O_AUDIO_A[3]~reg0.CLK
CLK => O_AUDIO_A[4]~reg0.CLK
CLK => O_AUDIO_A[5]~reg0.CLK
CLK => O_AUDIO_A[6]~reg0.CLK
CLK => O_AUDIO_A[7]~reg0.CLK
CLK => C[0].CLK
CLK => C[1].CLK
CLK => C[2].CLK
CLK => C[3].CLK
CLK => C[4].CLK
CLK => B[0].CLK
CLK => B[1].CLK
CLK => B[2].CLK
CLK => B[3].CLK
CLK => B[4].CLK
CLK => A[0].CLK
CLK => A[1].CLK
CLK => A[2].CLK
CLK => A[3].CLK
CLK => A[4].CLK
CLK => env_hold.CLK
CLK => env_inc.CLK
CLK => env_vol[0].CLK
CLK => env_vol[1].CLK
CLK => env_vol[2].CLK
CLK => env_vol[3].CLK
CLK => env_vol[4].CLK
CLK => env_ena.CLK
CLK => env_gen_cnt[0].CLK
CLK => env_gen_cnt[1].CLK
CLK => env_gen_cnt[2].CLK
CLK => env_gen_cnt[3].CLK
CLK => env_gen_cnt[4].CLK
CLK => env_gen_cnt[5].CLK
CLK => env_gen_cnt[6].CLK
CLK => env_gen_cnt[7].CLK
CLK => env_gen_cnt[8].CLK
CLK => env_gen_cnt[9].CLK
CLK => env_gen_cnt[10].CLK
CLK => env_gen_cnt[11].CLK
CLK => env_gen_cnt[12].CLK
CLK => env_gen_cnt[13].CLK
CLK => env_gen_cnt[14].CLK
CLK => env_gen_cnt[15].CLK
CLK => tone_gen_op[1].CLK
CLK => tone_gen_op[2].CLK
CLK => tone_gen_op[3].CLK
CLK => tone_gen_cnt[3][0].CLK
CLK => tone_gen_cnt[3][1].CLK
CLK => tone_gen_cnt[3][2].CLK
CLK => tone_gen_cnt[3][3].CLK
CLK => tone_gen_cnt[3][4].CLK
CLK => tone_gen_cnt[3][5].CLK
CLK => tone_gen_cnt[3][6].CLK
CLK => tone_gen_cnt[3][7].CLK
CLK => tone_gen_cnt[3][8].CLK
CLK => tone_gen_cnt[3][9].CLK
CLK => tone_gen_cnt[3][10].CLK
CLK => tone_gen_cnt[3][11].CLK
CLK => tone_gen_cnt[2][0].CLK
CLK => tone_gen_cnt[2][1].CLK
CLK => tone_gen_cnt[2][2].CLK
CLK => tone_gen_cnt[2][3].CLK
CLK => tone_gen_cnt[2][4].CLK
CLK => tone_gen_cnt[2][5].CLK
CLK => tone_gen_cnt[2][6].CLK
CLK => tone_gen_cnt[2][7].CLK
CLK => tone_gen_cnt[2][8].CLK
CLK => tone_gen_cnt[2][9].CLK
CLK => tone_gen_cnt[2][10].CLK
CLK => tone_gen_cnt[2][11].CLK
CLK => tone_gen_cnt[1][0].CLK
CLK => tone_gen_cnt[1][1].CLK
CLK => tone_gen_cnt[1][2].CLK
CLK => tone_gen_cnt[1][3].CLK
CLK => tone_gen_cnt[1][4].CLK
CLK => tone_gen_cnt[1][5].CLK
CLK => tone_gen_cnt[1][6].CLK
CLK => tone_gen_cnt[1][7].CLK
CLK => tone_gen_cnt[1][8].CLK
CLK => tone_gen_cnt[1][9].CLK
CLK => tone_gen_cnt[1][10].CLK
CLK => tone_gen_cnt[1][11].CLK
CLK => poly17[0].CLK
CLK => poly17[1].CLK
CLK => poly17[2].CLK
CLK => poly17[3].CLK
CLK => poly17[4].CLK
CLK => poly17[5].CLK
CLK => poly17[6].CLK
CLK => poly17[7].CLK
CLK => poly17[8].CLK
CLK => poly17[9].CLK
CLK => poly17[10].CLK
CLK => poly17[11].CLK
CLK => poly17[12].CLK
CLK => poly17[13].CLK
CLK => poly17[14].CLK
CLK => poly17[15].CLK
CLK => poly17[16].CLK
CLK => noise_gen_cnt[0].CLK
CLK => noise_gen_cnt[1].CLK
CLK => noise_gen_cnt[2].CLK
CLK => noise_gen_cnt[3].CLK
CLK => noise_gen_cnt[4].CLK
CLK => noise_div.CLK
CLK => cnt_div[0].CLK
CLK => cnt_div[1].CLK
CLK => cnt_div[2].CLK
CLK => cnt_div[3].CLK
CLK => ena_div_noise.CLK
CLK => ena_div.CLK
CLK => O_DA[0]~reg0.CLK
CLK => O_DA[1]~reg0.CLK
CLK => O_DA[2]~reg0.CLK
CLK => O_DA[3]~reg0.CLK
CLK => O_DA[4]~reg0.CLK
CLK => O_DA[5]~reg0.CLK
CLK => O_DA[6]~reg0.CLK
CLK => O_DA[7]~reg0.CLK
CLK => reg[15][0].CLK
CLK => reg[15][1].CLK
CLK => reg[15][2].CLK
CLK => reg[15][3].CLK
CLK => reg[15][4].CLK
CLK => reg[15][5].CLK
CLK => reg[15][6].CLK
CLK => reg[15][7].CLK
CLK => reg[14][0].CLK
CLK => reg[14][1].CLK
CLK => reg[14][2].CLK
CLK => reg[14][3].CLK
CLK => reg[14][4].CLK
CLK => reg[14][5].CLK
CLK => reg[14][6].CLK
CLK => reg[14][7].CLK
CLK => reg[13][0].CLK
CLK => reg[13][1].CLK
CLK => reg[13][2].CLK
CLK => reg[13][3].CLK
CLK => reg[13][4].CLK
CLK => reg[13][5].CLK
CLK => reg[13][6].CLK
CLK => reg[13][7].CLK
CLK => reg[12][0].CLK
CLK => reg[12][1].CLK
CLK => reg[12][2].CLK
CLK => reg[12][3].CLK
CLK => reg[12][4].CLK
CLK => reg[12][5].CLK
CLK => reg[12][6].CLK
CLK => reg[12][7].CLK
CLK => reg[11][0].CLK
CLK => reg[11][1].CLK
CLK => reg[11][2].CLK
CLK => reg[11][3].CLK
CLK => reg[11][4].CLK
CLK => reg[11][5].CLK
CLK => reg[11][6].CLK
CLK => reg[11][7].CLK
CLK => reg[10][0].CLK
CLK => reg[10][1].CLK
CLK => reg[10][2].CLK
CLK => reg[10][3].CLK
CLK => reg[10][4].CLK
CLK => reg[10][5].CLK
CLK => reg[10][6].CLK
CLK => reg[10][7].CLK
CLK => reg[9][0].CLK
CLK => reg[9][1].CLK
CLK => reg[9][2].CLK
CLK => reg[9][3].CLK
CLK => reg[9][4].CLK
CLK => reg[9][5].CLK
CLK => reg[9][6].CLK
CLK => reg[9][7].CLK
CLK => reg[8][0].CLK
CLK => reg[8][1].CLK
CLK => reg[8][2].CLK
CLK => reg[8][3].CLK
CLK => reg[8][4].CLK
CLK => reg[8][5].CLK
CLK => reg[8][6].CLK
CLK => reg[8][7].CLK
CLK => reg[7][0].CLK
CLK => reg[7][1].CLK
CLK => reg[7][2].CLK
CLK => reg[7][3].CLK
CLK => reg[7][4].CLK
CLK => reg[7][5].CLK
CLK => reg[7][6].CLK
CLK => reg[7][7].CLK
CLK => reg[6][0].CLK
CLK => reg[6][1].CLK
CLK => reg[6][2].CLK
CLK => reg[6][3].CLK
CLK => reg[6][4].CLK
CLK => reg[6][5].CLK
CLK => reg[6][6].CLK
CLK => reg[6][7].CLK
CLK => reg[5][0].CLK
CLK => reg[5][1].CLK
CLK => reg[5][2].CLK
CLK => reg[5][3].CLK
CLK => reg[5][4].CLK
CLK => reg[5][5].CLK
CLK => reg[5][6].CLK
CLK => reg[5][7].CLK
CLK => reg[4][0].CLK
CLK => reg[4][1].CLK
CLK => reg[4][2].CLK
CLK => reg[4][3].CLK
CLK => reg[4][4].CLK
CLK => reg[4][5].CLK
CLK => reg[4][6].CLK
CLK => reg[4][7].CLK
CLK => reg[3][0].CLK
CLK => reg[3][1].CLK
CLK => reg[3][2].CLK
CLK => reg[3][3].CLK
CLK => reg[3][4].CLK
CLK => reg[3][5].CLK
CLK => reg[3][6].CLK
CLK => reg[3][7].CLK
CLK => reg[2][0].CLK
CLK => reg[2][1].CLK
CLK => reg[2][2].CLK
CLK => reg[2][3].CLK
CLK => reg[2][4].CLK
CLK => reg[2][5].CLK
CLK => reg[2][6].CLK
CLK => reg[2][7].CLK
CLK => reg[1][0].CLK
CLK => reg[1][1].CLK
CLK => reg[1][2].CLK
CLK => reg[1][3].CLK
CLK => reg[1][4].CLK
CLK => reg[1][5].CLK
CLK => reg[1][6].CLK
CLK => reg[1][7].CLK
CLK => reg[0][0].CLK
CLK => reg[0][1].CLK
CLK => reg[0][2].CLK
CLK => reg[0][3].CLK
CLK => reg[0][4].CLK
CLK => reg[0][5].CLK
CLK => reg[0][6].CLK
CLK => reg[0][7].CLK
CLK => env_reset.CLK
CLK => addr[0].CLK
CLK => addr[1].CLK
CLK => addr[2].CLK
CLK => addr[3].CLK
CLK => addr[4].CLK
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_ena.OUTPUTSELECT
ENA => process_7.IN1
ENA => C[1].ENA
ENA => noise_div.ENA
ENA => poly17[0].ENA
ENA => tone_gen_op[1].ENA
ENA => C[0].ENA
ENA => C[2].ENA
ENA => C[3].ENA
ENA => C[4].ENA
ENA => B[0].ENA
ENA => B[1].ENA
ENA => B[2].ENA
ENA => B[3].ENA
ENA => B[4].ENA
ENA => A[0].ENA
ENA => A[1].ENA
ENA => A[2].ENA
ENA => A[3].ENA
ENA => A[4].ENA
ENA => tone_gen_op[2].ENA
ENA => tone_gen_op[3].ENA
ENA => tone_gen_cnt[3][0].ENA
ENA => tone_gen_cnt[3][1].ENA
ENA => tone_gen_cnt[3][2].ENA
ENA => tone_gen_cnt[3][3].ENA
ENA => tone_gen_cnt[3][4].ENA
ENA => tone_gen_cnt[3][5].ENA
ENA => tone_gen_cnt[3][6].ENA
ENA => tone_gen_cnt[3][7].ENA
ENA => tone_gen_cnt[3][8].ENA
ENA => tone_gen_cnt[3][9].ENA
ENA => tone_gen_cnt[3][10].ENA
ENA => tone_gen_cnt[3][11].ENA
ENA => tone_gen_cnt[2][0].ENA
ENA => tone_gen_cnt[2][1].ENA
ENA => tone_gen_cnt[2][2].ENA
ENA => tone_gen_cnt[2][3].ENA
ENA => tone_gen_cnt[2][4].ENA
ENA => tone_gen_cnt[2][5].ENA
ENA => tone_gen_cnt[2][6].ENA
ENA => tone_gen_cnt[2][7].ENA
ENA => tone_gen_cnt[2][8].ENA
ENA => tone_gen_cnt[2][9].ENA
ENA => tone_gen_cnt[2][10].ENA
ENA => tone_gen_cnt[2][11].ENA
ENA => tone_gen_cnt[1][0].ENA
ENA => tone_gen_cnt[1][1].ENA
ENA => tone_gen_cnt[1][2].ENA
ENA => tone_gen_cnt[1][3].ENA
ENA => tone_gen_cnt[1][4].ENA
ENA => tone_gen_cnt[1][5].ENA
ENA => tone_gen_cnt[1][6].ENA
ENA => tone_gen_cnt[1][7].ENA
ENA => tone_gen_cnt[1][8].ENA
ENA => tone_gen_cnt[1][9].ENA
ENA => tone_gen_cnt[1][10].ENA
ENA => tone_gen_cnt[1][11].ENA
ENA => poly17[1].ENA
ENA => poly17[2].ENA
ENA => poly17[3].ENA
ENA => poly17[4].ENA
ENA => poly17[5].ENA
ENA => poly17[6].ENA
ENA => poly17[7].ENA
ENA => poly17[8].ENA
ENA => poly17[9].ENA
ENA => poly17[10].ENA
ENA => poly17[11].ENA
ENA => poly17[12].ENA
ENA => poly17[13].ENA
ENA => poly17[14].ENA
ENA => poly17[15].ENA
ENA => poly17[16].ENA
ENA => noise_gen_cnt[0].ENA
ENA => noise_gen_cnt[1].ENA
ENA => noise_gen_cnt[2].ENA
ENA => noise_gen_cnt[3].ENA
ENA => noise_gen_cnt[4].ENA
ENA => cnt_div[0].ENA
ENA => cnt_div[1].ENA
ENA => cnt_div[2].ENA
ENA => cnt_div[3].ENA
ENA => ena_div_noise.ENA
ENA => ena_div.ENA
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => env_reset.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
I_SEL_L => cnt_div.DATAB
I_DA[0] => addr.DATAB
I_DA[0] => Mux7.IN0
I_DA[0] => Mux15.IN0
I_DA[0] => Mux23.IN0
I_DA[0] => Mux31.IN0
I_DA[0] => Mux39.IN0
I_DA[0] => Mux47.IN0
I_DA[0] => Mux55.IN0
I_DA[0] => Mux63.IN0
I_DA[0] => Mux71.IN0
I_DA[0] => Mux79.IN0
I_DA[0] => Mux87.IN0
I_DA[0] => Mux95.IN0
I_DA[0] => Mux103.IN0
I_DA[0] => Mux111.IN0
I_DA[0] => Mux119.IN0
I_DA[0] => Mux127.IN0
I_DA[1] => addr.DATAB
I_DA[1] => Mux6.IN0
I_DA[1] => Mux14.IN0
I_DA[1] => Mux22.IN0
I_DA[1] => Mux30.IN0
I_DA[1] => Mux38.IN0
I_DA[1] => Mux46.IN0
I_DA[1] => Mux54.IN0
I_DA[1] => Mux62.IN0
I_DA[1] => Mux70.IN0
I_DA[1] => Mux78.IN0
I_DA[1] => Mux86.IN0
I_DA[1] => Mux94.IN0
I_DA[1] => Mux102.IN0
I_DA[1] => Mux110.IN0
I_DA[1] => Mux118.IN0
I_DA[1] => Mux126.IN0
I_DA[2] => addr.DATAB
I_DA[2] => Mux5.IN0
I_DA[2] => Mux13.IN0
I_DA[2] => Mux21.IN0
I_DA[2] => Mux29.IN0
I_DA[2] => Mux37.IN0
I_DA[2] => Mux45.IN0
I_DA[2] => Mux53.IN0
I_DA[2] => Mux61.IN0
I_DA[2] => Mux69.IN0
I_DA[2] => Mux77.IN0
I_DA[2] => Mux85.IN0
I_DA[2] => Mux93.IN0
I_DA[2] => Mux101.IN0
I_DA[2] => Mux109.IN0
I_DA[2] => Mux117.IN0
I_DA[2] => Mux125.IN0
I_DA[3] => addr.DATAB
I_DA[3] => Mux4.IN0
I_DA[3] => Mux12.IN0
I_DA[3] => Mux20.IN0
I_DA[3] => Mux28.IN0
I_DA[3] => Mux36.IN0
I_DA[3] => Mux44.IN0
I_DA[3] => Mux52.IN0
I_DA[3] => Mux60.IN0
I_DA[3] => Mux68.IN0
I_DA[3] => Mux76.IN0
I_DA[3] => Mux84.IN0
I_DA[3] => Mux92.IN0
I_DA[3] => Mux100.IN0
I_DA[3] => Mux108.IN0
I_DA[3] => Mux116.IN0
I_DA[3] => Mux124.IN0
I_DA[4] => addr.DATAB
I_DA[4] => Mux3.IN0
I_DA[4] => Mux11.IN0
I_DA[4] => Mux19.IN0
I_DA[4] => Mux27.IN0
I_DA[4] => Mux35.IN0
I_DA[4] => Mux43.IN0
I_DA[4] => Mux51.IN0
I_DA[4] => Mux59.IN0
I_DA[4] => Mux67.IN0
I_DA[4] => Mux75.IN0
I_DA[4] => Mux83.IN0
I_DA[4] => Mux91.IN0
I_DA[4] => Mux99.IN0
I_DA[4] => Mux107.IN0
I_DA[4] => Mux115.IN0
I_DA[4] => Mux123.IN0
I_DA[5] => Mux2.IN0
I_DA[5] => Mux10.IN0
I_DA[5] => Mux18.IN0
I_DA[5] => Mux26.IN0
I_DA[5] => Mux34.IN0
I_DA[5] => Mux42.IN0
I_DA[5] => Mux50.IN0
I_DA[5] => Mux58.IN0
I_DA[5] => Mux66.IN0
I_DA[5] => Mux74.IN0
I_DA[5] => Mux82.IN0
I_DA[5] => Mux90.IN0
I_DA[5] => Mux98.IN0
I_DA[5] => Mux106.IN0
I_DA[5] => Mux114.IN0
I_DA[5] => Mux122.IN0
I_DA[6] => Mux1.IN0
I_DA[6] => Mux9.IN0
I_DA[6] => Mux17.IN0
I_DA[6] => Mux25.IN0
I_DA[6] => Mux33.IN0
I_DA[6] => Mux41.IN0
I_DA[6] => Mux49.IN0
I_DA[6] => Mux57.IN0
I_DA[6] => Mux65.IN0
I_DA[6] => Mux73.IN0
I_DA[6] => Mux81.IN0
I_DA[6] => Mux89.IN0
I_DA[6] => Mux97.IN0
I_DA[6] => Mux105.IN0
I_DA[6] => Mux113.IN0
I_DA[6] => Mux121.IN0
I_DA[7] => Mux0.IN0
I_DA[7] => Mux8.IN0
I_DA[7] => Mux16.IN0
I_DA[7] => Mux24.IN0
I_DA[7] => Mux32.IN0
I_DA[7] => Mux40.IN0
I_DA[7] => Mux48.IN0
I_DA[7] => Mux56.IN0
I_DA[7] => Mux64.IN0
I_DA[7] => Mux72.IN0
I_DA[7] => Mux80.IN0
I_DA[7] => Mux88.IN0
I_DA[7] => Mux96.IN0
I_DA[7] => Mux104.IN0
I_DA[7] => Mux112.IN0
I_DA[7] => Mux120.IN0
O_DA[0] <= O_DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[1] <= O_DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[2] <= O_DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[3] <= O_DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[4] <= O_DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[5] <= O_DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[6] <= O_DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[7] <= O_DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_we => process_1.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => process_2.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
port_a_i[0] => O_DA.IN1
port_a_i[0] => O_DA.DATAB
port_a_i[1] => O_DA.IN1
port_a_i[1] => O_DA.DATAB
port_a_i[2] => O_DA.IN1
port_a_i[2] => O_DA.DATAB
port_a_i[3] => O_DA.IN1
port_a_i[3] => O_DA.DATAB
port_a_i[4] => O_DA.IN1
port_a_i[4] => O_DA.DATAB
port_a_i[5] => O_DA.IN1
port_a_i[5] => O_DA.DATAB
port_a_i[6] => O_DA.IN1
port_a_i[6] => O_DA.DATAB
port_a_i[7] => O_DA.IN1
port_a_i[7] => O_DA.DATAB
port_a_o[0] <= reg[14][0].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[1] <= reg[14][1].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[2] <= reg[14][2].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[3] <= reg[14][3].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[4] <= reg[14][4].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[5] <= reg[14][5].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[6] <= reg[14][6].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[7] <= reg[14][7].DB_MAX_OUTPUT_PORT_TYPE
port_b_i[0] => O_DA.IN1
port_b_i[0] => O_DA.DATAB
port_b_i[1] => O_DA.IN1
port_b_i[1] => O_DA.DATAB
port_b_i[2] => O_DA.IN1
port_b_i[2] => O_DA.DATAB
port_b_i[3] => O_DA.IN1
port_b_i[3] => O_DA.DATAB
port_b_i[4] => O_DA.IN1
port_b_i[4] => O_DA.DATAB
port_b_i[5] => O_DA.IN1
port_b_i[5] => O_DA.DATAB
port_b_i[6] => O_DA.IN1
port_b_i[6] => O_DA.DATAB
port_b_i[7] => O_DA.IN1
port_b_i[7] => O_DA.DATAB
port_b_o[0] <= reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[1] <= reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[2] <= reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[3] <= reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[4] <= reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[5] <= reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[6] <= reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[7] <= reg[15][7].DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[0] <= O_AUDIO_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[1] <= O_AUDIO_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[2] <= O_AUDIO_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[3] <= O_AUDIO_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[4] <= O_AUDIO_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[5] <= O_AUDIO_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[6] <= O_AUDIO_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[7] <= O_AUDIO_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[0] <= O_AUDIO_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[1] <= O_AUDIO_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[2] <= O_AUDIO_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[3] <= O_AUDIO_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[4] <= O_AUDIO_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[5] <= O_AUDIO_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[6] <= O_AUDIO_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[7] <= O_AUDIO_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[0] <= O_AUDIO_C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[1] <= O_AUDIO_C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[2] <= O_AUDIO_C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[3] <= O_AUDIO_C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[4] <= O_AUDIO_C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[5] <= O_AUDIO_C[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[6] <= O_AUDIO_C[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[7] <= O_AUDIO_C[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg1
CLK => O_AUDIO_C[0]~reg0.CLK
CLK => O_AUDIO_C[1]~reg0.CLK
CLK => O_AUDIO_C[2]~reg0.CLK
CLK => O_AUDIO_C[3]~reg0.CLK
CLK => O_AUDIO_C[4]~reg0.CLK
CLK => O_AUDIO_C[5]~reg0.CLK
CLK => O_AUDIO_C[6]~reg0.CLK
CLK => O_AUDIO_C[7]~reg0.CLK
CLK => O_AUDIO_B[0]~reg0.CLK
CLK => O_AUDIO_B[1]~reg0.CLK
CLK => O_AUDIO_B[2]~reg0.CLK
CLK => O_AUDIO_B[3]~reg0.CLK
CLK => O_AUDIO_B[4]~reg0.CLK
CLK => O_AUDIO_B[5]~reg0.CLK
CLK => O_AUDIO_B[6]~reg0.CLK
CLK => O_AUDIO_B[7]~reg0.CLK
CLK => O_AUDIO_A[0]~reg0.CLK
CLK => O_AUDIO_A[1]~reg0.CLK
CLK => O_AUDIO_A[2]~reg0.CLK
CLK => O_AUDIO_A[3]~reg0.CLK
CLK => O_AUDIO_A[4]~reg0.CLK
CLK => O_AUDIO_A[5]~reg0.CLK
CLK => O_AUDIO_A[6]~reg0.CLK
CLK => O_AUDIO_A[7]~reg0.CLK
CLK => C[0].CLK
CLK => C[1].CLK
CLK => C[2].CLK
CLK => C[3].CLK
CLK => C[4].CLK
CLK => B[0].CLK
CLK => B[1].CLK
CLK => B[2].CLK
CLK => B[3].CLK
CLK => B[4].CLK
CLK => A[0].CLK
CLK => A[1].CLK
CLK => A[2].CLK
CLK => A[3].CLK
CLK => A[4].CLK
CLK => env_hold.CLK
CLK => env_inc.CLK
CLK => env_vol[0].CLK
CLK => env_vol[1].CLK
CLK => env_vol[2].CLK
CLK => env_vol[3].CLK
CLK => env_vol[4].CLK
CLK => env_ena.CLK
CLK => env_gen_cnt[0].CLK
CLK => env_gen_cnt[1].CLK
CLK => env_gen_cnt[2].CLK
CLK => env_gen_cnt[3].CLK
CLK => env_gen_cnt[4].CLK
CLK => env_gen_cnt[5].CLK
CLK => env_gen_cnt[6].CLK
CLK => env_gen_cnt[7].CLK
CLK => env_gen_cnt[8].CLK
CLK => env_gen_cnt[9].CLK
CLK => env_gen_cnt[10].CLK
CLK => env_gen_cnt[11].CLK
CLK => env_gen_cnt[12].CLK
CLK => env_gen_cnt[13].CLK
CLK => env_gen_cnt[14].CLK
CLK => env_gen_cnt[15].CLK
CLK => tone_gen_op[1].CLK
CLK => tone_gen_op[2].CLK
CLK => tone_gen_op[3].CLK
CLK => tone_gen_cnt[3][0].CLK
CLK => tone_gen_cnt[3][1].CLK
CLK => tone_gen_cnt[3][2].CLK
CLK => tone_gen_cnt[3][3].CLK
CLK => tone_gen_cnt[3][4].CLK
CLK => tone_gen_cnt[3][5].CLK
CLK => tone_gen_cnt[3][6].CLK
CLK => tone_gen_cnt[3][7].CLK
CLK => tone_gen_cnt[3][8].CLK
CLK => tone_gen_cnt[3][9].CLK
CLK => tone_gen_cnt[3][10].CLK
CLK => tone_gen_cnt[3][11].CLK
CLK => tone_gen_cnt[2][0].CLK
CLK => tone_gen_cnt[2][1].CLK
CLK => tone_gen_cnt[2][2].CLK
CLK => tone_gen_cnt[2][3].CLK
CLK => tone_gen_cnt[2][4].CLK
CLK => tone_gen_cnt[2][5].CLK
CLK => tone_gen_cnt[2][6].CLK
CLK => tone_gen_cnt[2][7].CLK
CLK => tone_gen_cnt[2][8].CLK
CLK => tone_gen_cnt[2][9].CLK
CLK => tone_gen_cnt[2][10].CLK
CLK => tone_gen_cnt[2][11].CLK
CLK => tone_gen_cnt[1][0].CLK
CLK => tone_gen_cnt[1][1].CLK
CLK => tone_gen_cnt[1][2].CLK
CLK => tone_gen_cnt[1][3].CLK
CLK => tone_gen_cnt[1][4].CLK
CLK => tone_gen_cnt[1][5].CLK
CLK => tone_gen_cnt[1][6].CLK
CLK => tone_gen_cnt[1][7].CLK
CLK => tone_gen_cnt[1][8].CLK
CLK => tone_gen_cnt[1][9].CLK
CLK => tone_gen_cnt[1][10].CLK
CLK => tone_gen_cnt[1][11].CLK
CLK => poly17[0].CLK
CLK => poly17[1].CLK
CLK => poly17[2].CLK
CLK => poly17[3].CLK
CLK => poly17[4].CLK
CLK => poly17[5].CLK
CLK => poly17[6].CLK
CLK => poly17[7].CLK
CLK => poly17[8].CLK
CLK => poly17[9].CLK
CLK => poly17[10].CLK
CLK => poly17[11].CLK
CLK => poly17[12].CLK
CLK => poly17[13].CLK
CLK => poly17[14].CLK
CLK => poly17[15].CLK
CLK => poly17[16].CLK
CLK => noise_gen_cnt[0].CLK
CLK => noise_gen_cnt[1].CLK
CLK => noise_gen_cnt[2].CLK
CLK => noise_gen_cnt[3].CLK
CLK => noise_gen_cnt[4].CLK
CLK => noise_div.CLK
CLK => cnt_div[0].CLK
CLK => cnt_div[1].CLK
CLK => cnt_div[2].CLK
CLK => cnt_div[3].CLK
CLK => ena_div_noise.CLK
CLK => ena_div.CLK
CLK => O_DA[0]~reg0.CLK
CLK => O_DA[1]~reg0.CLK
CLK => O_DA[2]~reg0.CLK
CLK => O_DA[3]~reg0.CLK
CLK => O_DA[4]~reg0.CLK
CLK => O_DA[5]~reg0.CLK
CLK => O_DA[6]~reg0.CLK
CLK => O_DA[7]~reg0.CLK
CLK => reg[15][0].CLK
CLK => reg[15][1].CLK
CLK => reg[15][2].CLK
CLK => reg[15][3].CLK
CLK => reg[15][4].CLK
CLK => reg[15][5].CLK
CLK => reg[15][6].CLK
CLK => reg[15][7].CLK
CLK => reg[14][0].CLK
CLK => reg[14][1].CLK
CLK => reg[14][2].CLK
CLK => reg[14][3].CLK
CLK => reg[14][4].CLK
CLK => reg[14][5].CLK
CLK => reg[14][6].CLK
CLK => reg[14][7].CLK
CLK => reg[13][0].CLK
CLK => reg[13][1].CLK
CLK => reg[13][2].CLK
CLK => reg[13][3].CLK
CLK => reg[13][4].CLK
CLK => reg[13][5].CLK
CLK => reg[13][6].CLK
CLK => reg[13][7].CLK
CLK => reg[12][0].CLK
CLK => reg[12][1].CLK
CLK => reg[12][2].CLK
CLK => reg[12][3].CLK
CLK => reg[12][4].CLK
CLK => reg[12][5].CLK
CLK => reg[12][6].CLK
CLK => reg[12][7].CLK
CLK => reg[11][0].CLK
CLK => reg[11][1].CLK
CLK => reg[11][2].CLK
CLK => reg[11][3].CLK
CLK => reg[11][4].CLK
CLK => reg[11][5].CLK
CLK => reg[11][6].CLK
CLK => reg[11][7].CLK
CLK => reg[10][0].CLK
CLK => reg[10][1].CLK
CLK => reg[10][2].CLK
CLK => reg[10][3].CLK
CLK => reg[10][4].CLK
CLK => reg[10][5].CLK
CLK => reg[10][6].CLK
CLK => reg[10][7].CLK
CLK => reg[9][0].CLK
CLK => reg[9][1].CLK
CLK => reg[9][2].CLK
CLK => reg[9][3].CLK
CLK => reg[9][4].CLK
CLK => reg[9][5].CLK
CLK => reg[9][6].CLK
CLK => reg[9][7].CLK
CLK => reg[8][0].CLK
CLK => reg[8][1].CLK
CLK => reg[8][2].CLK
CLK => reg[8][3].CLK
CLK => reg[8][4].CLK
CLK => reg[8][5].CLK
CLK => reg[8][6].CLK
CLK => reg[8][7].CLK
CLK => reg[7][0].CLK
CLK => reg[7][1].CLK
CLK => reg[7][2].CLK
CLK => reg[7][3].CLK
CLK => reg[7][4].CLK
CLK => reg[7][5].CLK
CLK => reg[7][6].CLK
CLK => reg[7][7].CLK
CLK => reg[6][0].CLK
CLK => reg[6][1].CLK
CLK => reg[6][2].CLK
CLK => reg[6][3].CLK
CLK => reg[6][4].CLK
CLK => reg[6][5].CLK
CLK => reg[6][6].CLK
CLK => reg[6][7].CLK
CLK => reg[5][0].CLK
CLK => reg[5][1].CLK
CLK => reg[5][2].CLK
CLK => reg[5][3].CLK
CLK => reg[5][4].CLK
CLK => reg[5][5].CLK
CLK => reg[5][6].CLK
CLK => reg[5][7].CLK
CLK => reg[4][0].CLK
CLK => reg[4][1].CLK
CLK => reg[4][2].CLK
CLK => reg[4][3].CLK
CLK => reg[4][4].CLK
CLK => reg[4][5].CLK
CLK => reg[4][6].CLK
CLK => reg[4][7].CLK
CLK => reg[3][0].CLK
CLK => reg[3][1].CLK
CLK => reg[3][2].CLK
CLK => reg[3][3].CLK
CLK => reg[3][4].CLK
CLK => reg[3][5].CLK
CLK => reg[3][6].CLK
CLK => reg[3][7].CLK
CLK => reg[2][0].CLK
CLK => reg[2][1].CLK
CLK => reg[2][2].CLK
CLK => reg[2][3].CLK
CLK => reg[2][4].CLK
CLK => reg[2][5].CLK
CLK => reg[2][6].CLK
CLK => reg[2][7].CLK
CLK => reg[1][0].CLK
CLK => reg[1][1].CLK
CLK => reg[1][2].CLK
CLK => reg[1][3].CLK
CLK => reg[1][4].CLK
CLK => reg[1][5].CLK
CLK => reg[1][6].CLK
CLK => reg[1][7].CLK
CLK => reg[0][0].CLK
CLK => reg[0][1].CLK
CLK => reg[0][2].CLK
CLK => reg[0][3].CLK
CLK => reg[0][4].CLK
CLK => reg[0][5].CLK
CLK => reg[0][6].CLK
CLK => reg[0][7].CLK
CLK => env_reset.CLK
CLK => addr[0].CLK
CLK => addr[1].CLK
CLK => addr[2].CLK
CLK => addr[3].CLK
CLK => addr[4].CLK
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_ena.OUTPUTSELECT
ENA => process_7.IN1
ENA => C[1].ENA
ENA => noise_div.ENA
ENA => poly17[0].ENA
ENA => tone_gen_op[1].ENA
ENA => C[0].ENA
ENA => C[2].ENA
ENA => C[3].ENA
ENA => C[4].ENA
ENA => B[0].ENA
ENA => B[1].ENA
ENA => B[2].ENA
ENA => B[3].ENA
ENA => B[4].ENA
ENA => A[0].ENA
ENA => A[1].ENA
ENA => A[2].ENA
ENA => A[3].ENA
ENA => A[4].ENA
ENA => tone_gen_op[2].ENA
ENA => tone_gen_op[3].ENA
ENA => tone_gen_cnt[3][0].ENA
ENA => tone_gen_cnt[3][1].ENA
ENA => tone_gen_cnt[3][2].ENA
ENA => tone_gen_cnt[3][3].ENA
ENA => tone_gen_cnt[3][4].ENA
ENA => tone_gen_cnt[3][5].ENA
ENA => tone_gen_cnt[3][6].ENA
ENA => tone_gen_cnt[3][7].ENA
ENA => tone_gen_cnt[3][8].ENA
ENA => tone_gen_cnt[3][9].ENA
ENA => tone_gen_cnt[3][10].ENA
ENA => tone_gen_cnt[3][11].ENA
ENA => tone_gen_cnt[2][0].ENA
ENA => tone_gen_cnt[2][1].ENA
ENA => tone_gen_cnt[2][2].ENA
ENA => tone_gen_cnt[2][3].ENA
ENA => tone_gen_cnt[2][4].ENA
ENA => tone_gen_cnt[2][5].ENA
ENA => tone_gen_cnt[2][6].ENA
ENA => tone_gen_cnt[2][7].ENA
ENA => tone_gen_cnt[2][8].ENA
ENA => tone_gen_cnt[2][9].ENA
ENA => tone_gen_cnt[2][10].ENA
ENA => tone_gen_cnt[2][11].ENA
ENA => tone_gen_cnt[1][0].ENA
ENA => tone_gen_cnt[1][1].ENA
ENA => tone_gen_cnt[1][2].ENA
ENA => tone_gen_cnt[1][3].ENA
ENA => tone_gen_cnt[1][4].ENA
ENA => tone_gen_cnt[1][5].ENA
ENA => tone_gen_cnt[1][6].ENA
ENA => tone_gen_cnt[1][7].ENA
ENA => tone_gen_cnt[1][8].ENA
ENA => tone_gen_cnt[1][9].ENA
ENA => tone_gen_cnt[1][10].ENA
ENA => tone_gen_cnt[1][11].ENA
ENA => poly17[1].ENA
ENA => poly17[2].ENA
ENA => poly17[3].ENA
ENA => poly17[4].ENA
ENA => poly17[5].ENA
ENA => poly17[6].ENA
ENA => poly17[7].ENA
ENA => poly17[8].ENA
ENA => poly17[9].ENA
ENA => poly17[10].ENA
ENA => poly17[11].ENA
ENA => poly17[12].ENA
ENA => poly17[13].ENA
ENA => poly17[14].ENA
ENA => poly17[15].ENA
ENA => poly17[16].ENA
ENA => noise_gen_cnt[0].ENA
ENA => noise_gen_cnt[1].ENA
ENA => noise_gen_cnt[2].ENA
ENA => noise_gen_cnt[3].ENA
ENA => noise_gen_cnt[4].ENA
ENA => cnt_div[0].ENA
ENA => cnt_div[1].ENA
ENA => cnt_div[2].ENA
ENA => cnt_div[3].ENA
ENA => ena_div_noise.ENA
ENA => ena_div.ENA
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => env_reset.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
I_SEL_L => cnt_div.DATAB
I_DA[0] => addr.DATAB
I_DA[0] => Mux7.IN0
I_DA[0] => Mux15.IN0
I_DA[0] => Mux23.IN0
I_DA[0] => Mux31.IN0
I_DA[0] => Mux39.IN0
I_DA[0] => Mux47.IN0
I_DA[0] => Mux55.IN0
I_DA[0] => Mux63.IN0
I_DA[0] => Mux71.IN0
I_DA[0] => Mux79.IN0
I_DA[0] => Mux87.IN0
I_DA[0] => Mux95.IN0
I_DA[0] => Mux103.IN0
I_DA[0] => Mux111.IN0
I_DA[0] => Mux119.IN0
I_DA[0] => Mux127.IN0
I_DA[1] => addr.DATAB
I_DA[1] => Mux6.IN0
I_DA[1] => Mux14.IN0
I_DA[1] => Mux22.IN0
I_DA[1] => Mux30.IN0
I_DA[1] => Mux38.IN0
I_DA[1] => Mux46.IN0
I_DA[1] => Mux54.IN0
I_DA[1] => Mux62.IN0
I_DA[1] => Mux70.IN0
I_DA[1] => Mux78.IN0
I_DA[1] => Mux86.IN0
I_DA[1] => Mux94.IN0
I_DA[1] => Mux102.IN0
I_DA[1] => Mux110.IN0
I_DA[1] => Mux118.IN0
I_DA[1] => Mux126.IN0
I_DA[2] => addr.DATAB
I_DA[2] => Mux5.IN0
I_DA[2] => Mux13.IN0
I_DA[2] => Mux21.IN0
I_DA[2] => Mux29.IN0
I_DA[2] => Mux37.IN0
I_DA[2] => Mux45.IN0
I_DA[2] => Mux53.IN0
I_DA[2] => Mux61.IN0
I_DA[2] => Mux69.IN0
I_DA[2] => Mux77.IN0
I_DA[2] => Mux85.IN0
I_DA[2] => Mux93.IN0
I_DA[2] => Mux101.IN0
I_DA[2] => Mux109.IN0
I_DA[2] => Mux117.IN0
I_DA[2] => Mux125.IN0
I_DA[3] => addr.DATAB
I_DA[3] => Mux4.IN0
I_DA[3] => Mux12.IN0
I_DA[3] => Mux20.IN0
I_DA[3] => Mux28.IN0
I_DA[3] => Mux36.IN0
I_DA[3] => Mux44.IN0
I_DA[3] => Mux52.IN0
I_DA[3] => Mux60.IN0
I_DA[3] => Mux68.IN0
I_DA[3] => Mux76.IN0
I_DA[3] => Mux84.IN0
I_DA[3] => Mux92.IN0
I_DA[3] => Mux100.IN0
I_DA[3] => Mux108.IN0
I_DA[3] => Mux116.IN0
I_DA[3] => Mux124.IN0
I_DA[4] => addr.DATAB
I_DA[4] => Mux3.IN0
I_DA[4] => Mux11.IN0
I_DA[4] => Mux19.IN0
I_DA[4] => Mux27.IN0
I_DA[4] => Mux35.IN0
I_DA[4] => Mux43.IN0
I_DA[4] => Mux51.IN0
I_DA[4] => Mux59.IN0
I_DA[4] => Mux67.IN0
I_DA[4] => Mux75.IN0
I_DA[4] => Mux83.IN0
I_DA[4] => Mux91.IN0
I_DA[4] => Mux99.IN0
I_DA[4] => Mux107.IN0
I_DA[4] => Mux115.IN0
I_DA[4] => Mux123.IN0
I_DA[5] => Mux2.IN0
I_DA[5] => Mux10.IN0
I_DA[5] => Mux18.IN0
I_DA[5] => Mux26.IN0
I_DA[5] => Mux34.IN0
I_DA[5] => Mux42.IN0
I_DA[5] => Mux50.IN0
I_DA[5] => Mux58.IN0
I_DA[5] => Mux66.IN0
I_DA[5] => Mux74.IN0
I_DA[5] => Mux82.IN0
I_DA[5] => Mux90.IN0
I_DA[5] => Mux98.IN0
I_DA[5] => Mux106.IN0
I_DA[5] => Mux114.IN0
I_DA[5] => Mux122.IN0
I_DA[6] => Mux1.IN0
I_DA[6] => Mux9.IN0
I_DA[6] => Mux17.IN0
I_DA[6] => Mux25.IN0
I_DA[6] => Mux33.IN0
I_DA[6] => Mux41.IN0
I_DA[6] => Mux49.IN0
I_DA[6] => Mux57.IN0
I_DA[6] => Mux65.IN0
I_DA[6] => Mux73.IN0
I_DA[6] => Mux81.IN0
I_DA[6] => Mux89.IN0
I_DA[6] => Mux97.IN0
I_DA[6] => Mux105.IN0
I_DA[6] => Mux113.IN0
I_DA[6] => Mux121.IN0
I_DA[7] => Mux0.IN0
I_DA[7] => Mux8.IN0
I_DA[7] => Mux16.IN0
I_DA[7] => Mux24.IN0
I_DA[7] => Mux32.IN0
I_DA[7] => Mux40.IN0
I_DA[7] => Mux48.IN0
I_DA[7] => Mux56.IN0
I_DA[7] => Mux64.IN0
I_DA[7] => Mux72.IN0
I_DA[7] => Mux80.IN0
I_DA[7] => Mux88.IN0
I_DA[7] => Mux96.IN0
I_DA[7] => Mux104.IN0
I_DA[7] => Mux112.IN0
I_DA[7] => Mux120.IN0
O_DA[0] <= O_DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[1] <= O_DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[2] <= O_DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[3] <= O_DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[4] <= O_DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[5] <= O_DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[6] <= O_DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[7] <= O_DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_we => process_1.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => process_2.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
port_a_i[0] => O_DA.IN1
port_a_i[0] => O_DA.DATAB
port_a_i[1] => O_DA.IN1
port_a_i[1] => O_DA.DATAB
port_a_i[2] => O_DA.IN1
port_a_i[2] => O_DA.DATAB
port_a_i[3] => O_DA.IN1
port_a_i[3] => O_DA.DATAB
port_a_i[4] => O_DA.IN1
port_a_i[4] => O_DA.DATAB
port_a_i[5] => O_DA.IN1
port_a_i[5] => O_DA.DATAB
port_a_i[6] => O_DA.IN1
port_a_i[6] => O_DA.DATAB
port_a_i[7] => O_DA.IN1
port_a_i[7] => O_DA.DATAB
port_a_o[0] <= reg[14][0].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[1] <= reg[14][1].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[2] <= reg[14][2].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[3] <= reg[14][3].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[4] <= reg[14][4].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[5] <= reg[14][5].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[6] <= reg[14][6].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[7] <= reg[14][7].DB_MAX_OUTPUT_PORT_TYPE
port_b_i[0] => O_DA.IN1
port_b_i[0] => O_DA.DATAB
port_b_i[1] => O_DA.IN1
port_b_i[1] => O_DA.DATAB
port_b_i[2] => O_DA.IN1
port_b_i[2] => O_DA.DATAB
port_b_i[3] => O_DA.IN1
port_b_i[3] => O_DA.DATAB
port_b_i[4] => O_DA.IN1
port_b_i[4] => O_DA.DATAB
port_b_i[5] => O_DA.IN1
port_b_i[5] => O_DA.DATAB
port_b_i[6] => O_DA.IN1
port_b_i[6] => O_DA.DATAB
port_b_i[7] => O_DA.IN1
port_b_i[7] => O_DA.DATAB
port_b_o[0] <= reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[1] <= reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[2] <= reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[3] <= reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[4] <= reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[5] <= reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[6] <= reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[7] <= reg[15][7].DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[0] <= O_AUDIO_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[1] <= O_AUDIO_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[2] <= O_AUDIO_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[3] <= O_AUDIO_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[4] <= O_AUDIO_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[5] <= O_AUDIO_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[6] <= O_AUDIO_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[7] <= O_AUDIO_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[0] <= O_AUDIO_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[1] <= O_AUDIO_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[2] <= O_AUDIO_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[3] <= O_AUDIO_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[4] <= O_AUDIO_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[5] <= O_AUDIO_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[6] <= O_AUDIO_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[7] <= O_AUDIO_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[0] <= O_AUDIO_C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[1] <= O_AUDIO_C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[2] <= O_AUDIO_C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[3] <= O_AUDIO_C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[4] <= O_AUDIO_C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[5] <= O_AUDIO_C[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[6] <= O_AUDIO_C[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[7] <= O_AUDIO_C[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|turbosound:turbosound_mod|YM2149:psg2
CLK => O_AUDIO_C[0]~reg0.CLK
CLK => O_AUDIO_C[1]~reg0.CLK
CLK => O_AUDIO_C[2]~reg0.CLK
CLK => O_AUDIO_C[3]~reg0.CLK
CLK => O_AUDIO_C[4]~reg0.CLK
CLK => O_AUDIO_C[5]~reg0.CLK
CLK => O_AUDIO_C[6]~reg0.CLK
CLK => O_AUDIO_C[7]~reg0.CLK
CLK => O_AUDIO_B[0]~reg0.CLK
CLK => O_AUDIO_B[1]~reg0.CLK
CLK => O_AUDIO_B[2]~reg0.CLK
CLK => O_AUDIO_B[3]~reg0.CLK
CLK => O_AUDIO_B[4]~reg0.CLK
CLK => O_AUDIO_B[5]~reg0.CLK
CLK => O_AUDIO_B[6]~reg0.CLK
CLK => O_AUDIO_B[7]~reg0.CLK
CLK => O_AUDIO_A[0]~reg0.CLK
CLK => O_AUDIO_A[1]~reg0.CLK
CLK => O_AUDIO_A[2]~reg0.CLK
CLK => O_AUDIO_A[3]~reg0.CLK
CLK => O_AUDIO_A[4]~reg0.CLK
CLK => O_AUDIO_A[5]~reg0.CLK
CLK => O_AUDIO_A[6]~reg0.CLK
CLK => O_AUDIO_A[7]~reg0.CLK
CLK => C[0].CLK
CLK => C[1].CLK
CLK => C[2].CLK
CLK => C[3].CLK
CLK => C[4].CLK
CLK => B[0].CLK
CLK => B[1].CLK
CLK => B[2].CLK
CLK => B[3].CLK
CLK => B[4].CLK
CLK => A[0].CLK
CLK => A[1].CLK
CLK => A[2].CLK
CLK => A[3].CLK
CLK => A[4].CLK
CLK => env_hold.CLK
CLK => env_inc.CLK
CLK => env_vol[0].CLK
CLK => env_vol[1].CLK
CLK => env_vol[2].CLK
CLK => env_vol[3].CLK
CLK => env_vol[4].CLK
CLK => env_ena.CLK
CLK => env_gen_cnt[0].CLK
CLK => env_gen_cnt[1].CLK
CLK => env_gen_cnt[2].CLK
CLK => env_gen_cnt[3].CLK
CLK => env_gen_cnt[4].CLK
CLK => env_gen_cnt[5].CLK
CLK => env_gen_cnt[6].CLK
CLK => env_gen_cnt[7].CLK
CLK => env_gen_cnt[8].CLK
CLK => env_gen_cnt[9].CLK
CLK => env_gen_cnt[10].CLK
CLK => env_gen_cnt[11].CLK
CLK => env_gen_cnt[12].CLK
CLK => env_gen_cnt[13].CLK
CLK => env_gen_cnt[14].CLK
CLK => env_gen_cnt[15].CLK
CLK => tone_gen_op[1].CLK
CLK => tone_gen_op[2].CLK
CLK => tone_gen_op[3].CLK
CLK => tone_gen_cnt[3][0].CLK
CLK => tone_gen_cnt[3][1].CLK
CLK => tone_gen_cnt[3][2].CLK
CLK => tone_gen_cnt[3][3].CLK
CLK => tone_gen_cnt[3][4].CLK
CLK => tone_gen_cnt[3][5].CLK
CLK => tone_gen_cnt[3][6].CLK
CLK => tone_gen_cnt[3][7].CLK
CLK => tone_gen_cnt[3][8].CLK
CLK => tone_gen_cnt[3][9].CLK
CLK => tone_gen_cnt[3][10].CLK
CLK => tone_gen_cnt[3][11].CLK
CLK => tone_gen_cnt[2][0].CLK
CLK => tone_gen_cnt[2][1].CLK
CLK => tone_gen_cnt[2][2].CLK
CLK => tone_gen_cnt[2][3].CLK
CLK => tone_gen_cnt[2][4].CLK
CLK => tone_gen_cnt[2][5].CLK
CLK => tone_gen_cnt[2][6].CLK
CLK => tone_gen_cnt[2][7].CLK
CLK => tone_gen_cnt[2][8].CLK
CLK => tone_gen_cnt[2][9].CLK
CLK => tone_gen_cnt[2][10].CLK
CLK => tone_gen_cnt[2][11].CLK
CLK => tone_gen_cnt[1][0].CLK
CLK => tone_gen_cnt[1][1].CLK
CLK => tone_gen_cnt[1][2].CLK
CLK => tone_gen_cnt[1][3].CLK
CLK => tone_gen_cnt[1][4].CLK
CLK => tone_gen_cnt[1][5].CLK
CLK => tone_gen_cnt[1][6].CLK
CLK => tone_gen_cnt[1][7].CLK
CLK => tone_gen_cnt[1][8].CLK
CLK => tone_gen_cnt[1][9].CLK
CLK => tone_gen_cnt[1][10].CLK
CLK => tone_gen_cnt[1][11].CLK
CLK => poly17[0].CLK
CLK => poly17[1].CLK
CLK => poly17[2].CLK
CLK => poly17[3].CLK
CLK => poly17[4].CLK
CLK => poly17[5].CLK
CLK => poly17[6].CLK
CLK => poly17[7].CLK
CLK => poly17[8].CLK
CLK => poly17[9].CLK
CLK => poly17[10].CLK
CLK => poly17[11].CLK
CLK => poly17[12].CLK
CLK => poly17[13].CLK
CLK => poly17[14].CLK
CLK => poly17[15].CLK
CLK => poly17[16].CLK
CLK => noise_gen_cnt[0].CLK
CLK => noise_gen_cnt[1].CLK
CLK => noise_gen_cnt[2].CLK
CLK => noise_gen_cnt[3].CLK
CLK => noise_gen_cnt[4].CLK
CLK => noise_div.CLK
CLK => cnt_div[0].CLK
CLK => cnt_div[1].CLK
CLK => cnt_div[2].CLK
CLK => cnt_div[3].CLK
CLK => ena_div_noise.CLK
CLK => ena_div.CLK
CLK => O_DA[0]~reg0.CLK
CLK => O_DA[1]~reg0.CLK
CLK => O_DA[2]~reg0.CLK
CLK => O_DA[3]~reg0.CLK
CLK => O_DA[4]~reg0.CLK
CLK => O_DA[5]~reg0.CLK
CLK => O_DA[6]~reg0.CLK
CLK => O_DA[7]~reg0.CLK
CLK => reg[15][0].CLK
CLK => reg[15][1].CLK
CLK => reg[15][2].CLK
CLK => reg[15][3].CLK
CLK => reg[15][4].CLK
CLK => reg[15][5].CLK
CLK => reg[15][6].CLK
CLK => reg[15][7].CLK
CLK => reg[14][0].CLK
CLK => reg[14][1].CLK
CLK => reg[14][2].CLK
CLK => reg[14][3].CLK
CLK => reg[14][4].CLK
CLK => reg[14][5].CLK
CLK => reg[14][6].CLK
CLK => reg[14][7].CLK
CLK => reg[13][0].CLK
CLK => reg[13][1].CLK
CLK => reg[13][2].CLK
CLK => reg[13][3].CLK
CLK => reg[13][4].CLK
CLK => reg[13][5].CLK
CLK => reg[13][6].CLK
CLK => reg[13][7].CLK
CLK => reg[12][0].CLK
CLK => reg[12][1].CLK
CLK => reg[12][2].CLK
CLK => reg[12][3].CLK
CLK => reg[12][4].CLK
CLK => reg[12][5].CLK
CLK => reg[12][6].CLK
CLK => reg[12][7].CLK
CLK => reg[11][0].CLK
CLK => reg[11][1].CLK
CLK => reg[11][2].CLK
CLK => reg[11][3].CLK
CLK => reg[11][4].CLK
CLK => reg[11][5].CLK
CLK => reg[11][6].CLK
CLK => reg[11][7].CLK
CLK => reg[10][0].CLK
CLK => reg[10][1].CLK
CLK => reg[10][2].CLK
CLK => reg[10][3].CLK
CLK => reg[10][4].CLK
CLK => reg[10][5].CLK
CLK => reg[10][6].CLK
CLK => reg[10][7].CLK
CLK => reg[9][0].CLK
CLK => reg[9][1].CLK
CLK => reg[9][2].CLK
CLK => reg[9][3].CLK
CLK => reg[9][4].CLK
CLK => reg[9][5].CLK
CLK => reg[9][6].CLK
CLK => reg[9][7].CLK
CLK => reg[8][0].CLK
CLK => reg[8][1].CLK
CLK => reg[8][2].CLK
CLK => reg[8][3].CLK
CLK => reg[8][4].CLK
CLK => reg[8][5].CLK
CLK => reg[8][6].CLK
CLK => reg[8][7].CLK
CLK => reg[7][0].CLK
CLK => reg[7][1].CLK
CLK => reg[7][2].CLK
CLK => reg[7][3].CLK
CLK => reg[7][4].CLK
CLK => reg[7][5].CLK
CLK => reg[7][6].CLK
CLK => reg[7][7].CLK
CLK => reg[6][0].CLK
CLK => reg[6][1].CLK
CLK => reg[6][2].CLK
CLK => reg[6][3].CLK
CLK => reg[6][4].CLK
CLK => reg[6][5].CLK
CLK => reg[6][6].CLK
CLK => reg[6][7].CLK
CLK => reg[5][0].CLK
CLK => reg[5][1].CLK
CLK => reg[5][2].CLK
CLK => reg[5][3].CLK
CLK => reg[5][4].CLK
CLK => reg[5][5].CLK
CLK => reg[5][6].CLK
CLK => reg[5][7].CLK
CLK => reg[4][0].CLK
CLK => reg[4][1].CLK
CLK => reg[4][2].CLK
CLK => reg[4][3].CLK
CLK => reg[4][4].CLK
CLK => reg[4][5].CLK
CLK => reg[4][6].CLK
CLK => reg[4][7].CLK
CLK => reg[3][0].CLK
CLK => reg[3][1].CLK
CLK => reg[3][2].CLK
CLK => reg[3][3].CLK
CLK => reg[3][4].CLK
CLK => reg[3][5].CLK
CLK => reg[3][6].CLK
CLK => reg[3][7].CLK
CLK => reg[2][0].CLK
CLK => reg[2][1].CLK
CLK => reg[2][2].CLK
CLK => reg[2][3].CLK
CLK => reg[2][4].CLK
CLK => reg[2][5].CLK
CLK => reg[2][6].CLK
CLK => reg[2][7].CLK
CLK => reg[1][0].CLK
CLK => reg[1][1].CLK
CLK => reg[1][2].CLK
CLK => reg[1][3].CLK
CLK => reg[1][4].CLK
CLK => reg[1][5].CLK
CLK => reg[1][6].CLK
CLK => reg[1][7].CLK
CLK => reg[0][0].CLK
CLK => reg[0][1].CLK
CLK => reg[0][2].CLK
CLK => reg[0][3].CLK
CLK => reg[0][4].CLK
CLK => reg[0][5].CLK
CLK => reg[0][6].CLK
CLK => reg[0][7].CLK
CLK => env_reset.CLK
CLK => addr[0].CLK
CLK => addr[1].CLK
CLK => addr[2].CLK
CLK => addr[3].CLK
CLK => addr[4].CLK
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_gen_cnt.OUTPUTSELECT
ENA => env_ena.OUTPUTSELECT
ENA => process_7.IN1
ENA => C[1].ENA
ENA => noise_div.ENA
ENA => poly17[0].ENA
ENA => tone_gen_op[1].ENA
ENA => C[0].ENA
ENA => C[2].ENA
ENA => C[3].ENA
ENA => C[4].ENA
ENA => B[0].ENA
ENA => B[1].ENA
ENA => B[2].ENA
ENA => B[3].ENA
ENA => B[4].ENA
ENA => A[0].ENA
ENA => A[1].ENA
ENA => A[2].ENA
ENA => A[3].ENA
ENA => A[4].ENA
ENA => tone_gen_op[2].ENA
ENA => tone_gen_op[3].ENA
ENA => tone_gen_cnt[3][0].ENA
ENA => tone_gen_cnt[3][1].ENA
ENA => tone_gen_cnt[3][2].ENA
ENA => tone_gen_cnt[3][3].ENA
ENA => tone_gen_cnt[3][4].ENA
ENA => tone_gen_cnt[3][5].ENA
ENA => tone_gen_cnt[3][6].ENA
ENA => tone_gen_cnt[3][7].ENA
ENA => tone_gen_cnt[3][8].ENA
ENA => tone_gen_cnt[3][9].ENA
ENA => tone_gen_cnt[3][10].ENA
ENA => tone_gen_cnt[3][11].ENA
ENA => tone_gen_cnt[2][0].ENA
ENA => tone_gen_cnt[2][1].ENA
ENA => tone_gen_cnt[2][2].ENA
ENA => tone_gen_cnt[2][3].ENA
ENA => tone_gen_cnt[2][4].ENA
ENA => tone_gen_cnt[2][5].ENA
ENA => tone_gen_cnt[2][6].ENA
ENA => tone_gen_cnt[2][7].ENA
ENA => tone_gen_cnt[2][8].ENA
ENA => tone_gen_cnt[2][9].ENA
ENA => tone_gen_cnt[2][10].ENA
ENA => tone_gen_cnt[2][11].ENA
ENA => tone_gen_cnt[1][0].ENA
ENA => tone_gen_cnt[1][1].ENA
ENA => tone_gen_cnt[1][2].ENA
ENA => tone_gen_cnt[1][3].ENA
ENA => tone_gen_cnt[1][4].ENA
ENA => tone_gen_cnt[1][5].ENA
ENA => tone_gen_cnt[1][6].ENA
ENA => tone_gen_cnt[1][7].ENA
ENA => tone_gen_cnt[1][8].ENA
ENA => tone_gen_cnt[1][9].ENA
ENA => tone_gen_cnt[1][10].ENA
ENA => tone_gen_cnt[1][11].ENA
ENA => poly17[1].ENA
ENA => poly17[2].ENA
ENA => poly17[3].ENA
ENA => poly17[4].ENA
ENA => poly17[5].ENA
ENA => poly17[6].ENA
ENA => poly17[7].ENA
ENA => poly17[8].ENA
ENA => poly17[9].ENA
ENA => poly17[10].ENA
ENA => poly17[11].ENA
ENA => poly17[12].ENA
ENA => poly17[13].ENA
ENA => poly17[14].ENA
ENA => poly17[15].ENA
ENA => poly17[16].ENA
ENA => noise_gen_cnt[0].ENA
ENA => noise_gen_cnt[1].ENA
ENA => noise_gen_cnt[2].ENA
ENA => noise_gen_cnt[3].ENA
ENA => noise_gen_cnt[4].ENA
ENA => cnt_div[0].ENA
ENA => cnt_div[1].ENA
ENA => cnt_div[2].ENA
ENA => cnt_div[3].ENA
ENA => ena_div_noise.ENA
ENA => ena_div.ENA
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => addr.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => reg.OUTPUTSELECT
RESET_H => env_reset.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_A.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_B.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
RESET_H => O_AUDIO_C.OUTPUTSELECT
I_SEL_L => cnt_div.DATAB
I_DA[0] => addr.DATAB
I_DA[0] => Mux7.IN0
I_DA[0] => Mux15.IN0
I_DA[0] => Mux23.IN0
I_DA[0] => Mux31.IN0
I_DA[0] => Mux39.IN0
I_DA[0] => Mux47.IN0
I_DA[0] => Mux55.IN0
I_DA[0] => Mux63.IN0
I_DA[0] => Mux71.IN0
I_DA[0] => Mux79.IN0
I_DA[0] => Mux87.IN0
I_DA[0] => Mux95.IN0
I_DA[0] => Mux103.IN0
I_DA[0] => Mux111.IN0
I_DA[0] => Mux119.IN0
I_DA[0] => Mux127.IN0
I_DA[1] => addr.DATAB
I_DA[1] => Mux6.IN0
I_DA[1] => Mux14.IN0
I_DA[1] => Mux22.IN0
I_DA[1] => Mux30.IN0
I_DA[1] => Mux38.IN0
I_DA[1] => Mux46.IN0
I_DA[1] => Mux54.IN0
I_DA[1] => Mux62.IN0
I_DA[1] => Mux70.IN0
I_DA[1] => Mux78.IN0
I_DA[1] => Mux86.IN0
I_DA[1] => Mux94.IN0
I_DA[1] => Mux102.IN0
I_DA[1] => Mux110.IN0
I_DA[1] => Mux118.IN0
I_DA[1] => Mux126.IN0
I_DA[2] => addr.DATAB
I_DA[2] => Mux5.IN0
I_DA[2] => Mux13.IN0
I_DA[2] => Mux21.IN0
I_DA[2] => Mux29.IN0
I_DA[2] => Mux37.IN0
I_DA[2] => Mux45.IN0
I_DA[2] => Mux53.IN0
I_DA[2] => Mux61.IN0
I_DA[2] => Mux69.IN0
I_DA[2] => Mux77.IN0
I_DA[2] => Mux85.IN0
I_DA[2] => Mux93.IN0
I_DA[2] => Mux101.IN0
I_DA[2] => Mux109.IN0
I_DA[2] => Mux117.IN0
I_DA[2] => Mux125.IN0
I_DA[3] => addr.DATAB
I_DA[3] => Mux4.IN0
I_DA[3] => Mux12.IN0
I_DA[3] => Mux20.IN0
I_DA[3] => Mux28.IN0
I_DA[3] => Mux36.IN0
I_DA[3] => Mux44.IN0
I_DA[3] => Mux52.IN0
I_DA[3] => Mux60.IN0
I_DA[3] => Mux68.IN0
I_DA[3] => Mux76.IN0
I_DA[3] => Mux84.IN0
I_DA[3] => Mux92.IN0
I_DA[3] => Mux100.IN0
I_DA[3] => Mux108.IN0
I_DA[3] => Mux116.IN0
I_DA[3] => Mux124.IN0
I_DA[4] => addr.DATAB
I_DA[4] => Mux3.IN0
I_DA[4] => Mux11.IN0
I_DA[4] => Mux19.IN0
I_DA[4] => Mux27.IN0
I_DA[4] => Mux35.IN0
I_DA[4] => Mux43.IN0
I_DA[4] => Mux51.IN0
I_DA[4] => Mux59.IN0
I_DA[4] => Mux67.IN0
I_DA[4] => Mux75.IN0
I_DA[4] => Mux83.IN0
I_DA[4] => Mux91.IN0
I_DA[4] => Mux99.IN0
I_DA[4] => Mux107.IN0
I_DA[4] => Mux115.IN0
I_DA[4] => Mux123.IN0
I_DA[5] => Mux2.IN0
I_DA[5] => Mux10.IN0
I_DA[5] => Mux18.IN0
I_DA[5] => Mux26.IN0
I_DA[5] => Mux34.IN0
I_DA[5] => Mux42.IN0
I_DA[5] => Mux50.IN0
I_DA[5] => Mux58.IN0
I_DA[5] => Mux66.IN0
I_DA[5] => Mux74.IN0
I_DA[5] => Mux82.IN0
I_DA[5] => Mux90.IN0
I_DA[5] => Mux98.IN0
I_DA[5] => Mux106.IN0
I_DA[5] => Mux114.IN0
I_DA[5] => Mux122.IN0
I_DA[6] => Mux1.IN0
I_DA[6] => Mux9.IN0
I_DA[6] => Mux17.IN0
I_DA[6] => Mux25.IN0
I_DA[6] => Mux33.IN0
I_DA[6] => Mux41.IN0
I_DA[6] => Mux49.IN0
I_DA[6] => Mux57.IN0
I_DA[6] => Mux65.IN0
I_DA[6] => Mux73.IN0
I_DA[6] => Mux81.IN0
I_DA[6] => Mux89.IN0
I_DA[6] => Mux97.IN0
I_DA[6] => Mux105.IN0
I_DA[6] => Mux113.IN0
I_DA[6] => Mux121.IN0
I_DA[7] => Mux0.IN0
I_DA[7] => Mux8.IN0
I_DA[7] => Mux16.IN0
I_DA[7] => Mux24.IN0
I_DA[7] => Mux32.IN0
I_DA[7] => Mux40.IN0
I_DA[7] => Mux48.IN0
I_DA[7] => Mux56.IN0
I_DA[7] => Mux64.IN0
I_DA[7] => Mux72.IN0
I_DA[7] => Mux80.IN0
I_DA[7] => Mux88.IN0
I_DA[7] => Mux96.IN0
I_DA[7] => Mux104.IN0
I_DA[7] => Mux112.IN0
I_DA[7] => Mux120.IN0
O_DA[0] <= O_DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[1] <= O_DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[2] <= O_DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[3] <= O_DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[4] <= O_DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[5] <= O_DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[6] <= O_DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DA[7] <= O_DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_addr => addr.OUTPUTSELECT
busctrl_we => process_1.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => process_2.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_DA.IN1
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_A.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_B.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
ctrl_aymode => O_AUDIO_C.OUTPUTSELECT
port_a_i[0] => O_DA.IN1
port_a_i[0] => O_DA.DATAB
port_a_i[1] => O_DA.IN1
port_a_i[1] => O_DA.DATAB
port_a_i[2] => O_DA.IN1
port_a_i[2] => O_DA.DATAB
port_a_i[3] => O_DA.IN1
port_a_i[3] => O_DA.DATAB
port_a_i[4] => O_DA.IN1
port_a_i[4] => O_DA.DATAB
port_a_i[5] => O_DA.IN1
port_a_i[5] => O_DA.DATAB
port_a_i[6] => O_DA.IN1
port_a_i[6] => O_DA.DATAB
port_a_i[7] => O_DA.IN1
port_a_i[7] => O_DA.DATAB
port_a_o[0] <= reg[14][0].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[1] <= reg[14][1].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[2] <= reg[14][2].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[3] <= reg[14][3].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[4] <= reg[14][4].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[5] <= reg[14][5].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[6] <= reg[14][6].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[7] <= reg[14][7].DB_MAX_OUTPUT_PORT_TYPE
port_b_i[0] => O_DA.IN1
port_b_i[0] => O_DA.DATAB
port_b_i[1] => O_DA.IN1
port_b_i[1] => O_DA.DATAB
port_b_i[2] => O_DA.IN1
port_b_i[2] => O_DA.DATAB
port_b_i[3] => O_DA.IN1
port_b_i[3] => O_DA.DATAB
port_b_i[4] => O_DA.IN1
port_b_i[4] => O_DA.DATAB
port_b_i[5] => O_DA.IN1
port_b_i[5] => O_DA.DATAB
port_b_i[6] => O_DA.IN1
port_b_i[6] => O_DA.DATAB
port_b_i[7] => O_DA.IN1
port_b_i[7] => O_DA.DATAB
port_b_o[0] <= reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[1] <= reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[2] <= reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[3] <= reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[4] <= reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[5] <= reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[6] <= reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[7] <= reg[15][7].DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[0] <= O_AUDIO_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[1] <= O_AUDIO_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[2] <= O_AUDIO_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[3] <= O_AUDIO_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[4] <= O_AUDIO_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[5] <= O_AUDIO_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[6] <= O_AUDIO_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_A[7] <= O_AUDIO_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[0] <= O_AUDIO_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[1] <= O_AUDIO_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[2] <= O_AUDIO_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[3] <= O_AUDIO_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[4] <= O_AUDIO_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[5] <= O_AUDIO_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[6] <= O_AUDIO_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_B[7] <= O_AUDIO_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[0] <= O_AUDIO_C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[1] <= O_AUDIO_C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[2] <= O_AUDIO_C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[3] <= O_AUDIO_C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[4] <= O_AUDIO_C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[5] <= O_AUDIO_C[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[6] <= O_AUDIO_C[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO_C[7] <= O_AUDIO_C[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|soundrive:soundrive_mod
clock_i => pcm_R_o[0]~reg0.CLK
clock_i => pcm_R_o[1]~reg0.CLK
clock_i => pcm_R_o[2]~reg0.CLK
clock_i => pcm_R_o[3]~reg0.CLK
clock_i => pcm_R_o[4]~reg0.CLK
clock_i => pcm_R_o[5]~reg0.CLK
clock_i => pcm_R_o[6]~reg0.CLK
clock_i => pcm_R_o[7]~reg0.CLK
clock_i => pcm_R_o[8]~reg0.CLK
clock_i => pcm_L_o[0]~reg0.CLK
clock_i => pcm_L_o[1]~reg0.CLK
clock_i => pcm_L_o[2]~reg0.CLK
clock_i => pcm_L_o[3]~reg0.CLK
clock_i => pcm_L_o[4]~reg0.CLK
clock_i => pcm_L_o[5]~reg0.CLK
clock_i => pcm_L_o[6]~reg0.CLK
clock_i => pcm_L_o[7]~reg0.CLK
clock_i => pcm_L_o[8]~reg0.CLK
clock_i => chD[0].CLK
clock_i => chD[1].CLK
clock_i => chD[2].CLK
clock_i => chD[3].CLK
clock_i => chD[4].CLK
clock_i => chD[5].CLK
clock_i => chD[6].CLK
clock_i => chD[7].CLK
clock_i => chC[0].CLK
clock_i => chC[1].CLK
clock_i => chC[2].CLK
clock_i => chC[3].CLK
clock_i => chC[4].CLK
clock_i => chC[5].CLK
clock_i => chC[6].CLK
clock_i => chC[7].CLK
clock_i => chB[0].CLK
clock_i => chB[1].CLK
clock_i => chB[2].CLK
clock_i => chB[3].CLK
clock_i => chB[4].CLK
clock_i => chB[5].CLK
clock_i => chB[6].CLK
clock_i => chB[7].CLK
clock_i => chA[0].CLK
clock_i => chA[1].CLK
clock_i => chA[2].CLK
clock_i => chA[3].CLK
clock_i => chA[4].CLK
clock_i => chA[5].CLK
clock_i => chA[6].CLK
clock_i => chA[7].CLK
reset_i => chA.OUTPUTSELECT
reset_i => chA.OUTPUTSELECT
reset_i => chA.OUTPUTSELECT
reset_i => chA.OUTPUTSELECT
reset_i => chA.OUTPUTSELECT
reset_i => chA.OUTPUTSELECT
reset_i => chA.OUTPUTSELECT
reset_i => chA.OUTPUTSELECT
reset_i => chB.OUTPUTSELECT
reset_i => chB.OUTPUTSELECT
reset_i => chB.OUTPUTSELECT
reset_i => chB.OUTPUTSELECT
reset_i => chB.OUTPUTSELECT
reset_i => chB.OUTPUTSELECT
reset_i => chB.OUTPUTSELECT
reset_i => chB.OUTPUTSELECT
reset_i => chC.OUTPUTSELECT
reset_i => chC.OUTPUTSELECT
reset_i => chC.OUTPUTSELECT
reset_i => chC.OUTPUTSELECT
reset_i => chC.OUTPUTSELECT
reset_i => chC.OUTPUTSELECT
reset_i => chC.OUTPUTSELECT
reset_i => chC.OUTPUTSELECT
reset_i => chD.OUTPUTSELECT
reset_i => chD.OUTPUTSELECT
reset_i => chD.OUTPUTSELECT
reset_i => chD.OUTPUTSELECT
reset_i => chD.OUTPUTSELECT
reset_i => chD.OUTPUTSELECT
reset_i => chD.OUTPUTSELECT
reset_i => chD.OUTPUTSELECT
cpu_d_i[0] => chA.DATAB
cpu_d_i[0] => chB.DATAB
cpu_d_i[0] => chC.DATAB
cpu_d_i[0] => chD.DATAB
cpu_d_i[1] => chA.DATAB
cpu_d_i[1] => chB.DATAB
cpu_d_i[1] => chC.DATAB
cpu_d_i[1] => chD.DATAB
cpu_d_i[2] => chA.DATAB
cpu_d_i[2] => chB.DATAB
cpu_d_i[2] => chC.DATAB
cpu_d_i[2] => chD.DATAB
cpu_d_i[3] => chA.DATAB
cpu_d_i[3] => chB.DATAB
cpu_d_i[3] => chC.DATAB
cpu_d_i[3] => chD.DATAB
cpu_d_i[4] => chA.DATAB
cpu_d_i[4] => chB.DATAB
cpu_d_i[4] => chC.DATAB
cpu_d_i[4] => chD.DATAB
cpu_d_i[5] => chA.DATAB
cpu_d_i[5] => chB.DATAB
cpu_d_i[5] => chC.DATAB
cpu_d_i[5] => chD.DATAB
cpu_d_i[6] => chA.DATAB
cpu_d_i[6] => chB.DATAB
cpu_d_i[6] => chC.DATAB
cpu_d_i[6] => chD.DATAB
cpu_d_i[7] => chA.DATAB
cpu_d_i[7] => chB.DATAB
cpu_d_i[7] => chC.DATAB
cpu_d_i[7] => chD.DATAB
chA_wr_i => chA.OUTPUTSELECT
chA_wr_i => chA.OUTPUTSELECT
chA_wr_i => chA.OUTPUTSELECT
chA_wr_i => chA.OUTPUTSELECT
chA_wr_i => chA.OUTPUTSELECT
chA_wr_i => chA.OUTPUTSELECT
chA_wr_i => chA.OUTPUTSELECT
chA_wr_i => chA.OUTPUTSELECT
chB_wr_i => chB.OUTPUTSELECT
chB_wr_i => chB.OUTPUTSELECT
chB_wr_i => chB.OUTPUTSELECT
chB_wr_i => chB.OUTPUTSELECT
chB_wr_i => chB.OUTPUTSELECT
chB_wr_i => chB.OUTPUTSELECT
chB_wr_i => chB.OUTPUTSELECT
chB_wr_i => chB.OUTPUTSELECT
chC_wr_i => chC.OUTPUTSELECT
chC_wr_i => chC.OUTPUTSELECT
chC_wr_i => chC.OUTPUTSELECT
chC_wr_i => chC.OUTPUTSELECT
chC_wr_i => chC.OUTPUTSELECT
chC_wr_i => chC.OUTPUTSELECT
chC_wr_i => chC.OUTPUTSELECT
chC_wr_i => chC.OUTPUTSELECT
chD_wr_i => chD.OUTPUTSELECT
chD_wr_i => chD.OUTPUTSELECT
chD_wr_i => chD.OUTPUTSELECT
chD_wr_i => chD.OUTPUTSELECT
chD_wr_i => chD.OUTPUTSELECT
chD_wr_i => chD.OUTPUTSELECT
chD_wr_i => chD.OUTPUTSELECT
chD_wr_i => chD.OUTPUTSELECT
nr_mono_we_i => chA.OUTPUTSELECT
nr_mono_we_i => chA.OUTPUTSELECT
nr_mono_we_i => chA.OUTPUTSELECT
nr_mono_we_i => chA.OUTPUTSELECT
nr_mono_we_i => chA.OUTPUTSELECT
nr_mono_we_i => chA.OUTPUTSELECT
nr_mono_we_i => chA.OUTPUTSELECT
nr_mono_we_i => chA.OUTPUTSELECT
nr_mono_we_i => chD.OUTPUTSELECT
nr_mono_we_i => chD.OUTPUTSELECT
nr_mono_we_i => chD.OUTPUTSELECT
nr_mono_we_i => chD.OUTPUTSELECT
nr_mono_we_i => chD.OUTPUTSELECT
nr_mono_we_i => chD.OUTPUTSELECT
nr_mono_we_i => chD.OUTPUTSELECT
nr_mono_we_i => chD.OUTPUTSELECT
nr_left_we_i => chB.OUTPUTSELECT
nr_left_we_i => chB.OUTPUTSELECT
nr_left_we_i => chB.OUTPUTSELECT
nr_left_we_i => chB.OUTPUTSELECT
nr_left_we_i => chB.OUTPUTSELECT
nr_left_we_i => chB.OUTPUTSELECT
nr_left_we_i => chB.OUTPUTSELECT
nr_left_we_i => chB.OUTPUTSELECT
nr_right_we_i => chC.OUTPUTSELECT
nr_right_we_i => chC.OUTPUTSELECT
nr_right_we_i => chC.OUTPUTSELECT
nr_right_we_i => chC.OUTPUTSELECT
nr_right_we_i => chC.OUTPUTSELECT
nr_right_we_i => chC.OUTPUTSELECT
nr_right_we_i => chC.OUTPUTSELECT
nr_right_we_i => chC.OUTPUTSELECT
nr_audio_dat_i[0] => chA.DATAB
nr_audio_dat_i[0] => chB.DATAB
nr_audio_dat_i[0] => chC.DATAB
nr_audio_dat_i[0] => chD.DATAB
nr_audio_dat_i[1] => chA.DATAB
nr_audio_dat_i[1] => chB.DATAB
nr_audio_dat_i[1] => chC.DATAB
nr_audio_dat_i[1] => chD.DATAB
nr_audio_dat_i[2] => chA.DATAB
nr_audio_dat_i[2] => chB.DATAB
nr_audio_dat_i[2] => chC.DATAB
nr_audio_dat_i[2] => chD.DATAB
nr_audio_dat_i[3] => chA.DATAB
nr_audio_dat_i[3] => chB.DATAB
nr_audio_dat_i[3] => chC.DATAB
nr_audio_dat_i[3] => chD.DATAB
nr_audio_dat_i[4] => chA.DATAB
nr_audio_dat_i[4] => chB.DATAB
nr_audio_dat_i[4] => chC.DATAB
nr_audio_dat_i[4] => chD.DATAB
nr_audio_dat_i[5] => chA.DATAB
nr_audio_dat_i[5] => chB.DATAB
nr_audio_dat_i[5] => chC.DATAB
nr_audio_dat_i[5] => chD.DATAB
nr_audio_dat_i[6] => chA.DATAB
nr_audio_dat_i[6] => chB.DATAB
nr_audio_dat_i[6] => chC.DATAB
nr_audio_dat_i[6] => chD.DATAB
nr_audio_dat_i[7] => chA.DATAB
nr_audio_dat_i[7] => chB.DATAB
nr_audio_dat_i[7] => chC.DATAB
nr_audio_dat_i[7] => chD.DATAB
pcm_L_o[0] <= pcm_L_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[1] <= pcm_L_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[2] <= pcm_L_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[3] <= pcm_L_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[4] <= pcm_L_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[5] <= pcm_L_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[6] <= pcm_L_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[7] <= pcm_L_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[8] <= pcm_L_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[0] <= pcm_R_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[1] <= pcm_R_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[2] <= pcm_R_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[3] <= pcm_R_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[4] <= pcm_R_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[5] <= pcm_R_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[6] <= pcm_R_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[7] <= pcm_R_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[8] <= pcm_R_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|i2s:i2s_mod
i_reset => i2s_receive:i2s_receiver_mod.i_reset
i_reset => i2s_transmit:i2s_transmit_mod.i_reset
i_CLK => i2s_receive:i2s_receiver_mod.i_CLK
i_CLK => o_audio_pi_R[0]~reg0.CLK
i_CLK => o_audio_pi_R[1]~reg0.CLK
i_CLK => o_audio_pi_R[2]~reg0.CLK
i_CLK => o_audio_pi_R[3]~reg0.CLK
i_CLK => o_audio_pi_R[4]~reg0.CLK
i_CLK => o_audio_pi_R[5]~reg0.CLK
i_CLK => o_audio_pi_R[6]~reg0.CLK
i_CLK => o_audio_pi_R[7]~reg0.CLK
i_CLK => o_audio_pi_R[8]~reg0.CLK
i_CLK => o_audio_pi_R[9]~reg0.CLK
i_CLK => o_audio_pi_L[0]~reg0.CLK
i_CLK => o_audio_pi_L[1]~reg0.CLK
i_CLK => o_audio_pi_L[2]~reg0.CLK
i_CLK => o_audio_pi_L[3]~reg0.CLK
i_CLK => o_audio_pi_L[4]~reg0.CLK
i_CLK => o_audio_pi_L[5]~reg0.CLK
i_CLK => o_audio_pi_L[6]~reg0.CLK
i_CLK => o_audio_pi_L[7]~reg0.CLK
i_CLK => o_audio_pi_L[8]~reg0.CLK
i_CLK => o_audio_pi_L[9]~reg0.CLK
i_CLK => i2s_transmit:i2s_transmit_mod.i_CLK
i_i2s_sck => i2s_slave:i2s_slave_mod.i_i2s_sck
i_i2s_ws => i2s_slave:i2s_slave_mod.i_i2s_ws
o_i2s_sck <= i2s_slave:i2s_slave_mod.o_i2s_sck
o_i2s_ws <= i2s_slave:i2s_slave_mod.o_i2s_ws
o_i2s_wsp <= i2s_slave:i2s_slave_mod.o_i2s_wsp
i_audio_zxn_L[0] => i2s_transmit:i2s_transmit_mod.i_i2s_L[0]
i_audio_zxn_L[1] => i2s_transmit:i2s_transmit_mod.i_i2s_L[1]
i_audio_zxn_L[2] => i2s_transmit:i2s_transmit_mod.i_i2s_L[2]
i_audio_zxn_L[3] => i2s_transmit:i2s_transmit_mod.i_i2s_L[3]
i_audio_zxn_L[4] => i2s_transmit:i2s_transmit_mod.i_i2s_L[4]
i_audio_zxn_L[5] => i2s_transmit:i2s_transmit_mod.i_i2s_L[5]
i_audio_zxn_L[6] => i2s_transmit:i2s_transmit_mod.i_i2s_L[6]
i_audio_zxn_L[7] => i2s_transmit:i2s_transmit_mod.i_i2s_L[7]
i_audio_zxn_L[8] => i2s_transmit:i2s_transmit_mod.i_i2s_L[8]
i_audio_zxn_L[9] => i2s_transmit:i2s_transmit_mod.i_i2s_L[9]
i_audio_zxn_L[10] => i2s_transmit:i2s_transmit_mod.i_i2s_L[10]
i_audio_zxn_L[11] => i2s_transmit:i2s_transmit_mod.i_i2s_L[11]
i_audio_zxn_L[12] => i2s_transmit:i2s_transmit_mod.i_i2s_L[12]
i_audio_zxn_R[0] => i2s_transmit:i2s_transmit_mod.i_i2s_R[0]
i_audio_zxn_R[1] => i2s_transmit:i2s_transmit_mod.i_i2s_R[1]
i_audio_zxn_R[2] => i2s_transmit:i2s_transmit_mod.i_i2s_R[2]
i_audio_zxn_R[3] => i2s_transmit:i2s_transmit_mod.i_i2s_R[3]
i_audio_zxn_R[4] => i2s_transmit:i2s_transmit_mod.i_i2s_R[4]
i_audio_zxn_R[5] => i2s_transmit:i2s_transmit_mod.i_i2s_R[5]
i_audio_zxn_R[6] => i2s_transmit:i2s_transmit_mod.i_i2s_R[6]
i_audio_zxn_R[7] => i2s_transmit:i2s_transmit_mod.i_i2s_R[7]
i_audio_zxn_R[8] => i2s_transmit:i2s_transmit_mod.i_i2s_R[8]
i_audio_zxn_R[9] => i2s_transmit:i2s_transmit_mod.i_i2s_R[9]
i_audio_zxn_R[10] => i2s_transmit:i2s_transmit_mod.i_i2s_R[10]
i_audio_zxn_R[11] => i2s_transmit:i2s_transmit_mod.i_i2s_R[11]
i_audio_zxn_R[12] => i2s_transmit:i2s_transmit_mod.i_i2s_R[12]
o_i2s_sd_pi <= i2s_transmit:i2s_transmit_mod.o_i2s_sd
i_i2s_sd_pi => i2s_receive:i2s_receiver_mod.i_i2s_sd
o_audio_pi_L[0] <= o_audio_pi_L[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_L[1] <= o_audio_pi_L[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_L[2] <= o_audio_pi_L[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_L[3] <= o_audio_pi_L[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_L[4] <= o_audio_pi_L[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_L[5] <= o_audio_pi_L[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_L[6] <= o_audio_pi_L[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_L[7] <= o_audio_pi_L[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_L[8] <= o_audio_pi_L[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_L[9] <= o_audio_pi_L[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[0] <= o_audio_pi_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[1] <= o_audio_pi_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[2] <= o_audio_pi_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[3] <= o_audio_pi_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[4] <= o_audio_pi_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[5] <= o_audio_pi_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[6] <= o_audio_pi_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[7] <= o_audio_pi_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[8] <= o_audio_pi_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_audio_pi_R[9] <= o_audio_pi_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|i2s:i2s_mod|i2s_slave:i2s_slave_mod
i_i2s_sck => o_i2s_wsp~reg0.CLK
i_i2s_sck => ws_d.CLK
i_i2s_sck => o_i2s_sck.DATAIN
i_i2s_ws => process_1.IN1
i_i2s_ws => ws_d.DATAIN
i_i2s_ws => o_i2s_ws.DATAIN
o_i2s_sck <= i_i2s_sck.DB_MAX_OUTPUT_PORT_TYPE
o_i2s_ws <= i_i2s_ws.DB_MAX_OUTPUT_PORT_TYPE
o_i2s_wsp <= o_i2s_wsp~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|i2s:i2s_mod|i2s_receive:i2s_receiver_mod
i_CLK => recv_R[0].CLK
i_CLK => recv_R[1].CLK
i_CLK => recv_R[2].CLK
i_CLK => recv_R[3].CLK
i_CLK => recv_R[4].CLK
i_CLK => recv_R[5].CLK
i_CLK => recv_R[6].CLK
i_CLK => recv_R[7].CLK
i_CLK => recv_R[8].CLK
i_CLK => recv_R[9].CLK
i_CLK => recv_R[10].CLK
i_CLK => recv_R[11].CLK
i_CLK => recv_R[12].CLK
i_CLK => recv_L[0].CLK
i_CLK => recv_L[1].CLK
i_CLK => recv_L[2].CLK
i_CLK => recv_L[3].CLK
i_CLK => recv_L[4].CLK
i_CLK => recv_L[5].CLK
i_CLK => recv_L[6].CLK
i_CLK => recv_L[7].CLK
i_CLK => recv_L[8].CLK
i_CLK => recv_L[9].CLK
i_CLK => recv_L[10].CLK
i_CLK => recv_L[11].CLK
i_CLK => recv_L[12].CLK
i_CLK => recv_count[0].CLK
i_CLK => recv_count[1].CLK
i_CLK => recv_count[2].CLK
i_CLK => recv_count[3].CLK
i_CLK => receiver[1].CLK
i_CLK => receiver[2].CLK
i_CLK => receiver[3].CLK
i_CLK => receiver[4].CLK
i_CLK => receiver[5].CLK
i_CLK => receiver[6].CLK
i_CLK => receiver[7].CLK
i_CLK => receiver[8].CLK
i_CLK => receiver[9].CLK
i_CLK => receiver[10].CLK
i_CLK => receiver[11].CLK
i_CLK => receiver[12].CLK
i_CLK => receiver[13].CLK
i_CLK => wsp_e.CLK
i_CLK => sck_d.CLK
i_reset => sck_d.OUTPUTSELECT
i_reset => wsp_e.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => receiver.OUTPUTSELECT
i_reset => recv_count.OUTPUTSELECT
i_reset => recv_count.OUTPUTSELECT
i_reset => recv_count.OUTPUTSELECT
i_reset => recv_count.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_L.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_reset => recv_R.OUTPUTSELECT
i_i2s_sck => sck_d.DATAA
i_i2s_sck => sck_re.IN1
i_i2s_sck => sck_fe.IN1
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_R.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_ws => recv_L.OUTPUTSELECT
i_i2s_wsp => wsp_e.DATAB
i_i2s_wsp => process_3.IN1
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
i_i2s_sd => receiver.DATAB
o_i2s_L[0] <= recv_L[0].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[1] <= recv_L[1].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[2] <= recv_L[2].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[3] <= recv_L[3].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[4] <= recv_L[4].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[5] <= recv_L[5].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[6] <= recv_L[6].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[7] <= recv_L[7].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[8] <= recv_L[8].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[9] <= recv_L[9].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[10] <= recv_L[10].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[11] <= recv_L[11].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_L[12] <= recv_L[12].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[0] <= recv_R[0].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[1] <= recv_R[1].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[2] <= recv_R[2].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[3] <= recv_R[3].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[4] <= recv_R[4].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[5] <= recv_R[5].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[6] <= recv_R[6].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[7] <= recv_R[7].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[8] <= recv_R[8].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[9] <= recv_R[9].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[10] <= recv_R[10].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[11] <= recv_R[11].DB_MAX_OUTPUT_PORT_TYPE
o_i2s_R[12] <= recv_R[12].DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|i2s:i2s_mod|i2s_transmit:i2s_transmit_mod
i_CLK => transmitter[0].CLK
i_CLK => transmitter[1].CLK
i_CLK => transmitter[2].CLK
i_CLK => transmitter[3].CLK
i_CLK => transmitter[4].CLK
i_CLK => transmitter[5].CLK
i_CLK => transmitter[6].CLK
i_CLK => transmitter[7].CLK
i_CLK => transmitter[8].CLK
i_CLK => transmitter[9].CLK
i_CLK => transmitter[10].CLK
i_CLK => transmitter[11].CLK
i_CLK => transmitter[12].CLK
i_CLK => sck_d.CLK
i_reset => sck_d.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_reset => transmitter.OUTPUTSELECT
i_i2s_sck => sck_d.DATAA
i_i2s_sck => sck_fe.IN1
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_ws => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
i_i2s_wsp => transmitter.OUTPUTSELECT
o_i2s_sd <= transmitter[12].DB_MAX_OUTPUT_PORT_TYPE
i_i2s_L[0] => transmitter.DATAB
i_i2s_L[1] => transmitter.DATAB
i_i2s_L[2] => transmitter.DATAB
i_i2s_L[3] => transmitter.DATAB
i_i2s_L[4] => transmitter.DATAB
i_i2s_L[5] => transmitter.DATAB
i_i2s_L[6] => transmitter.DATAB
i_i2s_L[7] => transmitter.DATAB
i_i2s_L[8] => transmitter.DATAB
i_i2s_L[9] => transmitter.DATAB
i_i2s_L[10] => transmitter.DATAB
i_i2s_L[11] => transmitter.DATAB
i_i2s_L[12] => transmitter.DATAB
i_i2s_R[0] => transmitter.DATAA
i_i2s_R[1] => transmitter.DATAA
i_i2s_R[2] => transmitter.DATAA
i_i2s_R[3] => transmitter.DATAA
i_i2s_R[4] => transmitter.DATAA
i_i2s_R[5] => transmitter.DATAA
i_i2s_R[6] => transmitter.DATAA
i_i2s_R[7] => transmitter.DATAA
i_i2s_R[8] => transmitter.DATAA
i_i2s_R[9] => transmitter.DATAA
i_i2s_R[10] => transmitter.DATAA
i_i2s_R[11] => transmitter.DATAA
i_i2s_R[12] => transmitter.DATAA


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|audio_mixer:audio_mixer_mod
clock_i => pcm_R[0].CLK
clock_i => pcm_R[1].CLK
clock_i => pcm_R[2].CLK
clock_i => pcm_R[3].CLK
clock_i => pcm_R[4].CLK
clock_i => pcm_R[5].CLK
clock_i => pcm_R[6].CLK
clock_i => pcm_R[7].CLK
clock_i => pcm_R[8].CLK
clock_i => pcm_R[9].CLK
clock_i => pcm_R[10].CLK
clock_i => pcm_R[11].CLK
clock_i => pcm_R[12].CLK
clock_i => pcm_L[0].CLK
clock_i => pcm_L[1].CLK
clock_i => pcm_L[2].CLK
clock_i => pcm_L[3].CLK
clock_i => pcm_L[4].CLK
clock_i => pcm_L[5].CLK
clock_i => pcm_L[6].CLK
clock_i => pcm_L[7].CLK
clock_i => pcm_L[8].CLK
clock_i => pcm_L[9].CLK
clock_i => pcm_L[10].CLK
clock_i => pcm_L[11].CLK
clock_i => pcm_L[12].CLK
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_L.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
reset_i => pcm_R.OUTPUTSELECT
ear_i => Add0.IN25
mic_i => Add0.IN26
ay_L_i[0] => Add1.IN26
ay_L_i[1] => Add1.IN25
ay_L_i[2] => Add1.IN24
ay_L_i[3] => Add1.IN23
ay_L_i[4] => Add1.IN22
ay_L_i[5] => Add1.IN21
ay_L_i[6] => Add1.IN20
ay_L_i[7] => Add1.IN19
ay_L_i[8] => Add1.IN18
ay_L_i[9] => Add1.IN17
ay_L_i[10] => Add1.IN16
ay_L_i[11] => Add1.IN15
ay_R_i[0] => Add4.IN26
ay_R_i[1] => Add4.IN25
ay_R_i[2] => Add4.IN24
ay_R_i[3] => Add4.IN23
ay_R_i[4] => Add4.IN22
ay_R_i[5] => Add4.IN21
ay_R_i[6] => Add4.IN20
ay_R_i[7] => Add4.IN19
ay_R_i[8] => Add4.IN18
ay_R_i[9] => Add4.IN17
ay_R_i[10] => Add4.IN16
ay_R_i[11] => Add4.IN15
dac_L_i[0] => Add2.IN26
dac_L_i[1] => Add2.IN25
dac_L_i[2] => Add2.IN24
dac_L_i[3] => Add2.IN23
dac_L_i[4] => Add2.IN22
dac_L_i[5] => Add2.IN21
dac_L_i[6] => Add2.IN20
dac_L_i[7] => Add2.IN19
dac_L_i[8] => Add2.IN18
dac_R_i[0] => Add5.IN26
dac_R_i[1] => Add5.IN25
dac_R_i[2] => Add5.IN24
dac_R_i[3] => Add5.IN23
dac_R_i[4] => Add5.IN22
dac_R_i[5] => Add5.IN21
dac_R_i[6] => Add5.IN20
dac_R_i[7] => Add5.IN19
dac_R_i[8] => Add5.IN18
pi_i2s_L_i[0] => Add3.IN26
pi_i2s_L_i[1] => Add3.IN25
pi_i2s_L_i[2] => Add3.IN24
pi_i2s_L_i[3] => Add3.IN23
pi_i2s_L_i[4] => Add3.IN22
pi_i2s_L_i[5] => Add3.IN21
pi_i2s_L_i[6] => Add3.IN20
pi_i2s_L_i[7] => Add3.IN19
pi_i2s_L_i[8] => Add3.IN18
pi_i2s_L_i[9] => Add3.IN17
pi_i2s_R_i[0] => Add6.IN26
pi_i2s_R_i[1] => Add6.IN25
pi_i2s_R_i[2] => Add6.IN24
pi_i2s_R_i[3] => Add6.IN23
pi_i2s_R_i[4] => Add6.IN22
pi_i2s_R_i[5] => Add6.IN21
pi_i2s_R_i[6] => Add6.IN20
pi_i2s_R_i[7] => Add6.IN19
pi_i2s_R_i[8] => Add6.IN18
pi_i2s_R_i[9] => Add6.IN17
pcm_L_o[0] <= pcm_L[0].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[1] <= pcm_L[1].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[2] <= pcm_L[2].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[3] <= pcm_L[3].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[4] <= pcm_L[4].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[5] <= pcm_L[5].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[6] <= pcm_L[6].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[7] <= pcm_L[7].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[8] <= pcm_L[8].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[9] <= pcm_L[9].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[10] <= pcm_L[10].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[11] <= pcm_L[11].DB_MAX_OUTPUT_PORT_TYPE
pcm_L_o[12] <= pcm_L[12].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[0] <= pcm_R[0].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[1] <= pcm_R[1].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[2] <= pcm_R[2].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[3] <= pcm_R[3].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[4] <= pcm_R[4].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[5] <= pcm_R[5].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[6] <= pcm_R[6].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[7] <= pcm_R[7].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[8] <= pcm_R[8].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[9] <= pcm_R[9].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[10] <= pcm_R[10].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[11] <= pcm_R[11].DB_MAX_OUTPUT_PORT_TYPE
pcm_R_o[12] <= pcm_R[12].DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|dpram2:bank5_ram
clk_a_i => ram_q~22.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~17.CLK
clk_a_i => ram_q~18.CLK
clk_a_i => ram_q~19.CLK
clk_a_i => ram_q~20.CLK
clk_a_i => ram_q~21.CLK
clk_a_i => data_a_o[0]~reg0.CLK
clk_a_i => data_a_o[1]~reg0.CLK
clk_a_i => data_a_o[2]~reg0.CLK
clk_a_i => data_a_o[3]~reg0.CLK
clk_a_i => data_a_o[4]~reg0.CLK
clk_a_i => data_a_o[5]~reg0.CLK
clk_a_i => data_a_o[6]~reg0.CLK
clk_a_i => data_a_o[7]~reg0.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~22.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~13.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[0] => ram_q.RADDR
addr_a_i[1] => ram_q~12.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[1] => ram_q.RADDR1
addr_a_i[2] => ram_q~11.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[2] => ram_q.RADDR2
addr_a_i[3] => ram_q~10.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[3] => ram_q.RADDR3
addr_a_i[4] => ram_q~9.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[4] => ram_q.RADDR4
addr_a_i[5] => ram_q~8.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[5] => ram_q.RADDR5
addr_a_i[6] => ram_q~7.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[6] => ram_q.RADDR6
addr_a_i[7] => ram_q~6.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[7] => ram_q.RADDR7
addr_a_i[8] => ram_q~5.DATAIN
addr_a_i[8] => ram_q.WADDR8
addr_a_i[8] => ram_q.RADDR8
addr_a_i[9] => ram_q~4.DATAIN
addr_a_i[9] => ram_q.WADDR9
addr_a_i[9] => ram_q.RADDR9
addr_a_i[10] => ram_q~3.DATAIN
addr_a_i[10] => ram_q.WADDR10
addr_a_i[10] => ram_q.RADDR10
addr_a_i[11] => ram_q~2.DATAIN
addr_a_i[11] => ram_q.WADDR11
addr_a_i[11] => ram_q.RADDR11
addr_a_i[12] => ram_q~1.DATAIN
addr_a_i[12] => ram_q.WADDR12
addr_a_i[12] => ram_q.RADDR12
addr_a_i[13] => ram_q~0.DATAIN
addr_a_i[13] => ram_q.WADDR13
addr_a_i[13] => ram_q.RADDR13
data_a_i[0] => ram_q~21.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~20.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~19.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~18.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~17.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~16.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~15.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~14.DATAIN
data_a_i[7] => ram_q.DATAIN7
data_a_o[0] <= data_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[1] <= data_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[2] <= data_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[3] <= data_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[4] <= data_a_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[5] <= data_a_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[6] <= data_a_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[7] <= data_a_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
clk_b_i => data_b_o[4]~reg0.CLK
clk_b_i => data_b_o[5]~reg0.CLK
clk_b_i => data_b_o[6]~reg0.CLK
clk_b_i => data_b_o[7]~reg0.CLK
addr_b_i[0] => ram_q.PORTBRADDR
addr_b_i[1] => ram_q.PORTBRADDR1
addr_b_i[2] => ram_q.PORTBRADDR2
addr_b_i[3] => ram_q.PORTBRADDR3
addr_b_i[4] => ram_q.PORTBRADDR4
addr_b_i[5] => ram_q.PORTBRADDR5
addr_b_i[6] => ram_q.PORTBRADDR6
addr_b_i[7] => ram_q.PORTBRADDR7
addr_b_i[8] => ram_q.PORTBRADDR8
addr_b_i[9] => ram_q.PORTBRADDR9
addr_b_i[10] => ram_q.PORTBRADDR10
addr_b_i[11] => ram_q.PORTBRADDR11
addr_b_i[12] => ram_q.PORTBRADDR12
addr_b_i[13] => ram_q.PORTBRADDR13
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[4] <= data_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[5] <= data_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[6] <= data_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[7] <= data_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|dpram2:bank7_ram
clk_a_i => ram_q~21.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~17.CLK
clk_a_i => ram_q~18.CLK
clk_a_i => ram_q~19.CLK
clk_a_i => ram_q~20.CLK
clk_a_i => data_a_o[0]~reg0.CLK
clk_a_i => data_a_o[1]~reg0.CLK
clk_a_i => data_a_o[2]~reg0.CLK
clk_a_i => data_a_o[3]~reg0.CLK
clk_a_i => data_a_o[4]~reg0.CLK
clk_a_i => data_a_o[5]~reg0.CLK
clk_a_i => data_a_o[6]~reg0.CLK
clk_a_i => data_a_o[7]~reg0.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~21.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~12.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[0] => ram_q.RADDR
addr_a_i[1] => ram_q~11.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[1] => ram_q.RADDR1
addr_a_i[2] => ram_q~10.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[2] => ram_q.RADDR2
addr_a_i[3] => ram_q~9.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[3] => ram_q.RADDR3
addr_a_i[4] => ram_q~8.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[4] => ram_q.RADDR4
addr_a_i[5] => ram_q~7.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[5] => ram_q.RADDR5
addr_a_i[6] => ram_q~6.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[6] => ram_q.RADDR6
addr_a_i[7] => ram_q~5.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[7] => ram_q.RADDR7
addr_a_i[8] => ram_q~4.DATAIN
addr_a_i[8] => ram_q.WADDR8
addr_a_i[8] => ram_q.RADDR8
addr_a_i[9] => ram_q~3.DATAIN
addr_a_i[9] => ram_q.WADDR9
addr_a_i[9] => ram_q.RADDR9
addr_a_i[10] => ram_q~2.DATAIN
addr_a_i[10] => ram_q.WADDR10
addr_a_i[10] => ram_q.RADDR10
addr_a_i[11] => ram_q~1.DATAIN
addr_a_i[11] => ram_q.WADDR11
addr_a_i[11] => ram_q.RADDR11
addr_a_i[12] => ram_q~0.DATAIN
addr_a_i[12] => ram_q.WADDR12
addr_a_i[12] => ram_q.RADDR12
data_a_i[0] => ram_q~20.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~19.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~18.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~17.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~16.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~15.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~14.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~13.DATAIN
data_a_i[7] => ram_q.DATAIN7
data_a_o[0] <= data_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[1] <= data_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[2] <= data_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[3] <= data_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[4] <= data_a_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[5] <= data_a_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[6] <= data_a_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[7] <= data_a_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
clk_b_i => data_b_o[4]~reg0.CLK
clk_b_i => data_b_o[5]~reg0.CLK
clk_b_i => data_b_o[6]~reg0.CLK
clk_b_i => data_b_o[7]~reg0.CLK
addr_b_i[0] => ram_q.PORTBRADDR
addr_b_i[1] => ram_q.PORTBRADDR1
addr_b_i[2] => ram_q.PORTBRADDR2
addr_b_i[3] => ram_q.PORTBRADDR3
addr_b_i[4] => ram_q.PORTBRADDR4
addr_b_i[5] => ram_q.PORTBRADDR5
addr_b_i[6] => ram_q.PORTBRADDR6
addr_b_i[7] => ram_q.PORTBRADDR7
addr_b_i[8] => ram_q.PORTBRADDR8
addr_b_i[9] => ram_q.PORTBRADDR9
addr_b_i[10] => ram_q.PORTBRADDR10
addr_b_i[11] => ram_q.PORTBRADDR11
addr_b_i[12] => ram_q.PORTBRADDR12
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[4] <= data_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[5] <= data_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[6] <= data_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[7] <= data_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|zxula_timing:timing_mod
clock_i => phc_s[0].CLK
clock_i => phc_s[1].CLK
clock_i => phc_s[2].CLK
clock_i => phc_s[3].CLK
clock_i => phc_s[4].CLK
clock_i => phc_s[5].CLK
clock_i => phc_s[6].CLK
clock_i => phc_s[7].CLK
clock_i => phc_s[8].CLK
clock_i => wvc_s[0].CLK
clock_i => wvc_s[1].CLK
clock_i => wvc_s[2].CLK
clock_i => wvc_s[3].CLK
clock_i => wvc_s[4].CLK
clock_i => wvc_s[5].CLK
clock_i => wvc_s[6].CLK
clock_i => wvc_s[7].CLK
clock_i => wvc_s[8].CLK
clock_i => whc_s[0].CLK
clock_i => whc_s[1].CLK
clock_i => whc_s[2].CLK
clock_i => whc_s[3].CLK
clock_i => whc_s[4].CLK
clock_i => whc_s[5].CLK
clock_i => whc_s[6].CLK
clock_i => whc_s[7].CLK
clock_i => whc_s[8].CLK
clock_i => cvc_s[0].CLK
clock_i => cvc_s[1].CLK
clock_i => cvc_s[2].CLK
clock_i => cvc_s[3].CLK
clock_i => cvc_s[4].CLK
clock_i => cvc_s[5].CLK
clock_i => cvc_s[6].CLK
clock_i => cvc_s[7].CLK
clock_i => cvc_s[8].CLK
clock_i => vc_s[0].CLK
clock_i => vc_s[1].CLK
clock_i => vc_s[2].CLK
clock_i => vc_s[3].CLK
clock_i => vc_s[4].CLK
clock_i => vc_s[5].CLK
clock_i => vc_s[6].CLK
clock_i => vc_s[7].CLK
clock_i => vc_s[8].CLK
clock_i => hc_s[0].CLK
clock_i => hc_s[1].CLK
clock_i => hc_s[2].CLK
clock_i => hc_s[3].CLK
clock_i => hc_s[4].CLK
clock_i => hc_s[5].CLK
clock_i => hc_s[6].CLK
clock_i => hc_s[7].CLK
clock_i => hc_s[8].CLK
clock_x4_i => sc_s[0].CLK
clock_x4_i => sc_s[1].CLK
clock_x4_i => whc_lsb_d.CLK
reset_conter_i => hc_s.OUTPUTSELECT
reset_conter_i => hc_s.OUTPUTSELECT
reset_conter_i => hc_s.OUTPUTSELECT
reset_conter_i => hc_s.OUTPUTSELECT
reset_conter_i => hc_s.OUTPUTSELECT
reset_conter_i => hc_s.OUTPUTSELECT
reset_conter_i => hc_s.OUTPUTSELECT
reset_conter_i => hc_s.OUTPUTSELECT
reset_conter_i => hc_s.OUTPUTSELECT
reset_conter_i => vc_s.OUTPUTSELECT
reset_conter_i => vc_s.OUTPUTSELECT
reset_conter_i => vc_s.OUTPUTSELECT
reset_conter_i => vc_s.OUTPUTSELECT
reset_conter_i => vc_s.OUTPUTSELECT
reset_conter_i => vc_s.OUTPUTSELECT
reset_conter_i => vc_s.OUTPUTSELECT
reset_conter_i => vc_s.OUTPUTSELECT
reset_conter_i => vc_s.OUTPUTSELECT
reset_conter_i => cvc_s.OUTPUTSELECT
reset_conter_i => cvc_s.OUTPUTSELECT
reset_conter_i => cvc_s.OUTPUTSELECT
reset_conter_i => cvc_s.OUTPUTSELECT
reset_conter_i => cvc_s.OUTPUTSELECT
reset_conter_i => cvc_s.OUTPUTSELECT
reset_conter_i => cvc_s.OUTPUTSELECT
reset_conter_i => cvc_s.OUTPUTSELECT
reset_conter_i => cvc_s.OUTPUTSELECT
reset_conter_i => whc_s.OUTPUTSELECT
reset_conter_i => whc_s.OUTPUTSELECT
reset_conter_i => whc_s.OUTPUTSELECT
reset_conter_i => whc_s.OUTPUTSELECT
reset_conter_i => whc_s.OUTPUTSELECT
reset_conter_i => whc_s.OUTPUTSELECT
reset_conter_i => whc_s.OUTPUTSELECT
reset_conter_i => whc_s.OUTPUTSELECT
reset_conter_i => whc_s.OUTPUTSELECT
reset_conter_i => wvc_s.OUTPUTSELECT
reset_conter_i => wvc_s.OUTPUTSELECT
reset_conter_i => wvc_s.OUTPUTSELECT
reset_conter_i => wvc_s.OUTPUTSELECT
reset_conter_i => wvc_s.OUTPUTSELECT
reset_conter_i => wvc_s.OUTPUTSELECT
reset_conter_i => wvc_s.OUTPUTSELECT
reset_conter_i => wvc_s.OUTPUTSELECT
reset_conter_i => wvc_s.OUTPUTSELECT
reset_conter_i => phc_s.OUTPUTSELECT
reset_conter_i => phc_s.OUTPUTSELECT
reset_conter_i => phc_s.OUTPUTSELECT
reset_conter_i => phc_s.OUTPUTSELECT
reset_conter_i => phc_s.OUTPUTSELECT
reset_conter_i => phc_s.OUTPUTSELECT
reset_conter_i => phc_s.OUTPUTSELECT
reset_conter_i => phc_s.OUTPUTSELECT
reset_conter_i => phc_s.OUTPUTSELECT
reset_conter_i => whc_lsb_d.OUTPUTSELECT
reset_conter_i => sc_s.OUTPUTSELECT
reset_conter_i => sc_s.OUTPUTSELECT
mode_i[0] => Equal1.IN5
mode_i[0] => Equal2.IN5
mode_i[0] => Equal3.IN5
mode_i[0] => Equal4.IN5
mode_i[1] => Equal1.IN4
mode_i[1] => Equal2.IN4
mode_i[1] => Equal3.IN4
mode_i[1] => Equal4.IN4
mode_i[2] => Equal1.IN3
mode_i[2] => Equal2.IN3
mode_i[2] => Equal3.IN3
mode_i[2] => Equal4.IN3
video_timing_i[0] => Equal0.IN5
video_timing_i[1] => Equal0.IN4
video_timing_i[2] => Equal0.IN3
vf50_60_i => c_hsync_min_s[1].DATAB
vf50_60_i => c_hsync_max_s[1].DATAB
vf50_60_i => c_hblank_max_s[2].DATAB
vf50_60_i => c_hblank_max_s[0].DATAB
vf50_60_i => c_vblank_min_s.DATAB
vf50_60_i => c_vsync_min_s[7].DATAB
vf50_60_i => c_vsync_min_s[6].DATAB
vf50_60_i => c_vsync_min_s[5].DATAB
vf50_60_i => c_vsync_min_s[3].DATAB
vf50_60_i => c_vsync_min_s[1].DATAB
vf50_60_i => c_vsync_min_s[0].DATAB
vf50_60_i => c_vsync_max_s[7].DATAB
vf50_60_i => c_vsync_max_s[6].DATAB
vf50_60_i => c_vsync_max_s[5].DATAB
vf50_60_i => c_vsync_max_s[3].DATAB
vf50_60_i => c_vsync_max_s[2].DATAB
vf50_60_i => c_vblank_max_s[7].DATAB
vf50_60_i => c_vblank_max_s[6].DATAB
vf50_60_i => c_vblank_max_s[5].DATAB
vf50_60_i => c_vblank_max_s[3].DATAB
vf50_60_i => c_int_v_s[7].DATAB
vf50_60_i => c_int_v_s[6].DATAB
vf50_60_i => c_int_v_s[5].DATAB
vf50_60_i => c_int_v_s[3].DATAB
vf50_60_i => c_int_v_s[1].DATAB
vf50_60_i => c_int_v_s[0].DATAB
vf50_60_i => c_max_vc_s.DATAB
vf50_60_i => c_hsync_max_s[0].DATAB
vf50_60_i => c_hblank_max_s[3].DATAB
vf50_60_i => c_max_hc_s[1].DATAB
vf50_60_i => c_max_hc_s[0].DATAB
vf50_60_i => c_vblank_min_s[4].DATAB
vf50_60_i => c_vblank_min_s[3].DATAB
vf50_60_i => c_vblank_min_s[0].DATAB
vf50_60_i => c_vsync_min_s[8].DATAB
vf50_60_i => c_vsync_max_s[8].DATAB
vf50_60_i => c_vsync_max_s[0].DATAB
vf50_60_i => c_vblank_max_s[8].DATAB
vf50_60_i => c_vblank_max_s[0].DATAB
vf50_60_i => c_int_v_s[8].DATAB
vf50_60_i => c_max_vc_s[5].DATAB
vf50_60_i => c_max_vc_s[4].DATAB
vf50_60_i => c_max_vc_s[1].DATAB
vf50_60_i => c_vsync_min_s.DATAB
vf50_60_i => c_max_vc_s.DATAB
vf50_60_i => c_vsync_min_s.DATAB
vf50_60_i => c_max_vc_s.DATAB
cu_offset_i[0] => cvc_s.DATAB
cu_offset_i[1] => cvc_s.DATAB
cu_offset_i[2] => cvc_s.DATAB
cu_offset_i[3] => cvc_s.DATAB
cu_offset_i[4] => cvc_s.DATAB
cu_offset_i[5] => cvc_s.DATAB
cu_offset_i[6] => cvc_s.DATAB
cu_offset_i[7] => cvc_s.DATAB
hcount_o[0] <= hc_s[0].DB_MAX_OUTPUT_PORT_TYPE
hcount_o[1] <= hc_s[1].DB_MAX_OUTPUT_PORT_TYPE
hcount_o[2] <= hc_s[2].DB_MAX_OUTPUT_PORT_TYPE
hcount_o[3] <= hc_s[3].DB_MAX_OUTPUT_PORT_TYPE
hcount_o[4] <= hc_s[4].DB_MAX_OUTPUT_PORT_TYPE
hcount_o[5] <= hc_s[5].DB_MAX_OUTPUT_PORT_TYPE
hcount_o[6] <= hc_s[6].DB_MAX_OUTPUT_PORT_TYPE
hcount_o[7] <= hc_s[7].DB_MAX_OUTPUT_PORT_TYPE
hcount_o[8] <= hc_s[8].DB_MAX_OUTPUT_PORT_TYPE
vcount_o[0] <= vc_s[0].DB_MAX_OUTPUT_PORT_TYPE
vcount_o[1] <= vc_s[1].DB_MAX_OUTPUT_PORT_TYPE
vcount_o[2] <= vc_s[2].DB_MAX_OUTPUT_PORT_TYPE
vcount_o[3] <= vc_s[3].DB_MAX_OUTPUT_PORT_TYPE
vcount_o[4] <= vc_s[4].DB_MAX_OUTPUT_PORT_TYPE
vcount_o[5] <= vc_s[5].DB_MAX_OUTPUT_PORT_TYPE
vcount_o[6] <= vc_s[6].DB_MAX_OUTPUT_PORT_TYPE
vcount_o[7] <= vc_s[7].DB_MAX_OUTPUT_PORT_TYPE
vcount_o[8] <= vc_s[8].DB_MAX_OUTPUT_PORT_TYPE
phcount_o[0] <= phc_s[0].DB_MAX_OUTPUT_PORT_TYPE
phcount_o[1] <= phc_s[1].DB_MAX_OUTPUT_PORT_TYPE
phcount_o[2] <= phc_s[2].DB_MAX_OUTPUT_PORT_TYPE
phcount_o[3] <= phc_s[3].DB_MAX_OUTPUT_PORT_TYPE
phcount_o[4] <= phc_s[4].DB_MAX_OUTPUT_PORT_TYPE
phcount_o[5] <= phc_s[5].DB_MAX_OUTPUT_PORT_TYPE
phcount_o[6] <= phc_s[6].DB_MAX_OUTPUT_PORT_TYPE
phcount_o[7] <= phc_s[7].DB_MAX_OUTPUT_PORT_TYPE
phcount_o[8] <= phc_s[8].DB_MAX_OUTPUT_PORT_TYPE
whcount_o[0] <= whc_s[0].DB_MAX_OUTPUT_PORT_TYPE
whcount_o[1] <= whc_s[1].DB_MAX_OUTPUT_PORT_TYPE
whcount_o[2] <= whc_s[2].DB_MAX_OUTPUT_PORT_TYPE
whcount_o[3] <= whc_s[3].DB_MAX_OUTPUT_PORT_TYPE
whcount_o[4] <= whc_s[4].DB_MAX_OUTPUT_PORT_TYPE
whcount_o[5] <= whc_s[5].DB_MAX_OUTPUT_PORT_TYPE
whcount_o[6] <= whc_s[6].DB_MAX_OUTPUT_PORT_TYPE
whcount_o[7] <= whc_s[7].DB_MAX_OUTPUT_PORT_TYPE
whcount_o[8] <= whc_s[8].DB_MAX_OUTPUT_PORT_TYPE
wvcount_o[0] <= wvc_s[0].DB_MAX_OUTPUT_PORT_TYPE
wvcount_o[1] <= wvc_s[1].DB_MAX_OUTPUT_PORT_TYPE
wvcount_o[2] <= wvc_s[2].DB_MAX_OUTPUT_PORT_TYPE
wvcount_o[3] <= wvc_s[3].DB_MAX_OUTPUT_PORT_TYPE
wvcount_o[4] <= wvc_s[4].DB_MAX_OUTPUT_PORT_TYPE
wvcount_o[5] <= wvc_s[5].DB_MAX_OUTPUT_PORT_TYPE
wvcount_o[6] <= wvc_s[6].DB_MAX_OUTPUT_PORT_TYPE
wvcount_o[7] <= wvc_s[7].DB_MAX_OUTPUT_PORT_TYPE
wvcount_o[8] <= wvc_s[8].DB_MAX_OUTPUT_PORT_TYPE
cvcount_o[0] <= cvc_s[0].DB_MAX_OUTPUT_PORT_TYPE
cvcount_o[1] <= cvc_s[1].DB_MAX_OUTPUT_PORT_TYPE
cvcount_o[2] <= cvc_s[2].DB_MAX_OUTPUT_PORT_TYPE
cvcount_o[3] <= cvc_s[3].DB_MAX_OUTPUT_PORT_TYPE
cvcount_o[4] <= cvc_s[4].DB_MAX_OUTPUT_PORT_TYPE
cvcount_o[5] <= cvc_s[5].DB_MAX_OUTPUT_PORT_TYPE
cvcount_o[6] <= cvc_s[6].DB_MAX_OUTPUT_PORT_TYPE
cvcount_o[7] <= cvc_s[7].DB_MAX_OUTPUT_PORT_TYPE
cvcount_o[8] <= cvc_s[8].DB_MAX_OUTPUT_PORT_TYPE
sc_o[0] <= sc_s[0].DB_MAX_OUTPUT_PORT_TYPE
sc_o[1] <= sc_s[1].DB_MAX_OUTPUT_PORT_TYPE
hsync_n_o <= process_1.DB_MAX_OUTPUT_PORT_TYPE
vsync_n_o <= process_1.DB_MAX_OUTPUT_PORT_TYPE
hblank_n_o <= process_1.DB_MAX_OUTPUT_PORT_TYPE
vblank_n_o <= vblank_n_o.DB_MAX_OUTPUT_PORT_TYPE
int_n_o <= int_n_o.DB_MAX_OUTPUT_PORT_TYPE
lint_ctrl_i[0] => process_2.IN1
lint_ctrl_i[1] => int_ula_n_s.OUTPUTSELECT
lint_line_i[0] => Add0.IN18
lint_line_i[0] => Equal10.IN19
lint_line_i[1] => Add0.IN17
lint_line_i[1] => Equal10.IN18
lint_line_i[2] => Add0.IN16
lint_line_i[2] => Equal10.IN17
lint_line_i[3] => Add0.IN15
lint_line_i[3] => Equal10.IN16
lint_line_i[4] => Add0.IN14
lint_line_i[4] => Equal10.IN15
lint_line_i[5] => Add0.IN13
lint_line_i[5] => Equal10.IN14
lint_line_i[6] => Add0.IN12
lint_line_i[6] => Equal10.IN13
lint_line_i[7] => Add0.IN11
lint_line_i[7] => Equal10.IN12
lint_line_i[8] => Add0.IN10
lint_line_i[8] => Equal10.IN11


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|dpram2:palette_utm
clk_a_i => ram_q~19.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~17.CLK
clk_a_i => ram_q~18.CLK
clk_a_i => data_a_o[0]~reg0.CLK
clk_a_i => data_a_o[1]~reg0.CLK
clk_a_i => data_a_o[2]~reg0.CLK
clk_a_i => data_a_o[3]~reg0.CLK
clk_a_i => data_a_o[4]~reg0.CLK
clk_a_i => data_a_o[5]~reg0.CLK
clk_a_i => data_a_o[6]~reg0.CLK
clk_a_i => data_a_o[7]~reg0.CLK
clk_a_i => data_a_o[8]~reg0.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~19.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~9.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[0] => ram_q.RADDR
addr_a_i[1] => ram_q~8.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[1] => ram_q.RADDR1
addr_a_i[2] => ram_q~7.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[2] => ram_q.RADDR2
addr_a_i[3] => ram_q~6.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[3] => ram_q.RADDR3
addr_a_i[4] => ram_q~5.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[4] => ram_q.RADDR4
addr_a_i[5] => ram_q~4.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[5] => ram_q.RADDR5
addr_a_i[6] => ram_q~3.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[6] => ram_q.RADDR6
addr_a_i[7] => ram_q~2.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[7] => ram_q.RADDR7
addr_a_i[8] => ram_q~1.DATAIN
addr_a_i[8] => ram_q.WADDR8
addr_a_i[8] => ram_q.RADDR8
addr_a_i[9] => ram_q~0.DATAIN
addr_a_i[9] => ram_q.WADDR9
addr_a_i[9] => ram_q.RADDR9
data_a_i[0] => ram_q~18.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~17.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~16.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~15.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~14.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~13.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~12.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~11.DATAIN
data_a_i[7] => ram_q.DATAIN7
data_a_i[8] => ram_q~10.DATAIN
data_a_i[8] => ram_q.DATAIN8
data_a_o[0] <= data_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[1] <= data_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[2] <= data_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[3] <= data_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[4] <= data_a_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[5] <= data_a_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[6] <= data_a_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[7] <= data_a_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[8] <= data_a_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
clk_b_i => data_b_o[4]~reg0.CLK
clk_b_i => data_b_o[5]~reg0.CLK
clk_b_i => data_b_o[6]~reg0.CLK
clk_b_i => data_b_o[7]~reg0.CLK
clk_b_i => data_b_o[8]~reg0.CLK
addr_b_i[0] => ram_q.PORTBRADDR
addr_b_i[1] => ram_q.PORTBRADDR1
addr_b_i[2] => ram_q.PORTBRADDR2
addr_b_i[3] => ram_q.PORTBRADDR3
addr_b_i[4] => ram_q.PORTBRADDR4
addr_b_i[5] => ram_q.PORTBRADDR5
addr_b_i[6] => ram_q.PORTBRADDR6
addr_b_i[7] => ram_q.PORTBRADDR7
addr_b_i[8] => ram_q.PORTBRADDR8
addr_b_i[9] => ram_q.PORTBRADDR9
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[4] <= data_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[5] <= data_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[6] <= data_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[7] <= data_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[8] <= data_b_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ZXNEXT_UnAmiga_2MB|zxnext:zxnext|dpram2:palette_l2s
clk_a_i => ram_q~26.CLK
clk_a_i => ram_q~0.CLK
clk_a_i => ram_q~1.CLK
clk_a_i => ram_q~2.CLK
clk_a_i => ram_q~3.CLK
clk_a_i => ram_q~4.CLK
clk_a_i => ram_q~5.CLK
clk_a_i => ram_q~6.CLK
clk_a_i => ram_q~7.CLK
clk_a_i => ram_q~8.CLK
clk_a_i => ram_q~9.CLK
clk_a_i => ram_q~10.CLK
clk_a_i => ram_q~11.CLK
clk_a_i => ram_q~12.CLK
clk_a_i => ram_q~13.CLK
clk_a_i => ram_q~14.CLK
clk_a_i => ram_q~15.CLK
clk_a_i => ram_q~16.CLK
clk_a_i => ram_q~17.CLK
clk_a_i => ram_q~18.CLK
clk_a_i => ram_q~19.CLK
clk_a_i => ram_q~20.CLK
clk_a_i => ram_q~21.CLK
clk_a_i => ram_q~22.CLK
clk_a_i => ram_q~23.CLK
clk_a_i => ram_q~24.CLK
clk_a_i => ram_q~25.CLK
clk_a_i => data_a_o[0]~reg0.CLK
clk_a_i => data_a_o[1]~reg0.CLK
clk_a_i => data_a_o[2]~reg0.CLK
clk_a_i => data_a_o[3]~reg0.CLK
clk_a_i => data_a_o[4]~reg0.CLK
clk_a_i => data_a_o[5]~reg0.CLK
clk_a_i => data_a_o[6]~reg0.CLK
clk_a_i => data_a_o[7]~reg0.CLK
clk_a_i => data_a_o[8]~reg0.CLK
clk_a_i => data_a_o[9]~reg0.CLK
clk_a_i => data_a_o[10]~reg0.CLK
clk_a_i => data_a_o[11]~reg0.CLK
clk_a_i => data_a_o[12]~reg0.CLK
clk_a_i => data_a_o[13]~reg0.CLK
clk_a_i => data_a_o[14]~reg0.CLK
clk_a_i => data_a_o[15]~reg0.CLK
clk_a_i => ram_q.CLK0
we_i => ram_q~26.DATAIN
we_i => ram_q.WE
addr_a_i[0] => ram_q~9.DATAIN
addr_a_i[0] => ram_q.WADDR
addr_a_i[0] => ram_q.RADDR
addr_a_i[1] => ram_q~8.DATAIN
addr_a_i[1] => ram_q.WADDR1
addr_a_i[1] => ram_q.RADDR1
addr_a_i[2] => ram_q~7.DATAIN
addr_a_i[2] => ram_q.WADDR2
addr_a_i[2] => ram_q.RADDR2
addr_a_i[3] => ram_q~6.DATAIN
addr_a_i[3] => ram_q.WADDR3
addr_a_i[3] => ram_q.RADDR3
addr_a_i[4] => ram_q~5.DATAIN
addr_a_i[4] => ram_q.WADDR4
addr_a_i[4] => ram_q.RADDR4
addr_a_i[5] => ram_q~4.DATAIN
addr_a_i[5] => ram_q.WADDR5
addr_a_i[5] => ram_q.RADDR5
addr_a_i[6] => ram_q~3.DATAIN
addr_a_i[6] => ram_q.WADDR6
addr_a_i[6] => ram_q.RADDR6
addr_a_i[7] => ram_q~2.DATAIN
addr_a_i[7] => ram_q.WADDR7
addr_a_i[7] => ram_q.RADDR7
addr_a_i[8] => ram_q~1.DATAIN
addr_a_i[8] => ram_q.WADDR8
addr_a_i[8] => ram_q.RADDR8
addr_a_i[9] => ram_q~0.DATAIN
addr_a_i[9] => ram_q.WADDR9
addr_a_i[9] => ram_q.RADDR9
data_a_i[0] => ram_q~25.DATAIN
data_a_i[0] => ram_q.DATAIN
data_a_i[1] => ram_q~24.DATAIN
data_a_i[1] => ram_q.DATAIN1
data_a_i[2] => ram_q~23.DATAIN
data_a_i[2] => ram_q.DATAIN2
data_a_i[3] => ram_q~22.DATAIN
data_a_i[3] => ram_q.DATAIN3
data_a_i[4] => ram_q~21.DATAIN
data_a_i[4] => ram_q.DATAIN4
data_a_i[5] => ram_q~20.DATAIN
data_a_i[5] => ram_q.DATAIN5
data_a_i[6] => ram_q~19.DATAIN
data_a_i[6] => ram_q.DATAIN6
data_a_i[7] => ram_q~18.DATAIN
data_a_i[7] => ram_q.DATAIN7
data_a_i[8] => ram_q~17.DATAIN
data_a_i[8] => ram_q.DATAIN8
data_a_i[9] => ram_q~16.DATAIN
data_a_i[9] => ram_q.DATAIN9
data_a_i[10] => ram_q~15.DATAIN
data_a_i[10] => ram_q.DATAIN10
data_a_i[11] => ram_q~14.DATAIN
data_a_i[11] => ram_q.DATAIN11
data_a_i[12] => ram_q~13.DATAIN
data_a_i[12] => ram_q.DATAIN12
data_a_i[13] => ram_q~12.DATAIN
data_a_i[13] => ram_q.DATAIN13
data_a_i[14] => ram_q~11.DATAIN
data_a_i[14] => ram_q.DATAIN14
data_a_i[15] => ram_q~10.DATAIN
data_a_i[15] => ram_q.DATAIN15
data_a_o[0] <= data_a_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[1] <= data_a_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[2] <= data_a_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[3] <= data_a_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[4] <= data_a_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[5] <= data_a_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[6] <= data_a_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[7] <= data_a_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[8] <= data_a_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[9] <= data_a_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[10] <= data_a_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[11] <= data_a_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[12] <= data_a_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[13] <= data_a_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[14] <= data_a_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_a_o[15] <= data_a_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_b_i => data_b_o[0]~reg0.CLK
clk_b_i => data_b_o[1]~reg0.CLK
clk_b_i => data_b_o[2]~reg0.CLK
clk_b_i => data_b_o[3]~reg0.CLK
clk_b_i => data_b_o[4]~reg0.CLK
clk_b_i => data_b_o[5]~reg0.CLK
clk_b_i => data_b_o[6]~reg0.CLK
clk_b_i => data_b_o[7]~reg0.CLK
clk_b_i => data_b_o[8]~reg0.CLK
clk_b_i => data_b_o[9]~reg0.CLK
clk_b_i => data_b_o[10]~reg0.CLK
clk_b_i => data_b_o[11]~reg0.CLK
clk_b_i => data_b_o[12]~reg0.CLK
clk_b_i => data_b_o[13]~reg0.CLK
clk_b_i => data_b_o[14]~reg0.CLK
clk_b_i => data_b_o[15]~reg0.CLK
addr_b_i[0] => ram_q.PORTBRADDR
addr_b_i[1] => ram_q.PORTBRADDR1
addr_b_i[2] => ram_q.PORTBRADDR2
addr_b_i[3] => ram_q.PORTBRADDR3
addr_b_i[4] => ram_q.PORTBRADDR4
addr_b_i[5] => ram_q.PORTBRADDR5
addr_b_i[6] => ram_q.PORTBRADDR6
addr_b_i[7] => ram_q.PORTBRADDR7
addr_b_i[8] => ram_q.PORTBRADDR8
addr_b_i[9] => ram_q.PORTBRADDR9
data_b_o[0] <= data_b_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[1] <= data_b_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[2] <= data_b_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[3] <= data_b_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[4] <= data_b_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[5] <= data_b_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[6] <= data_b_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[7] <= data_b_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[8] <= data_b_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[9] <= data_b_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[10] <= data_b_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[11] <= data_b_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[12] <= data_b_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[13] <= data_b_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[14] <= data_b_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_b_o[15] <= data_b_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


