

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s'
================================================================
* Date:           Sat Oct  4 21:50:14 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.248 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %layer2_out, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 3 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (2.15ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>, i16 %in_elem_0_0_0_0_0_val_read, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 4 'call' 'call_ln286' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 5 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.01ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_load, i32 9" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 6 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 7 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 8 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.01ns)   --->   "%icmp_ln289_1 = icmp_eq  i32 %sY_load, i32 3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'icmp' 'icmp_ln289_1' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.01ns)   --->   "%icmp_ln289_2 = icmp_sgt  i32 %pY_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'icmp' 'icmp_ln289_2' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.01ns)   --->   "%icmp_ln289_3 = icmp_sgt  i32 %pX_load, i32 8" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'icmp' 'icmp_ln289_3' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_1)   --->   "%and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'and' 'and_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %layer2_out, i320 0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 17 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 1.66> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.66> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 247> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 18 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%add_ln313 = add i32 %pX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 19 'add' 'add_ln313' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.01ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 256" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 20 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 21 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 22 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln328 = add i32 %sX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 23 'add' 'add_ln328' <Predicate = (!icmp_ln289 & !icmp_ln313)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.41ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 9, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 24 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 25 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln315 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 27 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln316 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 28 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (1.01ns)   --->   "%add_ln317 = add i32 %pY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 29 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.01ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 30 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 31 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 32 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (1.01ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_load, i32 3" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 33 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln323 = add i32 %sY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 34 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317 & !icmp_ln323)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.41ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 3, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 35 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln318 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 37 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln320 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 38 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 39 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 40 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 41 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 42 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.248ns
The critical path consists of the following:
	'load' operation 32 bit ('pX_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'pX' [17]  (0.000 ns)
	'add' operation 32 bit ('add_ln313', firmware/nnet_utils/nnet_conv_stream.h:313) [30]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln313', firmware/nnet_utils/nnet_conv_stream.h:313) [31]  (1.016 ns)
	'store' operation 0 bit ('store_ln326', firmware/nnet_utils/nnet_conv_stream.h:326) of variable 'add_ln313', firmware/nnet_utils/nnet_conv_stream.h:313 on static variable 'pX' [34]  (0.427 ns)
	blocking operation 0.788671 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
