
i2c_comm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f7c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08007110  08007110  00008110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074f8  080074f8  000091e0  2**0
                  CONTENTS
  4 .ARM          00000008  080074f8  080074f8  000084f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007500  08007500  000091e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007500  08007500  00008500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007504  08007504  00008504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007508  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  200001e0  080076e8  000091e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  080076e8  000093f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007007  00000000  00000000  00009210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cae  00000000  00000000  00010217  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  00011ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000067c  00000000  00000000  000127c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005af7  00000000  00000000  00012e44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa17  00000000  00000000  0001893b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a6408  00000000  00000000  00023352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c975a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037ac  00000000  00000000  000c97a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000ccf4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080070f4 	.word	0x080070f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	080070f4 	.word	0x080070f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <LL_GPIO_SetPinMode>:
 *         @arg @ref LL_GPIO_MODE_ALTERNATE
 *         @arg @ref LL_GPIO_MODE_ANALOG
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin,
		uint32_t Mode) {
 8000c48:	b480      	push	{r7}
 8000c4a:	b089      	sub	sp, #36	@ 0x24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	607a      	str	r2, [r7, #4]
	MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)),
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	fa93 f3a3 	rbit	r3, r3
 8000c62:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	fab3 f383 	clz	r3, r3
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	005b      	lsls	r3, r3, #1
 8000c6e:	2103      	movs	r1, #3
 8000c70:	fa01 f303 	lsl.w	r3, r1, r3
 8000c74:	43db      	mvns	r3, r3
 8000c76:	401a      	ands	r2, r3
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	fa93 f3a3 	rbit	r3, r3
 8000c82:	61bb      	str	r3, [r7, #24]
  return result;
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	fab3 f383 	clz	r3, r3
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	6879      	ldr	r1, [r7, #4]
 8000c90:	fa01 f303 	lsl.w	r3, r1, r3
 8000c94:	431a      	orrs	r2, r3
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	601a      	str	r2, [r3, #0]
			(Mode << (POSITION_VAL(Pin) * 2U)));
}
 8000c9a:	bf00      	nop
 8000c9c:	3724      	adds	r7, #36	@ 0x24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr

08000ca6 <LL_GPIO_SetPinOutputType>:
 *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx,
		uint32_t PinMask, uint32_t OutputType) {
 8000ca6:	b480      	push	{r7}
 8000ca8:	b085      	sub	sp, #20
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	60f8      	str	r0, [r7, #12]
 8000cae:	60b9      	str	r1, [r7, #8]
 8000cb0:	607a      	str	r2, [r7, #4]
	MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	685a      	ldr	r2, [r3, #4]
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	401a      	ands	r2, r3
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	6879      	ldr	r1, [r7, #4]
 8000cc0:	fb01 f303 	mul.w	r3, r1, r3
 8000cc4:	431a      	orrs	r2, r3
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	605a      	str	r2, [r3, #4]
}
 8000cca:	bf00      	nop
 8000ccc:	3714      	adds	r7, #20
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <LL_GPIO_SetPinSpeed>:
 *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin,
		uint32_t Speed) {
 8000cd6:	b480      	push	{r7}
 8000cd8:	b089      	sub	sp, #36	@ 0x24
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	60f8      	str	r0, [r7, #12]
 8000cde:	60b9      	str	r1, [r7, #8]
 8000ce0:	607a      	str	r2, [r7, #4]
	MODIFY_REG(GPIOx->OSPEEDR,
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	689a      	ldr	r2, [r3, #8]
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	fa93 f3a3 	rbit	r3, r3
 8000cf0:	613b      	str	r3, [r7, #16]
  return result;
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	fab3 f383 	clz	r3, r3
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	2103      	movs	r1, #3
 8000cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000d02:	43db      	mvns	r3, r3
 8000d04:	401a      	ands	r2, r3
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	fa93 f3a3 	rbit	r3, r3
 8000d10:	61bb      	str	r3, [r7, #24]
  return result;
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	fab3 f383 	clz	r3, r3
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	005b      	lsls	r3, r3, #1
 8000d1c:	6879      	ldr	r1, [r7, #4]
 8000d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d22:	431a      	orrs	r2, r3
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	609a      	str	r2, [r3, #8]
			(GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
			(Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000d28:	bf00      	nop
 8000d2a:	3724      	adds	r7, #36	@ 0x24
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <LL_GPIO_SetPinPull>:
 *         @arg @ref LL_GPIO_PULL_UP
 *         @arg @ref LL_GPIO_PULL_DOWN
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin,
		uint32_t Pull) {
 8000d34:	b480      	push	{r7}
 8000d36:	b089      	sub	sp, #36	@ 0x24
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
	MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)),
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	68da      	ldr	r2, [r3, #12]
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	fa93 f3a3 	rbit	r3, r3
 8000d4e:	613b      	str	r3, [r7, #16]
  return result;
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	fab3 f383 	clz	r3, r3
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	2103      	movs	r1, #3
 8000d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d60:	43db      	mvns	r3, r3
 8000d62:	401a      	ands	r2, r3
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	fa93 f3a3 	rbit	r3, r3
 8000d6e:	61bb      	str	r3, [r7, #24]
  return result;
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	fab3 f383 	clz	r3, r3
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	6879      	ldr	r1, [r7, #4]
 8000d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d80:	431a      	orrs	r2, r3
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	60da      	str	r2, [r3, #12]
			(Pull << (POSITION_VAL(Pin) * 2U)));
}
 8000d86:	bf00      	nop
 8000d88:	3724      	adds	r7, #36	@ 0x24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <LL_GPIO_SetAFPin_0_7>:
 *         @arg @ref LL_GPIO_AF_14
 *         @arg @ref LL_GPIO_AF_15
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin,
		uint32_t Alternate) {
 8000d92:	b480      	push	{r7}
 8000d94:	b089      	sub	sp, #36	@ 0x24
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	60f8      	str	r0, [r7, #12]
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
	MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	6a1a      	ldr	r2, [r3, #32]
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	fa93 f3a3 	rbit	r3, r3
 8000dac:	613b      	str	r3, [r7, #16]
  return result;
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	fab3 f383 	clz	r3, r3
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	210f      	movs	r1, #15
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	401a      	ands	r2, r3
 8000dc2:	68bb      	ldr	r3, [r7, #8]
 8000dc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	fa93 f3a3 	rbit	r3, r3
 8000dcc:	61bb      	str	r3, [r7, #24]
  return result;
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	fab3 f383 	clz	r3, r3
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	6879      	ldr	r1, [r7, #4]
 8000dda:	fa01 f303 	lsl.w	r3, r1, r3
 8000dde:	431a      	orrs	r2, r3
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	621a      	str	r2, [r3, #32]
			(Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000de4:	bf00      	nop
 8000de6:	3724      	adds	r7, #36	@ 0x24
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <LL_GPIO_SetAFPin_8_15>:
 *         @arg @ref LL_GPIO_AF_14
 *         @arg @ref LL_GPIO_AF_15
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin,
		uint32_t Alternate) {
 8000df0:	b480      	push	{r7}
 8000df2:	b089      	sub	sp, #36	@ 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
	MODIFY_REG(GPIOx->AFR[1],
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	0a1b      	lsrs	r3, r3, #8
 8000e04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	fa93 f3a3 	rbit	r3, r3
 8000e0c:	613b      	str	r3, [r7, #16]
  return result;
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	fab3 f383 	clz	r3, r3
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	210f      	movs	r1, #15
 8000e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1e:	43db      	mvns	r3, r3
 8000e20:	401a      	ands	r2, r3
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	0a1b      	lsrs	r3, r3, #8
 8000e26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	fa93 f3a3 	rbit	r3, r3
 8000e2e:	61bb      	str	r3, [r7, #24]
  return result;
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	fab3 f383 	clz	r3, r3
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	6879      	ldr	r1, [r7, #4]
 8000e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e40:	431a      	orrs	r2, r3
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	625a      	str	r2, [r3, #36]	@ 0x24
			(GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
			(Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8000e46:	bf00      	nop
 8000e48:	3724      	adds	r7, #36	@ 0x24
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b088      	sub	sp, #32
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
 8000e5a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	fa93 f3a3 	rbit	r3, r3
 8000e68:	613b      	str	r3, [r7, #16]
  return result;
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	fab3 f383 	clz	r3, r3
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000e74:	e051      	b.n	8000f1a <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e82:	4013      	ands	r3, r2
 8000e84:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8000e86:	69bb      	ldr	r3, [r7, #24]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d043      	beq.n	8000f14 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d003      	beq.n	8000e9c <LL_GPIO_Init+0x4a>
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d10e      	bne.n	8000eba <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	69b9      	ldr	r1, [r7, #24]
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f7ff ff16 	bl	8000cd6 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	6819      	ldr	r1, [r3, #0]
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f7ff fef6 	bl	8000ca6 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	69b9      	ldr	r1, [r7, #24]
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff ff36 	bl	8000d34 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d11a      	bne.n	8000f06 <LL_GPIO_Init+0xb4>
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	fa93 f3a3 	rbit	r3, r3
 8000eda:	60bb      	str	r3, [r7, #8]
  return result;
 8000edc:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000ede:	fab3 f383 	clz	r3, r3
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b07      	cmp	r3, #7
 8000ee6:	d807      	bhi.n	8000ef8 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	695b      	ldr	r3, [r3, #20]
 8000eec:	461a      	mov	r2, r3
 8000eee:	69b9      	ldr	r1, [r7, #24]
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f7ff ff4e 	bl	8000d92 <LL_GPIO_SetAFPin_0_7>
 8000ef6:	e006      	b.n	8000f06 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	461a      	mov	r2, r3
 8000efe:	69b9      	ldr	r1, [r7, #24]
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f7ff ff75 	bl	8000df0 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	69b9      	ldr	r1, [r7, #24]
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f7ff fe9a 	bl	8000c48 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	3301      	adds	r3, #1
 8000f18:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	fa22 f303 	lsr.w	r3, r2, r3
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d1a6      	bne.n	8000e76 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3720      	adds	r7, #32
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <LL_I2C_Enable>:
 * @brief  Enable I2C peripheral (PE = 1).
 * @rmtoll CR1          PE            LL_I2C_Enable
 * @param  I2Cx I2C Instance.
 * @retval None
 */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx) {
 8000f32:	b480      	push	{r7}
 8000f34:	b083      	sub	sp, #12
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
	SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f043 0201 	orr.w	r2, r3, #1
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	601a      	str	r2, [r3, #0]
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <LL_I2C_Disable>:
 *         When cleared, PE must be kept low for at least 3 APB clock cycles.
 * @rmtoll CR1          PE            LL_I2C_Disable
 * @param  I2Cx I2C Instance.
 * @retval None
 */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx) {
 8000f52:	b480      	push	{r7}
 8000f54:	b083      	sub	sp, #12
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f023 0201 	bic.w	r2, r3, #1
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	601a      	str	r2, [r3, #0]
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <LL_I2C_ConfigFilters>:
 *         This parameter is used to configure the digital noise filter on SDA and SCL input.
 *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
 * @retval None
 */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx,
		uint32_t AnalogFilter, uint32_t DigitalFilter) {
 8000f72:	b480      	push	{r7}
 8000f74:	b085      	sub	sp, #20
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	60f8      	str	r0, [r7, #12]
 8000f7a:	60b9      	str	r1, [r7, #8]
 8000f7c:	607a      	str	r2, [r7, #4]
	MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF,
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	0219      	lsls	r1, r3, #8
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	430b      	orrs	r3, r1
 8000f8e:	431a      	orrs	r2, r3
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	601a      	str	r2, [r3, #0]
			AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
}
 8000f94:	bf00      	nop
 8000f96:	3714      	adds	r7, #20
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <LL_I2C_SetOwnAddress1>:
 *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
 *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
 * @retval None
 */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx,
		uint32_t OwnAddress1, uint32_t OwnAddrSize) {
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
	MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE,
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000fb4:	f023 0307 	bic.w	r3, r3, #7
 8000fb8:	68b9      	ldr	r1, [r7, #8]
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	431a      	orrs	r2, r3
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	609a      	str	r2, [r3, #8]
			OwnAddress1 | OwnAddrSize);
}
 8000fc4:	bf00      	nop
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <LL_I2C_EnableOwnAddress1>:
 * @brief  Enable acknowledge on Own Address1 match address.
 * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
 * @param  I2Cx I2C Instance.
 * @retval None
 */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <LL_I2C_DisableOwnAddress1>:
 * @brief  Disable acknowledge on Own Address1 match address.
 * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
 * @param  I2Cx I2C Instance.
 * @retval None
 */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx) {
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	609a      	str	r2, [r3, #8]
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <LL_I2C_SetTiming>:
 * @param  I2Cx I2C Instance.
 * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
 * @note   This parameter is computed with the STM32CubeMX Tool.
 * @retval None
 */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing) {
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
	WRITE_REG(I2Cx->TIMINGR, Timing);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	683a      	ldr	r2, [r7, #0]
 800101e:	611a      	str	r2, [r3, #16]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <LL_I2C_SetMode>:
 *         @arg @ref LL_I2C_MODE_SMBUS_HOST
 *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
 *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
 * @retval None
 */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode) {
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
	MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	431a      	orrs	r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	601a      	str	r2, [r3, #0]
}
 8001046:	bf00      	nop
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <LL_I2C_AcknowledgeNextData>:
 *         @arg @ref LL_I2C_ACK
 *         @arg @ref LL_I2C_NACK
 * @retval None
 */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx,
		uint32_t TypeAcknowledge) {
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	6039      	str	r1, [r7, #0]
	MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	431a      	orrs	r2, r3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	605a      	str	r2, [r3, #4]
}
 800106c:	bf00      	nop
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff ff65 	bl	8000f52 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	6899      	ldr	r1, [r3, #8]
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	461a      	mov	r2, r3
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff ff6d 	bl	8000f72 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	4619      	mov	r1, r3
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f7ff ffb6 	bl	8001010 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff ff44 	bl	8000f32 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ffa0 	bl	8000ff0 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	6919      	ldr	r1, [r3, #16]
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	461a      	mov	r2, r3
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff ff70 	bl	8000fa0 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d002      	beq.n	80010ce <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f7ff ff81 	bl	8000fd0 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4619      	mov	r1, r3
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f7ff ffa9 	bl	800102c <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	4619      	mov	r1, r3
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ffb6 	bl	8001052 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80010e6:	2300      	movs	r3, #0
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <LL_RCC_HSI_IsReady>:
/**
 * @brief  Check if HSI clock is ready
 * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) {
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
	return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80010f4:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <LL_RCC_HSI_IsReady+0x20>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	bf0c      	ite	eq
 8001100:	2301      	moveq	r3, #1
 8001102:	2300      	movne	r3, #0
 8001104:	b2db      	uxtb	r3, r3
}
 8001106:	4618      	mov	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	40021000 	.word	0x40021000

08001114 <LL_RCC_LSE_IsReady>:
/**
 * @brief  Check if LSE oscillator Ready
 * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) {
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
	return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8001118:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <LL_RCC_LSE_IsReady+0x20>)
 800111a:	6a1b      	ldr	r3, [r3, #32]
 800111c:	f003 0302 	and.w	r3, r3, #2
 8001120:	2b02      	cmp	r3, #2
 8001122:	bf0c      	ite	eq
 8001124:	2301      	moveq	r3, #1
 8001126:	2300      	movne	r3, #0
 8001128:	b2db      	uxtb	r3, r3
}
 800112a:	4618      	mov	r0, r3
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	40021000 	.word	0x40021000

08001138 <LL_RCC_GetSysClkSource>:
 * @retval Returned value can be one of the following values:
 *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
 *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
 *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
 */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) {
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
	return (uint32_t) (READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800113c:	4b04      	ldr	r3, [pc, #16]	@ (8001150 <LL_RCC_GetSysClkSource+0x18>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 030c 	and.w	r3, r3, #12
}
 8001144:	4618      	mov	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	40021000 	.word	0x40021000

08001154 <LL_RCC_GetAHBPrescaler>:
 *         @arg @ref LL_RCC_SYSCLK_DIV_64
 *         @arg @ref LL_RCC_SYSCLK_DIV_128
 *         @arg @ref LL_RCC_SYSCLK_DIV_256
 *         @arg @ref LL_RCC_SYSCLK_DIV_512
 */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void) {
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
	return (uint32_t) (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001158:	4b04      	ldr	r3, [pc, #16]	@ (800116c <LL_RCC_GetAHBPrescaler+0x18>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001160:	4618      	mov	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	40021000 	.word	0x40021000

08001170 <LL_RCC_GetAPB1Prescaler>:
 *         @arg @ref LL_RCC_APB1_DIV_2
 *         @arg @ref LL_RCC_APB1_DIV_4
 *         @arg @ref LL_RCC_APB1_DIV_8
 *         @arg @ref LL_RCC_APB1_DIV_16
 */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void) {
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
	return (uint32_t) (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800117c:	4618      	mov	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40021000 	.word	0x40021000

0800118c <LL_RCC_GetAPB2Prescaler>:
 *         @arg @ref LL_RCC_APB2_DIV_2
 *         @arg @ref LL_RCC_APB2_DIV_4
 *         @arg @ref LL_RCC_APB2_DIV_8
 *         @arg @ref LL_RCC_APB2_DIV_16
 */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void) {
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
	return (uint32_t) (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001190:	4b04      	ldr	r3, [pc, #16]	@ (80011a4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001198:	4618      	mov	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000

080011a8 <LL_RCC_GetUSARTClockSource>:
 *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
 *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
 *
 *         (*) value not defined in all devices.
 */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx) {
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	return (uint32_t) (READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx))
 80011b0:	4b07      	ldr	r3, [pc, #28]	@ (80011d0 <LL_RCC_GetUSARTClockSource+0x28>)
 80011b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011b4:	2103      	movs	r1, #3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	fa01 f303 	lsl.w	r3, r1, r3
 80011bc:	401a      	ands	r2, r3
			| (USARTx << 24U));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	061b      	lsls	r3, r3, #24
	return (uint32_t) (READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx))
 80011c2:	4313      	orrs	r3, r2
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	40021000 	.word	0x40021000

080011d4 <LL_RCC_PLL_GetMainSource>:
 *         @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2 (*)
 *         @arg @ref LL_RCC_PLLSOURCE_HSE
 *
 *         (*) value not defined in all devices
 */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void) {
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
	return (uint32_t) (READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80011d8:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <LL_RCC_PLL_GetMainSource+0x18>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	40021000 	.word	0x40021000

080011f0 <LL_RCC_PLL_GetMultiplicator>:
 *         @arg @ref LL_RCC_PLL_MUL_13
 *         @arg @ref LL_RCC_PLL_MUL_14
 *         @arg @ref LL_RCC_PLL_MUL_15
 *         @arg @ref LL_RCC_PLL_MUL_16
 */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void) {
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
	return (uint32_t) (READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 80011f4:	4b04      	ldr	r3, [pc, #16]	@ (8001208 <LL_RCC_PLL_GetMultiplicator+0x18>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	40021000 	.word	0x40021000

0800120c <LL_RCC_PLL_GetPrediv>:
 *         @arg @ref LL_RCC_PREDIV_DIV_13
 *         @arg @ref LL_RCC_PREDIV_DIV_14
 *         @arg @ref LL_RCC_PREDIV_DIV_15
 *         @arg @ref LL_RCC_PREDIV_DIV_16
 */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void) {
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
	return (uint32_t) (READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8001210:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <LL_RCC_PLL_GetPrediv+0x18>)
 8001212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001214:	f003 030f 	and.w	r3, r3, #15
}
 8001218:	4618      	mov	r0, r3
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40021000 	.word	0x40021000

08001228 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001230:	f000 f862 	bl	80012f8 <RCC_GetSystemClockFreq>
 8001234:	4602      	mov	r2, r0
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f000 f880 	bl	8001344 <RCC_GetHCLKClockFreq>
 8001244:	4602      	mov	r2, r0
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	4618      	mov	r0, r3
 8001250:	f000 f88e 	bl	8001370 <RCC_GetPCLK1ClockFreq>
 8001254:	4602      	mov	r2, r0
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	4618      	mov	r0, r3
 8001260:	f000 f89a 	bl	8001398 <RCC_GetPCLK2ClockFreq>
 8001264:	4602      	mov	r2, r0
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	60da      	str	r2, [r3, #12]
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d130      	bne.n	80012e8 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff ff8e 	bl	80011a8 <LL_RCC_GetUSARTClockSource>
 800128c:	4603      	mov	r3, r0
 800128e:	2b03      	cmp	r3, #3
 8001290:	d00a      	beq.n	80012a8 <LL_RCC_GetUSARTClockFreq+0x34>
 8001292:	2b03      	cmp	r3, #3
 8001294:	d819      	bhi.n	80012ca <LL_RCC_GetUSARTClockFreq+0x56>
 8001296:	2b01      	cmp	r3, #1
 8001298:	d002      	beq.n	80012a0 <LL_RCC_GetUSARTClockFreq+0x2c>
 800129a:	2b02      	cmp	r3, #2
 800129c:	d00c      	beq.n	80012b8 <LL_RCC_GetUSARTClockFreq+0x44>
 800129e:	e014      	b.n	80012ca <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80012a0:	f000 f82a 	bl	80012f8 <RCC_GetSystemClockFreq>
 80012a4:	60f8      	str	r0, [r7, #12]
        break;
 80012a6:	e01f      	b.n	80012e8 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80012a8:	f7ff ff22 	bl	80010f0 <LL_RCC_HSI_IsReady>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d017      	beq.n	80012e2 <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 80012b2:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <LL_RCC_GetUSARTClockFreq+0x80>)
 80012b4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80012b6:	e014      	b.n	80012e2 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80012b8:	f7ff ff2c 	bl	8001114 <LL_RCC_LSE_IsReady>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d011      	beq.n	80012e6 <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 80012c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80012c8:	e00d      	b.n	80012e6 <LL_RCC_GetUSARTClockFreq+0x72>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80012ca:	f000 f815 	bl	80012f8 <RCC_GetSystemClockFreq>
 80012ce:	4603      	mov	r3, r0
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 f837 	bl	8001344 <RCC_GetHCLKClockFreq>
 80012d6:	4603      	mov	r3, r0
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f849 	bl	8001370 <RCC_GetPCLK1ClockFreq>
 80012de:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 80012e0:	e002      	b.n	80012e8 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 80012e2:	bf00      	nop
 80012e4:	e000      	b.n	80012e8 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 80012e6:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 80012e8:	68fb      	ldr	r3, [r7, #12]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	007a1200 	.word	0x007a1200

080012f8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80012fe:	2300      	movs	r3, #0
 8001300:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001302:	f7ff ff19 	bl	8001138 <LL_RCC_GetSysClkSource>
 8001306:	4603      	mov	r3, r0
 8001308:	2b08      	cmp	r3, #8
 800130a:	d00c      	beq.n	8001326 <RCC_GetSystemClockFreq+0x2e>
 800130c:	2b08      	cmp	r3, #8
 800130e:	d80e      	bhi.n	800132e <RCC_GetSystemClockFreq+0x36>
 8001310:	2b00      	cmp	r3, #0
 8001312:	d002      	beq.n	800131a <RCC_GetSystemClockFreq+0x22>
 8001314:	2b04      	cmp	r3, #4
 8001316:	d003      	beq.n	8001320 <RCC_GetSystemClockFreq+0x28>
 8001318:	e009      	b.n	800132e <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800131a:	4b09      	ldr	r3, [pc, #36]	@ (8001340 <RCC_GetSystemClockFreq+0x48>)
 800131c:	607b      	str	r3, [r7, #4]
      break;
 800131e:	e009      	b.n	8001334 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001320:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <RCC_GetSystemClockFreq+0x48>)
 8001322:	607b      	str	r3, [r7, #4]
      break;
 8001324:	e006      	b.n	8001334 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001326:	f000 f84b 	bl	80013c0 <RCC_PLL_GetFreqDomain_SYS>
 800132a:	6078      	str	r0, [r7, #4]
      break;
 800132c:	e002      	b.n	8001334 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 800132e:	4b04      	ldr	r3, [pc, #16]	@ (8001340 <RCC_GetSystemClockFreq+0x48>)
 8001330:	607b      	str	r3, [r7, #4]
      break;
 8001332:	bf00      	nop
  }

  return frequency;
 8001334:	687b      	ldr	r3, [r7, #4]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	007a1200 	.word	0x007a1200

08001344 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800134c:	f7ff ff02 	bl	8001154 <LL_RCC_GetAHBPrescaler>
 8001350:	4603      	mov	r3, r0
 8001352:	091b      	lsrs	r3, r3, #4
 8001354:	f003 030f 	and.w	r3, r3, #15
 8001358:	4a04      	ldr	r2, [pc, #16]	@ (800136c <RCC_GetHCLKClockFreq+0x28>)
 800135a:	5cd3      	ldrb	r3, [r2, r3]
 800135c:	461a      	mov	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	40d3      	lsrs	r3, r2
}
 8001362:	4618      	mov	r0, r3
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	08007134 	.word	0x08007134

08001370 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001378:	f7ff fefa 	bl	8001170 <LL_RCC_GetAPB1Prescaler>
 800137c:	4603      	mov	r3, r0
 800137e:	0a1b      	lsrs	r3, r3, #8
 8001380:	4a04      	ldr	r2, [pc, #16]	@ (8001394 <RCC_GetPCLK1ClockFreq+0x24>)
 8001382:	5cd3      	ldrb	r3, [r2, r3]
 8001384:	461a      	mov	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	40d3      	lsrs	r3, r2
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	08007144 	.word	0x08007144

08001398 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80013a0:	f7ff fef4 	bl	800118c <LL_RCC_GetAPB2Prescaler>
 80013a4:	4603      	mov	r3, r0
 80013a6:	0adb      	lsrs	r3, r3, #11
 80013a8:	4a04      	ldr	r2, [pc, #16]	@ (80013bc <RCC_GetPCLK2ClockFreq+0x24>)
 80013aa:	5cd3      	ldrb	r3, [r2, r3]
 80013ac:	461a      	mov	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	40d3      	lsrs	r3, r2
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	08007144 	.word	0x08007144

080013c0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80013c0:	b590      	push	{r4, r7, lr}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80013ce:	f7ff ff01 	bl	80011d4 <LL_RCC_PLL_GetMainSource>
 80013d2:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d004      	beq.n	80013e4 <RCC_PLL_GetFreqDomain_SYS+0x24>
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013e0:	d003      	beq.n	80013ea <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80013e2:	e005      	b.n	80013f0 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80013e4:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80013e6:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80013e8:	e005      	b.n	80013f6 <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80013ea:	4b13      	ldr	r3, [pc, #76]	@ (8001438 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80013ec:	60fb      	str	r3, [r7, #12]
      break;
 80013ee:	e002      	b.n	80013f6 <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 80013f0:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80013f2:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 80013f4:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 80013f6:	f7ff ff09 	bl	800120c <LL_RCC_PLL_GetPrediv>
 80013fa:	4603      	mov	r3, r0
 80013fc:	3301      	adds	r3, #1
 80013fe:	68fa      	ldr	r2, [r7, #12]
 8001400:	fbb2 f4f3 	udiv	r4, r2, r3
 8001404:	f7ff fef4 	bl	80011f0 <LL_RCC_PLL_GetMultiplicator>
 8001408:	4603      	mov	r3, r0
 800140a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800140e:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8001412:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	fa92 f2a2 	rbit	r2, r2
 800141a:	603a      	str	r2, [r7, #0]
  return result;
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	fab2 f282 	clz	r2, r2
 8001422:	b2d2      	uxtb	r2, r2
 8001424:	40d3      	lsrs	r3, r2
 8001426:	3302      	adds	r3, #2
 8001428:	fb04 f303 	mul.w	r3, r4, r3
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 800142c:	4618      	mov	r0, r3
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	bd90      	pop	{r4, r7, pc}
 8001434:	003d0900 	.word	0x003d0900
 8001438:	007a1200 	.word	0x007a1200

0800143c <LL_USART_IsEnabled>:
 * @brief  Indicate if USART is enabled
 * @rmtoll CR1          UE            LL_USART_IsEnabled
 * @param  USARTx USART Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(const USART_TypeDef *USARTx) {
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	2b01      	cmp	r3, #1
 800144e:	d101      	bne.n	8001454 <LL_USART_IsEnabled+0x18>
 8001450:	2301      	movs	r3, #1
 8001452:	e000      	b.n	8001456 <LL_USART_IsEnabled+0x1a>
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr

08001462 <LL_USART_SetStopBitsLength>:
 *         @arg @ref LL_USART_STOPBITS_1_5
 *         @arg @ref LL_USART_STOPBITS_2
 * @retval None
 */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx,
		uint32_t StopBits) {
 8001462:	b480      	push	{r7}
 8001464:	b083      	sub	sp, #12
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
	MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	431a      	orrs	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	605a      	str	r2, [r3, #4]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <LL_USART_SetHWFlowCtrl>:
 *         @arg @ref LL_USART_HWCONTROL_CTS
 *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
 * @retval None
 */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx,
		uint32_t HardwareFlowControl) {
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
	MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE,
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	431a      	orrs	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	609a      	str	r2, [r3, #8]
			HardwareFlowControl);
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <LL_USART_SetBaudRate>:
 *         @arg @ref LL_USART_OVERSAMPLING_8
 * @param  BaudRate Baud Rate
 * @retval None
 */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx,
		uint32_t PeriphClk, uint32_t OverSampling, uint32_t BaudRate) {
 80014ae:	b480      	push	{r7}
 80014b0:	b087      	sub	sp, #28
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	60f8      	str	r0, [r7, #12]
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	607a      	str	r2, [r7, #4]
 80014ba:	603b      	str	r3, [r7, #0]
	uint32_t usartdiv;
	uint32_t brrtemp;

	if (OverSampling == LL_USART_OVERSAMPLING_8) {
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80014c2:	d11a      	bne.n	80014fa <LL_USART_SetBaudRate+0x4c>
		usartdiv = (uint16_t) (__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	005a      	lsls	r2, r3, #1
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	085b      	lsrs	r3, r3, #1
 80014cc:	441a      	add	r2, r3
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	617b      	str	r3, [r7, #20]
		brrtemp = usartdiv & 0xFFF0U;
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80014de:	4013      	ands	r3, r2
 80014e0:	613b      	str	r3, [r7, #16]
		brrtemp |= (uint16_t) ((usartdiv & (uint16_t) 0x000FU) >> 1U);
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	085b      	lsrs	r3, r3, #1
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	f003 0307 	and.w	r3, r3, #7
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	613b      	str	r3, [r7, #16]
		USARTx->BRR = brrtemp;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	693a      	ldr	r2, [r7, #16]
 80014f6:	60da      	str	r2, [r3, #12]
	} else {
		USARTx->BRR =
				(uint16_t) (__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
	}
}
 80014f8:	e00a      	b.n	8001510 <LL_USART_SetBaudRate+0x62>
				(uint16_t) (__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	085a      	lsrs	r2, r3, #1
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	441a      	add	r2, r3
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	fbb2 f3f3 	udiv	r3, r2, r3
 8001508:	b29b      	uxth	r3, r3
 800150a:	461a      	mov	r2, r3
		USARTx->BRR =
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	60da      	str	r2, [r3, #12]
}
 8001510:	bf00      	nop
 8001512:	371c      	adds	r7, #28
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b088      	sub	sp, #32
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800152a:	2300      	movs	r3, #0
 800152c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff ff84 	bl	800143c <LL_USART_IsEnabled>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d14e      	bne.n	80015d8 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	4b29      	ldr	r3, [pc, #164]	@ (80015e4 <LL_USART_Init+0xc8>)
 8001540:	4013      	ands	r3, r2
 8001542:	683a      	ldr	r2, [r7, #0]
 8001544:	6851      	ldr	r1, [r2, #4]
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	68d2      	ldr	r2, [r2, #12]
 800154a:	4311      	orrs	r1, r2
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	6912      	ldr	r2, [r2, #16]
 8001550:	4311      	orrs	r1, r2
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	6992      	ldr	r2, [r2, #24]
 8001556:	430a      	orrs	r2, r1
 8001558:	431a      	orrs	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	4619      	mov	r1, r3
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff7c 	bl	8001462 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	695b      	ldr	r3, [r3, #20]
 800156e:	4619      	mov	r1, r3
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff ff89 	bl	8001488 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a1b      	ldr	r2, [pc, #108]	@ (80015e8 <LL_USART_Init+0xcc>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d104      	bne.n	8001588 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800157e:	2000      	movs	r0, #0
 8001580:	f7ff fe78 	bl	8001274 <LL_RCC_GetUSARTClockFreq>
 8001584:	61b8      	str	r0, [r7, #24]
 8001586:	e016      	b.n	80015b6 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a18      	ldr	r2, [pc, #96]	@ (80015ec <LL_USART_Init+0xd0>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d107      	bne.n	80015a0 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001590:	f107 0308 	add.w	r3, r7, #8
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fe47 	bl	8001228 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	61bb      	str	r3, [r7, #24]
 800159e:	e00a      	b.n	80015b6 <LL_USART_Init+0x9a>
#endif /* USART2 Clock selector flag */
    }
    else if (USARTx == USART3)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	4a13      	ldr	r2, [pc, #76]	@ (80015f0 <LL_USART_Init+0xd4>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d106      	bne.n	80015b6 <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80015a8:	f107 0308 	add.w	r3, r7, #8
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fe3b 	bl	8001228 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80015b6:	69bb      	ldr	r3, [r7, #24]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d00d      	beq.n	80015d8 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d009      	beq.n	80015d8 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 80015c4:	2300      	movs	r3, #0
 80015c6:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80015d0:	69b9      	ldr	r1, [r7, #24]
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ff6b 	bl	80014ae <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80015d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3720      	adds	r7, #32
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	efff69f3 	.word	0xefff69f3
 80015e8:	40013800 	.word	0x40013800
 80015ec:	40004400 	.word	0x40004400
 80015f0:	40004800 	.word	0x40004800

080015f4 <LL_InitTick>:
 * @note   When a RTOS is used, it is recommended to avoid changing the SysTick 
 *         configuration by calling this function, for a delay use rather osDelay RTOS service.
 * @param  Ticks Number of ticks
 * @retval None
 */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks) {
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
	/* Configure the SysTick to have interrupt in 1ms time base */
	SysTick->LOAD = (uint32_t) ((HCLKFrequency / Ticks) - 1UL); /* set reload register */
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	fbb2 f3f3 	udiv	r3, r2, r3
 8001606:	4a07      	ldr	r2, [pc, #28]	@ (8001624 <LL_InitTick+0x30>)
 8001608:	3b01      	subs	r3, #1
 800160a:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
 800160c:	4b05      	ldr	r3, [pc, #20]	@ (8001624 <LL_InitTick+0x30>)
 800160e:	2200      	movs	r2, #0
 8001610:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 8001612:	4b04      	ldr	r3, [pc, #16]	@ (8001624 <LL_InitTick+0x30>)
 8001614:	2205      	movs	r2, #5
 8001616:	601a      	str	r2, [r3, #0]
	SysTick_CTRL_ENABLE_Msk; /* Enable the Systick Timer */
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	e000e010 	.word	0xe000e010

08001628 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001630:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ffdd 	bl	80015f4 <LL_InitTick>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800164c:	4b0f      	ldr	r3, [pc, #60]	@ (800168c <LL_mDelay+0x48>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001652:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165a:	d00c      	beq.n	8001676 <LL_mDelay+0x32>
  {
    Delay++;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3301      	adds	r3, #1
 8001660:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001662:	e008      	b.n	8001676 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001664:	4b09      	ldr	r3, [pc, #36]	@ (800168c <LL_mDelay+0x48>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d002      	beq.n	8001676 <LL_mDelay+0x32>
    {
      Delay--;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3b01      	subs	r3, #1
 8001674:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d1f3      	bne.n	8001664 <LL_mDelay+0x20>
    }
  }
}
 800167c:	bf00      	nop
 800167e:	bf00      	nop
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	e000e010 	.word	0xe000e010

08001690 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001698:	4a04      	ldr	r2, [pc, #16]	@ (80016ac <LL_SetSystemCoreClock+0x1c>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6013      	str	r3, [r2, #0]
}
 800169e:	bf00      	nop
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000004 	.word	0x20000004

080016b0 <HTS221_read_bytes>:
float HTS221_TemperatureSlope;
float HTS221_TemperatureZero;
//uint8_t HTS221_address = YOUR_DEFAULT_ADDRESS; // Replace with the actual default address

// Read multiple bytes
void HTS221_read_bytes(uint8_t reg_addr, uint8_t* values, size_t length) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af02      	add	r7, sp, #8
 80016b6:	4603      	mov	r3, r0
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
 80016bc:	73fb      	strb	r3, [r7, #15]
    i2c_master_read(values, length, reg_addr, HTS221_address, 1);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	b2d9      	uxtb	r1, r3
 80016c2:	4b06      	ldr	r3, [pc, #24]	@ (80016dc <HTS221_read_bytes+0x2c>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	7bfa      	ldrb	r2, [r7, #15]
 80016c8:	2001      	movs	r0, #1
 80016ca:	9000      	str	r0, [sp, #0]
 80016cc:	68b8      	ldr	r0, [r7, #8]
 80016ce:	f000 fd8b 	bl	80021e8 <i2c_master_read>
    // Added a delay or a check for 'end_of_read_flag' to ensure data has been read before proceeding

}
 80016d2:	bf00      	nop
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	20000000 	.word	0x20000000

080016e0 <HTS221_write_bytes>:

// Write multiple bytes
void HTS221_write_bytes(uint8_t reg_addr, uint8_t* values, size_t length) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af02      	add	r7, sp, #8
 80016e6:	4603      	mov	r3, r0
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
 80016ec:	73fb      	strb	r3, [r7, #15]
    i2c_master_write_multi(values, length, reg_addr, HTS221_address, 0);
 80016ee:	7bfa      	ldrb	r2, [r7, #15]
 80016f0:	4b06      	ldr	r3, [pc, #24]	@ (800170c <HTS221_write_bytes+0x2c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	4619      	mov	r1, r3
 80016f6:	2300      	movs	r3, #0
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	460b      	mov	r3, r1
 80016fc:	6879      	ldr	r1, [r7, #4]
 80016fe:	68b8      	ldr	r0, [r7, #8]
 8001700:	f000 fd26 	bl	8002150 <i2c_master_write_multi>
}
 8001704:	bf00      	nop
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20000000 	.word	0x20000000

08001710 <HTS221_init>:

void HTS221_init(void) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
    uint8_t whoAmI;

    HTS221_read_bytes(HTS221_WHO_AM_I_ADDRESS, &whoAmI, 1);
 8001716:	1dfb      	adds	r3, r7, #7
 8001718:	2201      	movs	r2, #1
 800171a:	4619      	mov	r1, r3
 800171c:	200f      	movs	r0, #15
 800171e:	f7ff ffc7 	bl	80016b0 <HTS221_read_bytes>

    if (!(whoAmI == HTS221_WHO_AM_I_VALUE)) {
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	2bbc      	cmp	r3, #188	@ 0xbc
 8001726:	d008      	beq.n	800173a <HTS221_init+0x2a>
    	HTS221_address = HTS221_DEVICE_ADDRESS_1;
 8001728:	4b0c      	ldr	r3, [pc, #48]	@ (800175c <HTS221_init+0x4c>)
 800172a:	22bf      	movs	r2, #191	@ 0xbf
 800172c:	701a      	strb	r2, [r3, #0]
    	HTS221_read_bytes(HTS221_WHO_AM_I_ADDRESS, &whoAmI, 1);
 800172e:	1dfb      	adds	r3, r7, #7
 8001730:	2201      	movs	r2, #1
 8001732:	4619      	mov	r1, r3
 8001734:	200f      	movs	r0, #15
 8001736:	f7ff ffbb 	bl	80016b0 <HTS221_read_bytes>
    }

    uint8_t ctrl_setting = 134;
 800173a:	2386      	movs	r3, #134	@ 0x86
 800173c:	71bb      	strb	r3, [r7, #6]
    HTS221_write_bytes(HTS221_CTRL1, &ctrl_setting, 1);
 800173e:	1dbb      	adds	r3, r7, #6
 8001740:	2201      	movs	r2, #1
 8001742:	4619      	mov	r1, r3
 8001744:	2020      	movs	r0, #32
 8001746:	f7ff ffcb 	bl	80016e0 <HTS221_write_bytes>

    HTS221_get_humidity_calibration();
 800174a:	f000 f809 	bl	8001760 <HTS221_get_humidity_calibration>
    HTS221_get_temperature_calibration();
 800174e:	f000 f891 	bl	8001874 <HTS221_get_temperature_calibration>


}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000000 	.word	0x20000000

08001760 <HTS221_get_humidity_calibration>:

void HTS221_get_humidity_calibration(void) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
    uint8_t calibration_data[2]; // Buffer to hold H0_rH and H1_rH
    uint8_t h0T0Out_data[2], h1T0Out_data[2]; // Buffers to hold the H0_T0_OUT and H1_T0_OUT
    int16_t h0_t0_out, h1_t0_out;

    // Read H0_rH and H1_rH together with auto-increment
    HTS221_read_bytes(HTS221_H0_rH_x2 | 0x80, calibration_data, 2);
 8001766:	f107 0308 	add.w	r3, r7, #8
 800176a:	2202      	movs	r2, #2
 800176c:	4619      	mov	r1, r3
 800176e:	20b0      	movs	r0, #176	@ 0xb0
 8001770:	f7ff ff9e 	bl	80016b0 <HTS221_read_bytes>

    // Extract the H0_rH and H1_rH values
    uint8_t h0_rH = calibration_data[0] >> 1; // H0_rH is stored as (value / 2)
 8001774:	7a3b      	ldrb	r3, [r7, #8]
 8001776:	085b      	lsrs	r3, r3, #1
 8001778:	73fb      	strb	r3, [r7, #15]
    uint8_t h1_rH = calibration_data[1] >> 1; // H1_rH is stored as (value / 2)
 800177a:	7a7b      	ldrb	r3, [r7, #9]
 800177c:	085b      	lsrs	r3, r3, #1
 800177e:	73bb      	strb	r3, [r7, #14]

    // Read H0_T0_OUT and H1_T0_OUT together with auto-increment
    HTS221_read_bytes(HTS221_H0_T0_OUT_H | 0x80, h0T0Out_data, 2);
 8001780:	1d3b      	adds	r3, r7, #4
 8001782:	2202      	movs	r2, #2
 8001784:	4619      	mov	r1, r3
 8001786:	20b7      	movs	r0, #183	@ 0xb7
 8001788:	f7ff ff92 	bl	80016b0 <HTS221_read_bytes>
    HTS221_read_bytes(HTS221_H0_T0_OUT_L | 0x80, h1T0Out_data, 2);
 800178c:	463b      	mov	r3, r7
 800178e:	2202      	movs	r2, #2
 8001790:	4619      	mov	r1, r3
 8001792:	20b6      	movs	r0, #182	@ 0xb6
 8001794:	f7ff ff8c 	bl	80016b0 <HTS221_read_bytes>

    // Combine the bytes into the H0_T0_OUT and H1_T0_OUT values
    h0_t0_out = (int16_t)((uint16_t)h0T0Out_data[1] << 8 | (uint16_t)h0T0Out_data[0]);
 8001798:	797b      	ldrb	r3, [r7, #5]
 800179a:	021b      	lsls	r3, r3, #8
 800179c:	b21a      	sxth	r2, r3
 800179e:	793b      	ldrb	r3, [r7, #4]
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	4313      	orrs	r3, r2
 80017a4:	81bb      	strh	r3, [r7, #12]
    h1_t0_out = (int16_t)((uint16_t)h1T0Out_data[1] << 8 | (uint16_t)h1T0Out_data[0]);
 80017a6:	787b      	ldrb	r3, [r7, #1]
 80017a8:	021b      	lsls	r3, r3, #8
 80017aa:	b21a      	sxth	r2, r3
 80017ac:	783b      	ldrb	r3, [r7, #0]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	4313      	orrs	r3, r2
 80017b2:	817b      	strh	r3, [r7, #10]

    // Calculate the humidity calibration slope and zero intercept
    HTS221_HumiditySlope = (float)(h1_rH - h0_rH) / (h1_t0_out - h0_t0_out);
 80017b4:	7bba      	ldrb	r2, [r7, #14]
 80017b6:	7bfb      	ldrb	r3, [r7, #15]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017c2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80017c6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	ee07 3a90 	vmov	s15, r3
 80017d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001810 <HTS221_get_humidity_calibration+0xb0>)
 80017da:	edc3 7a00 	vstr	s15, [r3]
    HTS221_HumidityZero = h0_rH - HTS221_HumiditySlope * h0_t0_out;
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017ec:	ee07 3a90 	vmov	s15, r3
 80017f0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017f4:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <HTS221_get_humidity_calibration+0xb0>)
 80017f6:	edd3 7a00 	vldr	s15, [r3]
 80017fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001802:	4b04      	ldr	r3, [pc, #16]	@ (8001814 <HTS221_get_humidity_calibration+0xb4>)
 8001804:	edc3 7a00 	vstr	s15, [r3]
}
 8001808:	bf00      	nop
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	200001fc 	.word	0x200001fc
 8001814:	20000200 	.word	0x20000200

08001818 <HTS221_get_humidity>:

void HTS221_get_humidity(float* humidity_out) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
    uint8_t h_out_data[2];
    int16_t h_out;

    HTS221_read_bytes(HTS221_HUMIDITY_OUT_L, h_out_data, 2);
 8001820:	f107 030c 	add.w	r3, r7, #12
 8001824:	2202      	movs	r2, #2
 8001826:	4619      	mov	r1, r3
 8001828:	2028      	movs	r0, #40	@ 0x28
 800182a:	f7ff ff41 	bl	80016b0 <HTS221_read_bytes>
    h_out = h_out_data[0] | (h_out_data[1] << 8);
 800182e:	7b3b      	ldrb	r3, [r7, #12]
 8001830:	b21a      	sxth	r2, r3
 8001832:	7b7b      	ldrb	r3, [r7, #13]
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	b21b      	sxth	r3, r3
 8001838:	4313      	orrs	r3, r2
 800183a:	81fb      	strh	r3, [r7, #14]

    *humidity_out = (h_out * HTS221_HumiditySlope + HTS221_HumidityZero);
 800183c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001840:	ee07 3a90 	vmov	s15, r3
 8001844:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001848:	4b08      	ldr	r3, [pc, #32]	@ (800186c <HTS221_get_humidity+0x54>)
 800184a:	edd3 7a00 	vldr	s15, [r3]
 800184e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001852:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <HTS221_get_humidity+0x58>)
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	ee77 7a27 	vadd.f32	s15, s14, s15
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	edc3 7a00 	vstr	s15, [r3]
}
 8001862:	bf00      	nop
 8001864:	3710      	adds	r7, #16
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	200001fc 	.word	0x200001fc
 8001870:	20000200 	.word	0x20000200

08001874 <HTS221_get_temperature_calibration>:




void HTS221_get_temperature_calibration(void) {
 8001874:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
    uint8_t t_out_data[4]; // Buffer to hold T0_OUT/T1_OUT calibration values
    int16_t t0_out, t1_out;
    uint16_t t0_degC, t1_degC;

    // Read T0_degC, T1_degC and MSB bits together with auto-increment
    HTS221_read_bytes(HTS221_T0_degC_x8 | 0x80, calibration_data, 4);
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	2204      	movs	r2, #4
 8001880:	4619      	mov	r1, r3
 8001882:	20b2      	movs	r0, #178	@ 0xb2
 8001884:	f7ff ff14 	bl	80016b0 <HTS221_read_bytes>

    // Extract the calibration values
    t0_degC = ((uint16_t)(calibration_data[0]) | ((uint16_t)(calibration_data[2] & 0x03) << 8));
 8001888:	793b      	ldrb	r3, [r7, #4]
 800188a:	b21a      	sxth	r2, r3
 800188c:	79bb      	ldrb	r3, [r7, #6]
 800188e:	021b      	lsls	r3, r3, #8
 8001890:	b21b      	sxth	r3, r3
 8001892:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001896:	b21b      	sxth	r3, r3
 8001898:	4313      	orrs	r3, r2
 800189a:	b21b      	sxth	r3, r3
 800189c:	81fb      	strh	r3, [r7, #14]
        t1_degC = ((uint16_t)(calibration_data[1]) | ((uint16_t)(calibration_data[2] & 0x0C) << 8));
 800189e:	797b      	ldrb	r3, [r7, #5]
 80018a0:	b21a      	sxth	r2, r3
 80018a2:	79bb      	ldrb	r3, [r7, #6]
 80018a4:	021b      	lsls	r3, r3, #8
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	4313      	orrs	r3, r2
 80018b0:	b21b      	sxth	r3, r3
 80018b2:	81bb      	strh	r3, [r7, #12]

    // Read T0_OUT and T1_OUT together with auto-increment
    HTS221_read_bytes(HTS221_T0_OUT_L | 0x80, t_out_data, 4);
 80018b4:	463b      	mov	r3, r7
 80018b6:	2204      	movs	r2, #4
 80018b8:	4619      	mov	r1, r3
 80018ba:	20bc      	movs	r0, #188	@ 0xbc
 80018bc:	f7ff fef8 	bl	80016b0 <HTS221_read_bytes>

    // Combine the bytes into the T0_OUT and T1_OUT values
    t0_out = (int16_t)(t_out_data[1] << 8 | t_out_data[0]);
 80018c0:	787b      	ldrb	r3, [r7, #1]
 80018c2:	021b      	lsls	r3, r3, #8
 80018c4:	b21a      	sxth	r2, r3
 80018c6:	783b      	ldrb	r3, [r7, #0]
 80018c8:	b21b      	sxth	r3, r3
 80018ca:	4313      	orrs	r3, r2
 80018cc:	817b      	strh	r3, [r7, #10]
    t1_out = (int16_t)(t_out_data[3] << 8 | t_out_data[2]);
 80018ce:	78fb      	ldrb	r3, [r7, #3]
 80018d0:	021b      	lsls	r3, r3, #8
 80018d2:	b21a      	sxth	r2, r3
 80018d4:	78bb      	ldrb	r3, [r7, #2]
 80018d6:	b21b      	sxth	r3, r3
 80018d8:	4313      	orrs	r3, r2
 80018da:	813b      	strh	r3, [r7, #8]

    // Calculate the temperature calibration slope and intercept using the calibration values
    HTS221_TemperatureSlope = (t1_degC - t0_degC) / (8.0 * t1_out - t0_out);
 80018dc:	89ba      	ldrh	r2, [r7, #12]
 80018de:	89fb      	ldrh	r3, [r7, #14]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7fe fe1e 	bl	8000524 <__aeabi_i2d>
 80018e8:	4604      	mov	r4, r0
 80018ea:	460d      	mov	r5, r1
 80018ec:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fe17 	bl	8000524 <__aeabi_i2d>
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	4b2a      	ldr	r3, [pc, #168]	@ (80019a4 <HTS221_get_temperature_calibration+0x130>)
 80018fc:	f7fe fe7c 	bl	80005f8 <__aeabi_dmul>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4690      	mov	r8, r2
 8001906:	4699      	mov	r9, r3
 8001908:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe fe09 	bl	8000524 <__aeabi_i2d>
 8001912:	4602      	mov	r2, r0
 8001914:	460b      	mov	r3, r1
 8001916:	4640      	mov	r0, r8
 8001918:	4649      	mov	r1, r9
 800191a:	f7fe fcb5 	bl	8000288 <__aeabi_dsub>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	4620      	mov	r0, r4
 8001924:	4629      	mov	r1, r5
 8001926:	f7fe ff91 	bl	800084c <__aeabi_ddiv>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4610      	mov	r0, r2
 8001930:	4619      	mov	r1, r3
 8001932:	f7ff f939 	bl	8000ba8 <__aeabi_d2f>
 8001936:	4603      	mov	r3, r0
 8001938:	4a1b      	ldr	r2, [pc, #108]	@ (80019a8 <HTS221_get_temperature_calibration+0x134>)
 800193a:	6013      	str	r3, [r2, #0]
    HTS221_TemperatureZero = (t0_degC / 8.0) - HTS221_TemperatureSlope * t0_out;
 800193c:	89fb      	ldrh	r3, [r7, #14]
 800193e:	4618      	mov	r0, r3
 8001940:	f7fe fdf0 	bl	8000524 <__aeabi_i2d>
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	4b16      	ldr	r3, [pc, #88]	@ (80019a4 <HTS221_get_temperature_calibration+0x130>)
 800194a:	f7fe ff7f 	bl	800084c <__aeabi_ddiv>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4614      	mov	r4, r2
 8001954:	461d      	mov	r5, r3
 8001956:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800195a:	ee07 3a90 	vmov	s15, r3
 800195e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001962:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <HTS221_get_temperature_calibration+0x134>)
 8001964:	edd3 7a00 	vldr	s15, [r3]
 8001968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800196c:	ee17 0a90 	vmov	r0, s15
 8001970:	f7fe fdea 	bl	8000548 <__aeabi_f2d>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	4620      	mov	r0, r4
 800197a:	4629      	mov	r1, r5
 800197c:	f7fe fc84 	bl	8000288 <__aeabi_dsub>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4610      	mov	r0, r2
 8001986:	4619      	mov	r1, r3
 8001988:	f7ff f90e 	bl	8000ba8 <__aeabi_d2f>
 800198c:	4603      	mov	r3, r0
 800198e:	4a07      	ldr	r2, [pc, #28]	@ (80019ac <HTS221_get_temperature_calibration+0x138>)
 8001990:	6013      	str	r3, [r2, #0]
LL_mDelay(100);
 8001992:	2064      	movs	r0, #100	@ 0x64
 8001994:	f7ff fe56 	bl	8001644 <LL_mDelay>
}
 8001998:	bf00      	nop
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80019a2:	bf00      	nop
 80019a4:	40200000 	.word	0x40200000
 80019a8:	20000204 	.word	0x20000204
 80019ac:	20000208 	.word	0x20000208

080019b0 <HTS221_get_temperature>:


void HTS221_get_temperature(float* temperature_out) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
    uint8_t t_out_buffer[2]; // Buffer to hold the two temperature bytes
    int16_t t_out;

    // Read both temperature registers at once
    HTS221_read_bytes(HTS221_TEMP_OUT_L | 0x80, t_out_buffer, 2);
 80019b8:	f107 030c 	add.w	r3, r7, #12
 80019bc:	2202      	movs	r2, #2
 80019be:	4619      	mov	r1, r3
 80019c0:	20aa      	movs	r0, #170	@ 0xaa
 80019c2:	f7ff fe75 	bl	80016b0 <HTS221_read_bytes>

    // Combine the two bytes into a single 16-bit value
    t_out = (int16_t)((uint16_t)t_out_buffer[1] << 8 | t_out_buffer[0]);
 80019c6:	7b7b      	ldrb	r3, [r7, #13]
 80019c8:	021b      	lsls	r3, r3, #8
 80019ca:	b21a      	sxth	r2, r3
 80019cc:	7b3b      	ldrb	r3, [r7, #12]
 80019ce:	b21b      	sxth	r3, r3
 80019d0:	4313      	orrs	r3, r2
 80019d2:	81fb      	strh	r3, [r7, #14]

    // Calculate the temperature in Celsius
    *temperature_out = (t_out * -HTS221_TemperatureSlope) + HTS221_TemperatureZero;
 80019d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019d8:	ee07 3a90 	vmov	s15, r3
 80019dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019e0:	4b09      	ldr	r3, [pc, #36]	@ (8001a08 <HTS221_get_temperature+0x58>)
 80019e2:	edd3 7a00 	vldr	s15, [r3]
 80019e6:	eef1 7a67 	vneg.f32	s15, s15
 80019ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ee:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <HTS221_get_temperature+0x5c>)
 80019f0:	edd3 7a00 	vldr	s15, [r3]
 80019f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	edc3 7a00 	vstr	s15, [r3]
}
 80019fe:	bf00      	nop
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000204 	.word	0x20000204
 8001a0c:	20000208 	.word	0x20000208

08001a10 <LPS25HB_read_bytes>:
#include "LPS25HB.h"

uint8_t LPS25HB_address = LPS25HB_DEVICE_ADDRESS_0;
uint16_t LPS25HB_PressureOffset;

void LPS25HB_read_bytes(uint8_t reg_addr, uint8_t* values, size_t length) {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af02      	add	r7, sp, #8
 8001a16:	4603      	mov	r3, r0
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
 8001a1c:	73fb      	strb	r3, [r7, #15]
    i2c_master_read(values, length, reg_addr, LPS25HB_address, 1);
 8001a1e:	7bfa      	ldrb	r2, [r7, #15]
 8001a20:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <LPS25HB_read_bytes+0x2c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	4619      	mov	r1, r3
 8001a26:	2301      	movs	r3, #1
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	68b8      	ldr	r0, [r7, #8]
 8001a30:	f000 fbda 	bl	80021e8 <i2c_master_read>
    // Added a delay or a check for 'end_of_read_flag' to ensure data has been read before proceeding

}
 8001a34:	bf00      	nop
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000001 	.word	0x20000001

08001a40 <LPS25HB_write_bytes>:

void LPS25HB_write_bytes(uint8_t reg_addr, uint8_t* values, size_t length) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af02      	add	r7, sp, #8
 8001a46:	4603      	mov	r3, r0
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
 8001a4c:	73fb      	strb	r3, [r7, #15]
    i2c_master_write_multi(values, length, reg_addr, LPS25HB_address, 0);
 8001a4e:	7bfa      	ldrb	r2, [r7, #15]
 8001a50:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <LPS25HB_write_bytes+0x2c>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	4619      	mov	r1, r3
 8001a56:	2300      	movs	r3, #0
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	68b8      	ldr	r0, [r7, #8]
 8001a60:	f000 fb76 	bl	8002150 <i2c_master_write_multi>
}
 8001a64:	bf00      	nop
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20000001 	.word	0x20000001

08001a70 <LPS25HB_init>:


void LPS25HB_init() {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
    uint8_t whoAmI = 0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	71fb      	strb	r3, [r7, #7]
    LPS25HB_read_bytes(LPS25HB_WHO_AM_I_ADDRESS, &whoAmI, 1);
 8001a7a:	1dfb      	adds	r3, r7, #7
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	4619      	mov	r1, r3
 8001a80:	200f      	movs	r0, #15
 8001a82:	f7ff ffc5 	bl	8001a10 <LPS25HB_read_bytes>

    if (!(whoAmI == LPS25HB_WHO_AM_I_VALUE)) {
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	2bbd      	cmp	r3, #189	@ 0xbd
 8001a8a:	d015      	beq.n	8001ab8 <LPS25HB_init+0x48>
        LPS25HB_address = LPS25HB_DEVICE_ADDRESS_1;
 8001a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <LPS25HB_init+0x50>)
 8001a8e:	22ba      	movs	r2, #186	@ 0xba
 8001a90:	701a      	strb	r2, [r3, #0]

        LPS25HB_read_bytes(LPS25HB_WHO_AM_I_ADDRESS, &whoAmI, 1);
 8001a92:	1dfb      	adds	r3, r7, #7
 8001a94:	2201      	movs	r2, #1
 8001a96:	4619      	mov	r1, r3
 8001a98:	200f      	movs	r0, #15
 8001a9a:	f7ff ffb9 	bl	8001a10 <LPS25HB_read_bytes>
        if (whoAmI == LPS25HB_WHO_AM_I_VALUE) {
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	2bbd      	cmp	r3, #189	@ 0xbd
 8001aa2:	d109      	bne.n	8001ab8 <LPS25HB_init+0x48>
            uint8_t ctrl1 = 148;
 8001aa4:	2394      	movs	r3, #148	@ 0x94
 8001aa6:	71bb      	strb	r3, [r7, #6]
            LPS25HB_write_bytes(LPS25HB_ADDRESS_CTRL1, &ctrl1, 1);
 8001aa8:	1dbb      	adds	r3, r7, #6
 8001aaa:	2201      	movs	r2, #1
 8001aac:	4619      	mov	r1, r3
 8001aae:	2020      	movs	r0, #32
 8001ab0:	f7ff ffc6 	bl	8001a40 <LPS25HB_write_bytes>
            LPS25HB_get_pressure_calibration();
 8001ab4:	f000 f806 	bl	8001ac4 <LPS25HB_get_pressure_calibration>
        }
    }
}
 8001ab8:	bf00      	nop
 8001aba:	3708      	adds	r7, #8
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20000001 	.word	0x20000001

08001ac4 <LPS25HB_get_pressure_calibration>:


void LPS25HB_get_pressure_calibration(void){
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
    uint8_t buffer[2];
    // Read two bytes from RPDS_L register with auto-increment to RPDS_H
    LPS25HB_read_bytes(LPS25HB_ADDRESS_RPDS_L | 0x80, buffer, 2);
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	2202      	movs	r2, #2
 8001ace:	4619      	mov	r1, r3
 8001ad0:	20b9      	movs	r0, #185	@ 0xb9
 8001ad2:	f7ff ff9d 	bl	8001a10 <LPS25HB_read_bytes>

    // Combine the two bytes into a single 16-bit value
    LPS25HB_PressureOffset = (int16_t)(buffer[0] | (buffer[1] << 8));
 8001ad6:	793b      	ldrb	r3, [r7, #4]
 8001ad8:	b21a      	sxth	r2, r3
 8001ada:	797b      	ldrb	r3, [r7, #5]
 8001adc:	021b      	lsls	r3, r3, #8
 8001ade:	b21b      	sxth	r3, r3
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	b21b      	sxth	r3, r3
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	4b03      	ldr	r3, [pc, #12]	@ (8001af4 <LPS25HB_get_pressure_calibration+0x30>)
 8001ae8:	801a      	strh	r2, [r3, #0]
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	2000020c 	.word	0x2000020c

08001af8 <LPS25HB_get_pressure>:

void LPS25HB_get_pressure(float* pressure) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
    uint8_t buffer[3];
    // Read three bytes from PRESS_OUT_XL register with auto-increment to PRESS_OUT_H
    LPS25HB_read_bytes(LPS25HB_ADDRESS_PRESS_OUT_XL | 0x80, buffer, 3);
 8001b00:	f107 0308 	add.w	r3, r7, #8
 8001b04:	2203      	movs	r2, #3
 8001b06:	4619      	mov	r1, r3
 8001b08:	20a8      	movs	r0, #168	@ 0xa8
 8001b0a:	f7ff ff81 	bl	8001a10 <LPS25HB_read_bytes>

    // Combine the three bytes into a single 24-bit value
    uint32_t p_out = (uint32_t)(buffer[2] << 16) | (buffer[1] << 8) | buffer[0];
 8001b0e:	7abb      	ldrb	r3, [r7, #10]
 8001b10:	041a      	lsls	r2, r3, #16
 8001b12:	7a7b      	ldrb	r3, [r7, #9]
 8001b14:	021b      	lsls	r3, r3, #8
 8001b16:	4313      	orrs	r3, r2
 8001b18:	7a3a      	ldrb	r2, [r7, #8]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	60fb      	str	r3, [r7, #12]

    // Calculate the actual pressure value
    *pressure = p_out / 4096.0f;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	ee07 3a90 	vmov	s15, r3
 8001b24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b28:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001b40 <LPS25HB_get_pressure+0x48>
 8001b2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	edc3 7a00 	vstr	s15, [r3]
}
 8001b36:	bf00      	nop
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	45800000 	.word	0x45800000

08001b44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b48:	4b04      	ldr	r3, [pc, #16]	@ (8001b5c <__NVIC_GetPriorityGrouping+0x18>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	0a1b      	lsrs	r3, r3, #8
 8001b4e:	f003 0307 	and.w	r3, r3, #7
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	db0b      	blt.n	8001b8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	f003 021f 	and.w	r2, r3, #31
 8001b78:	4907      	ldr	r1, [pc, #28]	@ (8001b98 <__NVIC_EnableIRQ+0x38>)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	095b      	lsrs	r3, r3, #5
 8001b80:	2001      	movs	r0, #1
 8001b82:	fa00 f202 	lsl.w	r2, r0, r2
 8001b86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	e000e100 	.word	0xe000e100

08001b9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	6039      	str	r1, [r7, #0]
 8001ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	db0a      	blt.n	8001bc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	490c      	ldr	r1, [pc, #48]	@ (8001be8 <__NVIC_SetPriority+0x4c>)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	0112      	lsls	r2, r2, #4
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	440b      	add	r3, r1
 8001bc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bc4:	e00a      	b.n	8001bdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	b2da      	uxtb	r2, r3
 8001bca:	4908      	ldr	r1, [pc, #32]	@ (8001bec <__NVIC_SetPriority+0x50>)
 8001bcc:	79fb      	ldrb	r3, [r7, #7]
 8001bce:	f003 030f 	and.w	r3, r3, #15
 8001bd2:	3b04      	subs	r3, #4
 8001bd4:	0112      	lsls	r2, r2, #4
 8001bd6:	b2d2      	uxtb	r2, r2
 8001bd8:	440b      	add	r3, r1
 8001bda:	761a      	strb	r2, [r3, #24]
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	e000e100 	.word	0xe000e100
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b089      	sub	sp, #36	@ 0x24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	f1c3 0307 	rsb	r3, r3, #7
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	bf28      	it	cs
 8001c0e:	2304      	movcs	r3, #4
 8001c10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	3304      	adds	r3, #4
 8001c16:	2b06      	cmp	r3, #6
 8001c18:	d902      	bls.n	8001c20 <NVIC_EncodePriority+0x30>
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	3b03      	subs	r3, #3
 8001c1e:	e000      	b.n	8001c22 <NVIC_EncodePriority+0x32>
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c24:	f04f 32ff 	mov.w	r2, #4294967295
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43da      	mvns	r2, r3
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	401a      	ands	r2, r3
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c38:	f04f 31ff 	mov.w	r1, #4294967295
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c42:	43d9      	mvns	r1, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c48:	4313      	orrs	r3, r2
         );
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3724      	adds	r7, #36	@ 0x24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <LL_AHB1_GRP1_EnableClock>:
	 *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
	 *
	 *         (*) value not defined in all devices.
	 * @retval None
	 */
	__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) {
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
		__IO uint32_t tmpreg;
		SET_BIT(RCC->AHBENR, Periphs);
 8001c60:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c62:	695a      	ldr	r2, [r3, #20]
 8001c64:	4907      	ldr	r1, [pc, #28]	@ (8001c84 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	614b      	str	r3, [r1, #20]
		/* Delay after an RCC peripheral clock enabling */
		tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001c6c:	4b05      	ldr	r3, [pc, #20]	@ (8001c84 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c6e:	695a      	ldr	r2, [r3, #20]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4013      	ands	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]
		(void) tmpreg;
 8001c76:	68fb      	ldr	r3, [r7, #12]
	}
 8001c78:	bf00      	nop
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	40021000 	.word	0x40021000

08001c88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001c8c:	2001      	movs	r0, #1
 8001c8e:	f7ff ffe3 	bl	8001c58 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001c92:	f7ff ff57 	bl	8001b44 <__NVIC_GetPriorityGrouping>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff ffa7 	bl	8001bf0 <NVIC_EncodePriority>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	2010      	movs	r0, #16
 8001ca8:	f7ff ff78 	bl	8001b9c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001cac:	2010      	movs	r0, #16
 8001cae:	f7ff ff57 	bl	8001b60 <__NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001cb2:	f7ff ff47 	bl	8001b44 <__NVIC_GetPriorityGrouping>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff97 	bl	8001bf0 <NVIC_EncodePriority>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	2011      	movs	r0, #17
 8001cc8:	f7ff ff68 	bl	8001b9c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001ccc:	2011      	movs	r0, #17
 8001cce:	f7ff ff47 	bl	8001b60 <__NVIC_EnableIRQ>

}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <LL_AHB1_GRP1_EnableClock>:
	__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) {
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
		SET_BIT(RCC->AHBENR, Periphs);
 8001ce0:	4b08      	ldr	r3, [pc, #32]	@ (8001d04 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ce2:	695a      	ldr	r2, [r3, #20]
 8001ce4:	4907      	ldr	r1, [pc, #28]	@ (8001d04 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	614b      	str	r3, [r1, #20]
		tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001cec:	4b05      	ldr	r3, [pc, #20]	@ (8001d04 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cee:	695a      	ldr	r2, [r3, #20]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]
		(void) tmpreg;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
	}
 8001cf8:	bf00      	nop
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	40021000 	.word	0x40021000

08001d08 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d0c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001d10:	f7ff ffe2 	bl	8001cd8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d14:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8001d18:	f7ff ffde 	bl	8001cd8 <LL_AHB1_GRP1_EnableClock>

}
 8001d1c:	bf00      	nop
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <__NVIC_GetPriorityGrouping>:
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d24:	4b04      	ldr	r3, [pc, #16]	@ (8001d38 <__NVIC_GetPriorityGrouping+0x18>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	0a1b      	lsrs	r3, r3, #8
 8001d2a:	f003 0307 	and.w	r3, r3, #7
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <__NVIC_EnableIRQ>:
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4603      	mov	r3, r0
 8001d44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	db0b      	blt.n	8001d66 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	f003 021f 	and.w	r2, r3, #31
 8001d54:	4907      	ldr	r1, [pc, #28]	@ (8001d74 <__NVIC_EnableIRQ+0x38>)
 8001d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5a:	095b      	lsrs	r3, r3, #5
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000e100 	.word	0xe000e100

08001d78 <__NVIC_SetPriority>:
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	6039      	str	r1, [r7, #0]
 8001d82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	db0a      	blt.n	8001da2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	490c      	ldr	r1, [pc, #48]	@ (8001dc4 <__NVIC_SetPriority+0x4c>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	0112      	lsls	r2, r2, #4
 8001d98:	b2d2      	uxtb	r2, r2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001da0:	e00a      	b.n	8001db8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	b2da      	uxtb	r2, r3
 8001da6:	4908      	ldr	r1, [pc, #32]	@ (8001dc8 <__NVIC_SetPriority+0x50>)
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	f003 030f 	and.w	r3, r3, #15
 8001dae:	3b04      	subs	r3, #4
 8001db0:	0112      	lsls	r2, r2, #4
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	440b      	add	r3, r1
 8001db6:	761a      	strb	r2, [r3, #24]
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	e000e100 	.word	0xe000e100
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <NVIC_EncodePriority>:
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b089      	sub	sp, #36	@ 0x24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	f1c3 0307 	rsb	r3, r3, #7
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	bf28      	it	cs
 8001dea:	2304      	movcs	r3, #4
 8001dec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3304      	adds	r3, #4
 8001df2:	2b06      	cmp	r3, #6
 8001df4:	d902      	bls.n	8001dfc <NVIC_EncodePriority+0x30>
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3b03      	subs	r3, #3
 8001dfa:	e000      	b.n	8001dfe <NVIC_EncodePriority+0x32>
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e00:	f04f 32ff 	mov.w	r2, #4294967295
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43da      	mvns	r2, r3
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	401a      	ands	r2, r3
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e14:	f04f 31ff 	mov.w	r1, #4294967295
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1e:	43d9      	mvns	r1, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	4313      	orrs	r3, r2
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3724      	adds	r7, #36	@ 0x24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <LL_I2C_EnableClockStretching>:
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx) {
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	601a      	str	r2, [r3, #0]
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <LL_I2C_DisableGeneralCall>:
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx) {
 8001e52:	b480      	push	{r7}
 8001e54:	b083      	sub	sp, #12
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	601a      	str	r2, [r3, #0]
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <LL_I2C_SetOwnAddress2>:
		uint32_t OwnAddress2, uint32_t OwnAddrMask) {
 8001e72:	b480      	push	{r7}
 8001e74:	b085      	sub	sp, #20
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]
	MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK,
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001e86:	f023 0306 	bic.w	r3, r3, #6
 8001e8a:	68b9      	ldr	r1, [r7, #8]
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	431a      	orrs	r2, r3
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	60da      	str	r2, [r3, #12]
}
 8001e96:	bf00      	nop
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <LL_I2C_DisableOwnAddress2>:
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx) {
 8001ea2:	b480      	push	{r7}
 8001ea4:	b083      	sub	sp, #12
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	60da      	str	r2, [r3, #12]
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <LL_I2C_EnableIT_RX>:
__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx) {
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
	SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f043 0204 	orr.w	r2, r3, #4
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	601a      	str	r2, [r3, #0]
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <LL_I2C_DisableIT_RX>:
__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx) {
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f023 0204 	bic.w	r2, r3, #4
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	601a      	str	r2, [r3, #0]
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <LL_I2C_IsActiveFlag_TXIS>:
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(const I2C_TypeDef *I2Cx) {
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d101      	bne.n	8001f1a <LL_I2C_IsActiveFlag_TXIS+0x18>
 8001f16:	2301      	movs	r3, #1
 8001f18:	e000      	b.n	8001f1c <LL_I2C_IsActiveFlag_TXIS+0x1a>
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <LL_I2C_IsActiveFlag_STOP>:
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(const I2C_TypeDef *I2Cx) {
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	f003 0320 	and.w	r3, r3, #32
 8001f38:	2b20      	cmp	r3, #32
 8001f3a:	d101      	bne.n	8001f40 <LL_I2C_IsActiveFlag_STOP+0x18>
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e000      	b.n	8001f42 <LL_I2C_IsActiveFlag_STOP+0x1a>
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <LL_I2C_ClearFlag_STOP>:
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx) {
 8001f4e:	b480      	push	{r7}
 8001f50:	b083      	sub	sp, #12
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
	SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	f043 0220 	orr.w	r2, r3, #32
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	61da      	str	r2, [r3, #28]
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <LL_I2C_EnableAutoEndMode>:
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx) {
 8001f6e:	b480      	push	{r7}
 8001f70:	b083      	sub	sp, #12
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
	SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	605a      	str	r2, [r3, #4]
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <LL_I2C_HandleTransfer>:
 *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
 * @retval None
 */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx,
		uint32_t SlaveAddr, uint32_t SlaveAddrSize, uint32_t TransferSize,
		uint32_t EndMode, uint32_t Request) {
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
 8001f9c:	603b      	str	r3, [r7, #0]
	MODIFY_REG(I2Cx->CR2,
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	685a      	ldr	r2, [r3, #4]
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	0d5b      	lsrs	r3, r3, #21
 8001fa6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001faa:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd8 <LL_I2C_HandleTransfer+0x48>)
 8001fac:	430b      	orrs	r3, r1
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	401a      	ands	r2, r3
 8001fb2:	68b9      	ldr	r1, [r7, #8]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4319      	orrs	r1, r3
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	041b      	lsls	r3, r3, #16
 8001fbc:	4319      	orrs	r1, r3
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	4319      	orrs	r1, r3
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	430b      	orrs	r3, r1
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	605a      	str	r2, [r3, #4]
			I2C_CR2_SADD | I2C_CR2_ADD10 | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD | I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
			SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request);
}
 8001fcc:	bf00      	nop
 8001fce:	3714      	adds	r7, #20
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	03ff7bff 	.word	0x03ff7bff

08001fdc <LL_I2C_ReceiveData8>:
 * @brief  Read Receive Data register.
 * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
 * @param  I2Cx I2C Instance.
 * @retval Value between Min_Data=0x00 and Max_Data=0xFF
 */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx) {
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
	return (uint8_t) (READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe8:	b2db      	uxtb	r3, r3
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <LL_I2C_TransmitData8>:
 * @rmtoll TXDR         TXDATA        LL_I2C_TransmitData8
 * @param  I2Cx I2C Instance.
 * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
 * @retval None
 */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data) {
 8001ff6:	b480      	push	{r7}
 8001ff8:	b083      	sub	sp, #12
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
 8001ffe:	460b      	mov	r3, r1
 8002000:	70fb      	strb	r3, [r7, #3]
	WRITE_REG(I2Cx->TXDR, Data);
 8002002:	78fa      	ldrb	r2, [r7, #3]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <LL_AHB1_GRP1_EnableClock>:
	__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) {
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
		SET_BIT(RCC->AHBENR, Periphs);
 800201c:	4b08      	ldr	r3, [pc, #32]	@ (8002040 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800201e:	695a      	ldr	r2, [r3, #20]
 8002020:	4907      	ldr	r1, [pc, #28]	@ (8002040 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4313      	orrs	r3, r2
 8002026:	614b      	str	r3, [r1, #20]
		tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002028:	4b05      	ldr	r3, [pc, #20]	@ (8002040 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800202a:	695a      	ldr	r2, [r3, #20]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4013      	ands	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]
		(void) tmpreg;
 8002032:	68fb      	ldr	r3, [r7, #12]
	}
 8002034:	bf00      	nop
 8002036:	3714      	adds	r7, #20
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	40021000 	.word	0x40021000

08002044 <LL_APB1_GRP1_EnableClock>:
	 *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
	 *
	 *         (*) value not defined in all devices.
	 * @retval None
	 */
	__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) {
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
		__IO uint32_t tmpreg;
		SET_BIT(RCC->APB1ENR, Periphs);
 800204c:	4b08      	ldr	r3, [pc, #32]	@ (8002070 <LL_APB1_GRP1_EnableClock+0x2c>)
 800204e:	69da      	ldr	r2, [r3, #28]
 8002050:	4907      	ldr	r1, [pc, #28]	@ (8002070 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4313      	orrs	r3, r2
 8002056:	61cb      	str	r3, [r1, #28]
		/* Delay after an RCC peripheral clock enabling */
		tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002058:	4b05      	ldr	r3, [pc, #20]	@ (8002070 <LL_APB1_GRP1_EnableClock+0x2c>)
 800205a:	69da      	ldr	r2, [r3, #28]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4013      	ands	r3, r2
 8002060:	60fb      	str	r3, [r7, #12]
		(void) tmpreg;
 8002062:	68fb      	ldr	r3, [r7, #12]
	}
 8002064:	bf00      	nop
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	40021000 	.word	0x40021000

08002074 <MX_I2C1_Init>:
volatile uint8_t ubReceiveIndex = 0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08e      	sub	sp, #56	@ 0x38
 8002078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 800207a:	f107 031c 	add.w	r3, r7, #28
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
 8002082:	605a      	str	r2, [r3, #4]
 8002084:	609a      	str	r2, [r3, #8]
 8002086:	60da      	str	r2, [r3, #12]
 8002088:	611a      	str	r2, [r3, #16]
 800208a:	615a      	str	r2, [r3, #20]
 800208c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208e:	1d3b      	adds	r3, r7, #4
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
 800209c:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800209e:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80020a2:	f7ff ffb7 	bl	8002014 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80020a6:	23c0      	movs	r3, #192	@ 0xc0
 80020a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80020aa:	2302      	movs	r3, #2
 80020ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80020ae:	2303      	movs	r3, #3
 80020b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80020b2:	2301      	movs	r3, #1
 80020b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 80020ba:	2304      	movs	r3, #4
 80020bc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	4619      	mov	r1, r3
 80020c2:	4820      	ldr	r0, [pc, #128]	@ (8002144 <MX_I2C1_Init+0xd0>)
 80020c4:	f7fe fec5 	bl	8000e52 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 80020c8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80020cc:	f7ff ffba 	bl	8002044 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80020d0:	f7ff fe26 	bl	8001d20 <__NVIC_GetPriorityGrouping>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2200      	movs	r2, #0
 80020d8:	2100      	movs	r1, #0
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff fe76 	bl	8001dcc <NVIC_EncodePriority>
 80020e0:	4603      	mov	r3, r0
 80020e2:	4619      	mov	r1, r3
 80020e4:	201f      	movs	r0, #31
 80020e6:	f7ff fe47 	bl	8001d78 <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 80020ea:	201f      	movs	r0, #31
 80020ec:	f7ff fe26 	bl	8001d3c <__NVIC_EnableIRQ>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 80020f0:	4815      	ldr	r0, [pc, #84]	@ (8002148 <MX_I2C1_Init+0xd4>)
 80020f2:	f7ff ff3c 	bl	8001f6e <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 80020f6:	4814      	ldr	r0, [pc, #80]	@ (8002148 <MX_I2C1_Init+0xd4>)
 80020f8:	f7ff fed3 	bl	8001ea2 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 80020fc:	4812      	ldr	r0, [pc, #72]	@ (8002148 <MX_I2C1_Init+0xd4>)
 80020fe:	f7ff fea8 	bl	8001e52 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8002102:	4811      	ldr	r0, [pc, #68]	@ (8002148 <MX_I2C1_Init+0xd4>)
 8002104:	f7ff fe95 	bl	8001e32 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8002108:	2300      	movs	r3, #0
 800210a:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 800210c:	4b0f      	ldr	r3, [pc, #60]	@ (800214c <MX_I2C1_Init+0xd8>)
 800210e:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8002110:	2300      	movs	r3, #0
 8002112:	627b      	str	r3, [r7, #36]	@ 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8002114:	2300      	movs	r3, #0
 8002116:	62bb      	str	r3, [r7, #40]	@ 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 800211c:	2300      	movs	r3, #0
 800211e:	633b      	str	r3, [r7, #48]	@ 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8002120:	2300      	movs	r3, #0
 8002122:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8002124:	f107 031c 	add.w	r3, r7, #28
 8002128:	4619      	mov	r1, r3
 800212a:	4807      	ldr	r0, [pc, #28]	@ (8002148 <MX_I2C1_Init+0xd4>)
 800212c:	f7fe ffa4 	bl	8001078 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8002130:	2200      	movs	r2, #0
 8002132:	2100      	movs	r1, #0
 8002134:	4804      	ldr	r0, [pc, #16]	@ (8002148 <MX_I2C1_Init+0xd4>)
 8002136:	f7ff fe9c 	bl	8001e72 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800213a:	bf00      	nop
 800213c:	3738      	adds	r7, #56	@ 0x38
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	48000400 	.word	0x48000400
 8002148:	40005400 	.word	0x40005400
 800214c:	2000090e 	.word	0x2000090e

08002150 <i2c_master_write_multi>:

/* USER CODE BEGIN 1 */
void i2c_master_write_multi(uint8_t* data, size_t length, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag) {
 8002150:	b580      	push	{r7, lr}
 8002152:	b088      	sub	sp, #32
 8002154:	af02      	add	r7, sp, #8
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	4611      	mov	r1, r2
 800215c:	461a      	mov	r2, r3
 800215e:	460b      	mov	r3, r1
 8002160:	71fb      	strb	r3, [r7, #7]
 8002162:	4613      	mov	r3, r2
 8002164:	71bb      	strb	r3, [r7, #6]
    if (read_flag) {
 8002166:	f897 3020 	ldrb.w	r3, [r7, #32]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <i2c_master_write_multi+0x26>
        register_addr |= (1 << 7);
 800216e:	79fb      	ldrb	r3, [r7, #7]
 8002170:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002174:	71fb      	strb	r3, [r7, #7]
    }
    LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1 + length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8002176:	79b9      	ldrb	r1, [r7, #6]
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	3301      	adds	r3, #1
 800217c:	4a18      	ldr	r2, [pc, #96]	@ (80021e0 <i2c_master_write_multi+0x90>)
 800217e:	9201      	str	r2, [sp, #4]
 8002180:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002184:	9200      	str	r2, [sp, #0]
 8002186:	2200      	movs	r2, #0
 8002188:	4816      	ldr	r0, [pc, #88]	@ (80021e4 <i2c_master_write_multi+0x94>)
 800218a:	f7ff ff01 	bl	8001f90 <LL_I2C_HandleTransfer>
    LL_I2C_TransmitData8(I2C1, register_addr);
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	4619      	mov	r1, r3
 8002192:	4814      	ldr	r0, [pc, #80]	@ (80021e4 <i2c_master_write_multi+0x94>)
 8002194:	f7ff ff2f 	bl	8001ff6 <LL_I2C_TransmitData8>

    size_t dataIndex = 0;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
    while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 800219c:	e013      	b.n	80021c6 <i2c_master_write_multi+0x76>
        if (LL_I2C_IsActiveFlag_TXIS(I2C1)) {
 800219e:	4811      	ldr	r0, [pc, #68]	@ (80021e4 <i2c_master_write_multi+0x94>)
 80021a0:	f7ff feaf 	bl	8001f02 <LL_I2C_IsActiveFlag_TXIS>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00d      	beq.n	80021c6 <i2c_master_write_multi+0x76>
            if (dataIndex < length) {
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d209      	bcs.n	80021c6 <i2c_master_write_multi+0x76>
                LL_I2C_TransmitData8(I2C1, data[dataIndex++]);
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	617a      	str	r2, [r7, #20]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	4413      	add	r3, r2
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	4619      	mov	r1, r3
 80021c0:	4808      	ldr	r0, [pc, #32]	@ (80021e4 <i2c_master_write_multi+0x94>)
 80021c2:	f7ff ff18 	bl	8001ff6 <LL_I2C_TransmitData8>
    while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 80021c6:	4807      	ldr	r0, [pc, #28]	@ (80021e4 <i2c_master_write_multi+0x94>)
 80021c8:	f7ff feae 	bl	8001f28 <LL_I2C_IsActiveFlag_STOP>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d0e5      	beq.n	800219e <i2c_master_write_multi+0x4e>
            }
        }
    }
    LL_I2C_ClearFlag_STOP(I2C1);
 80021d2:	4804      	ldr	r0, [pc, #16]	@ (80021e4 <i2c_master_write_multi+0x94>)
 80021d4:	f7ff febb 	bl	8001f4e <LL_I2C_ClearFlag_STOP>
}
 80021d8:	bf00      	nop
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	80002000 	.word	0x80002000
 80021e4:	40005400 	.word	0x40005400

080021e8 <i2c_master_read>:

uint8_t* i2c_master_read(uint8_t *buffer, uint8_t length, uint8_t register_addr,
		uint8_t slave_addr, uint8_t read_flag) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af02      	add	r7, sp, #8
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	4608      	mov	r0, r1
 80021f2:	4611      	mov	r1, r2
 80021f4:	461a      	mov	r2, r3
 80021f6:	4603      	mov	r3, r0
 80021f8:	70fb      	strb	r3, [r7, #3]
 80021fa:	460b      	mov	r3, r1
 80021fc:	70bb      	strb	r3, [r7, #2]
 80021fe:	4613      	mov	r3, r2
 8002200:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 8002202:	4a30      	ldr	r2, [pc, #192]	@ (80022c4 <i2c_master_read+0xdc>)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6013      	str	r3, [r2, #0]
	if (read_flag) {
 8002208:	7c3b      	ldrb	r3, [r7, #16]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <i2c_master_read+0x2e>
		register_addr |= (1 << 7);
 800220e:	78bb      	ldrb	r3, [r7, #2]
 8002210:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002214:	70bb      	strb	r3, [r7, #2]
	}
	end_of_read_flag = 0;
 8002216:	4b2c      	ldr	r3, [pc, #176]	@ (80022c8 <i2c_master_read+0xe0>)
 8002218:	2200      	movs	r2, #0
 800221a:	701a      	strb	r2, [r3, #0]
	LL_I2C_EnableIT_RX(I2C1);
 800221c:	482b      	ldr	r0, [pc, #172]	@ (80022cc <i2c_master_read+0xe4>)
 800221e:	f7ff fe50 	bl	8001ec2 <LL_I2C_EnableIT_RX>

	//poziadam slejva o citanie z jeho registra
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1,
 8002222:	7879      	ldrb	r1, [r7, #1]
 8002224:	4b2a      	ldr	r3, [pc, #168]	@ (80022d0 <i2c_master_read+0xe8>)
 8002226:	9301      	str	r3, [sp, #4]
 8002228:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	2301      	movs	r3, #1
 8002230:	2200      	movs	r2, #0
 8002232:	4826      	ldr	r0, [pc, #152]	@ (80022cc <i2c_master_read+0xe4>)
 8002234:	f7ff feac 	bl	8001f90 <LL_I2C_HandleTransfer>
			LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
	while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 8002238:	e00a      	b.n	8002250 <i2c_master_read+0x68>
		if (LL_I2C_IsActiveFlag_TXIS(I2C1)) {
 800223a:	4824      	ldr	r0, [pc, #144]	@ (80022cc <i2c_master_read+0xe4>)
 800223c:	f7ff fe61 	bl	8001f02 <LL_I2C_IsActiveFlag_TXIS>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d004      	beq.n	8002250 <i2c_master_read+0x68>
			LL_I2C_TransmitData8(I2C1, register_addr);
 8002246:	78bb      	ldrb	r3, [r7, #2]
 8002248:	4619      	mov	r1, r3
 800224a:	4820      	ldr	r0, [pc, #128]	@ (80022cc <i2c_master_read+0xe4>)
 800224c:	f7ff fed3 	bl	8001ff6 <LL_I2C_TransmitData8>
	while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 8002250:	481e      	ldr	r0, [pc, #120]	@ (80022cc <i2c_master_read+0xe4>)
 8002252:	f7ff fe69 	bl	8001f28 <LL_I2C_IsActiveFlag_STOP>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d0ee      	beq.n	800223a <i2c_master_read+0x52>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 800225c:	481b      	ldr	r0, [pc, #108]	@ (80022cc <i2c_master_read+0xe4>)
 800225e:	f7ff fe76 	bl	8001f4e <LL_I2C_ClearFlag_STOP>
	while (LL_I2C_IsActiveFlag_STOP(I2C1)) {
 8002262:	bf00      	nop
 8002264:	4819      	ldr	r0, [pc, #100]	@ (80022cc <i2c_master_read+0xe4>)
 8002266:	f7ff fe5f 	bl	8001f28 <LL_I2C_IsActiveFlag_STOP>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d1f9      	bne.n	8002264 <i2c_master_read+0x7c>
	}
	//citam register od slejva
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length,
 8002270:	7879      	ldrb	r1, [r7, #1]
 8002272:	78fb      	ldrb	r3, [r7, #3]
 8002274:	4a17      	ldr	r2, [pc, #92]	@ (80022d4 <i2c_master_read+0xec>)
 8002276:	9201      	str	r2, [sp, #4]
 8002278:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800227c:	9200      	str	r2, [sp, #0]
 800227e:	2200      	movs	r2, #0
 8002280:	4812      	ldr	r0, [pc, #72]	@ (80022cc <i2c_master_read+0xe4>)
 8002282:	f7ff fe85 	bl	8001f90 <LL_I2C_HandleTransfer>
			LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
	while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 8002286:	bf00      	nop
 8002288:	4810      	ldr	r0, [pc, #64]	@ (80022cc <i2c_master_read+0xe4>)
 800228a:	f7ff fe4d 	bl	8001f28 <LL_I2C_IsActiveFlag_STOP>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d0f9      	beq.n	8002288 <i2c_master_read+0xa0>
	};

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 8002294:	480d      	ldr	r0, [pc, #52]	@ (80022cc <i2c_master_read+0xe4>)
 8002296:	f7ff fe5a 	bl	8001f4e <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 800229a:	480c      	ldr	r0, [pc, #48]	@ (80022cc <i2c_master_read+0xe4>)
 800229c:	f7ff fe21 	bl	8001ee2 <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 80022a0:	4b0a      	ldr	r3, [pc, #40]	@ (80022cc <i2c_master_read+0xe4>)
 80022a2:	69db      	ldr	r3, [r3, #28]
 80022a4:	4a09      	ldr	r2, [pc, #36]	@ (80022cc <i2c_master_read+0xe4>)
 80022a6:	f043 0310 	orr.w	r3, r3, #16
 80022aa:	61d3      	str	r3, [r2, #28]
	ubReceiveIndex = 0;
 80022ac:	4b0a      	ldr	r3, [pc, #40]	@ (80022d8 <i2c_master_read+0xf0>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	701a      	strb	r2, [r3, #0]
	end_of_read_flag = 1;
 80022b2:	4b05      	ldr	r3, [pc, #20]	@ (80022c8 <i2c_master_read+0xe0>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	701a      	strb	r2, [r3, #0]

	return aReceiveBuffer_read;
 80022b8:	4b02      	ldr	r3, [pc, #8]	@ (80022c4 <i2c_master_read+0xdc>)
 80022ba:	681b      	ldr	r3, [r3, #0]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000210 	.word	0x20000210
 80022c8:	20000214 	.word	0x20000214
 80022cc:	40005400 	.word	0x40005400
 80022d0:	80002000 	.word	0x80002000
 80022d4:	80002400 	.word	0x80002400
 80022d8:	20000215 	.word	0x20000215

080022dc <I2C1_Master_Reception_Callback>:
void I2C1_Master_Reception_Callback(void) {
 80022dc:	b598      	push	{r3, r4, r7, lr}
 80022de:	af00      	add	r7, sp, #0
	aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 80022e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002320 <I2C1_Master_Reception_Callback+0x44>)
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002324 <I2C1_Master_Reception_Callback+0x48>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	1c59      	adds	r1, r3, #1
 80022ec:	b2c8      	uxtb	r0, r1
 80022ee:	490d      	ldr	r1, [pc, #52]	@ (8002324 <I2C1_Master_Reception_Callback+0x48>)
 80022f0:	7008      	strb	r0, [r1, #0]
 80022f2:	18d4      	adds	r4, r2, r3
 80022f4:	480c      	ldr	r0, [pc, #48]	@ (8002328 <I2C1_Master_Reception_Callback+0x4c>)
 80022f6:	f7ff fe71 	bl	8001fdc <LL_I2C_ReceiveData8>
 80022fa:	4603      	mov	r3, r0
 80022fc:	7023      	strb	r3, [r4, #0]
			(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 80022fe:	4b09      	ldr	r3, [pc, #36]	@ (8002324 <I2C1_Master_Reception_Callback+0x48>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2b13      	cmp	r3, #19
 8002306:	d903      	bls.n	8002310 <I2C1_Master_Reception_Callback+0x34>
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <I2C1_Master_Reception_Callback+0x48>)
 800230a:	2200      	movs	r2, #0
 800230c:	701a      	strb	r2, [r3, #0]
 800230e:	e001      	b.n	8002314 <I2C1_Master_Reception_Callback+0x38>
 8002310:	4b04      	ldr	r3, [pc, #16]	@ (8002324 <I2C1_Master_Reception_Callback+0x48>)
 8002312:	781b      	ldrb	r3, [r3, #0]
			end_of_read_flag = 0;
 8002314:	4b05      	ldr	r3, [pc, #20]	@ (800232c <I2C1_Master_Reception_Callback+0x50>)
 8002316:	2200      	movs	r2, #0
 8002318:	701a      	strb	r2, [r3, #0]
}
 800231a:	bf00      	nop
 800231c:	bd98      	pop	{r3, r4, r7, pc}
 800231e:	bf00      	nop
 8002320:	20000210 	.word	0x20000210
 8002324:	20000215 	.word	0x20000215
 8002328:	40005400 	.word	0x40005400
 800232c:	20000214 	.word	0x20000214

08002330 <__NVIC_SetPriorityGrouping>:
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002340:	4b0c      	ldr	r3, [pc, #48]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800234c:	4013      	ands	r3, r2
 800234e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002358:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800235c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002362:	4a04      	ldr	r2, [pc, #16]	@ (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	60d3      	str	r3, [r2, #12]
}
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <__NVIC_GetPriorityGrouping>:
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800237c:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <__NVIC_GetPriorityGrouping+0x18>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	f003 0307 	and.w	r3, r3, #7
}
 8002386:	4618      	mov	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <__NVIC_SetPriority>:
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	6039      	str	r1, [r7, #0]
 800239e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	db0a      	blt.n	80023be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	490c      	ldr	r1, [pc, #48]	@ (80023e0 <__NVIC_SetPriority+0x4c>)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	0112      	lsls	r2, r2, #4
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	440b      	add	r3, r1
 80023b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80023bc:	e00a      	b.n	80023d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	4908      	ldr	r1, [pc, #32]	@ (80023e4 <__NVIC_SetPriority+0x50>)
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	3b04      	subs	r3, #4
 80023cc:	0112      	lsls	r2, r2, #4
 80023ce:	b2d2      	uxtb	r2, r2
 80023d0:	440b      	add	r3, r1
 80023d2:	761a      	strb	r2, [r3, #24]
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	e000e100 	.word	0xe000e100
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <NVIC_EncodePriority>:
{
 80023e8:	b480      	push	{r7}
 80023ea:	b089      	sub	sp, #36	@ 0x24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	f1c3 0307 	rsb	r3, r3, #7
 8002402:	2b04      	cmp	r3, #4
 8002404:	bf28      	it	cs
 8002406:	2304      	movcs	r3, #4
 8002408:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3304      	adds	r3, #4
 800240e:	2b06      	cmp	r3, #6
 8002410:	d902      	bls.n	8002418 <NVIC_EncodePriority+0x30>
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	3b03      	subs	r3, #3
 8002416:	e000      	b.n	800241a <NVIC_EncodePriority+0x32>
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800241c:	f04f 32ff 	mov.w	r2, #4294967295
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43da      	mvns	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	401a      	ands	r2, r3
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002430:	f04f 31ff 	mov.w	r1, #4294967295
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	fa01 f303 	lsl.w	r3, r1, r3
 800243a:	43d9      	mvns	r1, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002440:	4313      	orrs	r3, r2
}
 8002442:	4618      	mov	r0, r3
 8002444:	3724      	adds	r7, #36	@ 0x24
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
	...

08002450 <LL_RCC_HSI_Enable>:
__STATIC_INLINE void LL_RCC_HSI_Enable(void) {
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
	SET_BIT(RCC->CR, RCC_CR_HSION);
 8002454:	4b05      	ldr	r3, [pc, #20]	@ (800246c <LL_RCC_HSI_Enable+0x1c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a04      	ldr	r2, [pc, #16]	@ (800246c <LL_RCC_HSI_Enable+0x1c>)
 800245a:	f043 0301 	orr.w	r3, r3, #1
 800245e:	6013      	str	r3, [r2, #0]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	40021000 	.word	0x40021000

08002470 <LL_RCC_HSI_IsReady>:
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) {
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
	return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8002474:	4b06      	ldr	r3, [pc, #24]	@ (8002490 <LL_RCC_HSI_IsReady+0x20>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b02      	cmp	r3, #2
 800247e:	bf0c      	ite	eq
 8002480:	2301      	moveq	r3, #1
 8002482:	2300      	movne	r3, #0
 8002484:	b2db      	uxtb	r3, r3
}
 8002486:	4618      	mov	r0, r3
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	40021000 	.word	0x40021000

08002494 <LL_RCC_HSI_SetCalibTrimming>:
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value) {
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
	MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 800249c:	4b07      	ldr	r3, [pc, #28]	@ (80024bc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	4904      	ldr	r1, [pc, #16]	@ (80024bc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	600b      	str	r3, [r1, #0]
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000

080024c0 <LL_RCC_SetSysClkSource>:
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) {
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80024c8:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <LL_RCC_SetSysClkSource+0x24>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f023 0203 	bic.w	r2, r3, #3
 80024d0:	4904      	ldr	r1, [pc, #16]	@ (80024e4 <LL_RCC_SetSysClkSource+0x24>)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	604b      	str	r3, [r1, #4]
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	40021000 	.word	0x40021000

080024e8 <LL_RCC_GetSysClkSource>:
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) {
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
	return (uint32_t) (READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80024ec:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <LL_RCC_GetSysClkSource+0x18>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 030c 	and.w	r3, r3, #12
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	40021000 	.word	0x40021000

08002504 <LL_RCC_SetAHBPrescaler>:
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) {
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
	MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800250c:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <LL_RCC_SetAHBPrescaler+0x24>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002514:	4904      	ldr	r1, [pc, #16]	@ (8002528 <LL_RCC_SetAHBPrescaler+0x24>)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4313      	orrs	r3, r2
 800251a:	604b      	str	r3, [r1, #4]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	40021000 	.word	0x40021000

0800252c <LL_RCC_SetAPB1Prescaler>:
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) {
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002534:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800253c:	4904      	ldr	r1, [pc, #16]	@ (8002550 <LL_RCC_SetAPB1Prescaler+0x24>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4313      	orrs	r3, r2
 8002542:	604b      	str	r3, [r1, #4]
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	40021000 	.word	0x40021000

08002554 <LL_RCC_SetAPB2Prescaler>:
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler) {
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800255c:	4b06      	ldr	r3, [pc, #24]	@ (8002578 <LL_RCC_SetAPB2Prescaler+0x24>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002564:	4904      	ldr	r1, [pc, #16]	@ (8002578 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4313      	orrs	r3, r2
 800256a:	604b      	str	r3, [r1, #4]
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	40021000 	.word	0x40021000

0800257c <LL_RCC_SetI2CClockSource>:
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource) {
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
	MODIFY_REG(RCC->CFGR3, ((I2CxSource & 0xFF000000U) >> 24U),
 8002584:	4b08      	ldr	r3, [pc, #32]	@ (80025a8 <LL_RCC_SetI2CClockSource+0x2c>)
 8002586:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	0e1b      	lsrs	r3, r3, #24
 800258c:	43db      	mvns	r3, r3
 800258e:	401a      	ands	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002596:	4904      	ldr	r1, [pc, #16]	@ (80025a8 <LL_RCC_SetI2CClockSource+0x2c>)
 8002598:	4313      	orrs	r3, r2
 800259a:	630b      	str	r3, [r1, #48]	@ 0x30
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	40021000 	.word	0x40021000

080025ac <LL_APB1_GRP1_EnableClock>:
	__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) {
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
		SET_BIT(RCC->APB1ENR, Periphs);
 80025b4:	4b08      	ldr	r3, [pc, #32]	@ (80025d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80025b6:	69da      	ldr	r2, [r3, #28]
 80025b8:	4907      	ldr	r1, [pc, #28]	@ (80025d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4313      	orrs	r3, r2
 80025be:	61cb      	str	r3, [r1, #28]
		tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80025c0:	4b05      	ldr	r3, [pc, #20]	@ (80025d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80025c2:	69da      	ldr	r2, [r3, #28]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4013      	ands	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
		(void) tmpreg;
 80025ca:	68fb      	ldr	r3, [r7, #12]
	}
 80025cc:	bf00      	nop
 80025ce:	3714      	adds	r7, #20
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	40021000 	.word	0x40021000

080025dc <LL_APB2_GRP1_EnableClock>:
	 *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC3 (*)
	 *
	 *         (*) value not defined in all devices.
	 * @retval None
	 */
	__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs) {
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
		__IO uint32_t tmpreg;
		SET_BIT(RCC->APB2ENR, Periphs);
 80025e4:	4b08      	ldr	r3, [pc, #32]	@ (8002608 <LL_APB2_GRP1_EnableClock+0x2c>)
 80025e6:	699a      	ldr	r2, [r3, #24]
 80025e8:	4907      	ldr	r1, [pc, #28]	@ (8002608 <LL_APB2_GRP1_EnableClock+0x2c>)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	618b      	str	r3, [r1, #24]
		/* Delay after an RCC peripheral clock enabling */
		tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80025f0:	4b05      	ldr	r3, [pc, #20]	@ (8002608 <LL_APB2_GRP1_EnableClock+0x2c>)
 80025f2:	699a      	ldr	r2, [r3, #24]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4013      	ands	r3, r2
 80025f8:	60fb      	str	r3, [r7, #12]
		(void) tmpreg;
 80025fa:	68fb      	ldr	r3, [r7, #12]
	}
 80025fc:	bf00      	nop
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	40021000 	.word	0x40021000

0800260c <LL_FLASH_SetLatency>:
	 *         @arg @ref LL_FLASH_LATENCY_0
	 *         @arg @ref LL_FLASH_LATENCY_1
	 *         @arg @ref LL_FLASH_LATENCY_2
	 * @retval None
	 */
	__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency) {
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002614:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <LL_FLASH_SetLatency+0x24>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f023 0207 	bic.w	r2, r3, #7
 800261c:	4904      	ldr	r1, [pc, #16]	@ (8002630 <LL_FLASH_SetLatency+0x24>)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4313      	orrs	r3, r2
 8002622:	600b      	str	r3, [r1, #0]
	}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	40022000 	.word	0x40022000

08002634 <LL_FLASH_GetLatency>:
	 * @retval Returned value can be one of the following values:
	 *         @arg @ref LL_FLASH_LATENCY_0
	 *         @arg @ref LL_FLASH_LATENCY_1
	 *         @arg @ref LL_FLASH_LATENCY_2
	 */
	__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void) {
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
		return (uint32_t) (READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002638:	4b04      	ldr	r3, [pc, #16]	@ (800264c <LL_FLASH_GetLatency+0x18>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0307 	and.w	r3, r3, #7
	}
 8002640:	4618      	mov	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40022000 	.word	0x40022000

08002650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002654:	b0a2      	sub	sp, #136	@ 0x88
 8002656:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002658:	2001      	movs	r0, #1
 800265a:	f7ff ffbf 	bl	80025dc <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800265e:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8002662:	f7ff ffa3 	bl	80025ac <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002666:	2003      	movs	r0, #3
 8002668:	f7ff fe62 	bl	8002330 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800266c:	f7ff fe84 	bl	8002378 <__NVIC_GetPriorityGrouping>
 8002670:	4603      	mov	r3, r0
 8002672:	2200      	movs	r2, #0
 8002674:	210f      	movs	r1, #15
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff feb6 	bl	80023e8 <NVIC_EncodePriority>
 800267c:	4603      	mov	r3, r0
 800267e:	4619      	mov	r1, r3
 8002680:	f04f 30ff 	mov.w	r0, #4294967295
 8002684:	f7ff fe86 	bl	8002394 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002688:	f000 f8a2 	bl	80027d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800268c:	f7ff fb3c 	bl	8001d08 <MX_GPIO_Init>
  MX_DMA_Init();
 8002690:	f7ff fafa 	bl	8001c88 <MX_DMA_Init>
  MX_I2C1_Init();
 8002694:	f7ff fcee 	bl	8002074 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002698:	f000 fe5c 	bl	8003354 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HTS221_init();
 800269c:	f7ff f838 	bl	8001710 <HTS221_init>
  LPS25HB_init();
 80026a0:	f7ff f9e6 	bl	8001a70 <LPS25HB_init>


  	const uint8_t tx_message[] = "%2.1f, %.0f, %.2f, %.2f \r\n";
 80026a4:	4b44      	ldr	r3, [pc, #272]	@ (80027b8 <main+0x168>)
 80026a6:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 80026aa:	461d      	mov	r5, r3
 80026ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80026b4:	c403      	stmia	r4!, {r0, r1}
 80026b6:	8022      	strh	r2, [r4, #0]
 80026b8:	3402      	adds	r4, #2
 80026ba:	0c13      	lsrs	r3, r2, #16
 80026bc:	7023      	strb	r3, [r4, #0]
  	uint8_t tx_data[80];
  	LL_mDelay(10);
 80026be:	200a      	movs	r0, #10
 80026c0:	f7fe ffc0 	bl	8001644 <LL_mDelay>
  	LPS25HB_get_pressure(&refference_pressure);
 80026c4:	483d      	ldr	r0, [pc, #244]	@ (80027bc <main+0x16c>)
 80026c6:	f7ff fa17 	bl	8001af8 <LPS25HB_get_pressure>
  	while (1) {

  		HTS221_get_temperature(&temperature);
 80026ca:	483d      	ldr	r0, [pc, #244]	@ (80027c0 <main+0x170>)
 80026cc:	f7ff f970 	bl	80019b0 <HTS221_get_temperature>
  		HTS221_get_humidity(&humidity);
 80026d0:	483c      	ldr	r0, [pc, #240]	@ (80027c4 <main+0x174>)
 80026d2:	f7ff f8a1 	bl	8001818 <HTS221_get_humidity>
  		LPS25HB_get_pressure(&pressure);
 80026d6:	483c      	ldr	r0, [pc, #240]	@ (80027c8 <main+0x178>)
 80026d8:	f7ff fa0e 	bl	8001af8 <LPS25HB_get_pressure>
  		float alt = (float)44330.00 * (1-pow(pressure/refference_pressure,1/5.255));
 80026dc:	4b3a      	ldr	r3, [pc, #232]	@ (80027c8 <main+0x178>)
 80026de:	ed93 7a00 	vldr	s14, [r3]
 80026e2:	4b36      	ldr	r3, [pc, #216]	@ (80027bc <main+0x16c>)
 80026e4:	edd3 7a00 	vldr	s15, [r3]
 80026e8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80026ec:	ee16 0a90 	vmov	r0, s13
 80026f0:	f7fd ff2a 	bl	8000548 <__aeabi_f2d>
 80026f4:	4602      	mov	r2, r0
 80026f6:	460b      	mov	r3, r1
 80026f8:	ed9f 1b2b 	vldr	d1, [pc, #172]	@ 80027a8 <main+0x158>
 80026fc:	ec43 2b10 	vmov	d0, r2, r3
 8002700:	f003 fd9a 	bl	8006238 <pow>
 8002704:	ec53 2b10 	vmov	r2, r3, d0
 8002708:	f04f 0000 	mov.w	r0, #0
 800270c:	492f      	ldr	r1, [pc, #188]	@ (80027cc <main+0x17c>)
 800270e:	f7fd fdbb 	bl	8000288 <__aeabi_dsub>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	4610      	mov	r0, r2
 8002718:	4619      	mov	r1, r3
 800271a:	a325      	add	r3, pc, #148	@ (adr r3, 80027b0 <main+0x160>)
 800271c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002720:	f7fd ff6a 	bl	80005f8 <__aeabi_dmul>
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	4610      	mov	r0, r2
 800272a:	4619      	mov	r1, r3
 800272c:	f7fe fa3c 	bl	8000ba8 <__aeabi_d2f>
 8002730:	4603      	mov	r3, r0
 8002732:	66fb      	str	r3, [r7, #108]	@ 0x6c
  	    uint8_t tx_data_len = (uint8_t)sprintf((char*)tx_data, (char*)tx_message, temperature, humidity, alt, pressure);
 8002734:	4b22      	ldr	r3, [pc, #136]	@ (80027c0 <main+0x170>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f7fd ff05 	bl	8000548 <__aeabi_f2d>
 800273e:	4682      	mov	sl, r0
 8002740:	468b      	mov	fp, r1
 8002742:	4b20      	ldr	r3, [pc, #128]	@ (80027c4 <main+0x174>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f7fd fefe 	bl	8000548 <__aeabi_f2d>
 800274c:	4604      	mov	r4, r0
 800274e:	460d      	mov	r5, r1
 8002750:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002752:	f7fd fef9 	bl	8000548 <__aeabi_f2d>
 8002756:	4680      	mov	r8, r0
 8002758:	4689      	mov	r9, r1
 800275a:	4b1b      	ldr	r3, [pc, #108]	@ (80027c8 <main+0x178>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f7fd fef2 	bl	8000548 <__aeabi_f2d>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 800276c:	4638      	mov	r0, r7
 800276e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002772:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002776:	e9cd 4500 	strd	r4, r5, [sp]
 800277a:	4652      	mov	r2, sl
 800277c:	465b      	mov	r3, fp
 800277e:	f001 fc2d 	bl	8003fdc <siprintf>
 8002782:	4603      	mov	r3, r0
 8002784:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
  	    USART2_PutBuffer(tx_data, tx_data_len);
 8002788:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 800278c:	463b      	mov	r3, r7
 800278e:	4611      	mov	r1, r2
 8002790:	4618      	mov	r0, r3
 8002792:	f000 fec1 	bl	8003518 <USART2_PutBuffer>
  	    LL_mDelay(500);
 8002796:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800279a:	f7fe ff53 	bl	8001644 <LL_mDelay>
  	while (1) {
 800279e:	bf00      	nop
 80027a0:	e793      	b.n	80026ca <main+0x7a>
 80027a2:	bf00      	nop
 80027a4:	f3af 8000 	nop.w
 80027a8:	ccd9456c 	.word	0xccd9456c
 80027ac:	3fc85b95 	.word	0x3fc85b95
 80027b0:	00000000 	.word	0x00000000
 80027b4:	40e5a540 	.word	0x40e5a540
 80027b8:	08007110 	.word	0x08007110
 80027bc:	20000224 	.word	0x20000224
 80027c0:	20000218 	.word	0x20000218
 80027c4:	2000021c 	.word	0x2000021c
 80027c8:	20000220 	.word	0x20000220
 80027cc:	3ff00000 	.word	0x3ff00000

080027d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 80027d4:	2000      	movs	r0, #0
 80027d6:	f7ff ff19 	bl	800260c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 80027da:	bf00      	nop
 80027dc:	f7ff ff2a 	bl	8002634 <LL_FLASH_GetLatency>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1fa      	bne.n	80027dc <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 80027e6:	f7ff fe33 	bl	8002450 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80027ea:	bf00      	nop
 80027ec:	f7ff fe40 	bl	8002470 <LL_RCC_HSI_IsReady>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d1fa      	bne.n	80027ec <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80027f6:	2010      	movs	r0, #16
 80027f8:	f7ff fe4c 	bl	8002494 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80027fc:	2000      	movs	r0, #0
 80027fe:	f7ff fe81 	bl	8002504 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002802:	2000      	movs	r0, #0
 8002804:	f7ff fe92 	bl	800252c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002808:	2000      	movs	r0, #0
 800280a:	f7ff fea3 	bl	8002554 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 800280e:	2000      	movs	r0, #0
 8002810:	f7ff fe56 	bl	80024c0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8002814:	bf00      	nop
 8002816:	f7ff fe67 	bl	80024e8 <LL_RCC_GetSysClkSource>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1fa      	bne.n	8002816 <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8002820:	4805      	ldr	r0, [pc, #20]	@ (8002838 <SystemClock_Config+0x68>)
 8002822:	f7fe ff01 	bl	8001628 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 8002826:	4804      	ldr	r0, [pc, #16]	@ (8002838 <SystemClock_Config+0x68>)
 8002828:	f7fe ff32 	bl	8001690 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 800282c:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8002830:	f7ff fea4 	bl	800257c <LL_RCC_SetI2CClockSource>
}
 8002834:	bf00      	nop
 8002836:	bd80      	pop	{r7, pc}
 8002838:	007a1200 	.word	0x007a1200

0800283c <LL_DMA_DisableChannel>:
 *         @arg @ref LL_DMA_CHANNEL_5
 *         @arg @ref LL_DMA_CHANNEL_6
 *         @arg @ref LL_DMA_CHANNEL_7
 * @retval None
 */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel) {
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
	CLEAR_BIT(
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	3b01      	subs	r3, #1
 800284a:	4a0b      	ldr	r2, [pc, #44]	@ (8002878 <LL_DMA_DisableChannel+0x3c>)
 800284c:	5cd3      	ldrb	r3, [r2, r3]
 800284e:	461a      	mov	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4413      	add	r3, r2
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	3a01      	subs	r2, #1
 800285a:	4907      	ldr	r1, [pc, #28]	@ (8002878 <LL_DMA_DisableChannel+0x3c>)
 800285c:	5c8a      	ldrb	r2, [r1, r2]
 800285e:	4611      	mov	r1, r2
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	440a      	add	r2, r1
 8002864:	f023 0301 	bic.w	r3, r3, #1
 8002868:	6013      	str	r3, [r2, #0]
			((DMA_Channel_TypeDef* )((uint32_t )((uint32_t )DMAx
					+ CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	0800712c 	.word	0x0800712c

0800287c <LL_DMA_IsActiveFlag_TC6>:
 * @brief  Get Channel 6 transfer complete flag.
 * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
 * @param  DMAx DMAx Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx) {
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
	return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800288c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002890:	bf0c      	ite	eq
 8002892:	2301      	moveq	r3, #1
 8002894:	2300      	movne	r3, #0
 8002896:	b2db      	uxtb	r3, r3
}
 8002898:	4618      	mov	r0, r3
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <LL_DMA_IsActiveFlag_TC7>:
 * @brief  Get Channel 7 transfer complete flag.
 * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
 * @param  DMAx DMAx Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx) {
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
	return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80028b8:	bf0c      	ite	eq
 80028ba:	2301      	moveq	r3, #1
 80028bc:	2300      	movne	r3, #0
 80028be:	b2db      	uxtb	r3, r3
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <LL_DMA_IsActiveFlag_HT6>:
 * @brief  Get Channel 6 half transfer flag.
 * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
 * @param  DMAx DMAx Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx) {
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028e0:	bf0c      	ite	eq
 80028e2:	2301      	moveq	r3, #1
 80028e4:	2300      	movne	r3, #0
 80028e6:	b2db      	uxtb	r3, r3
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <LL_DMA_ClearFlag_TC6>:
 * @brief  Clear Channel 6  transfer complete flag.
 * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
 * @param  DMAx DMAx Instance
 * @retval None
 */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx) {
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
	WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002902:	605a      	str	r2, [r3, #4]
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <LL_DMA_ClearFlag_TC7>:
 * @brief  Clear Channel 7  transfer complete flag.
 * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
 * @param  DMAx DMAx Instance
 * @retval None
 */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx) {
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
	WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800291e:	605a      	str	r2, [r3, #4]
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <LL_DMA_ClearFlag_HT6>:
 * @brief  Clear Channel 6  half transfer flag.
 * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
 * @param  DMAx DMAx Instance
 * @retval None
 */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx) {
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
	WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800293a:	605a      	str	r2, [r3, #4]
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <LL_I2C_IsActiveFlag_RXNE>:
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(const I2C_TypeDef *I2Cx) {
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	f003 0304 	and.w	r3, r3, #4
 8002958:	2b04      	cmp	r3, #4
 800295a:	d101      	bne.n	8002960 <LL_I2C_IsActiveFlag_RXNE+0x18>
 800295c:	2301      	movs	r3, #1
 800295e:	e000      	b.n	8002962 <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <LL_USART_IsActiveFlag_IDLE>:
 * @brief  Check if the USART IDLE line detected Flag is set or not
 * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
 * @param  USARTx USART Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx) {
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ?
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	f003 0310 	and.w	r3, r3, #16
			1UL : 0UL);
 800297e:	2b10      	cmp	r3, #16
 8002980:	d101      	bne.n	8002986 <LL_USART_IsActiveFlag_IDLE+0x18>
 8002982:	2301      	movs	r3, #1
 8002984:	e000      	b.n	8002988 <LL_USART_IsActiveFlag_IDLE+0x1a>
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <LL_USART_IsActiveFlag_TC>:
 * @brief  Check if the USART Transmission Complete Flag is set or not
 * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
 * @param  USARTx USART Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx) {
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
	return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69db      	ldr	r3, [r3, #28]
 80029a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029a4:	2b40      	cmp	r3, #64	@ 0x40
 80029a6:	d101      	bne.n	80029ac <LL_USART_IsActiveFlag_TC+0x18>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <LL_USART_IsActiveFlag_TC+0x1a>
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <LL_USART_ClearFlag_IDLE>:
 * @brief  Clear IDLE line detected Flag
 * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx) {
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
	WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2210      	movs	r2, #16
 80029c6:	621a      	str	r2, [r3, #32]
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029d8:	bf00      	nop
 80029da:	e7fd      	b.n	80029d8 <NMI_Handler+0x4>

080029dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029e0:	bf00      	nop
 80029e2:	e7fd      	b.n	80029e0 <HardFault_Handler+0x4>

080029e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029e8:	bf00      	nop
 80029ea:	e7fd      	b.n	80029e8 <MemManage_Handler+0x4>

080029ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029f0:	bf00      	nop
 80029f2:	e7fd      	b.n	80029f0 <BusFault_Handler+0x4>

080029f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f8:	bf00      	nop
 80029fa:	e7fd      	b.n	80029f8 <UsageFault_Handler+0x4>

080029fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr

08002a0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a1c:	bf00      	nop
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr

08002a26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a26:	b480      	push	{r7}
 8002a28:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8002a38:	480a      	ldr	r0, [pc, #40]	@ (8002a64 <DMA1_Channel6_IRQHandler+0x30>)
 8002a3a:	f7ff ff1f 	bl	800287c <LL_DMA_IsActiveFlag_TC6>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d103      	bne.n	8002a4c <DMA1_Channel6_IRQHandler+0x18>
		{

			LL_DMA_ClearFlag_TC6(DMA1);
 8002a44:	4807      	ldr	r0, [pc, #28]	@ (8002a64 <DMA1_Channel6_IRQHandler+0x30>)
 8002a46:	f7ff ff55 	bl	80028f4 <LL_DMA_ClearFlag_TC6>
		}
		else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
		{
			LL_DMA_ClearFlag_HT6(DMA1);
		}
}
 8002a4a:	e008      	b.n	8002a5e <DMA1_Channel6_IRQHandler+0x2a>
		else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8002a4c:	4805      	ldr	r0, [pc, #20]	@ (8002a64 <DMA1_Channel6_IRQHandler+0x30>)
 8002a4e:	f7ff ff3d 	bl	80028cc <LL_DMA_IsActiveFlag_HT6>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d102      	bne.n	8002a5e <DMA1_Channel6_IRQHandler+0x2a>
			LL_DMA_ClearFlag_HT6(DMA1);
 8002a58:	4802      	ldr	r0, [pc, #8]	@ (8002a64 <DMA1_Channel6_IRQHandler+0x30>)
 8002a5a:	f7ff ff67 	bl	800292c <LL_DMA_ClearFlag_HT6>
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	40020000 	.word	0x40020000

08002a68 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8002a6c:	480a      	ldr	r0, [pc, #40]	@ (8002a98 <DMA1_Channel7_IRQHandler+0x30>)
 8002a6e:	f7ff ff19 	bl	80028a4 <LL_DMA_IsActiveFlag_TC7>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d10d      	bne.n	8002a94 <DMA1_Channel7_IRQHandler+0x2c>
		{
			LL_DMA_ClearFlag_TC7(DMA1);
 8002a78:	4807      	ldr	r0, [pc, #28]	@ (8002a98 <DMA1_Channel7_IRQHandler+0x30>)
 8002a7a:	f7ff ff49 	bl	8002910 <LL_DMA_ClearFlag_TC7>

			while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8002a7e:	bf00      	nop
 8002a80:	4806      	ldr	r0, [pc, #24]	@ (8002a9c <DMA1_Channel7_IRQHandler+0x34>)
 8002a82:	f7ff ff87 	bl	8002994 <LL_USART_IsActiveFlag_TC>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0f9      	beq.n	8002a80 <DMA1_Channel7_IRQHandler+0x18>
			LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8002a8c:	2107      	movs	r1, #7
 8002a8e:	4802      	ldr	r0, [pc, #8]	@ (8002a98 <DMA1_Channel7_IRQHandler+0x30>)
 8002a90:	f7ff fed4 	bl	800283c <LL_DMA_DisableChannel>
		}
}
 8002a94:	bf00      	nop
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40020000 	.word	0x40020000
 8002a9c:	40004400 	.word	0x40004400

08002aa0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */
	if (LL_I2C_IsActiveFlag_RXNE(I2C1)) {
 8002aa4:	4804      	ldr	r0, [pc, #16]	@ (8002ab8 <I2C1_EV_IRQHandler+0x18>)
 8002aa6:	f7ff ff4f 	bl	8002948 <LL_I2C_IsActiveFlag_RXNE>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <I2C1_EV_IRQHandler+0x14>
			I2C1_Master_Reception_Callback();
 8002ab0:	f7ff fc14 	bl	80022dc <I2C1_Master_Reception_Callback>
  /* USER CODE END I2C1_EV_IRQn 0 */

  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002ab4:	bf00      	nop
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40005400 	.word	0x40005400

08002abc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8002ac0:	4805      	ldr	r0, [pc, #20]	@ (8002ad8 <USART2_IRQHandler+0x1c>)
 8002ac2:	f7ff ff54 	bl	800296e <LL_USART_IsActiveFlag_IDLE>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d002      	beq.n	8002ad2 <USART2_IRQHandler+0x16>
		{
			LL_USART_ClearFlag_IDLE(USART2);
 8002acc:	4802      	ldr	r0, [pc, #8]	@ (8002ad8 <USART2_IRQHandler+0x1c>)
 8002ace:	f7ff ff74 	bl	80029ba <LL_USART_ClearFlag_IDLE>
		}
}
 8002ad2:	bf00      	nop
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40004400 	.word	0x40004400

08002adc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  return 1;
 8002ae0:	2301      	movs	r3, #1
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <_kill>:

int _kill(int pid, int sig)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002af6:	f001 fb27 	bl	8004148 <__errno>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2216      	movs	r2, #22
 8002afe:	601a      	str	r2, [r3, #0]
  return -1;
 8002b00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <_exit>:

void _exit (int status)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b14:	f04f 31ff 	mov.w	r1, #4294967295
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f7ff ffe7 	bl	8002aec <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b1e:	bf00      	nop
 8002b20:	e7fd      	b.n	8002b1e <_exit+0x12>

08002b22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b086      	sub	sp, #24
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b2e:	2300      	movs	r3, #0
 8002b30:	617b      	str	r3, [r7, #20]
 8002b32:	e00a      	b.n	8002b4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b34:	f3af 8000 	nop.w
 8002b38:	4601      	mov	r1, r0
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	1c5a      	adds	r2, r3, #1
 8002b3e:	60ba      	str	r2, [r7, #8]
 8002b40:	b2ca      	uxtb	r2, r1
 8002b42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	3301      	adds	r3, #1
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	dbf0      	blt.n	8002b34 <_read+0x12>
  }

  return len;
 8002b52:	687b      	ldr	r3, [r7, #4]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3718      	adds	r7, #24
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]
 8002b6c:	e009      	b.n	8002b82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	1c5a      	adds	r2, r3, #1
 8002b72:	60ba      	str	r2, [r7, #8]
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	3301      	adds	r3, #1
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	dbf1      	blt.n	8002b6e <_write+0x12>
  }
  return len;
 8002b8a:	687b      	ldr	r3, [r7, #4]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <_close>:

int _close(int file)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002bbc:	605a      	str	r2, [r3, #4]
  return 0;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <_isatty>:

int _isatty(int file)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002bd4:	2301      	movs	r3, #1
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b085      	sub	sp, #20
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	60f8      	str	r0, [r7, #12]
 8002bea:	60b9      	str	r1, [r7, #8]
 8002bec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c04:	4a14      	ldr	r2, [pc, #80]	@ (8002c58 <_sbrk+0x5c>)
 8002c06:	4b15      	ldr	r3, [pc, #84]	@ (8002c5c <_sbrk+0x60>)
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c10:	4b13      	ldr	r3, [pc, #76]	@ (8002c60 <_sbrk+0x64>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d102      	bne.n	8002c1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c18:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <_sbrk+0x64>)
 8002c1a:	4a12      	ldr	r2, [pc, #72]	@ (8002c64 <_sbrk+0x68>)
 8002c1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c1e:	4b10      	ldr	r3, [pc, #64]	@ (8002c60 <_sbrk+0x64>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4413      	add	r3, r2
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d207      	bcs.n	8002c3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c2c:	f001 fa8c 	bl	8004148 <__errno>
 8002c30:	4603      	mov	r3, r0
 8002c32:	220c      	movs	r2, #12
 8002c34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c36:	f04f 33ff 	mov.w	r3, #4294967295
 8002c3a:	e009      	b.n	8002c50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c3c:	4b08      	ldr	r3, [pc, #32]	@ (8002c60 <_sbrk+0x64>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c42:	4b07      	ldr	r3, [pc, #28]	@ (8002c60 <_sbrk+0x64>)
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4413      	add	r3, r2
 8002c4a:	4a05      	ldr	r2, [pc, #20]	@ (8002c60 <_sbrk+0x64>)
 8002c4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3718      	adds	r7, #24
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	20003000 	.word	0x20003000
 8002c5c:	00000400 	.word	0x00000400
 8002c60:	20000228 	.word	0x20000228
 8002c64:	200003f8 	.word	0x200003f8

08002c68 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c6c:	4b06      	ldr	r3, [pc, #24]	@ (8002c88 <SystemInit+0x20>)
 8002c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c72:	4a05      	ldr	r2, [pc, #20]	@ (8002c88 <SystemInit+0x20>)
 8002c74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c7c:	bf00      	nop
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	e000ed00 	.word	0xe000ed00

08002c8c <__NVIC_EnableIRQ>:
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	db0b      	blt.n	8002cb6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	f003 021f 	and.w	r2, r3, #31
 8002ca4:	4907      	ldr	r1, [pc, #28]	@ (8002cc4 <__NVIC_EnableIRQ+0x38>)
 8002ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	2001      	movs	r0, #1
 8002cae:	fa00 f202 	lsl.w	r2, r0, r2
 8002cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	e000e100 	.word	0xe000e100

08002cc8 <__NVIC_SetPriority>:
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	6039      	str	r1, [r7, #0]
 8002cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	db0a      	blt.n	8002cf2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	490c      	ldr	r1, [pc, #48]	@ (8002d14 <__NVIC_SetPriority+0x4c>)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	0112      	lsls	r2, r2, #4
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	440b      	add	r3, r1
 8002cec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002cf0:	e00a      	b.n	8002d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	4908      	ldr	r1, [pc, #32]	@ (8002d18 <__NVIC_SetPriority+0x50>)
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	3b04      	subs	r3, #4
 8002d00:	0112      	lsls	r2, r2, #4
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	440b      	add	r3, r1
 8002d06:	761a      	strb	r2, [r3, #24]
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	e000e100 	.word	0xe000e100
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <LL_DMA_EnableChannel>:
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel) {
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
	SET_BIT(
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	4a0b      	ldr	r2, [pc, #44]	@ (8002d58 <LL_DMA_EnableChannel+0x3c>)
 8002d2c:	5cd3      	ldrb	r3, [r2, r3]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4413      	add	r3, r2
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	3a01      	subs	r2, #1
 8002d3a:	4907      	ldr	r1, [pc, #28]	@ (8002d58 <LL_DMA_EnableChannel+0x3c>)
 8002d3c:	5c8a      	ldrb	r2, [r1, r2]
 8002d3e:	4611      	mov	r1, r2
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	440a      	add	r2, r1
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6013      	str	r3, [r2, #0]
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	0800714c 	.word	0x0800714c

08002d5c <LL_DMA_SetDataTransferDirection>:
		uint32_t Channel, uint32_t Direction) {
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
	MODIFY_REG(
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002da4 <LL_DMA_SetDataTransferDirection+0x48>)
 8002d6e:	5cd3      	ldrb	r3, [r2, r3]
 8002d70:	461a      	mov	r2, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	4413      	add	r3, r2
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d7c:	f023 0310 	bic.w	r3, r3, #16
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	3a01      	subs	r2, #1
 8002d84:	4907      	ldr	r1, [pc, #28]	@ (8002da4 <LL_DMA_SetDataTransferDirection+0x48>)
 8002d86:	5c8a      	ldrb	r2, [r1, r2]
 8002d88:	4611      	mov	r1, r2
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	440a      	add	r2, r1
 8002d8e:	4611      	mov	r1, r2
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	600b      	str	r3, [r1, #0]
}
 8002d96:	bf00      	nop
 8002d98:	3714      	adds	r7, #20
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	0800714c 	.word	0x0800714c

08002da8 <LL_DMA_GetDataTransferDirection>:
		uint32_t Channel) {
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
	return (READ_BIT(
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	3b01      	subs	r3, #1
 8002db6:	4a07      	ldr	r2, [pc, #28]	@ (8002dd4 <LL_DMA_GetDataTransferDirection+0x2c>)
 8002db8:	5cd3      	ldrb	r3, [r2, r3]
 8002dba:	461a      	mov	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	f244 0310 	movw	r3, #16400	@ 0x4010
 8002dc6:	4013      	ands	r3, r2
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr
 8002dd4:	0800714c 	.word	0x0800714c

08002dd8 <LL_DMA_SetMode>:
		uint32_t Mode) {
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
	MODIFY_REG(
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	3b01      	subs	r3, #1
 8002de8:	4a0c      	ldr	r2, [pc, #48]	@ (8002e1c <LL_DMA_SetMode+0x44>)
 8002dea:	5cd3      	ldrb	r3, [r2, r3]
 8002dec:	461a      	mov	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	4413      	add	r3, r2
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f023 0220 	bic.w	r2, r3, #32
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	4907      	ldr	r1, [pc, #28]	@ (8002e1c <LL_DMA_SetMode+0x44>)
 8002dfe:	5ccb      	ldrb	r3, [r1, r3]
 8002e00:	4619      	mov	r1, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	440b      	add	r3, r1
 8002e06:	4619      	mov	r1, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	600b      	str	r3, [r1, #0]
}
 8002e0e:	bf00      	nop
 8002e10:	3714      	adds	r7, #20
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	0800714c 	.word	0x0800714c

08002e20 <LL_DMA_SetPeriphIncMode>:
		uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode) {
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
	MODIFY_REG(
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	4a0c      	ldr	r2, [pc, #48]	@ (8002e64 <LL_DMA_SetPeriphIncMode+0x44>)
 8002e32:	5cd3      	ldrb	r3, [r2, r3]
 8002e34:	461a      	mov	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	4413      	add	r3, r2
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	3b01      	subs	r3, #1
 8002e44:	4907      	ldr	r1, [pc, #28]	@ (8002e64 <LL_DMA_SetPeriphIncMode+0x44>)
 8002e46:	5ccb      	ldrb	r3, [r1, r3]
 8002e48:	4619      	mov	r1, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	440b      	add	r3, r1
 8002e4e:	4619      	mov	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	600b      	str	r3, [r1, #0]
}
 8002e56:	bf00      	nop
 8002e58:	3714      	adds	r7, #20
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	0800714c 	.word	0x0800714c

08002e68 <LL_DMA_SetMemoryIncMode>:
		uint32_t Channel, uint32_t MemoryOrM2MDstIncMode) {
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
	MODIFY_REG(
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	3b01      	subs	r3, #1
 8002e78:	4a0c      	ldr	r2, [pc, #48]	@ (8002eac <LL_DMA_SetMemoryIncMode+0x44>)
 8002e7a:	5cd3      	ldrb	r3, [r2, r3]
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	4413      	add	r3, r2
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	4907      	ldr	r1, [pc, #28]	@ (8002eac <LL_DMA_SetMemoryIncMode+0x44>)
 8002e8e:	5ccb      	ldrb	r3, [r1, r3]
 8002e90:	4619      	mov	r1, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	440b      	add	r3, r1
 8002e96:	4619      	mov	r1, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	600b      	str	r3, [r1, #0]
}
 8002e9e:	bf00      	nop
 8002ea0:	3714      	adds	r7, #20
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	0800714c 	.word	0x0800714c

08002eb0 <LL_DMA_SetPeriphSize>:
		uint32_t PeriphOrM2MSrcDataSize) {
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
	MODIFY_REG(
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8002ef4 <LL_DMA_SetPeriphSize+0x44>)
 8002ec2:	5cd3      	ldrb	r3, [r2, r3]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	4413      	add	r3, r2
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	4907      	ldr	r1, [pc, #28]	@ (8002ef4 <LL_DMA_SetPeriphSize+0x44>)
 8002ed6:	5ccb      	ldrb	r3, [r1, r3]
 8002ed8:	4619      	mov	r1, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	440b      	add	r3, r1
 8002ede:	4619      	mov	r1, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	600b      	str	r3, [r1, #0]
}
 8002ee6:	bf00      	nop
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	0800714c 	.word	0x0800714c

08002ef8 <LL_DMA_SetMemorySize>:
		uint32_t MemoryOrM2MDstDataSize) {
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
	MODIFY_REG(
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	4a0c      	ldr	r2, [pc, #48]	@ (8002f3c <LL_DMA_SetMemorySize+0x44>)
 8002f0a:	5cd3      	ldrb	r3, [r2, r3]
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	4413      	add	r3, r2
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	4907      	ldr	r1, [pc, #28]	@ (8002f3c <LL_DMA_SetMemorySize+0x44>)
 8002f1e:	5ccb      	ldrb	r3, [r1, r3]
 8002f20:	4619      	mov	r1, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	440b      	add	r3, r1
 8002f26:	4619      	mov	r1, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	600b      	str	r3, [r1, #0]
}
 8002f2e:	bf00      	nop
 8002f30:	3714      	adds	r7, #20
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	0800714c 	.word	0x0800714c

08002f40 <LL_DMA_SetChannelPriorityLevel>:
		uint32_t Channel, uint32_t Priority) {
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
	MODIFY_REG(
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	4a0c      	ldr	r2, [pc, #48]	@ (8002f84 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002f52:	5cd3      	ldrb	r3, [r2, r3]
 8002f54:	461a      	mov	r2, r3
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	4413      	add	r3, r2
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	4907      	ldr	r1, [pc, #28]	@ (8002f84 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8002f66:	5ccb      	ldrb	r3, [r1, r3]
 8002f68:	4619      	mov	r1, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	440b      	add	r3, r1
 8002f6e:	4619      	mov	r1, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	600b      	str	r3, [r1, #0]
}
 8002f76:	bf00      	nop
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	0800714c 	.word	0x0800714c

08002f88 <LL_DMA_SetDataLength>:
		uint32_t NbData) {
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
	MODIFY_REG(
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	3b01      	subs	r3, #1
 8002f98:	4a0c      	ldr	r2, [pc, #48]	@ (8002fcc <LL_DMA_SetDataLength+0x44>)
 8002f9a:	5cd3      	ldrb	r3, [r2, r3]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	0c1b      	lsrs	r3, r3, #16
 8002fa6:	041b      	lsls	r3, r3, #16
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	3a01      	subs	r2, #1
 8002fac:	4907      	ldr	r1, [pc, #28]	@ (8002fcc <LL_DMA_SetDataLength+0x44>)
 8002fae:	5c8a      	ldrb	r2, [r1, r2]
 8002fb0:	4611      	mov	r1, r2
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	440a      	add	r2, r1
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	604b      	str	r3, [r1, #4]
}
 8002fbe:	bf00      	nop
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	0800714c 	.word	0x0800714c

08002fd0 <LL_DMA_ConfigAddresses>:
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction) {
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
 8002fdc:	603b      	str	r3, [r7, #0]
	if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) {
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	2b10      	cmp	r3, #16
 8002fe2:	d114      	bne.n	800300e <LL_DMA_ConfigAddresses+0x3e>
		WRITE_REG(
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	4a16      	ldr	r2, [pc, #88]	@ (8003044 <LL_DMA_ConfigAddresses+0x74>)
 8002fea:	5cd3      	ldrb	r3, [r2, r3]
 8002fec:	461a      	mov	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	60d3      	str	r3, [r2, #12]
		WRITE_REG(
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	4a11      	ldr	r2, [pc, #68]	@ (8003044 <LL_DMA_ConfigAddresses+0x74>)
 8002ffe:	5cd3      	ldrb	r3, [r2, r3]
 8003000:	461a      	mov	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	4413      	add	r3, r2
 8003006:	461a      	mov	r2, r3
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	6093      	str	r3, [r2, #8]
}
 800300c:	e013      	b.n	8003036 <LL_DMA_ConfigAddresses+0x66>
		WRITE_REG(
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	3b01      	subs	r3, #1
 8003012:	4a0c      	ldr	r2, [pc, #48]	@ (8003044 <LL_DMA_ConfigAddresses+0x74>)
 8003014:	5cd3      	ldrb	r3, [r2, r3]
 8003016:	461a      	mov	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4413      	add	r3, r2
 800301c:	461a      	mov	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6093      	str	r3, [r2, #8]
		WRITE_REG(
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	3b01      	subs	r3, #1
 8003026:	4a07      	ldr	r2, [pc, #28]	@ (8003044 <LL_DMA_ConfigAddresses+0x74>)
 8003028:	5cd3      	ldrb	r3, [r2, r3]
 800302a:	461a      	mov	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	4413      	add	r3, r2
 8003030:	461a      	mov	r2, r3
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	60d3      	str	r3, [r2, #12]
}
 8003036:	bf00      	nop
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	0800714c 	.word	0x0800714c

08003048 <LL_DMA_SetMemoryAddress>:
		uint32_t Channel, uint32_t MemoryAddress) {
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
	WRITE_REG(
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	3b01      	subs	r3, #1
 8003058:	4a06      	ldr	r2, [pc, #24]	@ (8003074 <LL_DMA_SetMemoryAddress+0x2c>)
 800305a:	5cd3      	ldrb	r3, [r2, r3]
 800305c:	461a      	mov	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	4413      	add	r3, r2
 8003062:	461a      	mov	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	60d3      	str	r3, [r2, #12]
}
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	0800714c 	.word	0x0800714c

08003078 <LL_DMA_SetPeriphAddress>:
		uint32_t Channel, uint32_t PeriphAddress) {
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
	WRITE_REG(
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	3b01      	subs	r3, #1
 8003088:	4a06      	ldr	r2, [pc, #24]	@ (80030a4 <LL_DMA_SetPeriphAddress+0x2c>)
 800308a:	5cd3      	ldrb	r3, [r2, r3]
 800308c:	461a      	mov	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	4413      	add	r3, r2
 8003092:	461a      	mov	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6093      	str	r3, [r2, #8]
}
 8003098:	bf00      	nop
 800309a:	3714      	adds	r7, #20
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	0800714c 	.word	0x0800714c

080030a8 <LL_DMA_EnableIT_TC>:
 *         @arg @ref LL_DMA_CHANNEL_5
 *         @arg @ref LL_DMA_CHANNEL_6
 *         @arg @ref LL_DMA_CHANNEL_7
 * @retval None
 */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) {
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
	SET_BIT(
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	3b01      	subs	r3, #1
 80030b6:	4a0b      	ldr	r2, [pc, #44]	@ (80030e4 <LL_DMA_EnableIT_TC+0x3c>)
 80030b8:	5cd3      	ldrb	r3, [r2, r3]
 80030ba:	461a      	mov	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4413      	add	r3, r2
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	683a      	ldr	r2, [r7, #0]
 80030c4:	3a01      	subs	r2, #1
 80030c6:	4907      	ldr	r1, [pc, #28]	@ (80030e4 <LL_DMA_EnableIT_TC+0x3c>)
 80030c8:	5c8a      	ldrb	r2, [r1, r2]
 80030ca:	4611      	mov	r1, r2
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	440a      	add	r2, r1
 80030d0:	f043 0302 	orr.w	r3, r3, #2
 80030d4:	6013      	str	r3, [r2, #0]
			((DMA_Channel_TypeDef* )((uint32_t )((uint32_t )DMAx
					+ CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
}
 80030d6:	bf00      	nop
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	0800714c 	.word	0x0800714c

080030e8 <LL_DMA_EnableIT_HT>:
 *         @arg @ref LL_DMA_CHANNEL_5
 *         @arg @ref LL_DMA_CHANNEL_6
 *         @arg @ref LL_DMA_CHANNEL_7
 * @retval None
 */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) {
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
	SET_BIT(
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	3b01      	subs	r3, #1
 80030f6:	4a0b      	ldr	r2, [pc, #44]	@ (8003124 <LL_DMA_EnableIT_HT+0x3c>)
 80030f8:	5cd3      	ldrb	r3, [r2, r3]
 80030fa:	461a      	mov	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4413      	add	r3, r2
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	3a01      	subs	r2, #1
 8003106:	4907      	ldr	r1, [pc, #28]	@ (8003124 <LL_DMA_EnableIT_HT+0x3c>)
 8003108:	5c8a      	ldrb	r2, [r1, r2]
 800310a:	4611      	mov	r1, r2
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	440a      	add	r2, r1
 8003110:	f043 0304 	orr.w	r3, r3, #4
 8003114:	6013      	str	r3, [r2, #0]
			((DMA_Channel_TypeDef* )((uint32_t )((uint32_t )DMAx
					+ CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	0800714c 	.word	0x0800714c

08003128 <LL_DMA_EnableIT_TE>:
 *         @arg @ref LL_DMA_CHANNEL_5
 *         @arg @ref LL_DMA_CHANNEL_6
 *         @arg @ref LL_DMA_CHANNEL_7
 * @retval None
 */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) {
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
	SET_BIT(
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	3b01      	subs	r3, #1
 8003136:	4a0b      	ldr	r2, [pc, #44]	@ (8003164 <LL_DMA_EnableIT_TE+0x3c>)
 8003138:	5cd3      	ldrb	r3, [r2, r3]
 800313a:	461a      	mov	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4413      	add	r3, r2
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	3a01      	subs	r2, #1
 8003146:	4907      	ldr	r1, [pc, #28]	@ (8003164 <LL_DMA_EnableIT_TE+0x3c>)
 8003148:	5c8a      	ldrb	r2, [r1, r2]
 800314a:	4611      	mov	r1, r2
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	440a      	add	r2, r1
 8003150:	f043 0308 	orr.w	r3, r3, #8
 8003154:	6013      	str	r3, [r2, #0]
			((DMA_Channel_TypeDef* )((uint32_t )((uint32_t )DMAx
					+ CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
}
 8003156:	bf00      	nop
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	0800714c 	.word	0x0800714c

08003168 <LL_AHB1_GRP1_EnableClock>:
	__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) {
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
		SET_BIT(RCC->AHBENR, Periphs);
 8003170:	4b08      	ldr	r3, [pc, #32]	@ (8003194 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003172:	695a      	ldr	r2, [r3, #20]
 8003174:	4907      	ldr	r1, [pc, #28]	@ (8003194 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4313      	orrs	r3, r2
 800317a:	614b      	str	r3, [r1, #20]
		tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800317c:	4b05      	ldr	r3, [pc, #20]	@ (8003194 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800317e:	695a      	ldr	r2, [r3, #20]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4013      	ands	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]
		(void) tmpreg;
 8003186:	68fb      	ldr	r3, [r7, #12]
	}
 8003188:	bf00      	nop
 800318a:	3714      	adds	r7, #20
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	40021000 	.word	0x40021000

08003198 <LL_APB1_GRP1_EnableClock>:
	__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) {
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
		SET_BIT(RCC->APB1ENR, Periphs);
 80031a0:	4b08      	ldr	r3, [pc, #32]	@ (80031c4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80031a2:	69da      	ldr	r2, [r3, #28]
 80031a4:	4907      	ldr	r1, [pc, #28]	@ (80031c4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	61cb      	str	r3, [r1, #28]
		tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80031ac:	4b05      	ldr	r3, [pc, #20]	@ (80031c4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80031ae:	69da      	ldr	r2, [r3, #28]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4013      	ands	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
		(void) tmpreg;
 80031b6:	68fb      	ldr	r3, [r7, #12]
	}
 80031b8:	bf00      	nop
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	40021000 	.word	0x40021000

080031c8 <LL_USART_Enable>:
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx) {
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
	SET_BIT(USARTx->CR1, USART_CR1_UE);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f043 0201 	orr.w	r2, r3, #1
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	601a      	str	r2, [r3, #0]
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <LL_USART_ConfigAsyncMode>:
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx) {
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	605a      	str	r2, [r3, #4]
	CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	609a      	str	r2, [r3, #8]
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <LL_USART_EnableIT_IDLE>:
 * @brief  Enable IDLE Interrupt
 * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx) {
 8003214:	b480      	push	{r7}
 8003216:	b089      	sub	sp, #36	@ 0x24
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
	ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	e853 3f00 	ldrex	r3, [r3]
 8003226:	60bb      	str	r3, [r7, #8]
   return(result);
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f043 0310 	orr.w	r3, r3, #16
 800322e:	61fb      	str	r3, [r7, #28]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	69fa      	ldr	r2, [r7, #28]
 8003234:	61ba      	str	r2, [r7, #24]
 8003236:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003238:	6979      	ldr	r1, [r7, #20]
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	e841 2300 	strex	r3, r2, [r1]
 8003240:	613b      	str	r3, [r7, #16]
   return(result);
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1e9      	bne.n	800321c <LL_USART_EnableIT_IDLE+0x8>
}
 8003248:	bf00      	nop
 800324a:	bf00      	nop
 800324c:	3724      	adds	r7, #36	@ 0x24
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <LL_USART_DisableIT_CTS>:
 *         Hardware Flow control feature is supported by the USARTx instance.
 * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx) {
 8003256:	b480      	push	{r7}
 8003258:	b089      	sub	sp, #36	@ 0x24
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
	ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	3308      	adds	r3, #8
 8003262:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	e853 3f00 	ldrex	r3, [r3]
 800326a:	60bb      	str	r3, [r7, #8]
   return(result);
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003272:	61fb      	str	r3, [r7, #28]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	3308      	adds	r3, #8
 8003278:	69fa      	ldr	r2, [r7, #28]
 800327a:	61ba      	str	r2, [r7, #24]
 800327c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327e:	6979      	ldr	r1, [r7, #20]
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	e841 2300 	strex	r3, r2, [r1]
 8003286:	613b      	str	r3, [r7, #16]
   return(result);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1e7      	bne.n	800325e <LL_USART_DisableIT_CTS+0x8>
}
 800328e:	bf00      	nop
 8003290:	bf00      	nop
 8003292:	3724      	adds	r7, #36	@ 0x24
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <LL_USART_EnableDMAReq_RX>:
 * @brief  Enable DMA Mode for reception
 * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx) {
 800329c:	b480      	push	{r7}
 800329e:	b089      	sub	sp, #36	@ 0x24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
	ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	3308      	adds	r3, #8
 80032a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	e853 3f00 	ldrex	r3, [r3]
 80032b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032b8:	61fb      	str	r3, [r7, #28]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	3308      	adds	r3, #8
 80032be:	69fa      	ldr	r2, [r7, #28]
 80032c0:	61ba      	str	r2, [r7, #24]
 80032c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032c4:	6979      	ldr	r1, [r7, #20]
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	e841 2300 	strex	r3, r2, [r1]
 80032cc:	613b      	str	r3, [r7, #16]
   return(result);
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1e7      	bne.n	80032a4 <LL_USART_EnableDMAReq_RX+0x8>
}
 80032d4:	bf00      	nop
 80032d6:	bf00      	nop
 80032d8:	3724      	adds	r7, #36	@ 0x24
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <LL_USART_EnableDMAReq_TX>:
 * @brief  Enable DMA Mode for transmission
 * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx) {
 80032e2:	b480      	push	{r7}
 80032e4:	b089      	sub	sp, #36	@ 0x24
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
	ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	3308      	adds	r3, #8
 80032ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	e853 3f00 	ldrex	r3, [r3]
 80032f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032fe:	61fb      	str	r3, [r7, #28]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	3308      	adds	r3, #8
 8003304:	69fa      	ldr	r2, [r7, #28]
 8003306:	61ba      	str	r2, [r7, #24]
 8003308:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800330a:	6979      	ldr	r1, [r7, #20]
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	e841 2300 	strex	r3, r2, [r1]
 8003312:	613b      	str	r3, [r7, #16]
   return(result);
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1e7      	bne.n	80032ea <LL_USART_EnableDMAReq_TX+0x8>
}
 800331a:	bf00      	nop
 800331c:	bf00      	nop
 800331e:	3724      	adds	r7, #36	@ 0x24
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <LL_USART_DMA_GetRegAddr>:
 *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
 *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
 * @retval Address of data register
 */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx,
		uint32_t Direction) {
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
	uint32_t data_reg_addr;

	if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT) {
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d103      	bne.n	8003340 <LL_USART_DMA_GetRegAddr+0x18>
		/* return address of TDR register */
		data_reg_addr = (uint32_t) &(USARTx->TDR);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	3328      	adds	r3, #40	@ 0x28
 800333c:	60fb      	str	r3, [r7, #12]
 800333e:	e002      	b.n	8003346 <LL_USART_DMA_GetRegAddr+0x1e>
	} else {
		/* return address of RDR register */
		data_reg_addr = (uint32_t) &(USARTx->RDR);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3324      	adds	r3, #36	@ 0x24
 8003344:	60fb      	str	r3, [r7, #12]
	}

	return data_reg_addr;
 8003346:	68fb      	ldr	r3, [r7, #12]
}
 8003348:	4618      	mov	r0, r3
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <MX_USART2_UART_Init>:

/* Space for global variables, if you need them */

// type global variables here
/* USART2 init function */
void MX_USART2_UART_Init(void) {
 8003354:	b5b0      	push	{r4, r5, r7, lr}
 8003356:	b090      	sub	sp, #64	@ 0x40
 8003358:	af02      	add	r7, sp, #8
	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 800335a:	f107 031c 	add.w	r3, r7, #28
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	605a      	str	r2, [r3, #4]
 8003364:	609a      	str	r2, [r3, #8]
 8003366:	60da      	str	r2, [r3, #12]
 8003368:	611a      	str	r2, [r3, #16]
 800336a:	615a      	str	r2, [r3, #20]
 800336c:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800336e:	1d3b      	adds	r3, r7, #4
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	605a      	str	r2, [r3, #4]
 8003376:	609a      	str	r2, [r3, #8]
 8003378:	60da      	str	r2, [r3, #12]
 800337a:	611a      	str	r2, [r3, #16]
 800337c:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800337e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8003382:	f7ff ff09 	bl	8003198 <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003386:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800338a:	f7ff feed 	bl	8003168 <LL_AHB1_GRP1_EnableClock>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA15   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2 | LL_GPIO_PIN_15;
 800338e:	f248 0304 	movw	r3, #32772	@ 0x8004
 8003392:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003394:	2302      	movs	r3, #2
 8003396:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8003398:	2303      	movs	r3, #3
 800339a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800339c:	2300      	movs	r3, #0
 800339e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80033a4:	2307      	movs	r3, #7
 80033a6:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033a8:	1d3b      	adds	r3, r7, #4
 80033aa:	4619      	mov	r1, r3
 80033ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033b0:	f7fd fd4f 	bl	8000e52 <LL_GPIO_Init>
	 * For more information about DMA registers, refer to reference manual.
	 */

	/* USART2_RX Init */

	LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6,
 80033b4:	2200      	movs	r2, #0
 80033b6:	2106      	movs	r1, #6
 80033b8:	4854      	ldr	r0, [pc, #336]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 80033ba:	f7ff fccf 	bl	8002d5c <LL_DMA_SetDataTransferDirection>
	LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
	LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6,
 80033be:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80033c2:	2106      	movs	r1, #6
 80033c4:	4851      	ldr	r0, [pc, #324]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 80033c6:	f7ff fdbb 	bl	8002f40 <LL_DMA_SetChannelPriorityLevel>
	LL_DMA_PRIORITY_MEDIUM);
	LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 80033ca:	2200      	movs	r2, #0
 80033cc:	2106      	movs	r1, #6
 80033ce:	484f      	ldr	r0, [pc, #316]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 80033d0:	f7ff fd02 	bl	8002dd8 <LL_DMA_SetMode>
	LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 80033d4:	2200      	movs	r2, #0
 80033d6:	2106      	movs	r1, #6
 80033d8:	484c      	ldr	r0, [pc, #304]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 80033da:	f7ff fd21 	bl	8002e20 <LL_DMA_SetPeriphIncMode>
	LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 80033de:	2280      	movs	r2, #128	@ 0x80
 80033e0:	2106      	movs	r1, #6
 80033e2:	484a      	ldr	r0, [pc, #296]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 80033e4:	f7ff fd40 	bl	8002e68 <LL_DMA_SetMemoryIncMode>
	LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 80033e8:	2200      	movs	r2, #0
 80033ea:	2106      	movs	r1, #6
 80033ec:	4847      	ldr	r0, [pc, #284]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 80033ee:	f7ff fd5f 	bl	8002eb0 <LL_DMA_SetPeriphSize>
	LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 80033f2:	2200      	movs	r2, #0
 80033f4:	2106      	movs	r1, #6
 80033f6:	4845      	ldr	r0, [pc, #276]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 80033f8:	f7ff fd7e 	bl	8002ef8 <LL_DMA_SetMemorySize>

	LL_DMA_ConfigAddresses( DMA1, LL_DMA_CHANNEL_6,
 80033fc:	2101      	movs	r1, #1
 80033fe:	4844      	ldr	r0, [pc, #272]	@ (8003510 <MX_USART2_UART_Init+0x1bc>)
 8003400:	f7ff ff92 	bl	8003328 <LL_USART_DMA_GetRegAddr>
 8003404:	4604      	mov	r4, r0
 8003406:	4d43      	ldr	r5, [pc, #268]	@ (8003514 <MX_USART2_UART_Init+0x1c0>)
 8003408:	2106      	movs	r1, #6
 800340a:	4840      	ldr	r0, [pc, #256]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 800340c:	f7ff fccc 	bl	8002da8 <LL_DMA_GetDataTransferDirection>
 8003410:	4603      	mov	r3, r0
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	462b      	mov	r3, r5
 8003416:	4622      	mov	r2, r4
 8003418:	2106      	movs	r1, #6
 800341a:	483c      	ldr	r0, [pc, #240]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 800341c:	f7ff fdd8 	bl	8002fd0 <LL_DMA_ConfigAddresses>
			LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
			(uint32_t) bufferUSART2dma,
			LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8003420:	2280      	movs	r2, #128	@ 0x80
 8003422:	2106      	movs	r1, #6
 8003424:	4839      	ldr	r0, [pc, #228]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 8003426:	f7ff fdaf 	bl	8002f88 <LL_DMA_SetDataLength>
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 800342a:	2106      	movs	r1, #6
 800342c:	4837      	ldr	r0, [pc, #220]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 800342e:	f7ff fc75 	bl	8002d1c <LL_DMA_EnableChannel>
	LL_USART_EnableDMAReq_RX(USART2);
 8003432:	4837      	ldr	r0, [pc, #220]	@ (8003510 <MX_USART2_UART_Init+0x1bc>)
 8003434:	f7ff ff32 	bl	800329c <LL_USART_EnableDMAReq_RX>
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 8003438:	2106      	movs	r1, #6
 800343a:	4834      	ldr	r0, [pc, #208]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 800343c:	f7ff fe34 	bl	80030a8 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 8003440:	2106      	movs	r1, #6
 8003442:	4832      	ldr	r0, [pc, #200]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 8003444:	f7ff fe50 	bl	80030e8 <LL_DMA_EnableIT_HT>

	/* USART2_TX Init */

	LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7,
 8003448:	2210      	movs	r2, #16
 800344a:	2107      	movs	r1, #7
 800344c:	482f      	ldr	r0, [pc, #188]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 800344e:	f7ff fc85 	bl	8002d5c <LL_DMA_SetDataTransferDirection>
	LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
	LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7,
 8003452:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003456:	2107      	movs	r1, #7
 8003458:	482c      	ldr	r0, [pc, #176]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 800345a:	f7ff fd71 	bl	8002f40 <LL_DMA_SetChannelPriorityLevel>
	LL_DMA_PRIORITY_MEDIUM);
	LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 800345e:	2200      	movs	r2, #0
 8003460:	2107      	movs	r1, #7
 8003462:	482a      	ldr	r0, [pc, #168]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 8003464:	f7ff fcb8 	bl	8002dd8 <LL_DMA_SetMode>
	LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8003468:	2200      	movs	r2, #0
 800346a:	2107      	movs	r1, #7
 800346c:	4827      	ldr	r0, [pc, #156]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 800346e:	f7ff fcd7 	bl	8002e20 <LL_DMA_SetPeriphIncMode>
	LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8003472:	2280      	movs	r2, #128	@ 0x80
 8003474:	2107      	movs	r1, #7
 8003476:	4825      	ldr	r0, [pc, #148]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 8003478:	f7ff fcf6 	bl	8002e68 <LL_DMA_SetMemoryIncMode>
	LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 800347c:	2200      	movs	r2, #0
 800347e:	2107      	movs	r1, #7
 8003480:	4822      	ldr	r0, [pc, #136]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 8003482:	f7ff fd15 	bl	8002eb0 <LL_DMA_SetPeriphSize>
	LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8003486:	2200      	movs	r2, #0
 8003488:	2107      	movs	r1, #7
 800348a:	4820      	ldr	r0, [pc, #128]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 800348c:	f7ff fd34 	bl	8002ef8 <LL_DMA_SetMemorySize>

	LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7,
 8003490:	2100      	movs	r1, #0
 8003492:	481f      	ldr	r0, [pc, #124]	@ (8003510 <MX_USART2_UART_Init+0x1bc>)
 8003494:	f7ff ff48 	bl	8003328 <LL_USART_DMA_GetRegAddr>
 8003498:	4603      	mov	r3, r0
 800349a:	461a      	mov	r2, r3
 800349c:	2107      	movs	r1, #7
 800349e:	481b      	ldr	r0, [pc, #108]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 80034a0:	f7ff fdea 	bl	8003078 <LL_DMA_SetPeriphAddress>
			LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
	LL_USART_EnableDMAReq_TX(USART2);
 80034a4:	481a      	ldr	r0, [pc, #104]	@ (8003510 <MX_USART2_UART_Init+0x1bc>)
 80034a6:	f7ff ff1c 	bl	80032e2 <LL_USART_EnableDMAReq_TX>

	LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 80034aa:	2107      	movs	r1, #7
 80034ac:	4817      	ldr	r0, [pc, #92]	@ (800350c <MX_USART2_UART_Init+0x1b8>)
 80034ae:	f7ff fe3b 	bl	8003128 <LL_DMA_EnableIT_TE>

	/* USART2 interrupt Init */
	NVIC_SetPriority(USART2_IRQn, 0);
 80034b2:	2100      	movs	r1, #0
 80034b4:	2026      	movs	r0, #38	@ 0x26
 80034b6:	f7ff fc07 	bl	8002cc8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 80034ba:	2026      	movs	r0, #38	@ 0x26
 80034bc:	f7ff fbe6 	bl	8002c8c <__NVIC_EnableIRQ>

	USART_InitStruct.BaudRate = 230400;
 80034c0:	f44f 3361 	mov.w	r3, #230400	@ 0x38400
 80034c4:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80034c6:	2300      	movs	r3, #0
 80034c8:	623b      	str	r3, [r7, #32]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80034ca:	2300      	movs	r3, #0
 80034cc:	627b      	str	r3, [r7, #36]	@ 0x24
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80034ce:	2300      	movs	r3, #0
 80034d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80034d2:	230c      	movs	r3, #12
 80034d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80034d6:	2300      	movs	r3, #0
 80034d8:	633b      	str	r3, [r7, #48]	@ 0x30
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80034da:	2300      	movs	r3, #0
 80034dc:	637b      	str	r3, [r7, #52]	@ 0x34
	LL_USART_Init(USART2, &USART_InitStruct);
 80034de:	f107 031c 	add.w	r3, r7, #28
 80034e2:	4619      	mov	r1, r3
 80034e4:	480a      	ldr	r0, [pc, #40]	@ (8003510 <MX_USART2_UART_Init+0x1bc>)
 80034e6:	f7fe f819 	bl	800151c <LL_USART_Init>
	LL_USART_ConfigAsyncMode(USART2);
 80034ea:	4809      	ldr	r0, [pc, #36]	@ (8003510 <MX_USART2_UART_Init+0x1bc>)
 80034ec:	f7ff fe7c 	bl	80031e8 <LL_USART_ConfigAsyncMode>
	LL_USART_DisableIT_CTS(USART2);
 80034f0:	4807      	ldr	r0, [pc, #28]	@ (8003510 <MX_USART2_UART_Init+0x1bc>)
 80034f2:	f7ff feb0 	bl	8003256 <LL_USART_DisableIT_CTS>

	LL_USART_EnableIT_IDLE(USART2);
 80034f6:	4806      	ldr	r0, [pc, #24]	@ (8003510 <MX_USART2_UART_Init+0x1bc>)
 80034f8:	f7ff fe8c 	bl	8003214 <LL_USART_EnableIT_IDLE>
	LL_USART_Enable(USART2);
 80034fc:	4804      	ldr	r0, [pc, #16]	@ (8003510 <MX_USART2_UART_Init+0x1bc>)
 80034fe:	f7ff fe63 	bl	80031c8 <LL_USART_Enable>

	//type your code here:
}
 8003502:	bf00      	nop
 8003504:	3738      	adds	r7, #56	@ 0x38
 8003506:	46bd      	mov	sp, r7
 8003508:	bdb0      	pop	{r4, r5, r7, pc}
 800350a:	bf00      	nop
 800350c:	40020000 	.word	0x40020000
 8003510:	40004400 	.word	0x40004400
 8003514:	2000022c 	.word	0x2000022c

08003518 <USART2_PutBuffer>:

// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	460b      	mov	r3, r1
 8003522:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	461a      	mov	r2, r3
 8003528:	2107      	movs	r1, #7
 800352a:	480a      	ldr	r0, [pc, #40]	@ (8003554 <USART2_PutBuffer+0x3c>)
 800352c:	f7ff fd8c 	bl	8003048 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 8003530:	78fb      	ldrb	r3, [r7, #3]
 8003532:	461a      	mov	r2, r3
 8003534:	2107      	movs	r1, #7
 8003536:	4807      	ldr	r0, [pc, #28]	@ (8003554 <USART2_PutBuffer+0x3c>)
 8003538:	f7ff fd26 	bl	8002f88 <LL_DMA_SetDataLength>
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 800353c:	2107      	movs	r1, #7
 800353e:	4805      	ldr	r0, [pc, #20]	@ (8003554 <USART2_PutBuffer+0x3c>)
 8003540:	f7ff fdb2 	bl	80030a8 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 8003544:	2107      	movs	r1, #7
 8003546:	4803      	ldr	r0, [pc, #12]	@ (8003554 <USART2_PutBuffer+0x3c>)
 8003548:	f7ff fbe8 	bl	8002d1c <LL_DMA_EnableChannel>
}
 800354c:	bf00      	nop
 800354e:	3708      	adds	r7, #8
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	40020000 	.word	0x40020000

08003558 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003558:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003590 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800355c:	f7ff fb84 	bl	8002c68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003560:	480c      	ldr	r0, [pc, #48]	@ (8003594 <LoopForever+0x6>)
  ldr r1, =_edata
 8003562:	490d      	ldr	r1, [pc, #52]	@ (8003598 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003564:	4a0d      	ldr	r2, [pc, #52]	@ (800359c <LoopForever+0xe>)
  movs r3, #0
 8003566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003568:	e002      	b.n	8003570 <LoopCopyDataInit>

0800356a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800356a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800356c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800356e:	3304      	adds	r3, #4

08003570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003574:	d3f9      	bcc.n	800356a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003576:	4a0a      	ldr	r2, [pc, #40]	@ (80035a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003578:	4c0a      	ldr	r4, [pc, #40]	@ (80035a4 <LoopForever+0x16>)
  movs r3, #0
 800357a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800357c:	e001      	b.n	8003582 <LoopFillZerobss>

0800357e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800357e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003580:	3204      	adds	r2, #4

08003582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003584:	d3fb      	bcc.n	800357e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003586:	f000 fde5 	bl	8004154 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800358a:	f7ff f861 	bl	8002650 <main>

0800358e <LoopForever>:

LoopForever:
    b LoopForever
 800358e:	e7fe      	b.n	800358e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003590:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8003594:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003598:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800359c:	08007508 	.word	0x08007508
  ldr r2, =_sbss
 80035a0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80035a4:	200003f8 	.word	0x200003f8

080035a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80035a8:	e7fe      	b.n	80035a8 <ADC1_2_IRQHandler>

080035aa <__cvt>:
 80035aa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035ae:	ec57 6b10 	vmov	r6, r7, d0
 80035b2:	2f00      	cmp	r7, #0
 80035b4:	460c      	mov	r4, r1
 80035b6:	4619      	mov	r1, r3
 80035b8:	463b      	mov	r3, r7
 80035ba:	bfbb      	ittet	lt
 80035bc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80035c0:	461f      	movlt	r7, r3
 80035c2:	2300      	movge	r3, #0
 80035c4:	232d      	movlt	r3, #45	@ 0x2d
 80035c6:	700b      	strb	r3, [r1, #0]
 80035c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80035ca:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80035ce:	4691      	mov	r9, r2
 80035d0:	f023 0820 	bic.w	r8, r3, #32
 80035d4:	bfbc      	itt	lt
 80035d6:	4632      	movlt	r2, r6
 80035d8:	4616      	movlt	r6, r2
 80035da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80035de:	d005      	beq.n	80035ec <__cvt+0x42>
 80035e0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80035e4:	d100      	bne.n	80035e8 <__cvt+0x3e>
 80035e6:	3401      	adds	r4, #1
 80035e8:	2102      	movs	r1, #2
 80035ea:	e000      	b.n	80035ee <__cvt+0x44>
 80035ec:	2103      	movs	r1, #3
 80035ee:	ab03      	add	r3, sp, #12
 80035f0:	9301      	str	r3, [sp, #4]
 80035f2:	ab02      	add	r3, sp, #8
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	ec47 6b10 	vmov	d0, r6, r7
 80035fa:	4653      	mov	r3, sl
 80035fc:	4622      	mov	r2, r4
 80035fe:	f000 fe5b 	bl	80042b8 <_dtoa_r>
 8003602:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003606:	4605      	mov	r5, r0
 8003608:	d119      	bne.n	800363e <__cvt+0x94>
 800360a:	f019 0f01 	tst.w	r9, #1
 800360e:	d00e      	beq.n	800362e <__cvt+0x84>
 8003610:	eb00 0904 	add.w	r9, r0, r4
 8003614:	2200      	movs	r2, #0
 8003616:	2300      	movs	r3, #0
 8003618:	4630      	mov	r0, r6
 800361a:	4639      	mov	r1, r7
 800361c:	f7fd fa54 	bl	8000ac8 <__aeabi_dcmpeq>
 8003620:	b108      	cbz	r0, 8003626 <__cvt+0x7c>
 8003622:	f8cd 900c 	str.w	r9, [sp, #12]
 8003626:	2230      	movs	r2, #48	@ 0x30
 8003628:	9b03      	ldr	r3, [sp, #12]
 800362a:	454b      	cmp	r3, r9
 800362c:	d31e      	bcc.n	800366c <__cvt+0xc2>
 800362e:	9b03      	ldr	r3, [sp, #12]
 8003630:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003632:	1b5b      	subs	r3, r3, r5
 8003634:	4628      	mov	r0, r5
 8003636:	6013      	str	r3, [r2, #0]
 8003638:	b004      	add	sp, #16
 800363a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800363e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003642:	eb00 0904 	add.w	r9, r0, r4
 8003646:	d1e5      	bne.n	8003614 <__cvt+0x6a>
 8003648:	7803      	ldrb	r3, [r0, #0]
 800364a:	2b30      	cmp	r3, #48	@ 0x30
 800364c:	d10a      	bne.n	8003664 <__cvt+0xba>
 800364e:	2200      	movs	r2, #0
 8003650:	2300      	movs	r3, #0
 8003652:	4630      	mov	r0, r6
 8003654:	4639      	mov	r1, r7
 8003656:	f7fd fa37 	bl	8000ac8 <__aeabi_dcmpeq>
 800365a:	b918      	cbnz	r0, 8003664 <__cvt+0xba>
 800365c:	f1c4 0401 	rsb	r4, r4, #1
 8003660:	f8ca 4000 	str.w	r4, [sl]
 8003664:	f8da 3000 	ldr.w	r3, [sl]
 8003668:	4499      	add	r9, r3
 800366a:	e7d3      	b.n	8003614 <__cvt+0x6a>
 800366c:	1c59      	adds	r1, r3, #1
 800366e:	9103      	str	r1, [sp, #12]
 8003670:	701a      	strb	r2, [r3, #0]
 8003672:	e7d9      	b.n	8003628 <__cvt+0x7e>

08003674 <__exponent>:
 8003674:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003676:	2900      	cmp	r1, #0
 8003678:	bfba      	itte	lt
 800367a:	4249      	neglt	r1, r1
 800367c:	232d      	movlt	r3, #45	@ 0x2d
 800367e:	232b      	movge	r3, #43	@ 0x2b
 8003680:	2909      	cmp	r1, #9
 8003682:	7002      	strb	r2, [r0, #0]
 8003684:	7043      	strb	r3, [r0, #1]
 8003686:	dd29      	ble.n	80036dc <__exponent+0x68>
 8003688:	f10d 0307 	add.w	r3, sp, #7
 800368c:	461d      	mov	r5, r3
 800368e:	270a      	movs	r7, #10
 8003690:	461a      	mov	r2, r3
 8003692:	fbb1 f6f7 	udiv	r6, r1, r7
 8003696:	fb07 1416 	mls	r4, r7, r6, r1
 800369a:	3430      	adds	r4, #48	@ 0x30
 800369c:	f802 4c01 	strb.w	r4, [r2, #-1]
 80036a0:	460c      	mov	r4, r1
 80036a2:	2c63      	cmp	r4, #99	@ 0x63
 80036a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80036a8:	4631      	mov	r1, r6
 80036aa:	dcf1      	bgt.n	8003690 <__exponent+0x1c>
 80036ac:	3130      	adds	r1, #48	@ 0x30
 80036ae:	1e94      	subs	r4, r2, #2
 80036b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80036b4:	1c41      	adds	r1, r0, #1
 80036b6:	4623      	mov	r3, r4
 80036b8:	42ab      	cmp	r3, r5
 80036ba:	d30a      	bcc.n	80036d2 <__exponent+0x5e>
 80036bc:	f10d 0309 	add.w	r3, sp, #9
 80036c0:	1a9b      	subs	r3, r3, r2
 80036c2:	42ac      	cmp	r4, r5
 80036c4:	bf88      	it	hi
 80036c6:	2300      	movhi	r3, #0
 80036c8:	3302      	adds	r3, #2
 80036ca:	4403      	add	r3, r0
 80036cc:	1a18      	subs	r0, r3, r0
 80036ce:	b003      	add	sp, #12
 80036d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036d2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80036d6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80036da:	e7ed      	b.n	80036b8 <__exponent+0x44>
 80036dc:	2330      	movs	r3, #48	@ 0x30
 80036de:	3130      	adds	r1, #48	@ 0x30
 80036e0:	7083      	strb	r3, [r0, #2]
 80036e2:	70c1      	strb	r1, [r0, #3]
 80036e4:	1d03      	adds	r3, r0, #4
 80036e6:	e7f1      	b.n	80036cc <__exponent+0x58>

080036e8 <_printf_float>:
 80036e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036ec:	b08d      	sub	sp, #52	@ 0x34
 80036ee:	460c      	mov	r4, r1
 80036f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80036f4:	4616      	mov	r6, r2
 80036f6:	461f      	mov	r7, r3
 80036f8:	4605      	mov	r5, r0
 80036fa:	f000 fcdb 	bl	80040b4 <_localeconv_r>
 80036fe:	6803      	ldr	r3, [r0, #0]
 8003700:	9304      	str	r3, [sp, #16]
 8003702:	4618      	mov	r0, r3
 8003704:	f7fc fdb4 	bl	8000270 <strlen>
 8003708:	2300      	movs	r3, #0
 800370a:	930a      	str	r3, [sp, #40]	@ 0x28
 800370c:	f8d8 3000 	ldr.w	r3, [r8]
 8003710:	9005      	str	r0, [sp, #20]
 8003712:	3307      	adds	r3, #7
 8003714:	f023 0307 	bic.w	r3, r3, #7
 8003718:	f103 0208 	add.w	r2, r3, #8
 800371c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003720:	f8d4 b000 	ldr.w	fp, [r4]
 8003724:	f8c8 2000 	str.w	r2, [r8]
 8003728:	e9d3 8900 	ldrd	r8, r9, [r3]
 800372c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003730:	9307      	str	r3, [sp, #28]
 8003732:	f8cd 8018 	str.w	r8, [sp, #24]
 8003736:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800373a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800373e:	4b9c      	ldr	r3, [pc, #624]	@ (80039b0 <_printf_float+0x2c8>)
 8003740:	f04f 32ff 	mov.w	r2, #4294967295
 8003744:	f7fd f9f2 	bl	8000b2c <__aeabi_dcmpun>
 8003748:	bb70      	cbnz	r0, 80037a8 <_printf_float+0xc0>
 800374a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800374e:	4b98      	ldr	r3, [pc, #608]	@ (80039b0 <_printf_float+0x2c8>)
 8003750:	f04f 32ff 	mov.w	r2, #4294967295
 8003754:	f7fd f9cc 	bl	8000af0 <__aeabi_dcmple>
 8003758:	bb30      	cbnz	r0, 80037a8 <_printf_float+0xc0>
 800375a:	2200      	movs	r2, #0
 800375c:	2300      	movs	r3, #0
 800375e:	4640      	mov	r0, r8
 8003760:	4649      	mov	r1, r9
 8003762:	f7fd f9bb 	bl	8000adc <__aeabi_dcmplt>
 8003766:	b110      	cbz	r0, 800376e <_printf_float+0x86>
 8003768:	232d      	movs	r3, #45	@ 0x2d
 800376a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800376e:	4a91      	ldr	r2, [pc, #580]	@ (80039b4 <_printf_float+0x2cc>)
 8003770:	4b91      	ldr	r3, [pc, #580]	@ (80039b8 <_printf_float+0x2d0>)
 8003772:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003776:	bf94      	ite	ls
 8003778:	4690      	movls	r8, r2
 800377a:	4698      	movhi	r8, r3
 800377c:	2303      	movs	r3, #3
 800377e:	6123      	str	r3, [r4, #16]
 8003780:	f02b 0304 	bic.w	r3, fp, #4
 8003784:	6023      	str	r3, [r4, #0]
 8003786:	f04f 0900 	mov.w	r9, #0
 800378a:	9700      	str	r7, [sp, #0]
 800378c:	4633      	mov	r3, r6
 800378e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003790:	4621      	mov	r1, r4
 8003792:	4628      	mov	r0, r5
 8003794:	f000 f9d2 	bl	8003b3c <_printf_common>
 8003798:	3001      	adds	r0, #1
 800379a:	f040 808d 	bne.w	80038b8 <_printf_float+0x1d0>
 800379e:	f04f 30ff 	mov.w	r0, #4294967295
 80037a2:	b00d      	add	sp, #52	@ 0x34
 80037a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037a8:	4642      	mov	r2, r8
 80037aa:	464b      	mov	r3, r9
 80037ac:	4640      	mov	r0, r8
 80037ae:	4649      	mov	r1, r9
 80037b0:	f7fd f9bc 	bl	8000b2c <__aeabi_dcmpun>
 80037b4:	b140      	cbz	r0, 80037c8 <_printf_float+0xe0>
 80037b6:	464b      	mov	r3, r9
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	bfbc      	itt	lt
 80037bc:	232d      	movlt	r3, #45	@ 0x2d
 80037be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80037c2:	4a7e      	ldr	r2, [pc, #504]	@ (80039bc <_printf_float+0x2d4>)
 80037c4:	4b7e      	ldr	r3, [pc, #504]	@ (80039c0 <_printf_float+0x2d8>)
 80037c6:	e7d4      	b.n	8003772 <_printf_float+0x8a>
 80037c8:	6863      	ldr	r3, [r4, #4]
 80037ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80037ce:	9206      	str	r2, [sp, #24]
 80037d0:	1c5a      	adds	r2, r3, #1
 80037d2:	d13b      	bne.n	800384c <_printf_float+0x164>
 80037d4:	2306      	movs	r3, #6
 80037d6:	6063      	str	r3, [r4, #4]
 80037d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80037dc:	2300      	movs	r3, #0
 80037de:	6022      	str	r2, [r4, #0]
 80037e0:	9303      	str	r3, [sp, #12]
 80037e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80037e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80037e8:	ab09      	add	r3, sp, #36	@ 0x24
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	6861      	ldr	r1, [r4, #4]
 80037ee:	ec49 8b10 	vmov	d0, r8, r9
 80037f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80037f6:	4628      	mov	r0, r5
 80037f8:	f7ff fed7 	bl	80035aa <__cvt>
 80037fc:	9b06      	ldr	r3, [sp, #24]
 80037fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003800:	2b47      	cmp	r3, #71	@ 0x47
 8003802:	4680      	mov	r8, r0
 8003804:	d129      	bne.n	800385a <_printf_float+0x172>
 8003806:	1cc8      	adds	r0, r1, #3
 8003808:	db02      	blt.n	8003810 <_printf_float+0x128>
 800380a:	6863      	ldr	r3, [r4, #4]
 800380c:	4299      	cmp	r1, r3
 800380e:	dd41      	ble.n	8003894 <_printf_float+0x1ac>
 8003810:	f1aa 0a02 	sub.w	sl, sl, #2
 8003814:	fa5f fa8a 	uxtb.w	sl, sl
 8003818:	3901      	subs	r1, #1
 800381a:	4652      	mov	r2, sl
 800381c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003820:	9109      	str	r1, [sp, #36]	@ 0x24
 8003822:	f7ff ff27 	bl	8003674 <__exponent>
 8003826:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003828:	1813      	adds	r3, r2, r0
 800382a:	2a01      	cmp	r2, #1
 800382c:	4681      	mov	r9, r0
 800382e:	6123      	str	r3, [r4, #16]
 8003830:	dc02      	bgt.n	8003838 <_printf_float+0x150>
 8003832:	6822      	ldr	r2, [r4, #0]
 8003834:	07d2      	lsls	r2, r2, #31
 8003836:	d501      	bpl.n	800383c <_printf_float+0x154>
 8003838:	3301      	adds	r3, #1
 800383a:	6123      	str	r3, [r4, #16]
 800383c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0a2      	beq.n	800378a <_printf_float+0xa2>
 8003844:	232d      	movs	r3, #45	@ 0x2d
 8003846:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800384a:	e79e      	b.n	800378a <_printf_float+0xa2>
 800384c:	9a06      	ldr	r2, [sp, #24]
 800384e:	2a47      	cmp	r2, #71	@ 0x47
 8003850:	d1c2      	bne.n	80037d8 <_printf_float+0xf0>
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1c0      	bne.n	80037d8 <_printf_float+0xf0>
 8003856:	2301      	movs	r3, #1
 8003858:	e7bd      	b.n	80037d6 <_printf_float+0xee>
 800385a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800385e:	d9db      	bls.n	8003818 <_printf_float+0x130>
 8003860:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003864:	d118      	bne.n	8003898 <_printf_float+0x1b0>
 8003866:	2900      	cmp	r1, #0
 8003868:	6863      	ldr	r3, [r4, #4]
 800386a:	dd0b      	ble.n	8003884 <_printf_float+0x19c>
 800386c:	6121      	str	r1, [r4, #16]
 800386e:	b913      	cbnz	r3, 8003876 <_printf_float+0x18e>
 8003870:	6822      	ldr	r2, [r4, #0]
 8003872:	07d0      	lsls	r0, r2, #31
 8003874:	d502      	bpl.n	800387c <_printf_float+0x194>
 8003876:	3301      	adds	r3, #1
 8003878:	440b      	add	r3, r1
 800387a:	6123      	str	r3, [r4, #16]
 800387c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800387e:	f04f 0900 	mov.w	r9, #0
 8003882:	e7db      	b.n	800383c <_printf_float+0x154>
 8003884:	b913      	cbnz	r3, 800388c <_printf_float+0x1a4>
 8003886:	6822      	ldr	r2, [r4, #0]
 8003888:	07d2      	lsls	r2, r2, #31
 800388a:	d501      	bpl.n	8003890 <_printf_float+0x1a8>
 800388c:	3302      	adds	r3, #2
 800388e:	e7f4      	b.n	800387a <_printf_float+0x192>
 8003890:	2301      	movs	r3, #1
 8003892:	e7f2      	b.n	800387a <_printf_float+0x192>
 8003894:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800389a:	4299      	cmp	r1, r3
 800389c:	db05      	blt.n	80038aa <_printf_float+0x1c2>
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	6121      	str	r1, [r4, #16]
 80038a2:	07d8      	lsls	r0, r3, #31
 80038a4:	d5ea      	bpl.n	800387c <_printf_float+0x194>
 80038a6:	1c4b      	adds	r3, r1, #1
 80038a8:	e7e7      	b.n	800387a <_printf_float+0x192>
 80038aa:	2900      	cmp	r1, #0
 80038ac:	bfd4      	ite	le
 80038ae:	f1c1 0202 	rsble	r2, r1, #2
 80038b2:	2201      	movgt	r2, #1
 80038b4:	4413      	add	r3, r2
 80038b6:	e7e0      	b.n	800387a <_printf_float+0x192>
 80038b8:	6823      	ldr	r3, [r4, #0]
 80038ba:	055a      	lsls	r2, r3, #21
 80038bc:	d407      	bmi.n	80038ce <_printf_float+0x1e6>
 80038be:	6923      	ldr	r3, [r4, #16]
 80038c0:	4642      	mov	r2, r8
 80038c2:	4631      	mov	r1, r6
 80038c4:	4628      	mov	r0, r5
 80038c6:	47b8      	blx	r7
 80038c8:	3001      	adds	r0, #1
 80038ca:	d12b      	bne.n	8003924 <_printf_float+0x23c>
 80038cc:	e767      	b.n	800379e <_printf_float+0xb6>
 80038ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80038d2:	f240 80dd 	bls.w	8003a90 <_printf_float+0x3a8>
 80038d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80038da:	2200      	movs	r2, #0
 80038dc:	2300      	movs	r3, #0
 80038de:	f7fd f8f3 	bl	8000ac8 <__aeabi_dcmpeq>
 80038e2:	2800      	cmp	r0, #0
 80038e4:	d033      	beq.n	800394e <_printf_float+0x266>
 80038e6:	4a37      	ldr	r2, [pc, #220]	@ (80039c4 <_printf_float+0x2dc>)
 80038e8:	2301      	movs	r3, #1
 80038ea:	4631      	mov	r1, r6
 80038ec:	4628      	mov	r0, r5
 80038ee:	47b8      	blx	r7
 80038f0:	3001      	adds	r0, #1
 80038f2:	f43f af54 	beq.w	800379e <_printf_float+0xb6>
 80038f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80038fa:	4543      	cmp	r3, r8
 80038fc:	db02      	blt.n	8003904 <_printf_float+0x21c>
 80038fe:	6823      	ldr	r3, [r4, #0]
 8003900:	07d8      	lsls	r0, r3, #31
 8003902:	d50f      	bpl.n	8003924 <_printf_float+0x23c>
 8003904:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003908:	4631      	mov	r1, r6
 800390a:	4628      	mov	r0, r5
 800390c:	47b8      	blx	r7
 800390e:	3001      	adds	r0, #1
 8003910:	f43f af45 	beq.w	800379e <_printf_float+0xb6>
 8003914:	f04f 0900 	mov.w	r9, #0
 8003918:	f108 38ff 	add.w	r8, r8, #4294967295
 800391c:	f104 0a1a 	add.w	sl, r4, #26
 8003920:	45c8      	cmp	r8, r9
 8003922:	dc09      	bgt.n	8003938 <_printf_float+0x250>
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	079b      	lsls	r3, r3, #30
 8003928:	f100 8103 	bmi.w	8003b32 <_printf_float+0x44a>
 800392c:	68e0      	ldr	r0, [r4, #12]
 800392e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003930:	4298      	cmp	r0, r3
 8003932:	bfb8      	it	lt
 8003934:	4618      	movlt	r0, r3
 8003936:	e734      	b.n	80037a2 <_printf_float+0xba>
 8003938:	2301      	movs	r3, #1
 800393a:	4652      	mov	r2, sl
 800393c:	4631      	mov	r1, r6
 800393e:	4628      	mov	r0, r5
 8003940:	47b8      	blx	r7
 8003942:	3001      	adds	r0, #1
 8003944:	f43f af2b 	beq.w	800379e <_printf_float+0xb6>
 8003948:	f109 0901 	add.w	r9, r9, #1
 800394c:	e7e8      	b.n	8003920 <_printf_float+0x238>
 800394e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003950:	2b00      	cmp	r3, #0
 8003952:	dc39      	bgt.n	80039c8 <_printf_float+0x2e0>
 8003954:	4a1b      	ldr	r2, [pc, #108]	@ (80039c4 <_printf_float+0x2dc>)
 8003956:	2301      	movs	r3, #1
 8003958:	4631      	mov	r1, r6
 800395a:	4628      	mov	r0, r5
 800395c:	47b8      	blx	r7
 800395e:	3001      	adds	r0, #1
 8003960:	f43f af1d 	beq.w	800379e <_printf_float+0xb6>
 8003964:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003968:	ea59 0303 	orrs.w	r3, r9, r3
 800396c:	d102      	bne.n	8003974 <_printf_float+0x28c>
 800396e:	6823      	ldr	r3, [r4, #0]
 8003970:	07d9      	lsls	r1, r3, #31
 8003972:	d5d7      	bpl.n	8003924 <_printf_float+0x23c>
 8003974:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003978:	4631      	mov	r1, r6
 800397a:	4628      	mov	r0, r5
 800397c:	47b8      	blx	r7
 800397e:	3001      	adds	r0, #1
 8003980:	f43f af0d 	beq.w	800379e <_printf_float+0xb6>
 8003984:	f04f 0a00 	mov.w	sl, #0
 8003988:	f104 0b1a 	add.w	fp, r4, #26
 800398c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800398e:	425b      	negs	r3, r3
 8003990:	4553      	cmp	r3, sl
 8003992:	dc01      	bgt.n	8003998 <_printf_float+0x2b0>
 8003994:	464b      	mov	r3, r9
 8003996:	e793      	b.n	80038c0 <_printf_float+0x1d8>
 8003998:	2301      	movs	r3, #1
 800399a:	465a      	mov	r2, fp
 800399c:	4631      	mov	r1, r6
 800399e:	4628      	mov	r0, r5
 80039a0:	47b8      	blx	r7
 80039a2:	3001      	adds	r0, #1
 80039a4:	f43f aefb 	beq.w	800379e <_printf_float+0xb6>
 80039a8:	f10a 0a01 	add.w	sl, sl, #1
 80039ac:	e7ee      	b.n	800398c <_printf_float+0x2a4>
 80039ae:	bf00      	nop
 80039b0:	7fefffff 	.word	0x7fefffff
 80039b4:	08007153 	.word	0x08007153
 80039b8:	08007157 	.word	0x08007157
 80039bc:	0800715b 	.word	0x0800715b
 80039c0:	0800715f 	.word	0x0800715f
 80039c4:	08007163 	.word	0x08007163
 80039c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80039ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80039ce:	4553      	cmp	r3, sl
 80039d0:	bfa8      	it	ge
 80039d2:	4653      	movge	r3, sl
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	4699      	mov	r9, r3
 80039d8:	dc36      	bgt.n	8003a48 <_printf_float+0x360>
 80039da:	f04f 0b00 	mov.w	fp, #0
 80039de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039e2:	f104 021a 	add.w	r2, r4, #26
 80039e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80039e8:	9306      	str	r3, [sp, #24]
 80039ea:	eba3 0309 	sub.w	r3, r3, r9
 80039ee:	455b      	cmp	r3, fp
 80039f0:	dc31      	bgt.n	8003a56 <_printf_float+0x36e>
 80039f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039f4:	459a      	cmp	sl, r3
 80039f6:	dc3a      	bgt.n	8003a6e <_printf_float+0x386>
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	07da      	lsls	r2, r3, #31
 80039fc:	d437      	bmi.n	8003a6e <_printf_float+0x386>
 80039fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a00:	ebaa 0903 	sub.w	r9, sl, r3
 8003a04:	9b06      	ldr	r3, [sp, #24]
 8003a06:	ebaa 0303 	sub.w	r3, sl, r3
 8003a0a:	4599      	cmp	r9, r3
 8003a0c:	bfa8      	it	ge
 8003a0e:	4699      	movge	r9, r3
 8003a10:	f1b9 0f00 	cmp.w	r9, #0
 8003a14:	dc33      	bgt.n	8003a7e <_printf_float+0x396>
 8003a16:	f04f 0800 	mov.w	r8, #0
 8003a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a1e:	f104 0b1a 	add.w	fp, r4, #26
 8003a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a24:	ebaa 0303 	sub.w	r3, sl, r3
 8003a28:	eba3 0309 	sub.w	r3, r3, r9
 8003a2c:	4543      	cmp	r3, r8
 8003a2e:	f77f af79 	ble.w	8003924 <_printf_float+0x23c>
 8003a32:	2301      	movs	r3, #1
 8003a34:	465a      	mov	r2, fp
 8003a36:	4631      	mov	r1, r6
 8003a38:	4628      	mov	r0, r5
 8003a3a:	47b8      	blx	r7
 8003a3c:	3001      	adds	r0, #1
 8003a3e:	f43f aeae 	beq.w	800379e <_printf_float+0xb6>
 8003a42:	f108 0801 	add.w	r8, r8, #1
 8003a46:	e7ec      	b.n	8003a22 <_printf_float+0x33a>
 8003a48:	4642      	mov	r2, r8
 8003a4a:	4631      	mov	r1, r6
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	47b8      	blx	r7
 8003a50:	3001      	adds	r0, #1
 8003a52:	d1c2      	bne.n	80039da <_printf_float+0x2f2>
 8003a54:	e6a3      	b.n	800379e <_printf_float+0xb6>
 8003a56:	2301      	movs	r3, #1
 8003a58:	4631      	mov	r1, r6
 8003a5a:	4628      	mov	r0, r5
 8003a5c:	9206      	str	r2, [sp, #24]
 8003a5e:	47b8      	blx	r7
 8003a60:	3001      	adds	r0, #1
 8003a62:	f43f ae9c 	beq.w	800379e <_printf_float+0xb6>
 8003a66:	9a06      	ldr	r2, [sp, #24]
 8003a68:	f10b 0b01 	add.w	fp, fp, #1
 8003a6c:	e7bb      	b.n	80039e6 <_printf_float+0x2fe>
 8003a6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a72:	4631      	mov	r1, r6
 8003a74:	4628      	mov	r0, r5
 8003a76:	47b8      	blx	r7
 8003a78:	3001      	adds	r0, #1
 8003a7a:	d1c0      	bne.n	80039fe <_printf_float+0x316>
 8003a7c:	e68f      	b.n	800379e <_printf_float+0xb6>
 8003a7e:	9a06      	ldr	r2, [sp, #24]
 8003a80:	464b      	mov	r3, r9
 8003a82:	4442      	add	r2, r8
 8003a84:	4631      	mov	r1, r6
 8003a86:	4628      	mov	r0, r5
 8003a88:	47b8      	blx	r7
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d1c3      	bne.n	8003a16 <_printf_float+0x32e>
 8003a8e:	e686      	b.n	800379e <_printf_float+0xb6>
 8003a90:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003a94:	f1ba 0f01 	cmp.w	sl, #1
 8003a98:	dc01      	bgt.n	8003a9e <_printf_float+0x3b6>
 8003a9a:	07db      	lsls	r3, r3, #31
 8003a9c:	d536      	bpl.n	8003b0c <_printf_float+0x424>
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	4642      	mov	r2, r8
 8003aa2:	4631      	mov	r1, r6
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	47b8      	blx	r7
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	f43f ae78 	beq.w	800379e <_printf_float+0xb6>
 8003aae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ab2:	4631      	mov	r1, r6
 8003ab4:	4628      	mov	r0, r5
 8003ab6:	47b8      	blx	r7
 8003ab8:	3001      	adds	r0, #1
 8003aba:	f43f ae70 	beq.w	800379e <_printf_float+0xb6>
 8003abe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003aca:	f7fc fffd 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ace:	b9c0      	cbnz	r0, 8003b02 <_printf_float+0x41a>
 8003ad0:	4653      	mov	r3, sl
 8003ad2:	f108 0201 	add.w	r2, r8, #1
 8003ad6:	4631      	mov	r1, r6
 8003ad8:	4628      	mov	r0, r5
 8003ada:	47b8      	blx	r7
 8003adc:	3001      	adds	r0, #1
 8003ade:	d10c      	bne.n	8003afa <_printf_float+0x412>
 8003ae0:	e65d      	b.n	800379e <_printf_float+0xb6>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	465a      	mov	r2, fp
 8003ae6:	4631      	mov	r1, r6
 8003ae8:	4628      	mov	r0, r5
 8003aea:	47b8      	blx	r7
 8003aec:	3001      	adds	r0, #1
 8003aee:	f43f ae56 	beq.w	800379e <_printf_float+0xb6>
 8003af2:	f108 0801 	add.w	r8, r8, #1
 8003af6:	45d0      	cmp	r8, sl
 8003af8:	dbf3      	blt.n	8003ae2 <_printf_float+0x3fa>
 8003afa:	464b      	mov	r3, r9
 8003afc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003b00:	e6df      	b.n	80038c2 <_printf_float+0x1da>
 8003b02:	f04f 0800 	mov.w	r8, #0
 8003b06:	f104 0b1a 	add.w	fp, r4, #26
 8003b0a:	e7f4      	b.n	8003af6 <_printf_float+0x40e>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	4642      	mov	r2, r8
 8003b10:	e7e1      	b.n	8003ad6 <_printf_float+0x3ee>
 8003b12:	2301      	movs	r3, #1
 8003b14:	464a      	mov	r2, r9
 8003b16:	4631      	mov	r1, r6
 8003b18:	4628      	mov	r0, r5
 8003b1a:	47b8      	blx	r7
 8003b1c:	3001      	adds	r0, #1
 8003b1e:	f43f ae3e 	beq.w	800379e <_printf_float+0xb6>
 8003b22:	f108 0801 	add.w	r8, r8, #1
 8003b26:	68e3      	ldr	r3, [r4, #12]
 8003b28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003b2a:	1a5b      	subs	r3, r3, r1
 8003b2c:	4543      	cmp	r3, r8
 8003b2e:	dcf0      	bgt.n	8003b12 <_printf_float+0x42a>
 8003b30:	e6fc      	b.n	800392c <_printf_float+0x244>
 8003b32:	f04f 0800 	mov.w	r8, #0
 8003b36:	f104 0919 	add.w	r9, r4, #25
 8003b3a:	e7f4      	b.n	8003b26 <_printf_float+0x43e>

08003b3c <_printf_common>:
 8003b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b40:	4616      	mov	r6, r2
 8003b42:	4698      	mov	r8, r3
 8003b44:	688a      	ldr	r2, [r1, #8]
 8003b46:	690b      	ldr	r3, [r1, #16]
 8003b48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	bfb8      	it	lt
 8003b50:	4613      	movlt	r3, r2
 8003b52:	6033      	str	r3, [r6, #0]
 8003b54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b58:	4607      	mov	r7, r0
 8003b5a:	460c      	mov	r4, r1
 8003b5c:	b10a      	cbz	r2, 8003b62 <_printf_common+0x26>
 8003b5e:	3301      	adds	r3, #1
 8003b60:	6033      	str	r3, [r6, #0]
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	0699      	lsls	r1, r3, #26
 8003b66:	bf42      	ittt	mi
 8003b68:	6833      	ldrmi	r3, [r6, #0]
 8003b6a:	3302      	addmi	r3, #2
 8003b6c:	6033      	strmi	r3, [r6, #0]
 8003b6e:	6825      	ldr	r5, [r4, #0]
 8003b70:	f015 0506 	ands.w	r5, r5, #6
 8003b74:	d106      	bne.n	8003b84 <_printf_common+0x48>
 8003b76:	f104 0a19 	add.w	sl, r4, #25
 8003b7a:	68e3      	ldr	r3, [r4, #12]
 8003b7c:	6832      	ldr	r2, [r6, #0]
 8003b7e:	1a9b      	subs	r3, r3, r2
 8003b80:	42ab      	cmp	r3, r5
 8003b82:	dc26      	bgt.n	8003bd2 <_printf_common+0x96>
 8003b84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b88:	6822      	ldr	r2, [r4, #0]
 8003b8a:	3b00      	subs	r3, #0
 8003b8c:	bf18      	it	ne
 8003b8e:	2301      	movne	r3, #1
 8003b90:	0692      	lsls	r2, r2, #26
 8003b92:	d42b      	bmi.n	8003bec <_printf_common+0xb0>
 8003b94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b98:	4641      	mov	r1, r8
 8003b9a:	4638      	mov	r0, r7
 8003b9c:	47c8      	blx	r9
 8003b9e:	3001      	adds	r0, #1
 8003ba0:	d01e      	beq.n	8003be0 <_printf_common+0xa4>
 8003ba2:	6823      	ldr	r3, [r4, #0]
 8003ba4:	6922      	ldr	r2, [r4, #16]
 8003ba6:	f003 0306 	and.w	r3, r3, #6
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	bf02      	ittt	eq
 8003bae:	68e5      	ldreq	r5, [r4, #12]
 8003bb0:	6833      	ldreq	r3, [r6, #0]
 8003bb2:	1aed      	subeq	r5, r5, r3
 8003bb4:	68a3      	ldr	r3, [r4, #8]
 8003bb6:	bf0c      	ite	eq
 8003bb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bbc:	2500      	movne	r5, #0
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	bfc4      	itt	gt
 8003bc2:	1a9b      	subgt	r3, r3, r2
 8003bc4:	18ed      	addgt	r5, r5, r3
 8003bc6:	2600      	movs	r6, #0
 8003bc8:	341a      	adds	r4, #26
 8003bca:	42b5      	cmp	r5, r6
 8003bcc:	d11a      	bne.n	8003c04 <_printf_common+0xc8>
 8003bce:	2000      	movs	r0, #0
 8003bd0:	e008      	b.n	8003be4 <_printf_common+0xa8>
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	4652      	mov	r2, sl
 8003bd6:	4641      	mov	r1, r8
 8003bd8:	4638      	mov	r0, r7
 8003bda:	47c8      	blx	r9
 8003bdc:	3001      	adds	r0, #1
 8003bde:	d103      	bne.n	8003be8 <_printf_common+0xac>
 8003be0:	f04f 30ff 	mov.w	r0, #4294967295
 8003be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003be8:	3501      	adds	r5, #1
 8003bea:	e7c6      	b.n	8003b7a <_printf_common+0x3e>
 8003bec:	18e1      	adds	r1, r4, r3
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	2030      	movs	r0, #48	@ 0x30
 8003bf2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003bf6:	4422      	add	r2, r4
 8003bf8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003bfc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c00:	3302      	adds	r3, #2
 8003c02:	e7c7      	b.n	8003b94 <_printf_common+0x58>
 8003c04:	2301      	movs	r3, #1
 8003c06:	4622      	mov	r2, r4
 8003c08:	4641      	mov	r1, r8
 8003c0a:	4638      	mov	r0, r7
 8003c0c:	47c8      	blx	r9
 8003c0e:	3001      	adds	r0, #1
 8003c10:	d0e6      	beq.n	8003be0 <_printf_common+0xa4>
 8003c12:	3601      	adds	r6, #1
 8003c14:	e7d9      	b.n	8003bca <_printf_common+0x8e>
	...

08003c18 <_printf_i>:
 8003c18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c1c:	7e0f      	ldrb	r7, [r1, #24]
 8003c1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c20:	2f78      	cmp	r7, #120	@ 0x78
 8003c22:	4691      	mov	r9, r2
 8003c24:	4680      	mov	r8, r0
 8003c26:	460c      	mov	r4, r1
 8003c28:	469a      	mov	sl, r3
 8003c2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c2e:	d807      	bhi.n	8003c40 <_printf_i+0x28>
 8003c30:	2f62      	cmp	r7, #98	@ 0x62
 8003c32:	d80a      	bhi.n	8003c4a <_printf_i+0x32>
 8003c34:	2f00      	cmp	r7, #0
 8003c36:	f000 80d2 	beq.w	8003dde <_printf_i+0x1c6>
 8003c3a:	2f58      	cmp	r7, #88	@ 0x58
 8003c3c:	f000 80b9 	beq.w	8003db2 <_printf_i+0x19a>
 8003c40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c48:	e03a      	b.n	8003cc0 <_printf_i+0xa8>
 8003c4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c4e:	2b15      	cmp	r3, #21
 8003c50:	d8f6      	bhi.n	8003c40 <_printf_i+0x28>
 8003c52:	a101      	add	r1, pc, #4	@ (adr r1, 8003c58 <_printf_i+0x40>)
 8003c54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c58:	08003cb1 	.word	0x08003cb1
 8003c5c:	08003cc5 	.word	0x08003cc5
 8003c60:	08003c41 	.word	0x08003c41
 8003c64:	08003c41 	.word	0x08003c41
 8003c68:	08003c41 	.word	0x08003c41
 8003c6c:	08003c41 	.word	0x08003c41
 8003c70:	08003cc5 	.word	0x08003cc5
 8003c74:	08003c41 	.word	0x08003c41
 8003c78:	08003c41 	.word	0x08003c41
 8003c7c:	08003c41 	.word	0x08003c41
 8003c80:	08003c41 	.word	0x08003c41
 8003c84:	08003dc5 	.word	0x08003dc5
 8003c88:	08003cef 	.word	0x08003cef
 8003c8c:	08003d7f 	.word	0x08003d7f
 8003c90:	08003c41 	.word	0x08003c41
 8003c94:	08003c41 	.word	0x08003c41
 8003c98:	08003de7 	.word	0x08003de7
 8003c9c:	08003c41 	.word	0x08003c41
 8003ca0:	08003cef 	.word	0x08003cef
 8003ca4:	08003c41 	.word	0x08003c41
 8003ca8:	08003c41 	.word	0x08003c41
 8003cac:	08003d87 	.word	0x08003d87
 8003cb0:	6833      	ldr	r3, [r6, #0]
 8003cb2:	1d1a      	adds	r2, r3, #4
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6032      	str	r2, [r6, #0]
 8003cb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e09d      	b.n	8003e00 <_printf_i+0x1e8>
 8003cc4:	6833      	ldr	r3, [r6, #0]
 8003cc6:	6820      	ldr	r0, [r4, #0]
 8003cc8:	1d19      	adds	r1, r3, #4
 8003cca:	6031      	str	r1, [r6, #0]
 8003ccc:	0606      	lsls	r6, r0, #24
 8003cce:	d501      	bpl.n	8003cd4 <_printf_i+0xbc>
 8003cd0:	681d      	ldr	r5, [r3, #0]
 8003cd2:	e003      	b.n	8003cdc <_printf_i+0xc4>
 8003cd4:	0645      	lsls	r5, r0, #25
 8003cd6:	d5fb      	bpl.n	8003cd0 <_printf_i+0xb8>
 8003cd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003cdc:	2d00      	cmp	r5, #0
 8003cde:	da03      	bge.n	8003ce8 <_printf_i+0xd0>
 8003ce0:	232d      	movs	r3, #45	@ 0x2d
 8003ce2:	426d      	negs	r5, r5
 8003ce4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ce8:	4859      	ldr	r0, [pc, #356]	@ (8003e50 <_printf_i+0x238>)
 8003cea:	230a      	movs	r3, #10
 8003cec:	e011      	b.n	8003d12 <_printf_i+0xfa>
 8003cee:	6821      	ldr	r1, [r4, #0]
 8003cf0:	6833      	ldr	r3, [r6, #0]
 8003cf2:	0608      	lsls	r0, r1, #24
 8003cf4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003cf8:	d402      	bmi.n	8003d00 <_printf_i+0xe8>
 8003cfa:	0649      	lsls	r1, r1, #25
 8003cfc:	bf48      	it	mi
 8003cfe:	b2ad      	uxthmi	r5, r5
 8003d00:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d02:	4853      	ldr	r0, [pc, #332]	@ (8003e50 <_printf_i+0x238>)
 8003d04:	6033      	str	r3, [r6, #0]
 8003d06:	bf14      	ite	ne
 8003d08:	230a      	movne	r3, #10
 8003d0a:	2308      	moveq	r3, #8
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d12:	6866      	ldr	r6, [r4, #4]
 8003d14:	60a6      	str	r6, [r4, #8]
 8003d16:	2e00      	cmp	r6, #0
 8003d18:	bfa2      	ittt	ge
 8003d1a:	6821      	ldrge	r1, [r4, #0]
 8003d1c:	f021 0104 	bicge.w	r1, r1, #4
 8003d20:	6021      	strge	r1, [r4, #0]
 8003d22:	b90d      	cbnz	r5, 8003d28 <_printf_i+0x110>
 8003d24:	2e00      	cmp	r6, #0
 8003d26:	d04b      	beq.n	8003dc0 <_printf_i+0x1a8>
 8003d28:	4616      	mov	r6, r2
 8003d2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d2e:	fb03 5711 	mls	r7, r3, r1, r5
 8003d32:	5dc7      	ldrb	r7, [r0, r7]
 8003d34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d38:	462f      	mov	r7, r5
 8003d3a:	42bb      	cmp	r3, r7
 8003d3c:	460d      	mov	r5, r1
 8003d3e:	d9f4      	bls.n	8003d2a <_printf_i+0x112>
 8003d40:	2b08      	cmp	r3, #8
 8003d42:	d10b      	bne.n	8003d5c <_printf_i+0x144>
 8003d44:	6823      	ldr	r3, [r4, #0]
 8003d46:	07df      	lsls	r7, r3, #31
 8003d48:	d508      	bpl.n	8003d5c <_printf_i+0x144>
 8003d4a:	6923      	ldr	r3, [r4, #16]
 8003d4c:	6861      	ldr	r1, [r4, #4]
 8003d4e:	4299      	cmp	r1, r3
 8003d50:	bfde      	ittt	le
 8003d52:	2330      	movle	r3, #48	@ 0x30
 8003d54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d5c:	1b92      	subs	r2, r2, r6
 8003d5e:	6122      	str	r2, [r4, #16]
 8003d60:	f8cd a000 	str.w	sl, [sp]
 8003d64:	464b      	mov	r3, r9
 8003d66:	aa03      	add	r2, sp, #12
 8003d68:	4621      	mov	r1, r4
 8003d6a:	4640      	mov	r0, r8
 8003d6c:	f7ff fee6 	bl	8003b3c <_printf_common>
 8003d70:	3001      	adds	r0, #1
 8003d72:	d14a      	bne.n	8003e0a <_printf_i+0x1f2>
 8003d74:	f04f 30ff 	mov.w	r0, #4294967295
 8003d78:	b004      	add	sp, #16
 8003d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d7e:	6823      	ldr	r3, [r4, #0]
 8003d80:	f043 0320 	orr.w	r3, r3, #32
 8003d84:	6023      	str	r3, [r4, #0]
 8003d86:	4833      	ldr	r0, [pc, #204]	@ (8003e54 <_printf_i+0x23c>)
 8003d88:	2778      	movs	r7, #120	@ 0x78
 8003d8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d8e:	6823      	ldr	r3, [r4, #0]
 8003d90:	6831      	ldr	r1, [r6, #0]
 8003d92:	061f      	lsls	r7, r3, #24
 8003d94:	f851 5b04 	ldr.w	r5, [r1], #4
 8003d98:	d402      	bmi.n	8003da0 <_printf_i+0x188>
 8003d9a:	065f      	lsls	r7, r3, #25
 8003d9c:	bf48      	it	mi
 8003d9e:	b2ad      	uxthmi	r5, r5
 8003da0:	6031      	str	r1, [r6, #0]
 8003da2:	07d9      	lsls	r1, r3, #31
 8003da4:	bf44      	itt	mi
 8003da6:	f043 0320 	orrmi.w	r3, r3, #32
 8003daa:	6023      	strmi	r3, [r4, #0]
 8003dac:	b11d      	cbz	r5, 8003db6 <_printf_i+0x19e>
 8003dae:	2310      	movs	r3, #16
 8003db0:	e7ac      	b.n	8003d0c <_printf_i+0xf4>
 8003db2:	4827      	ldr	r0, [pc, #156]	@ (8003e50 <_printf_i+0x238>)
 8003db4:	e7e9      	b.n	8003d8a <_printf_i+0x172>
 8003db6:	6823      	ldr	r3, [r4, #0]
 8003db8:	f023 0320 	bic.w	r3, r3, #32
 8003dbc:	6023      	str	r3, [r4, #0]
 8003dbe:	e7f6      	b.n	8003dae <_printf_i+0x196>
 8003dc0:	4616      	mov	r6, r2
 8003dc2:	e7bd      	b.n	8003d40 <_printf_i+0x128>
 8003dc4:	6833      	ldr	r3, [r6, #0]
 8003dc6:	6825      	ldr	r5, [r4, #0]
 8003dc8:	6961      	ldr	r1, [r4, #20]
 8003dca:	1d18      	adds	r0, r3, #4
 8003dcc:	6030      	str	r0, [r6, #0]
 8003dce:	062e      	lsls	r6, r5, #24
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	d501      	bpl.n	8003dd8 <_printf_i+0x1c0>
 8003dd4:	6019      	str	r1, [r3, #0]
 8003dd6:	e002      	b.n	8003dde <_printf_i+0x1c6>
 8003dd8:	0668      	lsls	r0, r5, #25
 8003dda:	d5fb      	bpl.n	8003dd4 <_printf_i+0x1bc>
 8003ddc:	8019      	strh	r1, [r3, #0]
 8003dde:	2300      	movs	r3, #0
 8003de0:	6123      	str	r3, [r4, #16]
 8003de2:	4616      	mov	r6, r2
 8003de4:	e7bc      	b.n	8003d60 <_printf_i+0x148>
 8003de6:	6833      	ldr	r3, [r6, #0]
 8003de8:	1d1a      	adds	r2, r3, #4
 8003dea:	6032      	str	r2, [r6, #0]
 8003dec:	681e      	ldr	r6, [r3, #0]
 8003dee:	6862      	ldr	r2, [r4, #4]
 8003df0:	2100      	movs	r1, #0
 8003df2:	4630      	mov	r0, r6
 8003df4:	f7fc f9ec 	bl	80001d0 <memchr>
 8003df8:	b108      	cbz	r0, 8003dfe <_printf_i+0x1e6>
 8003dfa:	1b80      	subs	r0, r0, r6
 8003dfc:	6060      	str	r0, [r4, #4]
 8003dfe:	6863      	ldr	r3, [r4, #4]
 8003e00:	6123      	str	r3, [r4, #16]
 8003e02:	2300      	movs	r3, #0
 8003e04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e08:	e7aa      	b.n	8003d60 <_printf_i+0x148>
 8003e0a:	6923      	ldr	r3, [r4, #16]
 8003e0c:	4632      	mov	r2, r6
 8003e0e:	4649      	mov	r1, r9
 8003e10:	4640      	mov	r0, r8
 8003e12:	47d0      	blx	sl
 8003e14:	3001      	adds	r0, #1
 8003e16:	d0ad      	beq.n	8003d74 <_printf_i+0x15c>
 8003e18:	6823      	ldr	r3, [r4, #0]
 8003e1a:	079b      	lsls	r3, r3, #30
 8003e1c:	d413      	bmi.n	8003e46 <_printf_i+0x22e>
 8003e1e:	68e0      	ldr	r0, [r4, #12]
 8003e20:	9b03      	ldr	r3, [sp, #12]
 8003e22:	4298      	cmp	r0, r3
 8003e24:	bfb8      	it	lt
 8003e26:	4618      	movlt	r0, r3
 8003e28:	e7a6      	b.n	8003d78 <_printf_i+0x160>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	4632      	mov	r2, r6
 8003e2e:	4649      	mov	r1, r9
 8003e30:	4640      	mov	r0, r8
 8003e32:	47d0      	blx	sl
 8003e34:	3001      	adds	r0, #1
 8003e36:	d09d      	beq.n	8003d74 <_printf_i+0x15c>
 8003e38:	3501      	adds	r5, #1
 8003e3a:	68e3      	ldr	r3, [r4, #12]
 8003e3c:	9903      	ldr	r1, [sp, #12]
 8003e3e:	1a5b      	subs	r3, r3, r1
 8003e40:	42ab      	cmp	r3, r5
 8003e42:	dcf2      	bgt.n	8003e2a <_printf_i+0x212>
 8003e44:	e7eb      	b.n	8003e1e <_printf_i+0x206>
 8003e46:	2500      	movs	r5, #0
 8003e48:	f104 0619 	add.w	r6, r4, #25
 8003e4c:	e7f5      	b.n	8003e3a <_printf_i+0x222>
 8003e4e:	bf00      	nop
 8003e50:	08007165 	.word	0x08007165
 8003e54:	08007176 	.word	0x08007176

08003e58 <std>:
 8003e58:	2300      	movs	r3, #0
 8003e5a:	b510      	push	{r4, lr}
 8003e5c:	4604      	mov	r4, r0
 8003e5e:	e9c0 3300 	strd	r3, r3, [r0]
 8003e62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e66:	6083      	str	r3, [r0, #8]
 8003e68:	8181      	strh	r1, [r0, #12]
 8003e6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e6c:	81c2      	strh	r2, [r0, #14]
 8003e6e:	6183      	str	r3, [r0, #24]
 8003e70:	4619      	mov	r1, r3
 8003e72:	2208      	movs	r2, #8
 8003e74:	305c      	adds	r0, #92	@ 0x5c
 8003e76:	f000 f914 	bl	80040a2 <memset>
 8003e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb0 <std+0x58>)
 8003e7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb4 <std+0x5c>)
 8003e80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e82:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb8 <std+0x60>)
 8003e84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e86:	4b0d      	ldr	r3, [pc, #52]	@ (8003ebc <std+0x64>)
 8003e88:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec0 <std+0x68>)
 8003e8c:	6224      	str	r4, [r4, #32]
 8003e8e:	429c      	cmp	r4, r3
 8003e90:	d006      	beq.n	8003ea0 <std+0x48>
 8003e92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e96:	4294      	cmp	r4, r2
 8003e98:	d002      	beq.n	8003ea0 <std+0x48>
 8003e9a:	33d0      	adds	r3, #208	@ 0xd0
 8003e9c:	429c      	cmp	r4, r3
 8003e9e:	d105      	bne.n	8003eac <std+0x54>
 8003ea0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ea8:	f000 b978 	b.w	800419c <__retarget_lock_init_recursive>
 8003eac:	bd10      	pop	{r4, pc}
 8003eae:	bf00      	nop
 8003eb0:	0800401d 	.word	0x0800401d
 8003eb4:	0800403f 	.word	0x0800403f
 8003eb8:	08004077 	.word	0x08004077
 8003ebc:	0800409b 	.word	0x0800409b
 8003ec0:	200002ac 	.word	0x200002ac

08003ec4 <stdio_exit_handler>:
 8003ec4:	4a02      	ldr	r2, [pc, #8]	@ (8003ed0 <stdio_exit_handler+0xc>)
 8003ec6:	4903      	ldr	r1, [pc, #12]	@ (8003ed4 <stdio_exit_handler+0x10>)
 8003ec8:	4803      	ldr	r0, [pc, #12]	@ (8003ed8 <stdio_exit_handler+0x14>)
 8003eca:	f000 b869 	b.w	8003fa0 <_fwalk_sglue>
 8003ece:	bf00      	nop
 8003ed0:	20000008 	.word	0x20000008
 8003ed4:	08005afd 	.word	0x08005afd
 8003ed8:	20000018 	.word	0x20000018

08003edc <cleanup_stdio>:
 8003edc:	6841      	ldr	r1, [r0, #4]
 8003ede:	4b0c      	ldr	r3, [pc, #48]	@ (8003f10 <cleanup_stdio+0x34>)
 8003ee0:	4299      	cmp	r1, r3
 8003ee2:	b510      	push	{r4, lr}
 8003ee4:	4604      	mov	r4, r0
 8003ee6:	d001      	beq.n	8003eec <cleanup_stdio+0x10>
 8003ee8:	f001 fe08 	bl	8005afc <_fflush_r>
 8003eec:	68a1      	ldr	r1, [r4, #8]
 8003eee:	4b09      	ldr	r3, [pc, #36]	@ (8003f14 <cleanup_stdio+0x38>)
 8003ef0:	4299      	cmp	r1, r3
 8003ef2:	d002      	beq.n	8003efa <cleanup_stdio+0x1e>
 8003ef4:	4620      	mov	r0, r4
 8003ef6:	f001 fe01 	bl	8005afc <_fflush_r>
 8003efa:	68e1      	ldr	r1, [r4, #12]
 8003efc:	4b06      	ldr	r3, [pc, #24]	@ (8003f18 <cleanup_stdio+0x3c>)
 8003efe:	4299      	cmp	r1, r3
 8003f00:	d004      	beq.n	8003f0c <cleanup_stdio+0x30>
 8003f02:	4620      	mov	r0, r4
 8003f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f08:	f001 bdf8 	b.w	8005afc <_fflush_r>
 8003f0c:	bd10      	pop	{r4, pc}
 8003f0e:	bf00      	nop
 8003f10:	200002ac 	.word	0x200002ac
 8003f14:	20000314 	.word	0x20000314
 8003f18:	2000037c 	.word	0x2000037c

08003f1c <global_stdio_init.part.0>:
 8003f1c:	b510      	push	{r4, lr}
 8003f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f4c <global_stdio_init.part.0+0x30>)
 8003f20:	4c0b      	ldr	r4, [pc, #44]	@ (8003f50 <global_stdio_init.part.0+0x34>)
 8003f22:	4a0c      	ldr	r2, [pc, #48]	@ (8003f54 <global_stdio_init.part.0+0x38>)
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	4620      	mov	r0, r4
 8003f28:	2200      	movs	r2, #0
 8003f2a:	2104      	movs	r1, #4
 8003f2c:	f7ff ff94 	bl	8003e58 <std>
 8003f30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f34:	2201      	movs	r2, #1
 8003f36:	2109      	movs	r1, #9
 8003f38:	f7ff ff8e 	bl	8003e58 <std>
 8003f3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f40:	2202      	movs	r2, #2
 8003f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f46:	2112      	movs	r1, #18
 8003f48:	f7ff bf86 	b.w	8003e58 <std>
 8003f4c:	200003e4 	.word	0x200003e4
 8003f50:	200002ac 	.word	0x200002ac
 8003f54:	08003ec5 	.word	0x08003ec5

08003f58 <__sfp_lock_acquire>:
 8003f58:	4801      	ldr	r0, [pc, #4]	@ (8003f60 <__sfp_lock_acquire+0x8>)
 8003f5a:	f000 b920 	b.w	800419e <__retarget_lock_acquire_recursive>
 8003f5e:	bf00      	nop
 8003f60:	200003ed 	.word	0x200003ed

08003f64 <__sfp_lock_release>:
 8003f64:	4801      	ldr	r0, [pc, #4]	@ (8003f6c <__sfp_lock_release+0x8>)
 8003f66:	f000 b91b 	b.w	80041a0 <__retarget_lock_release_recursive>
 8003f6a:	bf00      	nop
 8003f6c:	200003ed 	.word	0x200003ed

08003f70 <__sinit>:
 8003f70:	b510      	push	{r4, lr}
 8003f72:	4604      	mov	r4, r0
 8003f74:	f7ff fff0 	bl	8003f58 <__sfp_lock_acquire>
 8003f78:	6a23      	ldr	r3, [r4, #32]
 8003f7a:	b11b      	cbz	r3, 8003f84 <__sinit+0x14>
 8003f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f80:	f7ff bff0 	b.w	8003f64 <__sfp_lock_release>
 8003f84:	4b04      	ldr	r3, [pc, #16]	@ (8003f98 <__sinit+0x28>)
 8003f86:	6223      	str	r3, [r4, #32]
 8003f88:	4b04      	ldr	r3, [pc, #16]	@ (8003f9c <__sinit+0x2c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1f5      	bne.n	8003f7c <__sinit+0xc>
 8003f90:	f7ff ffc4 	bl	8003f1c <global_stdio_init.part.0>
 8003f94:	e7f2      	b.n	8003f7c <__sinit+0xc>
 8003f96:	bf00      	nop
 8003f98:	08003edd 	.word	0x08003edd
 8003f9c:	200003e4 	.word	0x200003e4

08003fa0 <_fwalk_sglue>:
 8003fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fa4:	4607      	mov	r7, r0
 8003fa6:	4688      	mov	r8, r1
 8003fa8:	4614      	mov	r4, r2
 8003faa:	2600      	movs	r6, #0
 8003fac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003fb0:	f1b9 0901 	subs.w	r9, r9, #1
 8003fb4:	d505      	bpl.n	8003fc2 <_fwalk_sglue+0x22>
 8003fb6:	6824      	ldr	r4, [r4, #0]
 8003fb8:	2c00      	cmp	r4, #0
 8003fba:	d1f7      	bne.n	8003fac <_fwalk_sglue+0xc>
 8003fbc:	4630      	mov	r0, r6
 8003fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fc2:	89ab      	ldrh	r3, [r5, #12]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d907      	bls.n	8003fd8 <_fwalk_sglue+0x38>
 8003fc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003fcc:	3301      	adds	r3, #1
 8003fce:	d003      	beq.n	8003fd8 <_fwalk_sglue+0x38>
 8003fd0:	4629      	mov	r1, r5
 8003fd2:	4638      	mov	r0, r7
 8003fd4:	47c0      	blx	r8
 8003fd6:	4306      	orrs	r6, r0
 8003fd8:	3568      	adds	r5, #104	@ 0x68
 8003fda:	e7e9      	b.n	8003fb0 <_fwalk_sglue+0x10>

08003fdc <siprintf>:
 8003fdc:	b40e      	push	{r1, r2, r3}
 8003fde:	b500      	push	{lr}
 8003fe0:	b09c      	sub	sp, #112	@ 0x70
 8003fe2:	ab1d      	add	r3, sp, #116	@ 0x74
 8003fe4:	9002      	str	r0, [sp, #8]
 8003fe6:	9006      	str	r0, [sp, #24]
 8003fe8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003fec:	4809      	ldr	r0, [pc, #36]	@ (8004014 <siprintf+0x38>)
 8003fee:	9107      	str	r1, [sp, #28]
 8003ff0:	9104      	str	r1, [sp, #16]
 8003ff2:	4909      	ldr	r1, [pc, #36]	@ (8004018 <siprintf+0x3c>)
 8003ff4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ff8:	9105      	str	r1, [sp, #20]
 8003ffa:	6800      	ldr	r0, [r0, #0]
 8003ffc:	9301      	str	r3, [sp, #4]
 8003ffe:	a902      	add	r1, sp, #8
 8004000:	f001 fbfc 	bl	80057fc <_svfiprintf_r>
 8004004:	9b02      	ldr	r3, [sp, #8]
 8004006:	2200      	movs	r2, #0
 8004008:	701a      	strb	r2, [r3, #0]
 800400a:	b01c      	add	sp, #112	@ 0x70
 800400c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004010:	b003      	add	sp, #12
 8004012:	4770      	bx	lr
 8004014:	20000014 	.word	0x20000014
 8004018:	ffff0208 	.word	0xffff0208

0800401c <__sread>:
 800401c:	b510      	push	{r4, lr}
 800401e:	460c      	mov	r4, r1
 8004020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004024:	f000 f86c 	bl	8004100 <_read_r>
 8004028:	2800      	cmp	r0, #0
 800402a:	bfab      	itete	ge
 800402c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800402e:	89a3      	ldrhlt	r3, [r4, #12]
 8004030:	181b      	addge	r3, r3, r0
 8004032:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004036:	bfac      	ite	ge
 8004038:	6563      	strge	r3, [r4, #84]	@ 0x54
 800403a:	81a3      	strhlt	r3, [r4, #12]
 800403c:	bd10      	pop	{r4, pc}

0800403e <__swrite>:
 800403e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004042:	461f      	mov	r7, r3
 8004044:	898b      	ldrh	r3, [r1, #12]
 8004046:	05db      	lsls	r3, r3, #23
 8004048:	4605      	mov	r5, r0
 800404a:	460c      	mov	r4, r1
 800404c:	4616      	mov	r6, r2
 800404e:	d505      	bpl.n	800405c <__swrite+0x1e>
 8004050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004054:	2302      	movs	r3, #2
 8004056:	2200      	movs	r2, #0
 8004058:	f000 f840 	bl	80040dc <_lseek_r>
 800405c:	89a3      	ldrh	r3, [r4, #12]
 800405e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004062:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004066:	81a3      	strh	r3, [r4, #12]
 8004068:	4632      	mov	r2, r6
 800406a:	463b      	mov	r3, r7
 800406c:	4628      	mov	r0, r5
 800406e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004072:	f000 b857 	b.w	8004124 <_write_r>

08004076 <__sseek>:
 8004076:	b510      	push	{r4, lr}
 8004078:	460c      	mov	r4, r1
 800407a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800407e:	f000 f82d 	bl	80040dc <_lseek_r>
 8004082:	1c43      	adds	r3, r0, #1
 8004084:	89a3      	ldrh	r3, [r4, #12]
 8004086:	bf15      	itete	ne
 8004088:	6560      	strne	r0, [r4, #84]	@ 0x54
 800408a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800408e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004092:	81a3      	strheq	r3, [r4, #12]
 8004094:	bf18      	it	ne
 8004096:	81a3      	strhne	r3, [r4, #12]
 8004098:	bd10      	pop	{r4, pc}

0800409a <__sclose>:
 800409a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800409e:	f000 b80d 	b.w	80040bc <_close_r>

080040a2 <memset>:
 80040a2:	4402      	add	r2, r0
 80040a4:	4603      	mov	r3, r0
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d100      	bne.n	80040ac <memset+0xa>
 80040aa:	4770      	bx	lr
 80040ac:	f803 1b01 	strb.w	r1, [r3], #1
 80040b0:	e7f9      	b.n	80040a6 <memset+0x4>
	...

080040b4 <_localeconv_r>:
 80040b4:	4800      	ldr	r0, [pc, #0]	@ (80040b8 <_localeconv_r+0x4>)
 80040b6:	4770      	bx	lr
 80040b8:	20000154 	.word	0x20000154

080040bc <_close_r>:
 80040bc:	b538      	push	{r3, r4, r5, lr}
 80040be:	4d06      	ldr	r5, [pc, #24]	@ (80040d8 <_close_r+0x1c>)
 80040c0:	2300      	movs	r3, #0
 80040c2:	4604      	mov	r4, r0
 80040c4:	4608      	mov	r0, r1
 80040c6:	602b      	str	r3, [r5, #0]
 80040c8:	f7fe fd64 	bl	8002b94 <_close>
 80040cc:	1c43      	adds	r3, r0, #1
 80040ce:	d102      	bne.n	80040d6 <_close_r+0x1a>
 80040d0:	682b      	ldr	r3, [r5, #0]
 80040d2:	b103      	cbz	r3, 80040d6 <_close_r+0x1a>
 80040d4:	6023      	str	r3, [r4, #0]
 80040d6:	bd38      	pop	{r3, r4, r5, pc}
 80040d8:	200003e8 	.word	0x200003e8

080040dc <_lseek_r>:
 80040dc:	b538      	push	{r3, r4, r5, lr}
 80040de:	4d07      	ldr	r5, [pc, #28]	@ (80040fc <_lseek_r+0x20>)
 80040e0:	4604      	mov	r4, r0
 80040e2:	4608      	mov	r0, r1
 80040e4:	4611      	mov	r1, r2
 80040e6:	2200      	movs	r2, #0
 80040e8:	602a      	str	r2, [r5, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	f7fe fd79 	bl	8002be2 <_lseek>
 80040f0:	1c43      	adds	r3, r0, #1
 80040f2:	d102      	bne.n	80040fa <_lseek_r+0x1e>
 80040f4:	682b      	ldr	r3, [r5, #0]
 80040f6:	b103      	cbz	r3, 80040fa <_lseek_r+0x1e>
 80040f8:	6023      	str	r3, [r4, #0]
 80040fa:	bd38      	pop	{r3, r4, r5, pc}
 80040fc:	200003e8 	.word	0x200003e8

08004100 <_read_r>:
 8004100:	b538      	push	{r3, r4, r5, lr}
 8004102:	4d07      	ldr	r5, [pc, #28]	@ (8004120 <_read_r+0x20>)
 8004104:	4604      	mov	r4, r0
 8004106:	4608      	mov	r0, r1
 8004108:	4611      	mov	r1, r2
 800410a:	2200      	movs	r2, #0
 800410c:	602a      	str	r2, [r5, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	f7fe fd07 	bl	8002b22 <_read>
 8004114:	1c43      	adds	r3, r0, #1
 8004116:	d102      	bne.n	800411e <_read_r+0x1e>
 8004118:	682b      	ldr	r3, [r5, #0]
 800411a:	b103      	cbz	r3, 800411e <_read_r+0x1e>
 800411c:	6023      	str	r3, [r4, #0]
 800411e:	bd38      	pop	{r3, r4, r5, pc}
 8004120:	200003e8 	.word	0x200003e8

08004124 <_write_r>:
 8004124:	b538      	push	{r3, r4, r5, lr}
 8004126:	4d07      	ldr	r5, [pc, #28]	@ (8004144 <_write_r+0x20>)
 8004128:	4604      	mov	r4, r0
 800412a:	4608      	mov	r0, r1
 800412c:	4611      	mov	r1, r2
 800412e:	2200      	movs	r2, #0
 8004130:	602a      	str	r2, [r5, #0]
 8004132:	461a      	mov	r2, r3
 8004134:	f7fe fd12 	bl	8002b5c <_write>
 8004138:	1c43      	adds	r3, r0, #1
 800413a:	d102      	bne.n	8004142 <_write_r+0x1e>
 800413c:	682b      	ldr	r3, [r5, #0]
 800413e:	b103      	cbz	r3, 8004142 <_write_r+0x1e>
 8004140:	6023      	str	r3, [r4, #0]
 8004142:	bd38      	pop	{r3, r4, r5, pc}
 8004144:	200003e8 	.word	0x200003e8

08004148 <__errno>:
 8004148:	4b01      	ldr	r3, [pc, #4]	@ (8004150 <__errno+0x8>)
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	20000014 	.word	0x20000014

08004154 <__libc_init_array>:
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	4d0d      	ldr	r5, [pc, #52]	@ (800418c <__libc_init_array+0x38>)
 8004158:	4c0d      	ldr	r4, [pc, #52]	@ (8004190 <__libc_init_array+0x3c>)
 800415a:	1b64      	subs	r4, r4, r5
 800415c:	10a4      	asrs	r4, r4, #2
 800415e:	2600      	movs	r6, #0
 8004160:	42a6      	cmp	r6, r4
 8004162:	d109      	bne.n	8004178 <__libc_init_array+0x24>
 8004164:	4d0b      	ldr	r5, [pc, #44]	@ (8004194 <__libc_init_array+0x40>)
 8004166:	4c0c      	ldr	r4, [pc, #48]	@ (8004198 <__libc_init_array+0x44>)
 8004168:	f002 ffc4 	bl	80070f4 <_init>
 800416c:	1b64      	subs	r4, r4, r5
 800416e:	10a4      	asrs	r4, r4, #2
 8004170:	2600      	movs	r6, #0
 8004172:	42a6      	cmp	r6, r4
 8004174:	d105      	bne.n	8004182 <__libc_init_array+0x2e>
 8004176:	bd70      	pop	{r4, r5, r6, pc}
 8004178:	f855 3b04 	ldr.w	r3, [r5], #4
 800417c:	4798      	blx	r3
 800417e:	3601      	adds	r6, #1
 8004180:	e7ee      	b.n	8004160 <__libc_init_array+0xc>
 8004182:	f855 3b04 	ldr.w	r3, [r5], #4
 8004186:	4798      	blx	r3
 8004188:	3601      	adds	r6, #1
 800418a:	e7f2      	b.n	8004172 <__libc_init_array+0x1e>
 800418c:	08007500 	.word	0x08007500
 8004190:	08007500 	.word	0x08007500
 8004194:	08007500 	.word	0x08007500
 8004198:	08007504 	.word	0x08007504

0800419c <__retarget_lock_init_recursive>:
 800419c:	4770      	bx	lr

0800419e <__retarget_lock_acquire_recursive>:
 800419e:	4770      	bx	lr

080041a0 <__retarget_lock_release_recursive>:
 80041a0:	4770      	bx	lr

080041a2 <quorem>:
 80041a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041a6:	6903      	ldr	r3, [r0, #16]
 80041a8:	690c      	ldr	r4, [r1, #16]
 80041aa:	42a3      	cmp	r3, r4
 80041ac:	4607      	mov	r7, r0
 80041ae:	db7e      	blt.n	80042ae <quorem+0x10c>
 80041b0:	3c01      	subs	r4, #1
 80041b2:	f101 0814 	add.w	r8, r1, #20
 80041b6:	00a3      	lsls	r3, r4, #2
 80041b8:	f100 0514 	add.w	r5, r0, #20
 80041bc:	9300      	str	r3, [sp, #0]
 80041be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80041c2:	9301      	str	r3, [sp, #4]
 80041c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80041c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80041cc:	3301      	adds	r3, #1
 80041ce:	429a      	cmp	r2, r3
 80041d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80041d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80041d8:	d32e      	bcc.n	8004238 <quorem+0x96>
 80041da:	f04f 0a00 	mov.w	sl, #0
 80041de:	46c4      	mov	ip, r8
 80041e0:	46ae      	mov	lr, r5
 80041e2:	46d3      	mov	fp, sl
 80041e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80041e8:	b298      	uxth	r0, r3
 80041ea:	fb06 a000 	mla	r0, r6, r0, sl
 80041ee:	0c02      	lsrs	r2, r0, #16
 80041f0:	0c1b      	lsrs	r3, r3, #16
 80041f2:	fb06 2303 	mla	r3, r6, r3, r2
 80041f6:	f8de 2000 	ldr.w	r2, [lr]
 80041fa:	b280      	uxth	r0, r0
 80041fc:	b292      	uxth	r2, r2
 80041fe:	1a12      	subs	r2, r2, r0
 8004200:	445a      	add	r2, fp
 8004202:	f8de 0000 	ldr.w	r0, [lr]
 8004206:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800420a:	b29b      	uxth	r3, r3
 800420c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004210:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004214:	b292      	uxth	r2, r2
 8004216:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800421a:	45e1      	cmp	r9, ip
 800421c:	f84e 2b04 	str.w	r2, [lr], #4
 8004220:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004224:	d2de      	bcs.n	80041e4 <quorem+0x42>
 8004226:	9b00      	ldr	r3, [sp, #0]
 8004228:	58eb      	ldr	r3, [r5, r3]
 800422a:	b92b      	cbnz	r3, 8004238 <quorem+0x96>
 800422c:	9b01      	ldr	r3, [sp, #4]
 800422e:	3b04      	subs	r3, #4
 8004230:	429d      	cmp	r5, r3
 8004232:	461a      	mov	r2, r3
 8004234:	d32f      	bcc.n	8004296 <quorem+0xf4>
 8004236:	613c      	str	r4, [r7, #16]
 8004238:	4638      	mov	r0, r7
 800423a:	f001 f97b 	bl	8005534 <__mcmp>
 800423e:	2800      	cmp	r0, #0
 8004240:	db25      	blt.n	800428e <quorem+0xec>
 8004242:	4629      	mov	r1, r5
 8004244:	2000      	movs	r0, #0
 8004246:	f858 2b04 	ldr.w	r2, [r8], #4
 800424a:	f8d1 c000 	ldr.w	ip, [r1]
 800424e:	fa1f fe82 	uxth.w	lr, r2
 8004252:	fa1f f38c 	uxth.w	r3, ip
 8004256:	eba3 030e 	sub.w	r3, r3, lr
 800425a:	4403      	add	r3, r0
 800425c:	0c12      	lsrs	r2, r2, #16
 800425e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004262:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004266:	b29b      	uxth	r3, r3
 8004268:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800426c:	45c1      	cmp	r9, r8
 800426e:	f841 3b04 	str.w	r3, [r1], #4
 8004272:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004276:	d2e6      	bcs.n	8004246 <quorem+0xa4>
 8004278:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800427c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004280:	b922      	cbnz	r2, 800428c <quorem+0xea>
 8004282:	3b04      	subs	r3, #4
 8004284:	429d      	cmp	r5, r3
 8004286:	461a      	mov	r2, r3
 8004288:	d30b      	bcc.n	80042a2 <quorem+0x100>
 800428a:	613c      	str	r4, [r7, #16]
 800428c:	3601      	adds	r6, #1
 800428e:	4630      	mov	r0, r6
 8004290:	b003      	add	sp, #12
 8004292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004296:	6812      	ldr	r2, [r2, #0]
 8004298:	3b04      	subs	r3, #4
 800429a:	2a00      	cmp	r2, #0
 800429c:	d1cb      	bne.n	8004236 <quorem+0x94>
 800429e:	3c01      	subs	r4, #1
 80042a0:	e7c6      	b.n	8004230 <quorem+0x8e>
 80042a2:	6812      	ldr	r2, [r2, #0]
 80042a4:	3b04      	subs	r3, #4
 80042a6:	2a00      	cmp	r2, #0
 80042a8:	d1ef      	bne.n	800428a <quorem+0xe8>
 80042aa:	3c01      	subs	r4, #1
 80042ac:	e7ea      	b.n	8004284 <quorem+0xe2>
 80042ae:	2000      	movs	r0, #0
 80042b0:	e7ee      	b.n	8004290 <quorem+0xee>
 80042b2:	0000      	movs	r0, r0
 80042b4:	0000      	movs	r0, r0
	...

080042b8 <_dtoa_r>:
 80042b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042bc:	69c7      	ldr	r7, [r0, #28]
 80042be:	b099      	sub	sp, #100	@ 0x64
 80042c0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80042c4:	ec55 4b10 	vmov	r4, r5, d0
 80042c8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80042ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80042cc:	4683      	mov	fp, r0
 80042ce:	920e      	str	r2, [sp, #56]	@ 0x38
 80042d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80042d2:	b97f      	cbnz	r7, 80042f4 <_dtoa_r+0x3c>
 80042d4:	2010      	movs	r0, #16
 80042d6:	f000 fdfd 	bl	8004ed4 <malloc>
 80042da:	4602      	mov	r2, r0
 80042dc:	f8cb 001c 	str.w	r0, [fp, #28]
 80042e0:	b920      	cbnz	r0, 80042ec <_dtoa_r+0x34>
 80042e2:	4ba7      	ldr	r3, [pc, #668]	@ (8004580 <_dtoa_r+0x2c8>)
 80042e4:	21ef      	movs	r1, #239	@ 0xef
 80042e6:	48a7      	ldr	r0, [pc, #668]	@ (8004584 <_dtoa_r+0x2cc>)
 80042e8:	f001 fc68 	bl	8005bbc <__assert_func>
 80042ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80042f0:	6007      	str	r7, [r0, #0]
 80042f2:	60c7      	str	r7, [r0, #12]
 80042f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80042f8:	6819      	ldr	r1, [r3, #0]
 80042fa:	b159      	cbz	r1, 8004314 <_dtoa_r+0x5c>
 80042fc:	685a      	ldr	r2, [r3, #4]
 80042fe:	604a      	str	r2, [r1, #4]
 8004300:	2301      	movs	r3, #1
 8004302:	4093      	lsls	r3, r2
 8004304:	608b      	str	r3, [r1, #8]
 8004306:	4658      	mov	r0, fp
 8004308:	f000 feda 	bl	80050c0 <_Bfree>
 800430c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004310:	2200      	movs	r2, #0
 8004312:	601a      	str	r2, [r3, #0]
 8004314:	1e2b      	subs	r3, r5, #0
 8004316:	bfb9      	ittee	lt
 8004318:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800431c:	9303      	strlt	r3, [sp, #12]
 800431e:	2300      	movge	r3, #0
 8004320:	6033      	strge	r3, [r6, #0]
 8004322:	9f03      	ldr	r7, [sp, #12]
 8004324:	4b98      	ldr	r3, [pc, #608]	@ (8004588 <_dtoa_r+0x2d0>)
 8004326:	bfbc      	itt	lt
 8004328:	2201      	movlt	r2, #1
 800432a:	6032      	strlt	r2, [r6, #0]
 800432c:	43bb      	bics	r3, r7
 800432e:	d112      	bne.n	8004356 <_dtoa_r+0x9e>
 8004330:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004332:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004336:	6013      	str	r3, [r2, #0]
 8004338:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800433c:	4323      	orrs	r3, r4
 800433e:	f000 854d 	beq.w	8004ddc <_dtoa_r+0xb24>
 8004342:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004344:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800459c <_dtoa_r+0x2e4>
 8004348:	2b00      	cmp	r3, #0
 800434a:	f000 854f 	beq.w	8004dec <_dtoa_r+0xb34>
 800434e:	f10a 0303 	add.w	r3, sl, #3
 8004352:	f000 bd49 	b.w	8004de8 <_dtoa_r+0xb30>
 8004356:	ed9d 7b02 	vldr	d7, [sp, #8]
 800435a:	2200      	movs	r2, #0
 800435c:	ec51 0b17 	vmov	r0, r1, d7
 8004360:	2300      	movs	r3, #0
 8004362:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004366:	f7fc fbaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800436a:	4680      	mov	r8, r0
 800436c:	b158      	cbz	r0, 8004386 <_dtoa_r+0xce>
 800436e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004370:	2301      	movs	r3, #1
 8004372:	6013      	str	r3, [r2, #0]
 8004374:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004376:	b113      	cbz	r3, 800437e <_dtoa_r+0xc6>
 8004378:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800437a:	4b84      	ldr	r3, [pc, #528]	@ (800458c <_dtoa_r+0x2d4>)
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80045a0 <_dtoa_r+0x2e8>
 8004382:	f000 bd33 	b.w	8004dec <_dtoa_r+0xb34>
 8004386:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800438a:	aa16      	add	r2, sp, #88	@ 0x58
 800438c:	a917      	add	r1, sp, #92	@ 0x5c
 800438e:	4658      	mov	r0, fp
 8004390:	f001 f980 	bl	8005694 <__d2b>
 8004394:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004398:	4681      	mov	r9, r0
 800439a:	2e00      	cmp	r6, #0
 800439c:	d077      	beq.n	800448e <_dtoa_r+0x1d6>
 800439e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043a0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80043a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80043ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80043b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80043b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80043b8:	4619      	mov	r1, r3
 80043ba:	2200      	movs	r2, #0
 80043bc:	4b74      	ldr	r3, [pc, #464]	@ (8004590 <_dtoa_r+0x2d8>)
 80043be:	f7fb ff63 	bl	8000288 <__aeabi_dsub>
 80043c2:	a369      	add	r3, pc, #420	@ (adr r3, 8004568 <_dtoa_r+0x2b0>)
 80043c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c8:	f7fc f916 	bl	80005f8 <__aeabi_dmul>
 80043cc:	a368      	add	r3, pc, #416	@ (adr r3, 8004570 <_dtoa_r+0x2b8>)
 80043ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d2:	f7fb ff5b 	bl	800028c <__adddf3>
 80043d6:	4604      	mov	r4, r0
 80043d8:	4630      	mov	r0, r6
 80043da:	460d      	mov	r5, r1
 80043dc:	f7fc f8a2 	bl	8000524 <__aeabi_i2d>
 80043e0:	a365      	add	r3, pc, #404	@ (adr r3, 8004578 <_dtoa_r+0x2c0>)
 80043e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e6:	f7fc f907 	bl	80005f8 <__aeabi_dmul>
 80043ea:	4602      	mov	r2, r0
 80043ec:	460b      	mov	r3, r1
 80043ee:	4620      	mov	r0, r4
 80043f0:	4629      	mov	r1, r5
 80043f2:	f7fb ff4b 	bl	800028c <__adddf3>
 80043f6:	4604      	mov	r4, r0
 80043f8:	460d      	mov	r5, r1
 80043fa:	f7fc fbad 	bl	8000b58 <__aeabi_d2iz>
 80043fe:	2200      	movs	r2, #0
 8004400:	4607      	mov	r7, r0
 8004402:	2300      	movs	r3, #0
 8004404:	4620      	mov	r0, r4
 8004406:	4629      	mov	r1, r5
 8004408:	f7fc fb68 	bl	8000adc <__aeabi_dcmplt>
 800440c:	b140      	cbz	r0, 8004420 <_dtoa_r+0x168>
 800440e:	4638      	mov	r0, r7
 8004410:	f7fc f888 	bl	8000524 <__aeabi_i2d>
 8004414:	4622      	mov	r2, r4
 8004416:	462b      	mov	r3, r5
 8004418:	f7fc fb56 	bl	8000ac8 <__aeabi_dcmpeq>
 800441c:	b900      	cbnz	r0, 8004420 <_dtoa_r+0x168>
 800441e:	3f01      	subs	r7, #1
 8004420:	2f16      	cmp	r7, #22
 8004422:	d851      	bhi.n	80044c8 <_dtoa_r+0x210>
 8004424:	4b5b      	ldr	r3, [pc, #364]	@ (8004594 <_dtoa_r+0x2dc>)
 8004426:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800442a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004432:	f7fc fb53 	bl	8000adc <__aeabi_dcmplt>
 8004436:	2800      	cmp	r0, #0
 8004438:	d048      	beq.n	80044cc <_dtoa_r+0x214>
 800443a:	3f01      	subs	r7, #1
 800443c:	2300      	movs	r3, #0
 800443e:	9312      	str	r3, [sp, #72]	@ 0x48
 8004440:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004442:	1b9b      	subs	r3, r3, r6
 8004444:	1e5a      	subs	r2, r3, #1
 8004446:	bf44      	itt	mi
 8004448:	f1c3 0801 	rsbmi	r8, r3, #1
 800444c:	2300      	movmi	r3, #0
 800444e:	9208      	str	r2, [sp, #32]
 8004450:	bf54      	ite	pl
 8004452:	f04f 0800 	movpl.w	r8, #0
 8004456:	9308      	strmi	r3, [sp, #32]
 8004458:	2f00      	cmp	r7, #0
 800445a:	db39      	blt.n	80044d0 <_dtoa_r+0x218>
 800445c:	9b08      	ldr	r3, [sp, #32]
 800445e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004460:	443b      	add	r3, r7
 8004462:	9308      	str	r3, [sp, #32]
 8004464:	2300      	movs	r3, #0
 8004466:	930a      	str	r3, [sp, #40]	@ 0x28
 8004468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800446a:	2b09      	cmp	r3, #9
 800446c:	d864      	bhi.n	8004538 <_dtoa_r+0x280>
 800446e:	2b05      	cmp	r3, #5
 8004470:	bfc4      	itt	gt
 8004472:	3b04      	subgt	r3, #4
 8004474:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8004476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004478:	f1a3 0302 	sub.w	r3, r3, #2
 800447c:	bfcc      	ite	gt
 800447e:	2400      	movgt	r4, #0
 8004480:	2401      	movle	r4, #1
 8004482:	2b03      	cmp	r3, #3
 8004484:	d863      	bhi.n	800454e <_dtoa_r+0x296>
 8004486:	e8df f003 	tbb	[pc, r3]
 800448a:	372a      	.short	0x372a
 800448c:	5535      	.short	0x5535
 800448e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8004492:	441e      	add	r6, r3
 8004494:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004498:	2b20      	cmp	r3, #32
 800449a:	bfc1      	itttt	gt
 800449c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80044a0:	409f      	lslgt	r7, r3
 80044a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80044a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80044aa:	bfd6      	itet	le
 80044ac:	f1c3 0320 	rsble	r3, r3, #32
 80044b0:	ea47 0003 	orrgt.w	r0, r7, r3
 80044b4:	fa04 f003 	lslle.w	r0, r4, r3
 80044b8:	f7fc f824 	bl	8000504 <__aeabi_ui2d>
 80044bc:	2201      	movs	r2, #1
 80044be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80044c2:	3e01      	subs	r6, #1
 80044c4:	9214      	str	r2, [sp, #80]	@ 0x50
 80044c6:	e777      	b.n	80043b8 <_dtoa_r+0x100>
 80044c8:	2301      	movs	r3, #1
 80044ca:	e7b8      	b.n	800443e <_dtoa_r+0x186>
 80044cc:	9012      	str	r0, [sp, #72]	@ 0x48
 80044ce:	e7b7      	b.n	8004440 <_dtoa_r+0x188>
 80044d0:	427b      	negs	r3, r7
 80044d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80044d4:	2300      	movs	r3, #0
 80044d6:	eba8 0807 	sub.w	r8, r8, r7
 80044da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80044dc:	e7c4      	b.n	8004468 <_dtoa_r+0x1b0>
 80044de:	2300      	movs	r3, #0
 80044e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80044e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	dc35      	bgt.n	8004554 <_dtoa_r+0x29c>
 80044e8:	2301      	movs	r3, #1
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	9307      	str	r3, [sp, #28]
 80044ee:	461a      	mov	r2, r3
 80044f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80044f2:	e00b      	b.n	800450c <_dtoa_r+0x254>
 80044f4:	2301      	movs	r3, #1
 80044f6:	e7f3      	b.n	80044e0 <_dtoa_r+0x228>
 80044f8:	2300      	movs	r3, #0
 80044fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80044fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80044fe:	18fb      	adds	r3, r7, r3
 8004500:	9300      	str	r3, [sp, #0]
 8004502:	3301      	adds	r3, #1
 8004504:	2b01      	cmp	r3, #1
 8004506:	9307      	str	r3, [sp, #28]
 8004508:	bfb8      	it	lt
 800450a:	2301      	movlt	r3, #1
 800450c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004510:	2100      	movs	r1, #0
 8004512:	2204      	movs	r2, #4
 8004514:	f102 0514 	add.w	r5, r2, #20
 8004518:	429d      	cmp	r5, r3
 800451a:	d91f      	bls.n	800455c <_dtoa_r+0x2a4>
 800451c:	6041      	str	r1, [r0, #4]
 800451e:	4658      	mov	r0, fp
 8004520:	f000 fd8e 	bl	8005040 <_Balloc>
 8004524:	4682      	mov	sl, r0
 8004526:	2800      	cmp	r0, #0
 8004528:	d13c      	bne.n	80045a4 <_dtoa_r+0x2ec>
 800452a:	4b1b      	ldr	r3, [pc, #108]	@ (8004598 <_dtoa_r+0x2e0>)
 800452c:	4602      	mov	r2, r0
 800452e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004532:	e6d8      	b.n	80042e6 <_dtoa_r+0x2e>
 8004534:	2301      	movs	r3, #1
 8004536:	e7e0      	b.n	80044fa <_dtoa_r+0x242>
 8004538:	2401      	movs	r4, #1
 800453a:	2300      	movs	r3, #0
 800453c:	9309      	str	r3, [sp, #36]	@ 0x24
 800453e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004540:	f04f 33ff 	mov.w	r3, #4294967295
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	9307      	str	r3, [sp, #28]
 8004548:	2200      	movs	r2, #0
 800454a:	2312      	movs	r3, #18
 800454c:	e7d0      	b.n	80044f0 <_dtoa_r+0x238>
 800454e:	2301      	movs	r3, #1
 8004550:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004552:	e7f5      	b.n	8004540 <_dtoa_r+0x288>
 8004554:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	9307      	str	r3, [sp, #28]
 800455a:	e7d7      	b.n	800450c <_dtoa_r+0x254>
 800455c:	3101      	adds	r1, #1
 800455e:	0052      	lsls	r2, r2, #1
 8004560:	e7d8      	b.n	8004514 <_dtoa_r+0x25c>
 8004562:	bf00      	nop
 8004564:	f3af 8000 	nop.w
 8004568:	636f4361 	.word	0x636f4361
 800456c:	3fd287a7 	.word	0x3fd287a7
 8004570:	8b60c8b3 	.word	0x8b60c8b3
 8004574:	3fc68a28 	.word	0x3fc68a28
 8004578:	509f79fb 	.word	0x509f79fb
 800457c:	3fd34413 	.word	0x3fd34413
 8004580:	08007194 	.word	0x08007194
 8004584:	080071ab 	.word	0x080071ab
 8004588:	7ff00000 	.word	0x7ff00000
 800458c:	08007164 	.word	0x08007164
 8004590:	3ff80000 	.word	0x3ff80000
 8004594:	080072a8 	.word	0x080072a8
 8004598:	08007203 	.word	0x08007203
 800459c:	08007190 	.word	0x08007190
 80045a0:	08007163 	.word	0x08007163
 80045a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80045a8:	6018      	str	r0, [r3, #0]
 80045aa:	9b07      	ldr	r3, [sp, #28]
 80045ac:	2b0e      	cmp	r3, #14
 80045ae:	f200 80a4 	bhi.w	80046fa <_dtoa_r+0x442>
 80045b2:	2c00      	cmp	r4, #0
 80045b4:	f000 80a1 	beq.w	80046fa <_dtoa_r+0x442>
 80045b8:	2f00      	cmp	r7, #0
 80045ba:	dd33      	ble.n	8004624 <_dtoa_r+0x36c>
 80045bc:	4bad      	ldr	r3, [pc, #692]	@ (8004874 <_dtoa_r+0x5bc>)
 80045be:	f007 020f 	and.w	r2, r7, #15
 80045c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80045c6:	ed93 7b00 	vldr	d7, [r3]
 80045ca:	05f8      	lsls	r0, r7, #23
 80045cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80045d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80045d4:	d516      	bpl.n	8004604 <_dtoa_r+0x34c>
 80045d6:	4ba8      	ldr	r3, [pc, #672]	@ (8004878 <_dtoa_r+0x5c0>)
 80045d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80045dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80045e0:	f7fc f934 	bl	800084c <__aeabi_ddiv>
 80045e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045e8:	f004 040f 	and.w	r4, r4, #15
 80045ec:	2603      	movs	r6, #3
 80045ee:	4da2      	ldr	r5, [pc, #648]	@ (8004878 <_dtoa_r+0x5c0>)
 80045f0:	b954      	cbnz	r4, 8004608 <_dtoa_r+0x350>
 80045f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045fa:	f7fc f927 	bl	800084c <__aeabi_ddiv>
 80045fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004602:	e028      	b.n	8004656 <_dtoa_r+0x39e>
 8004604:	2602      	movs	r6, #2
 8004606:	e7f2      	b.n	80045ee <_dtoa_r+0x336>
 8004608:	07e1      	lsls	r1, r4, #31
 800460a:	d508      	bpl.n	800461e <_dtoa_r+0x366>
 800460c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004610:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004614:	f7fb fff0 	bl	80005f8 <__aeabi_dmul>
 8004618:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800461c:	3601      	adds	r6, #1
 800461e:	1064      	asrs	r4, r4, #1
 8004620:	3508      	adds	r5, #8
 8004622:	e7e5      	b.n	80045f0 <_dtoa_r+0x338>
 8004624:	f000 80d2 	beq.w	80047cc <_dtoa_r+0x514>
 8004628:	427c      	negs	r4, r7
 800462a:	4b92      	ldr	r3, [pc, #584]	@ (8004874 <_dtoa_r+0x5bc>)
 800462c:	4d92      	ldr	r5, [pc, #584]	@ (8004878 <_dtoa_r+0x5c0>)
 800462e:	f004 020f 	and.w	r2, r4, #15
 8004632:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800463e:	f7fb ffdb 	bl	80005f8 <__aeabi_dmul>
 8004642:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004646:	1124      	asrs	r4, r4, #4
 8004648:	2300      	movs	r3, #0
 800464a:	2602      	movs	r6, #2
 800464c:	2c00      	cmp	r4, #0
 800464e:	f040 80b2 	bne.w	80047b6 <_dtoa_r+0x4fe>
 8004652:	2b00      	cmp	r3, #0
 8004654:	d1d3      	bne.n	80045fe <_dtoa_r+0x346>
 8004656:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004658:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800465c:	2b00      	cmp	r3, #0
 800465e:	f000 80b7 	beq.w	80047d0 <_dtoa_r+0x518>
 8004662:	4b86      	ldr	r3, [pc, #536]	@ (800487c <_dtoa_r+0x5c4>)
 8004664:	2200      	movs	r2, #0
 8004666:	4620      	mov	r0, r4
 8004668:	4629      	mov	r1, r5
 800466a:	f7fc fa37 	bl	8000adc <__aeabi_dcmplt>
 800466e:	2800      	cmp	r0, #0
 8004670:	f000 80ae 	beq.w	80047d0 <_dtoa_r+0x518>
 8004674:	9b07      	ldr	r3, [sp, #28]
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 80aa 	beq.w	80047d0 <_dtoa_r+0x518>
 800467c:	9b00      	ldr	r3, [sp, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	dd37      	ble.n	80046f2 <_dtoa_r+0x43a>
 8004682:	1e7b      	subs	r3, r7, #1
 8004684:	9304      	str	r3, [sp, #16]
 8004686:	4620      	mov	r0, r4
 8004688:	4b7d      	ldr	r3, [pc, #500]	@ (8004880 <_dtoa_r+0x5c8>)
 800468a:	2200      	movs	r2, #0
 800468c:	4629      	mov	r1, r5
 800468e:	f7fb ffb3 	bl	80005f8 <__aeabi_dmul>
 8004692:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004696:	9c00      	ldr	r4, [sp, #0]
 8004698:	3601      	adds	r6, #1
 800469a:	4630      	mov	r0, r6
 800469c:	f7fb ff42 	bl	8000524 <__aeabi_i2d>
 80046a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80046a4:	f7fb ffa8 	bl	80005f8 <__aeabi_dmul>
 80046a8:	4b76      	ldr	r3, [pc, #472]	@ (8004884 <_dtoa_r+0x5cc>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	f7fb fdee 	bl	800028c <__adddf3>
 80046b0:	4605      	mov	r5, r0
 80046b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80046b6:	2c00      	cmp	r4, #0
 80046b8:	f040 808d 	bne.w	80047d6 <_dtoa_r+0x51e>
 80046bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046c0:	4b71      	ldr	r3, [pc, #452]	@ (8004888 <_dtoa_r+0x5d0>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	f7fb fde0 	bl	8000288 <__aeabi_dsub>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80046d0:	462a      	mov	r2, r5
 80046d2:	4633      	mov	r3, r6
 80046d4:	f7fc fa20 	bl	8000b18 <__aeabi_dcmpgt>
 80046d8:	2800      	cmp	r0, #0
 80046da:	f040 828b 	bne.w	8004bf4 <_dtoa_r+0x93c>
 80046de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046e2:	462a      	mov	r2, r5
 80046e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80046e8:	f7fc f9f8 	bl	8000adc <__aeabi_dcmplt>
 80046ec:	2800      	cmp	r0, #0
 80046ee:	f040 8128 	bne.w	8004942 <_dtoa_r+0x68a>
 80046f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80046f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80046fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f2c0 815a 	blt.w	80049b6 <_dtoa_r+0x6fe>
 8004702:	2f0e      	cmp	r7, #14
 8004704:	f300 8157 	bgt.w	80049b6 <_dtoa_r+0x6fe>
 8004708:	4b5a      	ldr	r3, [pc, #360]	@ (8004874 <_dtoa_r+0x5bc>)
 800470a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800470e:	ed93 7b00 	vldr	d7, [r3]
 8004712:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004714:	2b00      	cmp	r3, #0
 8004716:	ed8d 7b00 	vstr	d7, [sp]
 800471a:	da03      	bge.n	8004724 <_dtoa_r+0x46c>
 800471c:	9b07      	ldr	r3, [sp, #28]
 800471e:	2b00      	cmp	r3, #0
 8004720:	f340 8101 	ble.w	8004926 <_dtoa_r+0x66e>
 8004724:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004728:	4656      	mov	r6, sl
 800472a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800472e:	4620      	mov	r0, r4
 8004730:	4629      	mov	r1, r5
 8004732:	f7fc f88b 	bl	800084c <__aeabi_ddiv>
 8004736:	f7fc fa0f 	bl	8000b58 <__aeabi_d2iz>
 800473a:	4680      	mov	r8, r0
 800473c:	f7fb fef2 	bl	8000524 <__aeabi_i2d>
 8004740:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004744:	f7fb ff58 	bl	80005f8 <__aeabi_dmul>
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	4620      	mov	r0, r4
 800474e:	4629      	mov	r1, r5
 8004750:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004754:	f7fb fd98 	bl	8000288 <__aeabi_dsub>
 8004758:	f806 4b01 	strb.w	r4, [r6], #1
 800475c:	9d07      	ldr	r5, [sp, #28]
 800475e:	eba6 040a 	sub.w	r4, r6, sl
 8004762:	42a5      	cmp	r5, r4
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	f040 8117 	bne.w	800499a <_dtoa_r+0x6e2>
 800476c:	f7fb fd8e 	bl	800028c <__adddf3>
 8004770:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004774:	4604      	mov	r4, r0
 8004776:	460d      	mov	r5, r1
 8004778:	f7fc f9ce 	bl	8000b18 <__aeabi_dcmpgt>
 800477c:	2800      	cmp	r0, #0
 800477e:	f040 80f9 	bne.w	8004974 <_dtoa_r+0x6bc>
 8004782:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004786:	4620      	mov	r0, r4
 8004788:	4629      	mov	r1, r5
 800478a:	f7fc f99d 	bl	8000ac8 <__aeabi_dcmpeq>
 800478e:	b118      	cbz	r0, 8004798 <_dtoa_r+0x4e0>
 8004790:	f018 0f01 	tst.w	r8, #1
 8004794:	f040 80ee 	bne.w	8004974 <_dtoa_r+0x6bc>
 8004798:	4649      	mov	r1, r9
 800479a:	4658      	mov	r0, fp
 800479c:	f000 fc90 	bl	80050c0 <_Bfree>
 80047a0:	2300      	movs	r3, #0
 80047a2:	7033      	strb	r3, [r6, #0]
 80047a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80047a6:	3701      	adds	r7, #1
 80047a8:	601f      	str	r7, [r3, #0]
 80047aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 831d 	beq.w	8004dec <_dtoa_r+0xb34>
 80047b2:	601e      	str	r6, [r3, #0]
 80047b4:	e31a      	b.n	8004dec <_dtoa_r+0xb34>
 80047b6:	07e2      	lsls	r2, r4, #31
 80047b8:	d505      	bpl.n	80047c6 <_dtoa_r+0x50e>
 80047ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80047be:	f7fb ff1b 	bl	80005f8 <__aeabi_dmul>
 80047c2:	3601      	adds	r6, #1
 80047c4:	2301      	movs	r3, #1
 80047c6:	1064      	asrs	r4, r4, #1
 80047c8:	3508      	adds	r5, #8
 80047ca:	e73f      	b.n	800464c <_dtoa_r+0x394>
 80047cc:	2602      	movs	r6, #2
 80047ce:	e742      	b.n	8004656 <_dtoa_r+0x39e>
 80047d0:	9c07      	ldr	r4, [sp, #28]
 80047d2:	9704      	str	r7, [sp, #16]
 80047d4:	e761      	b.n	800469a <_dtoa_r+0x3e2>
 80047d6:	4b27      	ldr	r3, [pc, #156]	@ (8004874 <_dtoa_r+0x5bc>)
 80047d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80047da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80047de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80047e2:	4454      	add	r4, sl
 80047e4:	2900      	cmp	r1, #0
 80047e6:	d053      	beq.n	8004890 <_dtoa_r+0x5d8>
 80047e8:	4928      	ldr	r1, [pc, #160]	@ (800488c <_dtoa_r+0x5d4>)
 80047ea:	2000      	movs	r0, #0
 80047ec:	f7fc f82e 	bl	800084c <__aeabi_ddiv>
 80047f0:	4633      	mov	r3, r6
 80047f2:	462a      	mov	r2, r5
 80047f4:	f7fb fd48 	bl	8000288 <__aeabi_dsub>
 80047f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80047fc:	4656      	mov	r6, sl
 80047fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004802:	f7fc f9a9 	bl	8000b58 <__aeabi_d2iz>
 8004806:	4605      	mov	r5, r0
 8004808:	f7fb fe8c 	bl	8000524 <__aeabi_i2d>
 800480c:	4602      	mov	r2, r0
 800480e:	460b      	mov	r3, r1
 8004810:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004814:	f7fb fd38 	bl	8000288 <__aeabi_dsub>
 8004818:	3530      	adds	r5, #48	@ 0x30
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004822:	f806 5b01 	strb.w	r5, [r6], #1
 8004826:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800482a:	f7fc f957 	bl	8000adc <__aeabi_dcmplt>
 800482e:	2800      	cmp	r0, #0
 8004830:	d171      	bne.n	8004916 <_dtoa_r+0x65e>
 8004832:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004836:	4911      	ldr	r1, [pc, #68]	@ (800487c <_dtoa_r+0x5c4>)
 8004838:	2000      	movs	r0, #0
 800483a:	f7fb fd25 	bl	8000288 <__aeabi_dsub>
 800483e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004842:	f7fc f94b 	bl	8000adc <__aeabi_dcmplt>
 8004846:	2800      	cmp	r0, #0
 8004848:	f040 8095 	bne.w	8004976 <_dtoa_r+0x6be>
 800484c:	42a6      	cmp	r6, r4
 800484e:	f43f af50 	beq.w	80046f2 <_dtoa_r+0x43a>
 8004852:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004856:	4b0a      	ldr	r3, [pc, #40]	@ (8004880 <_dtoa_r+0x5c8>)
 8004858:	2200      	movs	r2, #0
 800485a:	f7fb fecd 	bl	80005f8 <__aeabi_dmul>
 800485e:	4b08      	ldr	r3, [pc, #32]	@ (8004880 <_dtoa_r+0x5c8>)
 8004860:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004864:	2200      	movs	r2, #0
 8004866:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800486a:	f7fb fec5 	bl	80005f8 <__aeabi_dmul>
 800486e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004872:	e7c4      	b.n	80047fe <_dtoa_r+0x546>
 8004874:	080072a8 	.word	0x080072a8
 8004878:	08007280 	.word	0x08007280
 800487c:	3ff00000 	.word	0x3ff00000
 8004880:	40240000 	.word	0x40240000
 8004884:	401c0000 	.word	0x401c0000
 8004888:	40140000 	.word	0x40140000
 800488c:	3fe00000 	.word	0x3fe00000
 8004890:	4631      	mov	r1, r6
 8004892:	4628      	mov	r0, r5
 8004894:	f7fb feb0 	bl	80005f8 <__aeabi_dmul>
 8004898:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800489c:	9415      	str	r4, [sp, #84]	@ 0x54
 800489e:	4656      	mov	r6, sl
 80048a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048a4:	f7fc f958 	bl	8000b58 <__aeabi_d2iz>
 80048a8:	4605      	mov	r5, r0
 80048aa:	f7fb fe3b 	bl	8000524 <__aeabi_i2d>
 80048ae:	4602      	mov	r2, r0
 80048b0:	460b      	mov	r3, r1
 80048b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048b6:	f7fb fce7 	bl	8000288 <__aeabi_dsub>
 80048ba:	3530      	adds	r5, #48	@ 0x30
 80048bc:	f806 5b01 	strb.w	r5, [r6], #1
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	42a6      	cmp	r6, r4
 80048c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80048ca:	f04f 0200 	mov.w	r2, #0
 80048ce:	d124      	bne.n	800491a <_dtoa_r+0x662>
 80048d0:	4bac      	ldr	r3, [pc, #688]	@ (8004b84 <_dtoa_r+0x8cc>)
 80048d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80048d6:	f7fb fcd9 	bl	800028c <__adddf3>
 80048da:	4602      	mov	r2, r0
 80048dc:	460b      	mov	r3, r1
 80048de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048e2:	f7fc f919 	bl	8000b18 <__aeabi_dcmpgt>
 80048e6:	2800      	cmp	r0, #0
 80048e8:	d145      	bne.n	8004976 <_dtoa_r+0x6be>
 80048ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80048ee:	49a5      	ldr	r1, [pc, #660]	@ (8004b84 <_dtoa_r+0x8cc>)
 80048f0:	2000      	movs	r0, #0
 80048f2:	f7fb fcc9 	bl	8000288 <__aeabi_dsub>
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048fe:	f7fc f8ed 	bl	8000adc <__aeabi_dcmplt>
 8004902:	2800      	cmp	r0, #0
 8004904:	f43f aef5 	beq.w	80046f2 <_dtoa_r+0x43a>
 8004908:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800490a:	1e73      	subs	r3, r6, #1
 800490c:	9315      	str	r3, [sp, #84]	@ 0x54
 800490e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004912:	2b30      	cmp	r3, #48	@ 0x30
 8004914:	d0f8      	beq.n	8004908 <_dtoa_r+0x650>
 8004916:	9f04      	ldr	r7, [sp, #16]
 8004918:	e73e      	b.n	8004798 <_dtoa_r+0x4e0>
 800491a:	4b9b      	ldr	r3, [pc, #620]	@ (8004b88 <_dtoa_r+0x8d0>)
 800491c:	f7fb fe6c 	bl	80005f8 <__aeabi_dmul>
 8004920:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004924:	e7bc      	b.n	80048a0 <_dtoa_r+0x5e8>
 8004926:	d10c      	bne.n	8004942 <_dtoa_r+0x68a>
 8004928:	4b98      	ldr	r3, [pc, #608]	@ (8004b8c <_dtoa_r+0x8d4>)
 800492a:	2200      	movs	r2, #0
 800492c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004930:	f7fb fe62 	bl	80005f8 <__aeabi_dmul>
 8004934:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004938:	f7fc f8e4 	bl	8000b04 <__aeabi_dcmpge>
 800493c:	2800      	cmp	r0, #0
 800493e:	f000 8157 	beq.w	8004bf0 <_dtoa_r+0x938>
 8004942:	2400      	movs	r4, #0
 8004944:	4625      	mov	r5, r4
 8004946:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004948:	43db      	mvns	r3, r3
 800494a:	9304      	str	r3, [sp, #16]
 800494c:	4656      	mov	r6, sl
 800494e:	2700      	movs	r7, #0
 8004950:	4621      	mov	r1, r4
 8004952:	4658      	mov	r0, fp
 8004954:	f000 fbb4 	bl	80050c0 <_Bfree>
 8004958:	2d00      	cmp	r5, #0
 800495a:	d0dc      	beq.n	8004916 <_dtoa_r+0x65e>
 800495c:	b12f      	cbz	r7, 800496a <_dtoa_r+0x6b2>
 800495e:	42af      	cmp	r7, r5
 8004960:	d003      	beq.n	800496a <_dtoa_r+0x6b2>
 8004962:	4639      	mov	r1, r7
 8004964:	4658      	mov	r0, fp
 8004966:	f000 fbab 	bl	80050c0 <_Bfree>
 800496a:	4629      	mov	r1, r5
 800496c:	4658      	mov	r0, fp
 800496e:	f000 fba7 	bl	80050c0 <_Bfree>
 8004972:	e7d0      	b.n	8004916 <_dtoa_r+0x65e>
 8004974:	9704      	str	r7, [sp, #16]
 8004976:	4633      	mov	r3, r6
 8004978:	461e      	mov	r6, r3
 800497a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800497e:	2a39      	cmp	r2, #57	@ 0x39
 8004980:	d107      	bne.n	8004992 <_dtoa_r+0x6da>
 8004982:	459a      	cmp	sl, r3
 8004984:	d1f8      	bne.n	8004978 <_dtoa_r+0x6c0>
 8004986:	9a04      	ldr	r2, [sp, #16]
 8004988:	3201      	adds	r2, #1
 800498a:	9204      	str	r2, [sp, #16]
 800498c:	2230      	movs	r2, #48	@ 0x30
 800498e:	f88a 2000 	strb.w	r2, [sl]
 8004992:	781a      	ldrb	r2, [r3, #0]
 8004994:	3201      	adds	r2, #1
 8004996:	701a      	strb	r2, [r3, #0]
 8004998:	e7bd      	b.n	8004916 <_dtoa_r+0x65e>
 800499a:	4b7b      	ldr	r3, [pc, #492]	@ (8004b88 <_dtoa_r+0x8d0>)
 800499c:	2200      	movs	r2, #0
 800499e:	f7fb fe2b 	bl	80005f8 <__aeabi_dmul>
 80049a2:	2200      	movs	r2, #0
 80049a4:	2300      	movs	r3, #0
 80049a6:	4604      	mov	r4, r0
 80049a8:	460d      	mov	r5, r1
 80049aa:	f7fc f88d 	bl	8000ac8 <__aeabi_dcmpeq>
 80049ae:	2800      	cmp	r0, #0
 80049b0:	f43f aebb 	beq.w	800472a <_dtoa_r+0x472>
 80049b4:	e6f0      	b.n	8004798 <_dtoa_r+0x4e0>
 80049b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80049b8:	2a00      	cmp	r2, #0
 80049ba:	f000 80db 	beq.w	8004b74 <_dtoa_r+0x8bc>
 80049be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049c0:	2a01      	cmp	r2, #1
 80049c2:	f300 80bf 	bgt.w	8004b44 <_dtoa_r+0x88c>
 80049c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80049c8:	2a00      	cmp	r2, #0
 80049ca:	f000 80b7 	beq.w	8004b3c <_dtoa_r+0x884>
 80049ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80049d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80049d4:	4646      	mov	r6, r8
 80049d6:	9a08      	ldr	r2, [sp, #32]
 80049d8:	2101      	movs	r1, #1
 80049da:	441a      	add	r2, r3
 80049dc:	4658      	mov	r0, fp
 80049de:	4498      	add	r8, r3
 80049e0:	9208      	str	r2, [sp, #32]
 80049e2:	f000 fc21 	bl	8005228 <__i2b>
 80049e6:	4605      	mov	r5, r0
 80049e8:	b15e      	cbz	r6, 8004a02 <_dtoa_r+0x74a>
 80049ea:	9b08      	ldr	r3, [sp, #32]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	dd08      	ble.n	8004a02 <_dtoa_r+0x74a>
 80049f0:	42b3      	cmp	r3, r6
 80049f2:	9a08      	ldr	r2, [sp, #32]
 80049f4:	bfa8      	it	ge
 80049f6:	4633      	movge	r3, r6
 80049f8:	eba8 0803 	sub.w	r8, r8, r3
 80049fc:	1af6      	subs	r6, r6, r3
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	9308      	str	r3, [sp, #32]
 8004a02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a04:	b1f3      	cbz	r3, 8004a44 <_dtoa_r+0x78c>
 8004a06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 80b7 	beq.w	8004b7c <_dtoa_r+0x8c4>
 8004a0e:	b18c      	cbz	r4, 8004a34 <_dtoa_r+0x77c>
 8004a10:	4629      	mov	r1, r5
 8004a12:	4622      	mov	r2, r4
 8004a14:	4658      	mov	r0, fp
 8004a16:	f000 fcc7 	bl	80053a8 <__pow5mult>
 8004a1a:	464a      	mov	r2, r9
 8004a1c:	4601      	mov	r1, r0
 8004a1e:	4605      	mov	r5, r0
 8004a20:	4658      	mov	r0, fp
 8004a22:	f000 fc17 	bl	8005254 <__multiply>
 8004a26:	4649      	mov	r1, r9
 8004a28:	9004      	str	r0, [sp, #16]
 8004a2a:	4658      	mov	r0, fp
 8004a2c:	f000 fb48 	bl	80050c0 <_Bfree>
 8004a30:	9b04      	ldr	r3, [sp, #16]
 8004a32:	4699      	mov	r9, r3
 8004a34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a36:	1b1a      	subs	r2, r3, r4
 8004a38:	d004      	beq.n	8004a44 <_dtoa_r+0x78c>
 8004a3a:	4649      	mov	r1, r9
 8004a3c:	4658      	mov	r0, fp
 8004a3e:	f000 fcb3 	bl	80053a8 <__pow5mult>
 8004a42:	4681      	mov	r9, r0
 8004a44:	2101      	movs	r1, #1
 8004a46:	4658      	mov	r0, fp
 8004a48:	f000 fbee 	bl	8005228 <__i2b>
 8004a4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004a4e:	4604      	mov	r4, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f000 81cf 	beq.w	8004df4 <_dtoa_r+0xb3c>
 8004a56:	461a      	mov	r2, r3
 8004a58:	4601      	mov	r1, r0
 8004a5a:	4658      	mov	r0, fp
 8004a5c:	f000 fca4 	bl	80053a8 <__pow5mult>
 8004a60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	4604      	mov	r4, r0
 8004a66:	f300 8095 	bgt.w	8004b94 <_dtoa_r+0x8dc>
 8004a6a:	9b02      	ldr	r3, [sp, #8]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f040 8087 	bne.w	8004b80 <_dtoa_r+0x8c8>
 8004a72:	9b03      	ldr	r3, [sp, #12]
 8004a74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f040 8089 	bne.w	8004b90 <_dtoa_r+0x8d8>
 8004a7e:	9b03      	ldr	r3, [sp, #12]
 8004a80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a84:	0d1b      	lsrs	r3, r3, #20
 8004a86:	051b      	lsls	r3, r3, #20
 8004a88:	b12b      	cbz	r3, 8004a96 <_dtoa_r+0x7de>
 8004a8a:	9b08      	ldr	r3, [sp, #32]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	9308      	str	r3, [sp, #32]
 8004a90:	f108 0801 	add.w	r8, r8, #1
 8004a94:	2301      	movs	r3, #1
 8004a96:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f000 81b0 	beq.w	8004e00 <_dtoa_r+0xb48>
 8004aa0:	6923      	ldr	r3, [r4, #16]
 8004aa2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004aa6:	6918      	ldr	r0, [r3, #16]
 8004aa8:	f000 fb72 	bl	8005190 <__hi0bits>
 8004aac:	f1c0 0020 	rsb	r0, r0, #32
 8004ab0:	9b08      	ldr	r3, [sp, #32]
 8004ab2:	4418      	add	r0, r3
 8004ab4:	f010 001f 	ands.w	r0, r0, #31
 8004ab8:	d077      	beq.n	8004baa <_dtoa_r+0x8f2>
 8004aba:	f1c0 0320 	rsb	r3, r0, #32
 8004abe:	2b04      	cmp	r3, #4
 8004ac0:	dd6b      	ble.n	8004b9a <_dtoa_r+0x8e2>
 8004ac2:	9b08      	ldr	r3, [sp, #32]
 8004ac4:	f1c0 001c 	rsb	r0, r0, #28
 8004ac8:	4403      	add	r3, r0
 8004aca:	4480      	add	r8, r0
 8004acc:	4406      	add	r6, r0
 8004ace:	9308      	str	r3, [sp, #32]
 8004ad0:	f1b8 0f00 	cmp.w	r8, #0
 8004ad4:	dd05      	ble.n	8004ae2 <_dtoa_r+0x82a>
 8004ad6:	4649      	mov	r1, r9
 8004ad8:	4642      	mov	r2, r8
 8004ada:	4658      	mov	r0, fp
 8004adc:	f000 fcbe 	bl	800545c <__lshift>
 8004ae0:	4681      	mov	r9, r0
 8004ae2:	9b08      	ldr	r3, [sp, #32]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	dd05      	ble.n	8004af4 <_dtoa_r+0x83c>
 8004ae8:	4621      	mov	r1, r4
 8004aea:	461a      	mov	r2, r3
 8004aec:	4658      	mov	r0, fp
 8004aee:	f000 fcb5 	bl	800545c <__lshift>
 8004af2:	4604      	mov	r4, r0
 8004af4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d059      	beq.n	8004bae <_dtoa_r+0x8f6>
 8004afa:	4621      	mov	r1, r4
 8004afc:	4648      	mov	r0, r9
 8004afe:	f000 fd19 	bl	8005534 <__mcmp>
 8004b02:	2800      	cmp	r0, #0
 8004b04:	da53      	bge.n	8004bae <_dtoa_r+0x8f6>
 8004b06:	1e7b      	subs	r3, r7, #1
 8004b08:	9304      	str	r3, [sp, #16]
 8004b0a:	4649      	mov	r1, r9
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	220a      	movs	r2, #10
 8004b10:	4658      	mov	r0, fp
 8004b12:	f000 faf7 	bl	8005104 <__multadd>
 8004b16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b18:	4681      	mov	r9, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f000 8172 	beq.w	8004e04 <_dtoa_r+0xb4c>
 8004b20:	2300      	movs	r3, #0
 8004b22:	4629      	mov	r1, r5
 8004b24:	220a      	movs	r2, #10
 8004b26:	4658      	mov	r0, fp
 8004b28:	f000 faec 	bl	8005104 <__multadd>
 8004b2c:	9b00      	ldr	r3, [sp, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	4605      	mov	r5, r0
 8004b32:	dc67      	bgt.n	8004c04 <_dtoa_r+0x94c>
 8004b34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	dc41      	bgt.n	8004bbe <_dtoa_r+0x906>
 8004b3a:	e063      	b.n	8004c04 <_dtoa_r+0x94c>
 8004b3c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004b3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004b42:	e746      	b.n	80049d2 <_dtoa_r+0x71a>
 8004b44:	9b07      	ldr	r3, [sp, #28]
 8004b46:	1e5c      	subs	r4, r3, #1
 8004b48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b4a:	42a3      	cmp	r3, r4
 8004b4c:	bfbf      	itttt	lt
 8004b4e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004b50:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8004b52:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004b54:	1ae3      	sublt	r3, r4, r3
 8004b56:	bfb4      	ite	lt
 8004b58:	18d2      	addlt	r2, r2, r3
 8004b5a:	1b1c      	subge	r4, r3, r4
 8004b5c:	9b07      	ldr	r3, [sp, #28]
 8004b5e:	bfbc      	itt	lt
 8004b60:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8004b62:	2400      	movlt	r4, #0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	bfb5      	itete	lt
 8004b68:	eba8 0603 	sublt.w	r6, r8, r3
 8004b6c:	9b07      	ldrge	r3, [sp, #28]
 8004b6e:	2300      	movlt	r3, #0
 8004b70:	4646      	movge	r6, r8
 8004b72:	e730      	b.n	80049d6 <_dtoa_r+0x71e>
 8004b74:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004b76:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004b78:	4646      	mov	r6, r8
 8004b7a:	e735      	b.n	80049e8 <_dtoa_r+0x730>
 8004b7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004b7e:	e75c      	b.n	8004a3a <_dtoa_r+0x782>
 8004b80:	2300      	movs	r3, #0
 8004b82:	e788      	b.n	8004a96 <_dtoa_r+0x7de>
 8004b84:	3fe00000 	.word	0x3fe00000
 8004b88:	40240000 	.word	0x40240000
 8004b8c:	40140000 	.word	0x40140000
 8004b90:	9b02      	ldr	r3, [sp, #8]
 8004b92:	e780      	b.n	8004a96 <_dtoa_r+0x7de>
 8004b94:	2300      	movs	r3, #0
 8004b96:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b98:	e782      	b.n	8004aa0 <_dtoa_r+0x7e8>
 8004b9a:	d099      	beq.n	8004ad0 <_dtoa_r+0x818>
 8004b9c:	9a08      	ldr	r2, [sp, #32]
 8004b9e:	331c      	adds	r3, #28
 8004ba0:	441a      	add	r2, r3
 8004ba2:	4498      	add	r8, r3
 8004ba4:	441e      	add	r6, r3
 8004ba6:	9208      	str	r2, [sp, #32]
 8004ba8:	e792      	b.n	8004ad0 <_dtoa_r+0x818>
 8004baa:	4603      	mov	r3, r0
 8004bac:	e7f6      	b.n	8004b9c <_dtoa_r+0x8e4>
 8004bae:	9b07      	ldr	r3, [sp, #28]
 8004bb0:	9704      	str	r7, [sp, #16]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	dc20      	bgt.n	8004bf8 <_dtoa_r+0x940>
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	dd1e      	ble.n	8004bfc <_dtoa_r+0x944>
 8004bbe:	9b00      	ldr	r3, [sp, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f47f aec0 	bne.w	8004946 <_dtoa_r+0x68e>
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	2205      	movs	r2, #5
 8004bca:	4658      	mov	r0, fp
 8004bcc:	f000 fa9a 	bl	8005104 <__multadd>
 8004bd0:	4601      	mov	r1, r0
 8004bd2:	4604      	mov	r4, r0
 8004bd4:	4648      	mov	r0, r9
 8004bd6:	f000 fcad 	bl	8005534 <__mcmp>
 8004bda:	2800      	cmp	r0, #0
 8004bdc:	f77f aeb3 	ble.w	8004946 <_dtoa_r+0x68e>
 8004be0:	4656      	mov	r6, sl
 8004be2:	2331      	movs	r3, #49	@ 0x31
 8004be4:	f806 3b01 	strb.w	r3, [r6], #1
 8004be8:	9b04      	ldr	r3, [sp, #16]
 8004bea:	3301      	adds	r3, #1
 8004bec:	9304      	str	r3, [sp, #16]
 8004bee:	e6ae      	b.n	800494e <_dtoa_r+0x696>
 8004bf0:	9c07      	ldr	r4, [sp, #28]
 8004bf2:	9704      	str	r7, [sp, #16]
 8004bf4:	4625      	mov	r5, r4
 8004bf6:	e7f3      	b.n	8004be0 <_dtoa_r+0x928>
 8004bf8:	9b07      	ldr	r3, [sp, #28]
 8004bfa:	9300      	str	r3, [sp, #0]
 8004bfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 8104 	beq.w	8004e0c <_dtoa_r+0xb54>
 8004c04:	2e00      	cmp	r6, #0
 8004c06:	dd05      	ble.n	8004c14 <_dtoa_r+0x95c>
 8004c08:	4629      	mov	r1, r5
 8004c0a:	4632      	mov	r2, r6
 8004c0c:	4658      	mov	r0, fp
 8004c0e:	f000 fc25 	bl	800545c <__lshift>
 8004c12:	4605      	mov	r5, r0
 8004c14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d05a      	beq.n	8004cd0 <_dtoa_r+0xa18>
 8004c1a:	6869      	ldr	r1, [r5, #4]
 8004c1c:	4658      	mov	r0, fp
 8004c1e:	f000 fa0f 	bl	8005040 <_Balloc>
 8004c22:	4606      	mov	r6, r0
 8004c24:	b928      	cbnz	r0, 8004c32 <_dtoa_r+0x97a>
 8004c26:	4b84      	ldr	r3, [pc, #528]	@ (8004e38 <_dtoa_r+0xb80>)
 8004c28:	4602      	mov	r2, r0
 8004c2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004c2e:	f7ff bb5a 	b.w	80042e6 <_dtoa_r+0x2e>
 8004c32:	692a      	ldr	r2, [r5, #16]
 8004c34:	3202      	adds	r2, #2
 8004c36:	0092      	lsls	r2, r2, #2
 8004c38:	f105 010c 	add.w	r1, r5, #12
 8004c3c:	300c      	adds	r0, #12
 8004c3e:	f000 ffaf 	bl	8005ba0 <memcpy>
 8004c42:	2201      	movs	r2, #1
 8004c44:	4631      	mov	r1, r6
 8004c46:	4658      	mov	r0, fp
 8004c48:	f000 fc08 	bl	800545c <__lshift>
 8004c4c:	f10a 0301 	add.w	r3, sl, #1
 8004c50:	9307      	str	r3, [sp, #28]
 8004c52:	9b00      	ldr	r3, [sp, #0]
 8004c54:	4453      	add	r3, sl
 8004c56:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c58:	9b02      	ldr	r3, [sp, #8]
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	462f      	mov	r7, r5
 8004c60:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c62:	4605      	mov	r5, r0
 8004c64:	9b07      	ldr	r3, [sp, #28]
 8004c66:	4621      	mov	r1, r4
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	4648      	mov	r0, r9
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	f7ff fa98 	bl	80041a2 <quorem>
 8004c72:	4639      	mov	r1, r7
 8004c74:	9002      	str	r0, [sp, #8]
 8004c76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004c7a:	4648      	mov	r0, r9
 8004c7c:	f000 fc5a 	bl	8005534 <__mcmp>
 8004c80:	462a      	mov	r2, r5
 8004c82:	9008      	str	r0, [sp, #32]
 8004c84:	4621      	mov	r1, r4
 8004c86:	4658      	mov	r0, fp
 8004c88:	f000 fc70 	bl	800556c <__mdiff>
 8004c8c:	68c2      	ldr	r2, [r0, #12]
 8004c8e:	4606      	mov	r6, r0
 8004c90:	bb02      	cbnz	r2, 8004cd4 <_dtoa_r+0xa1c>
 8004c92:	4601      	mov	r1, r0
 8004c94:	4648      	mov	r0, r9
 8004c96:	f000 fc4d 	bl	8005534 <__mcmp>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	4631      	mov	r1, r6
 8004c9e:	4658      	mov	r0, fp
 8004ca0:	920e      	str	r2, [sp, #56]	@ 0x38
 8004ca2:	f000 fa0d 	bl	80050c0 <_Bfree>
 8004ca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ca8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004caa:	9e07      	ldr	r6, [sp, #28]
 8004cac:	ea43 0102 	orr.w	r1, r3, r2
 8004cb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004cb2:	4319      	orrs	r1, r3
 8004cb4:	d110      	bne.n	8004cd8 <_dtoa_r+0xa20>
 8004cb6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004cba:	d029      	beq.n	8004d10 <_dtoa_r+0xa58>
 8004cbc:	9b08      	ldr	r3, [sp, #32]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	dd02      	ble.n	8004cc8 <_dtoa_r+0xa10>
 8004cc2:	9b02      	ldr	r3, [sp, #8]
 8004cc4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004cc8:	9b00      	ldr	r3, [sp, #0]
 8004cca:	f883 8000 	strb.w	r8, [r3]
 8004cce:	e63f      	b.n	8004950 <_dtoa_r+0x698>
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	e7bb      	b.n	8004c4c <_dtoa_r+0x994>
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	e7e1      	b.n	8004c9c <_dtoa_r+0x9e4>
 8004cd8:	9b08      	ldr	r3, [sp, #32]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	db04      	blt.n	8004ce8 <_dtoa_r+0xa30>
 8004cde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004ce0:	430b      	orrs	r3, r1
 8004ce2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004ce4:	430b      	orrs	r3, r1
 8004ce6:	d120      	bne.n	8004d2a <_dtoa_r+0xa72>
 8004ce8:	2a00      	cmp	r2, #0
 8004cea:	dded      	ble.n	8004cc8 <_dtoa_r+0xa10>
 8004cec:	4649      	mov	r1, r9
 8004cee:	2201      	movs	r2, #1
 8004cf0:	4658      	mov	r0, fp
 8004cf2:	f000 fbb3 	bl	800545c <__lshift>
 8004cf6:	4621      	mov	r1, r4
 8004cf8:	4681      	mov	r9, r0
 8004cfa:	f000 fc1b 	bl	8005534 <__mcmp>
 8004cfe:	2800      	cmp	r0, #0
 8004d00:	dc03      	bgt.n	8004d0a <_dtoa_r+0xa52>
 8004d02:	d1e1      	bne.n	8004cc8 <_dtoa_r+0xa10>
 8004d04:	f018 0f01 	tst.w	r8, #1
 8004d08:	d0de      	beq.n	8004cc8 <_dtoa_r+0xa10>
 8004d0a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d0e:	d1d8      	bne.n	8004cc2 <_dtoa_r+0xa0a>
 8004d10:	9a00      	ldr	r2, [sp, #0]
 8004d12:	2339      	movs	r3, #57	@ 0x39
 8004d14:	7013      	strb	r3, [r2, #0]
 8004d16:	4633      	mov	r3, r6
 8004d18:	461e      	mov	r6, r3
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004d20:	2a39      	cmp	r2, #57	@ 0x39
 8004d22:	d052      	beq.n	8004dca <_dtoa_r+0xb12>
 8004d24:	3201      	adds	r2, #1
 8004d26:	701a      	strb	r2, [r3, #0]
 8004d28:	e612      	b.n	8004950 <_dtoa_r+0x698>
 8004d2a:	2a00      	cmp	r2, #0
 8004d2c:	dd07      	ble.n	8004d3e <_dtoa_r+0xa86>
 8004d2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d32:	d0ed      	beq.n	8004d10 <_dtoa_r+0xa58>
 8004d34:	9a00      	ldr	r2, [sp, #0]
 8004d36:	f108 0301 	add.w	r3, r8, #1
 8004d3a:	7013      	strb	r3, [r2, #0]
 8004d3c:	e608      	b.n	8004950 <_dtoa_r+0x698>
 8004d3e:	9b07      	ldr	r3, [sp, #28]
 8004d40:	9a07      	ldr	r2, [sp, #28]
 8004d42:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004d46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d028      	beq.n	8004d9e <_dtoa_r+0xae6>
 8004d4c:	4649      	mov	r1, r9
 8004d4e:	2300      	movs	r3, #0
 8004d50:	220a      	movs	r2, #10
 8004d52:	4658      	mov	r0, fp
 8004d54:	f000 f9d6 	bl	8005104 <__multadd>
 8004d58:	42af      	cmp	r7, r5
 8004d5a:	4681      	mov	r9, r0
 8004d5c:	f04f 0300 	mov.w	r3, #0
 8004d60:	f04f 020a 	mov.w	r2, #10
 8004d64:	4639      	mov	r1, r7
 8004d66:	4658      	mov	r0, fp
 8004d68:	d107      	bne.n	8004d7a <_dtoa_r+0xac2>
 8004d6a:	f000 f9cb 	bl	8005104 <__multadd>
 8004d6e:	4607      	mov	r7, r0
 8004d70:	4605      	mov	r5, r0
 8004d72:	9b07      	ldr	r3, [sp, #28]
 8004d74:	3301      	adds	r3, #1
 8004d76:	9307      	str	r3, [sp, #28]
 8004d78:	e774      	b.n	8004c64 <_dtoa_r+0x9ac>
 8004d7a:	f000 f9c3 	bl	8005104 <__multadd>
 8004d7e:	4629      	mov	r1, r5
 8004d80:	4607      	mov	r7, r0
 8004d82:	2300      	movs	r3, #0
 8004d84:	220a      	movs	r2, #10
 8004d86:	4658      	mov	r0, fp
 8004d88:	f000 f9bc 	bl	8005104 <__multadd>
 8004d8c:	4605      	mov	r5, r0
 8004d8e:	e7f0      	b.n	8004d72 <_dtoa_r+0xaba>
 8004d90:	9b00      	ldr	r3, [sp, #0]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	bfcc      	ite	gt
 8004d96:	461e      	movgt	r6, r3
 8004d98:	2601      	movle	r6, #1
 8004d9a:	4456      	add	r6, sl
 8004d9c:	2700      	movs	r7, #0
 8004d9e:	4649      	mov	r1, r9
 8004da0:	2201      	movs	r2, #1
 8004da2:	4658      	mov	r0, fp
 8004da4:	f000 fb5a 	bl	800545c <__lshift>
 8004da8:	4621      	mov	r1, r4
 8004daa:	4681      	mov	r9, r0
 8004dac:	f000 fbc2 	bl	8005534 <__mcmp>
 8004db0:	2800      	cmp	r0, #0
 8004db2:	dcb0      	bgt.n	8004d16 <_dtoa_r+0xa5e>
 8004db4:	d102      	bne.n	8004dbc <_dtoa_r+0xb04>
 8004db6:	f018 0f01 	tst.w	r8, #1
 8004dba:	d1ac      	bne.n	8004d16 <_dtoa_r+0xa5e>
 8004dbc:	4633      	mov	r3, r6
 8004dbe:	461e      	mov	r6, r3
 8004dc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004dc4:	2a30      	cmp	r2, #48	@ 0x30
 8004dc6:	d0fa      	beq.n	8004dbe <_dtoa_r+0xb06>
 8004dc8:	e5c2      	b.n	8004950 <_dtoa_r+0x698>
 8004dca:	459a      	cmp	sl, r3
 8004dcc:	d1a4      	bne.n	8004d18 <_dtoa_r+0xa60>
 8004dce:	9b04      	ldr	r3, [sp, #16]
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	9304      	str	r3, [sp, #16]
 8004dd4:	2331      	movs	r3, #49	@ 0x31
 8004dd6:	f88a 3000 	strb.w	r3, [sl]
 8004dda:	e5b9      	b.n	8004950 <_dtoa_r+0x698>
 8004ddc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004dde:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004e3c <_dtoa_r+0xb84>
 8004de2:	b11b      	cbz	r3, 8004dec <_dtoa_r+0xb34>
 8004de4:	f10a 0308 	add.w	r3, sl, #8
 8004de8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004dea:	6013      	str	r3, [r2, #0]
 8004dec:	4650      	mov	r0, sl
 8004dee:	b019      	add	sp, #100	@ 0x64
 8004df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	f77f ae37 	ble.w	8004a6a <_dtoa_r+0x7b2>
 8004dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004dfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e00:	2001      	movs	r0, #1
 8004e02:	e655      	b.n	8004ab0 <_dtoa_r+0x7f8>
 8004e04:	9b00      	ldr	r3, [sp, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	f77f aed6 	ble.w	8004bb8 <_dtoa_r+0x900>
 8004e0c:	4656      	mov	r6, sl
 8004e0e:	4621      	mov	r1, r4
 8004e10:	4648      	mov	r0, r9
 8004e12:	f7ff f9c6 	bl	80041a2 <quorem>
 8004e16:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004e1a:	f806 8b01 	strb.w	r8, [r6], #1
 8004e1e:	9b00      	ldr	r3, [sp, #0]
 8004e20:	eba6 020a 	sub.w	r2, r6, sl
 8004e24:	4293      	cmp	r3, r2
 8004e26:	ddb3      	ble.n	8004d90 <_dtoa_r+0xad8>
 8004e28:	4649      	mov	r1, r9
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	220a      	movs	r2, #10
 8004e2e:	4658      	mov	r0, fp
 8004e30:	f000 f968 	bl	8005104 <__multadd>
 8004e34:	4681      	mov	r9, r0
 8004e36:	e7ea      	b.n	8004e0e <_dtoa_r+0xb56>
 8004e38:	08007203 	.word	0x08007203
 8004e3c:	08007187 	.word	0x08007187

08004e40 <_free_r>:
 8004e40:	b538      	push	{r3, r4, r5, lr}
 8004e42:	4605      	mov	r5, r0
 8004e44:	2900      	cmp	r1, #0
 8004e46:	d041      	beq.n	8004ecc <_free_r+0x8c>
 8004e48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e4c:	1f0c      	subs	r4, r1, #4
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	bfb8      	it	lt
 8004e52:	18e4      	addlt	r4, r4, r3
 8004e54:	f000 f8e8 	bl	8005028 <__malloc_lock>
 8004e58:	4a1d      	ldr	r2, [pc, #116]	@ (8004ed0 <_free_r+0x90>)
 8004e5a:	6813      	ldr	r3, [r2, #0]
 8004e5c:	b933      	cbnz	r3, 8004e6c <_free_r+0x2c>
 8004e5e:	6063      	str	r3, [r4, #4]
 8004e60:	6014      	str	r4, [r2, #0]
 8004e62:	4628      	mov	r0, r5
 8004e64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e68:	f000 b8e4 	b.w	8005034 <__malloc_unlock>
 8004e6c:	42a3      	cmp	r3, r4
 8004e6e:	d908      	bls.n	8004e82 <_free_r+0x42>
 8004e70:	6820      	ldr	r0, [r4, #0]
 8004e72:	1821      	adds	r1, r4, r0
 8004e74:	428b      	cmp	r3, r1
 8004e76:	bf01      	itttt	eq
 8004e78:	6819      	ldreq	r1, [r3, #0]
 8004e7a:	685b      	ldreq	r3, [r3, #4]
 8004e7c:	1809      	addeq	r1, r1, r0
 8004e7e:	6021      	streq	r1, [r4, #0]
 8004e80:	e7ed      	b.n	8004e5e <_free_r+0x1e>
 8004e82:	461a      	mov	r2, r3
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	b10b      	cbz	r3, 8004e8c <_free_r+0x4c>
 8004e88:	42a3      	cmp	r3, r4
 8004e8a:	d9fa      	bls.n	8004e82 <_free_r+0x42>
 8004e8c:	6811      	ldr	r1, [r2, #0]
 8004e8e:	1850      	adds	r0, r2, r1
 8004e90:	42a0      	cmp	r0, r4
 8004e92:	d10b      	bne.n	8004eac <_free_r+0x6c>
 8004e94:	6820      	ldr	r0, [r4, #0]
 8004e96:	4401      	add	r1, r0
 8004e98:	1850      	adds	r0, r2, r1
 8004e9a:	4283      	cmp	r3, r0
 8004e9c:	6011      	str	r1, [r2, #0]
 8004e9e:	d1e0      	bne.n	8004e62 <_free_r+0x22>
 8004ea0:	6818      	ldr	r0, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	6053      	str	r3, [r2, #4]
 8004ea6:	4408      	add	r0, r1
 8004ea8:	6010      	str	r0, [r2, #0]
 8004eaa:	e7da      	b.n	8004e62 <_free_r+0x22>
 8004eac:	d902      	bls.n	8004eb4 <_free_r+0x74>
 8004eae:	230c      	movs	r3, #12
 8004eb0:	602b      	str	r3, [r5, #0]
 8004eb2:	e7d6      	b.n	8004e62 <_free_r+0x22>
 8004eb4:	6820      	ldr	r0, [r4, #0]
 8004eb6:	1821      	adds	r1, r4, r0
 8004eb8:	428b      	cmp	r3, r1
 8004eba:	bf04      	itt	eq
 8004ebc:	6819      	ldreq	r1, [r3, #0]
 8004ebe:	685b      	ldreq	r3, [r3, #4]
 8004ec0:	6063      	str	r3, [r4, #4]
 8004ec2:	bf04      	itt	eq
 8004ec4:	1809      	addeq	r1, r1, r0
 8004ec6:	6021      	streq	r1, [r4, #0]
 8004ec8:	6054      	str	r4, [r2, #4]
 8004eca:	e7ca      	b.n	8004e62 <_free_r+0x22>
 8004ecc:	bd38      	pop	{r3, r4, r5, pc}
 8004ece:	bf00      	nop
 8004ed0:	200003f4 	.word	0x200003f4

08004ed4 <malloc>:
 8004ed4:	4b02      	ldr	r3, [pc, #8]	@ (8004ee0 <malloc+0xc>)
 8004ed6:	4601      	mov	r1, r0
 8004ed8:	6818      	ldr	r0, [r3, #0]
 8004eda:	f000 b825 	b.w	8004f28 <_malloc_r>
 8004ede:	bf00      	nop
 8004ee0:	20000014 	.word	0x20000014

08004ee4 <sbrk_aligned>:
 8004ee4:	b570      	push	{r4, r5, r6, lr}
 8004ee6:	4e0f      	ldr	r6, [pc, #60]	@ (8004f24 <sbrk_aligned+0x40>)
 8004ee8:	460c      	mov	r4, r1
 8004eea:	6831      	ldr	r1, [r6, #0]
 8004eec:	4605      	mov	r5, r0
 8004eee:	b911      	cbnz	r1, 8004ef6 <sbrk_aligned+0x12>
 8004ef0:	f000 fe46 	bl	8005b80 <_sbrk_r>
 8004ef4:	6030      	str	r0, [r6, #0]
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	4628      	mov	r0, r5
 8004efa:	f000 fe41 	bl	8005b80 <_sbrk_r>
 8004efe:	1c43      	adds	r3, r0, #1
 8004f00:	d103      	bne.n	8004f0a <sbrk_aligned+0x26>
 8004f02:	f04f 34ff 	mov.w	r4, #4294967295
 8004f06:	4620      	mov	r0, r4
 8004f08:	bd70      	pop	{r4, r5, r6, pc}
 8004f0a:	1cc4      	adds	r4, r0, #3
 8004f0c:	f024 0403 	bic.w	r4, r4, #3
 8004f10:	42a0      	cmp	r0, r4
 8004f12:	d0f8      	beq.n	8004f06 <sbrk_aligned+0x22>
 8004f14:	1a21      	subs	r1, r4, r0
 8004f16:	4628      	mov	r0, r5
 8004f18:	f000 fe32 	bl	8005b80 <_sbrk_r>
 8004f1c:	3001      	adds	r0, #1
 8004f1e:	d1f2      	bne.n	8004f06 <sbrk_aligned+0x22>
 8004f20:	e7ef      	b.n	8004f02 <sbrk_aligned+0x1e>
 8004f22:	bf00      	nop
 8004f24:	200003f0 	.word	0x200003f0

08004f28 <_malloc_r>:
 8004f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f2c:	1ccd      	adds	r5, r1, #3
 8004f2e:	f025 0503 	bic.w	r5, r5, #3
 8004f32:	3508      	adds	r5, #8
 8004f34:	2d0c      	cmp	r5, #12
 8004f36:	bf38      	it	cc
 8004f38:	250c      	movcc	r5, #12
 8004f3a:	2d00      	cmp	r5, #0
 8004f3c:	4606      	mov	r6, r0
 8004f3e:	db01      	blt.n	8004f44 <_malloc_r+0x1c>
 8004f40:	42a9      	cmp	r1, r5
 8004f42:	d904      	bls.n	8004f4e <_malloc_r+0x26>
 8004f44:	230c      	movs	r3, #12
 8004f46:	6033      	str	r3, [r6, #0]
 8004f48:	2000      	movs	r0, #0
 8004f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005024 <_malloc_r+0xfc>
 8004f52:	f000 f869 	bl	8005028 <__malloc_lock>
 8004f56:	f8d8 3000 	ldr.w	r3, [r8]
 8004f5a:	461c      	mov	r4, r3
 8004f5c:	bb44      	cbnz	r4, 8004fb0 <_malloc_r+0x88>
 8004f5e:	4629      	mov	r1, r5
 8004f60:	4630      	mov	r0, r6
 8004f62:	f7ff ffbf 	bl	8004ee4 <sbrk_aligned>
 8004f66:	1c43      	adds	r3, r0, #1
 8004f68:	4604      	mov	r4, r0
 8004f6a:	d158      	bne.n	800501e <_malloc_r+0xf6>
 8004f6c:	f8d8 4000 	ldr.w	r4, [r8]
 8004f70:	4627      	mov	r7, r4
 8004f72:	2f00      	cmp	r7, #0
 8004f74:	d143      	bne.n	8004ffe <_malloc_r+0xd6>
 8004f76:	2c00      	cmp	r4, #0
 8004f78:	d04b      	beq.n	8005012 <_malloc_r+0xea>
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	4639      	mov	r1, r7
 8004f7e:	4630      	mov	r0, r6
 8004f80:	eb04 0903 	add.w	r9, r4, r3
 8004f84:	f000 fdfc 	bl	8005b80 <_sbrk_r>
 8004f88:	4581      	cmp	r9, r0
 8004f8a:	d142      	bne.n	8005012 <_malloc_r+0xea>
 8004f8c:	6821      	ldr	r1, [r4, #0]
 8004f8e:	1a6d      	subs	r5, r5, r1
 8004f90:	4629      	mov	r1, r5
 8004f92:	4630      	mov	r0, r6
 8004f94:	f7ff ffa6 	bl	8004ee4 <sbrk_aligned>
 8004f98:	3001      	adds	r0, #1
 8004f9a:	d03a      	beq.n	8005012 <_malloc_r+0xea>
 8004f9c:	6823      	ldr	r3, [r4, #0]
 8004f9e:	442b      	add	r3, r5
 8004fa0:	6023      	str	r3, [r4, #0]
 8004fa2:	f8d8 3000 	ldr.w	r3, [r8]
 8004fa6:	685a      	ldr	r2, [r3, #4]
 8004fa8:	bb62      	cbnz	r2, 8005004 <_malloc_r+0xdc>
 8004faa:	f8c8 7000 	str.w	r7, [r8]
 8004fae:	e00f      	b.n	8004fd0 <_malloc_r+0xa8>
 8004fb0:	6822      	ldr	r2, [r4, #0]
 8004fb2:	1b52      	subs	r2, r2, r5
 8004fb4:	d420      	bmi.n	8004ff8 <_malloc_r+0xd0>
 8004fb6:	2a0b      	cmp	r2, #11
 8004fb8:	d917      	bls.n	8004fea <_malloc_r+0xc2>
 8004fba:	1961      	adds	r1, r4, r5
 8004fbc:	42a3      	cmp	r3, r4
 8004fbe:	6025      	str	r5, [r4, #0]
 8004fc0:	bf18      	it	ne
 8004fc2:	6059      	strne	r1, [r3, #4]
 8004fc4:	6863      	ldr	r3, [r4, #4]
 8004fc6:	bf08      	it	eq
 8004fc8:	f8c8 1000 	streq.w	r1, [r8]
 8004fcc:	5162      	str	r2, [r4, r5]
 8004fce:	604b      	str	r3, [r1, #4]
 8004fd0:	4630      	mov	r0, r6
 8004fd2:	f000 f82f 	bl	8005034 <__malloc_unlock>
 8004fd6:	f104 000b 	add.w	r0, r4, #11
 8004fda:	1d23      	adds	r3, r4, #4
 8004fdc:	f020 0007 	bic.w	r0, r0, #7
 8004fe0:	1ac2      	subs	r2, r0, r3
 8004fe2:	bf1c      	itt	ne
 8004fe4:	1a1b      	subne	r3, r3, r0
 8004fe6:	50a3      	strne	r3, [r4, r2]
 8004fe8:	e7af      	b.n	8004f4a <_malloc_r+0x22>
 8004fea:	6862      	ldr	r2, [r4, #4]
 8004fec:	42a3      	cmp	r3, r4
 8004fee:	bf0c      	ite	eq
 8004ff0:	f8c8 2000 	streq.w	r2, [r8]
 8004ff4:	605a      	strne	r2, [r3, #4]
 8004ff6:	e7eb      	b.n	8004fd0 <_malloc_r+0xa8>
 8004ff8:	4623      	mov	r3, r4
 8004ffa:	6864      	ldr	r4, [r4, #4]
 8004ffc:	e7ae      	b.n	8004f5c <_malloc_r+0x34>
 8004ffe:	463c      	mov	r4, r7
 8005000:	687f      	ldr	r7, [r7, #4]
 8005002:	e7b6      	b.n	8004f72 <_malloc_r+0x4a>
 8005004:	461a      	mov	r2, r3
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	42a3      	cmp	r3, r4
 800500a:	d1fb      	bne.n	8005004 <_malloc_r+0xdc>
 800500c:	2300      	movs	r3, #0
 800500e:	6053      	str	r3, [r2, #4]
 8005010:	e7de      	b.n	8004fd0 <_malloc_r+0xa8>
 8005012:	230c      	movs	r3, #12
 8005014:	6033      	str	r3, [r6, #0]
 8005016:	4630      	mov	r0, r6
 8005018:	f000 f80c 	bl	8005034 <__malloc_unlock>
 800501c:	e794      	b.n	8004f48 <_malloc_r+0x20>
 800501e:	6005      	str	r5, [r0, #0]
 8005020:	e7d6      	b.n	8004fd0 <_malloc_r+0xa8>
 8005022:	bf00      	nop
 8005024:	200003f4 	.word	0x200003f4

08005028 <__malloc_lock>:
 8005028:	4801      	ldr	r0, [pc, #4]	@ (8005030 <__malloc_lock+0x8>)
 800502a:	f7ff b8b8 	b.w	800419e <__retarget_lock_acquire_recursive>
 800502e:	bf00      	nop
 8005030:	200003ec 	.word	0x200003ec

08005034 <__malloc_unlock>:
 8005034:	4801      	ldr	r0, [pc, #4]	@ (800503c <__malloc_unlock+0x8>)
 8005036:	f7ff b8b3 	b.w	80041a0 <__retarget_lock_release_recursive>
 800503a:	bf00      	nop
 800503c:	200003ec 	.word	0x200003ec

08005040 <_Balloc>:
 8005040:	b570      	push	{r4, r5, r6, lr}
 8005042:	69c6      	ldr	r6, [r0, #28]
 8005044:	4604      	mov	r4, r0
 8005046:	460d      	mov	r5, r1
 8005048:	b976      	cbnz	r6, 8005068 <_Balloc+0x28>
 800504a:	2010      	movs	r0, #16
 800504c:	f7ff ff42 	bl	8004ed4 <malloc>
 8005050:	4602      	mov	r2, r0
 8005052:	61e0      	str	r0, [r4, #28]
 8005054:	b920      	cbnz	r0, 8005060 <_Balloc+0x20>
 8005056:	4b18      	ldr	r3, [pc, #96]	@ (80050b8 <_Balloc+0x78>)
 8005058:	4818      	ldr	r0, [pc, #96]	@ (80050bc <_Balloc+0x7c>)
 800505a:	216b      	movs	r1, #107	@ 0x6b
 800505c:	f000 fdae 	bl	8005bbc <__assert_func>
 8005060:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005064:	6006      	str	r6, [r0, #0]
 8005066:	60c6      	str	r6, [r0, #12]
 8005068:	69e6      	ldr	r6, [r4, #28]
 800506a:	68f3      	ldr	r3, [r6, #12]
 800506c:	b183      	cbz	r3, 8005090 <_Balloc+0x50>
 800506e:	69e3      	ldr	r3, [r4, #28]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005076:	b9b8      	cbnz	r0, 80050a8 <_Balloc+0x68>
 8005078:	2101      	movs	r1, #1
 800507a:	fa01 f605 	lsl.w	r6, r1, r5
 800507e:	1d72      	adds	r2, r6, #5
 8005080:	0092      	lsls	r2, r2, #2
 8005082:	4620      	mov	r0, r4
 8005084:	f000 fdb8 	bl	8005bf8 <_calloc_r>
 8005088:	b160      	cbz	r0, 80050a4 <_Balloc+0x64>
 800508a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800508e:	e00e      	b.n	80050ae <_Balloc+0x6e>
 8005090:	2221      	movs	r2, #33	@ 0x21
 8005092:	2104      	movs	r1, #4
 8005094:	4620      	mov	r0, r4
 8005096:	f000 fdaf 	bl	8005bf8 <_calloc_r>
 800509a:	69e3      	ldr	r3, [r4, #28]
 800509c:	60f0      	str	r0, [r6, #12]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1e4      	bne.n	800506e <_Balloc+0x2e>
 80050a4:	2000      	movs	r0, #0
 80050a6:	bd70      	pop	{r4, r5, r6, pc}
 80050a8:	6802      	ldr	r2, [r0, #0]
 80050aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80050ae:	2300      	movs	r3, #0
 80050b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80050b4:	e7f7      	b.n	80050a6 <_Balloc+0x66>
 80050b6:	bf00      	nop
 80050b8:	08007194 	.word	0x08007194
 80050bc:	08007214 	.word	0x08007214

080050c0 <_Bfree>:
 80050c0:	b570      	push	{r4, r5, r6, lr}
 80050c2:	69c6      	ldr	r6, [r0, #28]
 80050c4:	4605      	mov	r5, r0
 80050c6:	460c      	mov	r4, r1
 80050c8:	b976      	cbnz	r6, 80050e8 <_Bfree+0x28>
 80050ca:	2010      	movs	r0, #16
 80050cc:	f7ff ff02 	bl	8004ed4 <malloc>
 80050d0:	4602      	mov	r2, r0
 80050d2:	61e8      	str	r0, [r5, #28]
 80050d4:	b920      	cbnz	r0, 80050e0 <_Bfree+0x20>
 80050d6:	4b09      	ldr	r3, [pc, #36]	@ (80050fc <_Bfree+0x3c>)
 80050d8:	4809      	ldr	r0, [pc, #36]	@ (8005100 <_Bfree+0x40>)
 80050da:	218f      	movs	r1, #143	@ 0x8f
 80050dc:	f000 fd6e 	bl	8005bbc <__assert_func>
 80050e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80050e4:	6006      	str	r6, [r0, #0]
 80050e6:	60c6      	str	r6, [r0, #12]
 80050e8:	b13c      	cbz	r4, 80050fa <_Bfree+0x3a>
 80050ea:	69eb      	ldr	r3, [r5, #28]
 80050ec:	6862      	ldr	r2, [r4, #4]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80050f4:	6021      	str	r1, [r4, #0]
 80050f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80050fa:	bd70      	pop	{r4, r5, r6, pc}
 80050fc:	08007194 	.word	0x08007194
 8005100:	08007214 	.word	0x08007214

08005104 <__multadd>:
 8005104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005108:	690d      	ldr	r5, [r1, #16]
 800510a:	4607      	mov	r7, r0
 800510c:	460c      	mov	r4, r1
 800510e:	461e      	mov	r6, r3
 8005110:	f101 0c14 	add.w	ip, r1, #20
 8005114:	2000      	movs	r0, #0
 8005116:	f8dc 3000 	ldr.w	r3, [ip]
 800511a:	b299      	uxth	r1, r3
 800511c:	fb02 6101 	mla	r1, r2, r1, r6
 8005120:	0c1e      	lsrs	r6, r3, #16
 8005122:	0c0b      	lsrs	r3, r1, #16
 8005124:	fb02 3306 	mla	r3, r2, r6, r3
 8005128:	b289      	uxth	r1, r1
 800512a:	3001      	adds	r0, #1
 800512c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005130:	4285      	cmp	r5, r0
 8005132:	f84c 1b04 	str.w	r1, [ip], #4
 8005136:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800513a:	dcec      	bgt.n	8005116 <__multadd+0x12>
 800513c:	b30e      	cbz	r6, 8005182 <__multadd+0x7e>
 800513e:	68a3      	ldr	r3, [r4, #8]
 8005140:	42ab      	cmp	r3, r5
 8005142:	dc19      	bgt.n	8005178 <__multadd+0x74>
 8005144:	6861      	ldr	r1, [r4, #4]
 8005146:	4638      	mov	r0, r7
 8005148:	3101      	adds	r1, #1
 800514a:	f7ff ff79 	bl	8005040 <_Balloc>
 800514e:	4680      	mov	r8, r0
 8005150:	b928      	cbnz	r0, 800515e <__multadd+0x5a>
 8005152:	4602      	mov	r2, r0
 8005154:	4b0c      	ldr	r3, [pc, #48]	@ (8005188 <__multadd+0x84>)
 8005156:	480d      	ldr	r0, [pc, #52]	@ (800518c <__multadd+0x88>)
 8005158:	21ba      	movs	r1, #186	@ 0xba
 800515a:	f000 fd2f 	bl	8005bbc <__assert_func>
 800515e:	6922      	ldr	r2, [r4, #16]
 8005160:	3202      	adds	r2, #2
 8005162:	f104 010c 	add.w	r1, r4, #12
 8005166:	0092      	lsls	r2, r2, #2
 8005168:	300c      	adds	r0, #12
 800516a:	f000 fd19 	bl	8005ba0 <memcpy>
 800516e:	4621      	mov	r1, r4
 8005170:	4638      	mov	r0, r7
 8005172:	f7ff ffa5 	bl	80050c0 <_Bfree>
 8005176:	4644      	mov	r4, r8
 8005178:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800517c:	3501      	adds	r5, #1
 800517e:	615e      	str	r6, [r3, #20]
 8005180:	6125      	str	r5, [r4, #16]
 8005182:	4620      	mov	r0, r4
 8005184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005188:	08007203 	.word	0x08007203
 800518c:	08007214 	.word	0x08007214

08005190 <__hi0bits>:
 8005190:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005194:	4603      	mov	r3, r0
 8005196:	bf36      	itet	cc
 8005198:	0403      	lslcc	r3, r0, #16
 800519a:	2000      	movcs	r0, #0
 800519c:	2010      	movcc	r0, #16
 800519e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051a2:	bf3c      	itt	cc
 80051a4:	021b      	lslcc	r3, r3, #8
 80051a6:	3008      	addcc	r0, #8
 80051a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051ac:	bf3c      	itt	cc
 80051ae:	011b      	lslcc	r3, r3, #4
 80051b0:	3004      	addcc	r0, #4
 80051b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051b6:	bf3c      	itt	cc
 80051b8:	009b      	lslcc	r3, r3, #2
 80051ba:	3002      	addcc	r0, #2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	db05      	blt.n	80051cc <__hi0bits+0x3c>
 80051c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80051c4:	f100 0001 	add.w	r0, r0, #1
 80051c8:	bf08      	it	eq
 80051ca:	2020      	moveq	r0, #32
 80051cc:	4770      	bx	lr

080051ce <__lo0bits>:
 80051ce:	6803      	ldr	r3, [r0, #0]
 80051d0:	4602      	mov	r2, r0
 80051d2:	f013 0007 	ands.w	r0, r3, #7
 80051d6:	d00b      	beq.n	80051f0 <__lo0bits+0x22>
 80051d8:	07d9      	lsls	r1, r3, #31
 80051da:	d421      	bmi.n	8005220 <__lo0bits+0x52>
 80051dc:	0798      	lsls	r0, r3, #30
 80051de:	bf49      	itett	mi
 80051e0:	085b      	lsrmi	r3, r3, #1
 80051e2:	089b      	lsrpl	r3, r3, #2
 80051e4:	2001      	movmi	r0, #1
 80051e6:	6013      	strmi	r3, [r2, #0]
 80051e8:	bf5c      	itt	pl
 80051ea:	6013      	strpl	r3, [r2, #0]
 80051ec:	2002      	movpl	r0, #2
 80051ee:	4770      	bx	lr
 80051f0:	b299      	uxth	r1, r3
 80051f2:	b909      	cbnz	r1, 80051f8 <__lo0bits+0x2a>
 80051f4:	0c1b      	lsrs	r3, r3, #16
 80051f6:	2010      	movs	r0, #16
 80051f8:	b2d9      	uxtb	r1, r3
 80051fa:	b909      	cbnz	r1, 8005200 <__lo0bits+0x32>
 80051fc:	3008      	adds	r0, #8
 80051fe:	0a1b      	lsrs	r3, r3, #8
 8005200:	0719      	lsls	r1, r3, #28
 8005202:	bf04      	itt	eq
 8005204:	091b      	lsreq	r3, r3, #4
 8005206:	3004      	addeq	r0, #4
 8005208:	0799      	lsls	r1, r3, #30
 800520a:	bf04      	itt	eq
 800520c:	089b      	lsreq	r3, r3, #2
 800520e:	3002      	addeq	r0, #2
 8005210:	07d9      	lsls	r1, r3, #31
 8005212:	d403      	bmi.n	800521c <__lo0bits+0x4e>
 8005214:	085b      	lsrs	r3, r3, #1
 8005216:	f100 0001 	add.w	r0, r0, #1
 800521a:	d003      	beq.n	8005224 <__lo0bits+0x56>
 800521c:	6013      	str	r3, [r2, #0]
 800521e:	4770      	bx	lr
 8005220:	2000      	movs	r0, #0
 8005222:	4770      	bx	lr
 8005224:	2020      	movs	r0, #32
 8005226:	4770      	bx	lr

08005228 <__i2b>:
 8005228:	b510      	push	{r4, lr}
 800522a:	460c      	mov	r4, r1
 800522c:	2101      	movs	r1, #1
 800522e:	f7ff ff07 	bl	8005040 <_Balloc>
 8005232:	4602      	mov	r2, r0
 8005234:	b928      	cbnz	r0, 8005242 <__i2b+0x1a>
 8005236:	4b05      	ldr	r3, [pc, #20]	@ (800524c <__i2b+0x24>)
 8005238:	4805      	ldr	r0, [pc, #20]	@ (8005250 <__i2b+0x28>)
 800523a:	f240 1145 	movw	r1, #325	@ 0x145
 800523e:	f000 fcbd 	bl	8005bbc <__assert_func>
 8005242:	2301      	movs	r3, #1
 8005244:	6144      	str	r4, [r0, #20]
 8005246:	6103      	str	r3, [r0, #16]
 8005248:	bd10      	pop	{r4, pc}
 800524a:	bf00      	nop
 800524c:	08007203 	.word	0x08007203
 8005250:	08007214 	.word	0x08007214

08005254 <__multiply>:
 8005254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005258:	4614      	mov	r4, r2
 800525a:	690a      	ldr	r2, [r1, #16]
 800525c:	6923      	ldr	r3, [r4, #16]
 800525e:	429a      	cmp	r2, r3
 8005260:	bfa8      	it	ge
 8005262:	4623      	movge	r3, r4
 8005264:	460f      	mov	r7, r1
 8005266:	bfa4      	itt	ge
 8005268:	460c      	movge	r4, r1
 800526a:	461f      	movge	r7, r3
 800526c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005270:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005274:	68a3      	ldr	r3, [r4, #8]
 8005276:	6861      	ldr	r1, [r4, #4]
 8005278:	eb0a 0609 	add.w	r6, sl, r9
 800527c:	42b3      	cmp	r3, r6
 800527e:	b085      	sub	sp, #20
 8005280:	bfb8      	it	lt
 8005282:	3101      	addlt	r1, #1
 8005284:	f7ff fedc 	bl	8005040 <_Balloc>
 8005288:	b930      	cbnz	r0, 8005298 <__multiply+0x44>
 800528a:	4602      	mov	r2, r0
 800528c:	4b44      	ldr	r3, [pc, #272]	@ (80053a0 <__multiply+0x14c>)
 800528e:	4845      	ldr	r0, [pc, #276]	@ (80053a4 <__multiply+0x150>)
 8005290:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005294:	f000 fc92 	bl	8005bbc <__assert_func>
 8005298:	f100 0514 	add.w	r5, r0, #20
 800529c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80052a0:	462b      	mov	r3, r5
 80052a2:	2200      	movs	r2, #0
 80052a4:	4543      	cmp	r3, r8
 80052a6:	d321      	bcc.n	80052ec <__multiply+0x98>
 80052a8:	f107 0114 	add.w	r1, r7, #20
 80052ac:	f104 0214 	add.w	r2, r4, #20
 80052b0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80052b4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80052b8:	9302      	str	r3, [sp, #8]
 80052ba:	1b13      	subs	r3, r2, r4
 80052bc:	3b15      	subs	r3, #21
 80052be:	f023 0303 	bic.w	r3, r3, #3
 80052c2:	3304      	adds	r3, #4
 80052c4:	f104 0715 	add.w	r7, r4, #21
 80052c8:	42ba      	cmp	r2, r7
 80052ca:	bf38      	it	cc
 80052cc:	2304      	movcc	r3, #4
 80052ce:	9301      	str	r3, [sp, #4]
 80052d0:	9b02      	ldr	r3, [sp, #8]
 80052d2:	9103      	str	r1, [sp, #12]
 80052d4:	428b      	cmp	r3, r1
 80052d6:	d80c      	bhi.n	80052f2 <__multiply+0x9e>
 80052d8:	2e00      	cmp	r6, #0
 80052da:	dd03      	ble.n	80052e4 <__multiply+0x90>
 80052dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d05b      	beq.n	800539c <__multiply+0x148>
 80052e4:	6106      	str	r6, [r0, #16]
 80052e6:	b005      	add	sp, #20
 80052e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ec:	f843 2b04 	str.w	r2, [r3], #4
 80052f0:	e7d8      	b.n	80052a4 <__multiply+0x50>
 80052f2:	f8b1 a000 	ldrh.w	sl, [r1]
 80052f6:	f1ba 0f00 	cmp.w	sl, #0
 80052fa:	d024      	beq.n	8005346 <__multiply+0xf2>
 80052fc:	f104 0e14 	add.w	lr, r4, #20
 8005300:	46a9      	mov	r9, r5
 8005302:	f04f 0c00 	mov.w	ip, #0
 8005306:	f85e 7b04 	ldr.w	r7, [lr], #4
 800530a:	f8d9 3000 	ldr.w	r3, [r9]
 800530e:	fa1f fb87 	uxth.w	fp, r7
 8005312:	b29b      	uxth	r3, r3
 8005314:	fb0a 330b 	mla	r3, sl, fp, r3
 8005318:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800531c:	f8d9 7000 	ldr.w	r7, [r9]
 8005320:	4463      	add	r3, ip
 8005322:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005326:	fb0a c70b 	mla	r7, sl, fp, ip
 800532a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800532e:	b29b      	uxth	r3, r3
 8005330:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005334:	4572      	cmp	r2, lr
 8005336:	f849 3b04 	str.w	r3, [r9], #4
 800533a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800533e:	d8e2      	bhi.n	8005306 <__multiply+0xb2>
 8005340:	9b01      	ldr	r3, [sp, #4]
 8005342:	f845 c003 	str.w	ip, [r5, r3]
 8005346:	9b03      	ldr	r3, [sp, #12]
 8005348:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800534c:	3104      	adds	r1, #4
 800534e:	f1b9 0f00 	cmp.w	r9, #0
 8005352:	d021      	beq.n	8005398 <__multiply+0x144>
 8005354:	682b      	ldr	r3, [r5, #0]
 8005356:	f104 0c14 	add.w	ip, r4, #20
 800535a:	46ae      	mov	lr, r5
 800535c:	f04f 0a00 	mov.w	sl, #0
 8005360:	f8bc b000 	ldrh.w	fp, [ip]
 8005364:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005368:	fb09 770b 	mla	r7, r9, fp, r7
 800536c:	4457      	add	r7, sl
 800536e:	b29b      	uxth	r3, r3
 8005370:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005374:	f84e 3b04 	str.w	r3, [lr], #4
 8005378:	f85c 3b04 	ldr.w	r3, [ip], #4
 800537c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005380:	f8be 3000 	ldrh.w	r3, [lr]
 8005384:	fb09 330a 	mla	r3, r9, sl, r3
 8005388:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800538c:	4562      	cmp	r2, ip
 800538e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005392:	d8e5      	bhi.n	8005360 <__multiply+0x10c>
 8005394:	9f01      	ldr	r7, [sp, #4]
 8005396:	51eb      	str	r3, [r5, r7]
 8005398:	3504      	adds	r5, #4
 800539a:	e799      	b.n	80052d0 <__multiply+0x7c>
 800539c:	3e01      	subs	r6, #1
 800539e:	e79b      	b.n	80052d8 <__multiply+0x84>
 80053a0:	08007203 	.word	0x08007203
 80053a4:	08007214 	.word	0x08007214

080053a8 <__pow5mult>:
 80053a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053ac:	4615      	mov	r5, r2
 80053ae:	f012 0203 	ands.w	r2, r2, #3
 80053b2:	4607      	mov	r7, r0
 80053b4:	460e      	mov	r6, r1
 80053b6:	d007      	beq.n	80053c8 <__pow5mult+0x20>
 80053b8:	4c25      	ldr	r4, [pc, #148]	@ (8005450 <__pow5mult+0xa8>)
 80053ba:	3a01      	subs	r2, #1
 80053bc:	2300      	movs	r3, #0
 80053be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80053c2:	f7ff fe9f 	bl	8005104 <__multadd>
 80053c6:	4606      	mov	r6, r0
 80053c8:	10ad      	asrs	r5, r5, #2
 80053ca:	d03d      	beq.n	8005448 <__pow5mult+0xa0>
 80053cc:	69fc      	ldr	r4, [r7, #28]
 80053ce:	b97c      	cbnz	r4, 80053f0 <__pow5mult+0x48>
 80053d0:	2010      	movs	r0, #16
 80053d2:	f7ff fd7f 	bl	8004ed4 <malloc>
 80053d6:	4602      	mov	r2, r0
 80053d8:	61f8      	str	r0, [r7, #28]
 80053da:	b928      	cbnz	r0, 80053e8 <__pow5mult+0x40>
 80053dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005454 <__pow5mult+0xac>)
 80053de:	481e      	ldr	r0, [pc, #120]	@ (8005458 <__pow5mult+0xb0>)
 80053e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80053e4:	f000 fbea 	bl	8005bbc <__assert_func>
 80053e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80053ec:	6004      	str	r4, [r0, #0]
 80053ee:	60c4      	str	r4, [r0, #12]
 80053f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80053f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80053f8:	b94c      	cbnz	r4, 800540e <__pow5mult+0x66>
 80053fa:	f240 2171 	movw	r1, #625	@ 0x271
 80053fe:	4638      	mov	r0, r7
 8005400:	f7ff ff12 	bl	8005228 <__i2b>
 8005404:	2300      	movs	r3, #0
 8005406:	f8c8 0008 	str.w	r0, [r8, #8]
 800540a:	4604      	mov	r4, r0
 800540c:	6003      	str	r3, [r0, #0]
 800540e:	f04f 0900 	mov.w	r9, #0
 8005412:	07eb      	lsls	r3, r5, #31
 8005414:	d50a      	bpl.n	800542c <__pow5mult+0x84>
 8005416:	4631      	mov	r1, r6
 8005418:	4622      	mov	r2, r4
 800541a:	4638      	mov	r0, r7
 800541c:	f7ff ff1a 	bl	8005254 <__multiply>
 8005420:	4631      	mov	r1, r6
 8005422:	4680      	mov	r8, r0
 8005424:	4638      	mov	r0, r7
 8005426:	f7ff fe4b 	bl	80050c0 <_Bfree>
 800542a:	4646      	mov	r6, r8
 800542c:	106d      	asrs	r5, r5, #1
 800542e:	d00b      	beq.n	8005448 <__pow5mult+0xa0>
 8005430:	6820      	ldr	r0, [r4, #0]
 8005432:	b938      	cbnz	r0, 8005444 <__pow5mult+0x9c>
 8005434:	4622      	mov	r2, r4
 8005436:	4621      	mov	r1, r4
 8005438:	4638      	mov	r0, r7
 800543a:	f7ff ff0b 	bl	8005254 <__multiply>
 800543e:	6020      	str	r0, [r4, #0]
 8005440:	f8c0 9000 	str.w	r9, [r0]
 8005444:	4604      	mov	r4, r0
 8005446:	e7e4      	b.n	8005412 <__pow5mult+0x6a>
 8005448:	4630      	mov	r0, r6
 800544a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800544e:	bf00      	nop
 8005450:	08007270 	.word	0x08007270
 8005454:	08007194 	.word	0x08007194
 8005458:	08007214 	.word	0x08007214

0800545c <__lshift>:
 800545c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005460:	460c      	mov	r4, r1
 8005462:	6849      	ldr	r1, [r1, #4]
 8005464:	6923      	ldr	r3, [r4, #16]
 8005466:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800546a:	68a3      	ldr	r3, [r4, #8]
 800546c:	4607      	mov	r7, r0
 800546e:	4691      	mov	r9, r2
 8005470:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005474:	f108 0601 	add.w	r6, r8, #1
 8005478:	42b3      	cmp	r3, r6
 800547a:	db0b      	blt.n	8005494 <__lshift+0x38>
 800547c:	4638      	mov	r0, r7
 800547e:	f7ff fddf 	bl	8005040 <_Balloc>
 8005482:	4605      	mov	r5, r0
 8005484:	b948      	cbnz	r0, 800549a <__lshift+0x3e>
 8005486:	4602      	mov	r2, r0
 8005488:	4b28      	ldr	r3, [pc, #160]	@ (800552c <__lshift+0xd0>)
 800548a:	4829      	ldr	r0, [pc, #164]	@ (8005530 <__lshift+0xd4>)
 800548c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005490:	f000 fb94 	bl	8005bbc <__assert_func>
 8005494:	3101      	adds	r1, #1
 8005496:	005b      	lsls	r3, r3, #1
 8005498:	e7ee      	b.n	8005478 <__lshift+0x1c>
 800549a:	2300      	movs	r3, #0
 800549c:	f100 0114 	add.w	r1, r0, #20
 80054a0:	f100 0210 	add.w	r2, r0, #16
 80054a4:	4618      	mov	r0, r3
 80054a6:	4553      	cmp	r3, sl
 80054a8:	db33      	blt.n	8005512 <__lshift+0xb6>
 80054aa:	6920      	ldr	r0, [r4, #16]
 80054ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80054b0:	f104 0314 	add.w	r3, r4, #20
 80054b4:	f019 091f 	ands.w	r9, r9, #31
 80054b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80054bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80054c0:	d02b      	beq.n	800551a <__lshift+0xbe>
 80054c2:	f1c9 0e20 	rsb	lr, r9, #32
 80054c6:	468a      	mov	sl, r1
 80054c8:	2200      	movs	r2, #0
 80054ca:	6818      	ldr	r0, [r3, #0]
 80054cc:	fa00 f009 	lsl.w	r0, r0, r9
 80054d0:	4310      	orrs	r0, r2
 80054d2:	f84a 0b04 	str.w	r0, [sl], #4
 80054d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80054da:	459c      	cmp	ip, r3
 80054dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80054e0:	d8f3      	bhi.n	80054ca <__lshift+0x6e>
 80054e2:	ebac 0304 	sub.w	r3, ip, r4
 80054e6:	3b15      	subs	r3, #21
 80054e8:	f023 0303 	bic.w	r3, r3, #3
 80054ec:	3304      	adds	r3, #4
 80054ee:	f104 0015 	add.w	r0, r4, #21
 80054f2:	4584      	cmp	ip, r0
 80054f4:	bf38      	it	cc
 80054f6:	2304      	movcc	r3, #4
 80054f8:	50ca      	str	r2, [r1, r3]
 80054fa:	b10a      	cbz	r2, 8005500 <__lshift+0xa4>
 80054fc:	f108 0602 	add.w	r6, r8, #2
 8005500:	3e01      	subs	r6, #1
 8005502:	4638      	mov	r0, r7
 8005504:	612e      	str	r6, [r5, #16]
 8005506:	4621      	mov	r1, r4
 8005508:	f7ff fdda 	bl	80050c0 <_Bfree>
 800550c:	4628      	mov	r0, r5
 800550e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005512:	f842 0f04 	str.w	r0, [r2, #4]!
 8005516:	3301      	adds	r3, #1
 8005518:	e7c5      	b.n	80054a6 <__lshift+0x4a>
 800551a:	3904      	subs	r1, #4
 800551c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005520:	f841 2f04 	str.w	r2, [r1, #4]!
 8005524:	459c      	cmp	ip, r3
 8005526:	d8f9      	bhi.n	800551c <__lshift+0xc0>
 8005528:	e7ea      	b.n	8005500 <__lshift+0xa4>
 800552a:	bf00      	nop
 800552c:	08007203 	.word	0x08007203
 8005530:	08007214 	.word	0x08007214

08005534 <__mcmp>:
 8005534:	690a      	ldr	r2, [r1, #16]
 8005536:	4603      	mov	r3, r0
 8005538:	6900      	ldr	r0, [r0, #16]
 800553a:	1a80      	subs	r0, r0, r2
 800553c:	b530      	push	{r4, r5, lr}
 800553e:	d10e      	bne.n	800555e <__mcmp+0x2a>
 8005540:	3314      	adds	r3, #20
 8005542:	3114      	adds	r1, #20
 8005544:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005548:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800554c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005550:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005554:	4295      	cmp	r5, r2
 8005556:	d003      	beq.n	8005560 <__mcmp+0x2c>
 8005558:	d205      	bcs.n	8005566 <__mcmp+0x32>
 800555a:	f04f 30ff 	mov.w	r0, #4294967295
 800555e:	bd30      	pop	{r4, r5, pc}
 8005560:	42a3      	cmp	r3, r4
 8005562:	d3f3      	bcc.n	800554c <__mcmp+0x18>
 8005564:	e7fb      	b.n	800555e <__mcmp+0x2a>
 8005566:	2001      	movs	r0, #1
 8005568:	e7f9      	b.n	800555e <__mcmp+0x2a>
	...

0800556c <__mdiff>:
 800556c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005570:	4689      	mov	r9, r1
 8005572:	4606      	mov	r6, r0
 8005574:	4611      	mov	r1, r2
 8005576:	4648      	mov	r0, r9
 8005578:	4614      	mov	r4, r2
 800557a:	f7ff ffdb 	bl	8005534 <__mcmp>
 800557e:	1e05      	subs	r5, r0, #0
 8005580:	d112      	bne.n	80055a8 <__mdiff+0x3c>
 8005582:	4629      	mov	r1, r5
 8005584:	4630      	mov	r0, r6
 8005586:	f7ff fd5b 	bl	8005040 <_Balloc>
 800558a:	4602      	mov	r2, r0
 800558c:	b928      	cbnz	r0, 800559a <__mdiff+0x2e>
 800558e:	4b3f      	ldr	r3, [pc, #252]	@ (800568c <__mdiff+0x120>)
 8005590:	f240 2137 	movw	r1, #567	@ 0x237
 8005594:	483e      	ldr	r0, [pc, #248]	@ (8005690 <__mdiff+0x124>)
 8005596:	f000 fb11 	bl	8005bbc <__assert_func>
 800559a:	2301      	movs	r3, #1
 800559c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80055a0:	4610      	mov	r0, r2
 80055a2:	b003      	add	sp, #12
 80055a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055a8:	bfbc      	itt	lt
 80055aa:	464b      	movlt	r3, r9
 80055ac:	46a1      	movlt	r9, r4
 80055ae:	4630      	mov	r0, r6
 80055b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80055b4:	bfba      	itte	lt
 80055b6:	461c      	movlt	r4, r3
 80055b8:	2501      	movlt	r5, #1
 80055ba:	2500      	movge	r5, #0
 80055bc:	f7ff fd40 	bl	8005040 <_Balloc>
 80055c0:	4602      	mov	r2, r0
 80055c2:	b918      	cbnz	r0, 80055cc <__mdiff+0x60>
 80055c4:	4b31      	ldr	r3, [pc, #196]	@ (800568c <__mdiff+0x120>)
 80055c6:	f240 2145 	movw	r1, #581	@ 0x245
 80055ca:	e7e3      	b.n	8005594 <__mdiff+0x28>
 80055cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80055d0:	6926      	ldr	r6, [r4, #16]
 80055d2:	60c5      	str	r5, [r0, #12]
 80055d4:	f109 0310 	add.w	r3, r9, #16
 80055d8:	f109 0514 	add.w	r5, r9, #20
 80055dc:	f104 0e14 	add.w	lr, r4, #20
 80055e0:	f100 0b14 	add.w	fp, r0, #20
 80055e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80055e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80055ec:	9301      	str	r3, [sp, #4]
 80055ee:	46d9      	mov	r9, fp
 80055f0:	f04f 0c00 	mov.w	ip, #0
 80055f4:	9b01      	ldr	r3, [sp, #4]
 80055f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80055fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80055fe:	9301      	str	r3, [sp, #4]
 8005600:	fa1f f38a 	uxth.w	r3, sl
 8005604:	4619      	mov	r1, r3
 8005606:	b283      	uxth	r3, r0
 8005608:	1acb      	subs	r3, r1, r3
 800560a:	0c00      	lsrs	r0, r0, #16
 800560c:	4463      	add	r3, ip
 800560e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005612:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005616:	b29b      	uxth	r3, r3
 8005618:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800561c:	4576      	cmp	r6, lr
 800561e:	f849 3b04 	str.w	r3, [r9], #4
 8005622:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005626:	d8e5      	bhi.n	80055f4 <__mdiff+0x88>
 8005628:	1b33      	subs	r3, r6, r4
 800562a:	3b15      	subs	r3, #21
 800562c:	f023 0303 	bic.w	r3, r3, #3
 8005630:	3415      	adds	r4, #21
 8005632:	3304      	adds	r3, #4
 8005634:	42a6      	cmp	r6, r4
 8005636:	bf38      	it	cc
 8005638:	2304      	movcc	r3, #4
 800563a:	441d      	add	r5, r3
 800563c:	445b      	add	r3, fp
 800563e:	461e      	mov	r6, r3
 8005640:	462c      	mov	r4, r5
 8005642:	4544      	cmp	r4, r8
 8005644:	d30e      	bcc.n	8005664 <__mdiff+0xf8>
 8005646:	f108 0103 	add.w	r1, r8, #3
 800564a:	1b49      	subs	r1, r1, r5
 800564c:	f021 0103 	bic.w	r1, r1, #3
 8005650:	3d03      	subs	r5, #3
 8005652:	45a8      	cmp	r8, r5
 8005654:	bf38      	it	cc
 8005656:	2100      	movcc	r1, #0
 8005658:	440b      	add	r3, r1
 800565a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800565e:	b191      	cbz	r1, 8005686 <__mdiff+0x11a>
 8005660:	6117      	str	r7, [r2, #16]
 8005662:	e79d      	b.n	80055a0 <__mdiff+0x34>
 8005664:	f854 1b04 	ldr.w	r1, [r4], #4
 8005668:	46e6      	mov	lr, ip
 800566a:	0c08      	lsrs	r0, r1, #16
 800566c:	fa1c fc81 	uxtah	ip, ip, r1
 8005670:	4471      	add	r1, lr
 8005672:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005676:	b289      	uxth	r1, r1
 8005678:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800567c:	f846 1b04 	str.w	r1, [r6], #4
 8005680:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005684:	e7dd      	b.n	8005642 <__mdiff+0xd6>
 8005686:	3f01      	subs	r7, #1
 8005688:	e7e7      	b.n	800565a <__mdiff+0xee>
 800568a:	bf00      	nop
 800568c:	08007203 	.word	0x08007203
 8005690:	08007214 	.word	0x08007214

08005694 <__d2b>:
 8005694:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005698:	460f      	mov	r7, r1
 800569a:	2101      	movs	r1, #1
 800569c:	ec59 8b10 	vmov	r8, r9, d0
 80056a0:	4616      	mov	r6, r2
 80056a2:	f7ff fccd 	bl	8005040 <_Balloc>
 80056a6:	4604      	mov	r4, r0
 80056a8:	b930      	cbnz	r0, 80056b8 <__d2b+0x24>
 80056aa:	4602      	mov	r2, r0
 80056ac:	4b23      	ldr	r3, [pc, #140]	@ (800573c <__d2b+0xa8>)
 80056ae:	4824      	ldr	r0, [pc, #144]	@ (8005740 <__d2b+0xac>)
 80056b0:	f240 310f 	movw	r1, #783	@ 0x30f
 80056b4:	f000 fa82 	bl	8005bbc <__assert_func>
 80056b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80056bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80056c0:	b10d      	cbz	r5, 80056c6 <__d2b+0x32>
 80056c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056c6:	9301      	str	r3, [sp, #4]
 80056c8:	f1b8 0300 	subs.w	r3, r8, #0
 80056cc:	d023      	beq.n	8005716 <__d2b+0x82>
 80056ce:	4668      	mov	r0, sp
 80056d0:	9300      	str	r3, [sp, #0]
 80056d2:	f7ff fd7c 	bl	80051ce <__lo0bits>
 80056d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80056da:	b1d0      	cbz	r0, 8005712 <__d2b+0x7e>
 80056dc:	f1c0 0320 	rsb	r3, r0, #32
 80056e0:	fa02 f303 	lsl.w	r3, r2, r3
 80056e4:	430b      	orrs	r3, r1
 80056e6:	40c2      	lsrs	r2, r0
 80056e8:	6163      	str	r3, [r4, #20]
 80056ea:	9201      	str	r2, [sp, #4]
 80056ec:	9b01      	ldr	r3, [sp, #4]
 80056ee:	61a3      	str	r3, [r4, #24]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	bf0c      	ite	eq
 80056f4:	2201      	moveq	r2, #1
 80056f6:	2202      	movne	r2, #2
 80056f8:	6122      	str	r2, [r4, #16]
 80056fa:	b1a5      	cbz	r5, 8005726 <__d2b+0x92>
 80056fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005700:	4405      	add	r5, r0
 8005702:	603d      	str	r5, [r7, #0]
 8005704:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005708:	6030      	str	r0, [r6, #0]
 800570a:	4620      	mov	r0, r4
 800570c:	b003      	add	sp, #12
 800570e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005712:	6161      	str	r1, [r4, #20]
 8005714:	e7ea      	b.n	80056ec <__d2b+0x58>
 8005716:	a801      	add	r0, sp, #4
 8005718:	f7ff fd59 	bl	80051ce <__lo0bits>
 800571c:	9b01      	ldr	r3, [sp, #4]
 800571e:	6163      	str	r3, [r4, #20]
 8005720:	3020      	adds	r0, #32
 8005722:	2201      	movs	r2, #1
 8005724:	e7e8      	b.n	80056f8 <__d2b+0x64>
 8005726:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800572a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800572e:	6038      	str	r0, [r7, #0]
 8005730:	6918      	ldr	r0, [r3, #16]
 8005732:	f7ff fd2d 	bl	8005190 <__hi0bits>
 8005736:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800573a:	e7e5      	b.n	8005708 <__d2b+0x74>
 800573c:	08007203 	.word	0x08007203
 8005740:	08007214 	.word	0x08007214

08005744 <__ssputs_r>:
 8005744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005748:	688e      	ldr	r6, [r1, #8]
 800574a:	461f      	mov	r7, r3
 800574c:	42be      	cmp	r6, r7
 800574e:	680b      	ldr	r3, [r1, #0]
 8005750:	4682      	mov	sl, r0
 8005752:	460c      	mov	r4, r1
 8005754:	4690      	mov	r8, r2
 8005756:	d82d      	bhi.n	80057b4 <__ssputs_r+0x70>
 8005758:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800575c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005760:	d026      	beq.n	80057b0 <__ssputs_r+0x6c>
 8005762:	6965      	ldr	r5, [r4, #20]
 8005764:	6909      	ldr	r1, [r1, #16]
 8005766:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800576a:	eba3 0901 	sub.w	r9, r3, r1
 800576e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005772:	1c7b      	adds	r3, r7, #1
 8005774:	444b      	add	r3, r9
 8005776:	106d      	asrs	r5, r5, #1
 8005778:	429d      	cmp	r5, r3
 800577a:	bf38      	it	cc
 800577c:	461d      	movcc	r5, r3
 800577e:	0553      	lsls	r3, r2, #21
 8005780:	d527      	bpl.n	80057d2 <__ssputs_r+0x8e>
 8005782:	4629      	mov	r1, r5
 8005784:	f7ff fbd0 	bl	8004f28 <_malloc_r>
 8005788:	4606      	mov	r6, r0
 800578a:	b360      	cbz	r0, 80057e6 <__ssputs_r+0xa2>
 800578c:	6921      	ldr	r1, [r4, #16]
 800578e:	464a      	mov	r2, r9
 8005790:	f000 fa06 	bl	8005ba0 <memcpy>
 8005794:	89a3      	ldrh	r3, [r4, #12]
 8005796:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800579a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800579e:	81a3      	strh	r3, [r4, #12]
 80057a0:	6126      	str	r6, [r4, #16]
 80057a2:	6165      	str	r5, [r4, #20]
 80057a4:	444e      	add	r6, r9
 80057a6:	eba5 0509 	sub.w	r5, r5, r9
 80057aa:	6026      	str	r6, [r4, #0]
 80057ac:	60a5      	str	r5, [r4, #8]
 80057ae:	463e      	mov	r6, r7
 80057b0:	42be      	cmp	r6, r7
 80057b2:	d900      	bls.n	80057b6 <__ssputs_r+0x72>
 80057b4:	463e      	mov	r6, r7
 80057b6:	6820      	ldr	r0, [r4, #0]
 80057b8:	4632      	mov	r2, r6
 80057ba:	4641      	mov	r1, r8
 80057bc:	f000 f9c6 	bl	8005b4c <memmove>
 80057c0:	68a3      	ldr	r3, [r4, #8]
 80057c2:	1b9b      	subs	r3, r3, r6
 80057c4:	60a3      	str	r3, [r4, #8]
 80057c6:	6823      	ldr	r3, [r4, #0]
 80057c8:	4433      	add	r3, r6
 80057ca:	6023      	str	r3, [r4, #0]
 80057cc:	2000      	movs	r0, #0
 80057ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057d2:	462a      	mov	r2, r5
 80057d4:	f000 fa36 	bl	8005c44 <_realloc_r>
 80057d8:	4606      	mov	r6, r0
 80057da:	2800      	cmp	r0, #0
 80057dc:	d1e0      	bne.n	80057a0 <__ssputs_r+0x5c>
 80057de:	6921      	ldr	r1, [r4, #16]
 80057e0:	4650      	mov	r0, sl
 80057e2:	f7ff fb2d 	bl	8004e40 <_free_r>
 80057e6:	230c      	movs	r3, #12
 80057e8:	f8ca 3000 	str.w	r3, [sl]
 80057ec:	89a3      	ldrh	r3, [r4, #12]
 80057ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057f2:	81a3      	strh	r3, [r4, #12]
 80057f4:	f04f 30ff 	mov.w	r0, #4294967295
 80057f8:	e7e9      	b.n	80057ce <__ssputs_r+0x8a>
	...

080057fc <_svfiprintf_r>:
 80057fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005800:	4698      	mov	r8, r3
 8005802:	898b      	ldrh	r3, [r1, #12]
 8005804:	061b      	lsls	r3, r3, #24
 8005806:	b09d      	sub	sp, #116	@ 0x74
 8005808:	4607      	mov	r7, r0
 800580a:	460d      	mov	r5, r1
 800580c:	4614      	mov	r4, r2
 800580e:	d510      	bpl.n	8005832 <_svfiprintf_r+0x36>
 8005810:	690b      	ldr	r3, [r1, #16]
 8005812:	b973      	cbnz	r3, 8005832 <_svfiprintf_r+0x36>
 8005814:	2140      	movs	r1, #64	@ 0x40
 8005816:	f7ff fb87 	bl	8004f28 <_malloc_r>
 800581a:	6028      	str	r0, [r5, #0]
 800581c:	6128      	str	r0, [r5, #16]
 800581e:	b930      	cbnz	r0, 800582e <_svfiprintf_r+0x32>
 8005820:	230c      	movs	r3, #12
 8005822:	603b      	str	r3, [r7, #0]
 8005824:	f04f 30ff 	mov.w	r0, #4294967295
 8005828:	b01d      	add	sp, #116	@ 0x74
 800582a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800582e:	2340      	movs	r3, #64	@ 0x40
 8005830:	616b      	str	r3, [r5, #20]
 8005832:	2300      	movs	r3, #0
 8005834:	9309      	str	r3, [sp, #36]	@ 0x24
 8005836:	2320      	movs	r3, #32
 8005838:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800583c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005840:	2330      	movs	r3, #48	@ 0x30
 8005842:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80059e0 <_svfiprintf_r+0x1e4>
 8005846:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800584a:	f04f 0901 	mov.w	r9, #1
 800584e:	4623      	mov	r3, r4
 8005850:	469a      	mov	sl, r3
 8005852:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005856:	b10a      	cbz	r2, 800585c <_svfiprintf_r+0x60>
 8005858:	2a25      	cmp	r2, #37	@ 0x25
 800585a:	d1f9      	bne.n	8005850 <_svfiprintf_r+0x54>
 800585c:	ebba 0b04 	subs.w	fp, sl, r4
 8005860:	d00b      	beq.n	800587a <_svfiprintf_r+0x7e>
 8005862:	465b      	mov	r3, fp
 8005864:	4622      	mov	r2, r4
 8005866:	4629      	mov	r1, r5
 8005868:	4638      	mov	r0, r7
 800586a:	f7ff ff6b 	bl	8005744 <__ssputs_r>
 800586e:	3001      	adds	r0, #1
 8005870:	f000 80a7 	beq.w	80059c2 <_svfiprintf_r+0x1c6>
 8005874:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005876:	445a      	add	r2, fp
 8005878:	9209      	str	r2, [sp, #36]	@ 0x24
 800587a:	f89a 3000 	ldrb.w	r3, [sl]
 800587e:	2b00      	cmp	r3, #0
 8005880:	f000 809f 	beq.w	80059c2 <_svfiprintf_r+0x1c6>
 8005884:	2300      	movs	r3, #0
 8005886:	f04f 32ff 	mov.w	r2, #4294967295
 800588a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800588e:	f10a 0a01 	add.w	sl, sl, #1
 8005892:	9304      	str	r3, [sp, #16]
 8005894:	9307      	str	r3, [sp, #28]
 8005896:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800589a:	931a      	str	r3, [sp, #104]	@ 0x68
 800589c:	4654      	mov	r4, sl
 800589e:	2205      	movs	r2, #5
 80058a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058a4:	484e      	ldr	r0, [pc, #312]	@ (80059e0 <_svfiprintf_r+0x1e4>)
 80058a6:	f7fa fc93 	bl	80001d0 <memchr>
 80058aa:	9a04      	ldr	r2, [sp, #16]
 80058ac:	b9d8      	cbnz	r0, 80058e6 <_svfiprintf_r+0xea>
 80058ae:	06d0      	lsls	r0, r2, #27
 80058b0:	bf44      	itt	mi
 80058b2:	2320      	movmi	r3, #32
 80058b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058b8:	0711      	lsls	r1, r2, #28
 80058ba:	bf44      	itt	mi
 80058bc:	232b      	movmi	r3, #43	@ 0x2b
 80058be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058c2:	f89a 3000 	ldrb.w	r3, [sl]
 80058c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80058c8:	d015      	beq.n	80058f6 <_svfiprintf_r+0xfa>
 80058ca:	9a07      	ldr	r2, [sp, #28]
 80058cc:	4654      	mov	r4, sl
 80058ce:	2000      	movs	r0, #0
 80058d0:	f04f 0c0a 	mov.w	ip, #10
 80058d4:	4621      	mov	r1, r4
 80058d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058da:	3b30      	subs	r3, #48	@ 0x30
 80058dc:	2b09      	cmp	r3, #9
 80058de:	d94b      	bls.n	8005978 <_svfiprintf_r+0x17c>
 80058e0:	b1b0      	cbz	r0, 8005910 <_svfiprintf_r+0x114>
 80058e2:	9207      	str	r2, [sp, #28]
 80058e4:	e014      	b.n	8005910 <_svfiprintf_r+0x114>
 80058e6:	eba0 0308 	sub.w	r3, r0, r8
 80058ea:	fa09 f303 	lsl.w	r3, r9, r3
 80058ee:	4313      	orrs	r3, r2
 80058f0:	9304      	str	r3, [sp, #16]
 80058f2:	46a2      	mov	sl, r4
 80058f4:	e7d2      	b.n	800589c <_svfiprintf_r+0xa0>
 80058f6:	9b03      	ldr	r3, [sp, #12]
 80058f8:	1d19      	adds	r1, r3, #4
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	9103      	str	r1, [sp, #12]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	bfbb      	ittet	lt
 8005902:	425b      	neglt	r3, r3
 8005904:	f042 0202 	orrlt.w	r2, r2, #2
 8005908:	9307      	strge	r3, [sp, #28]
 800590a:	9307      	strlt	r3, [sp, #28]
 800590c:	bfb8      	it	lt
 800590e:	9204      	strlt	r2, [sp, #16]
 8005910:	7823      	ldrb	r3, [r4, #0]
 8005912:	2b2e      	cmp	r3, #46	@ 0x2e
 8005914:	d10a      	bne.n	800592c <_svfiprintf_r+0x130>
 8005916:	7863      	ldrb	r3, [r4, #1]
 8005918:	2b2a      	cmp	r3, #42	@ 0x2a
 800591a:	d132      	bne.n	8005982 <_svfiprintf_r+0x186>
 800591c:	9b03      	ldr	r3, [sp, #12]
 800591e:	1d1a      	adds	r2, r3, #4
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	9203      	str	r2, [sp, #12]
 8005924:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005928:	3402      	adds	r4, #2
 800592a:	9305      	str	r3, [sp, #20]
 800592c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80059f0 <_svfiprintf_r+0x1f4>
 8005930:	7821      	ldrb	r1, [r4, #0]
 8005932:	2203      	movs	r2, #3
 8005934:	4650      	mov	r0, sl
 8005936:	f7fa fc4b 	bl	80001d0 <memchr>
 800593a:	b138      	cbz	r0, 800594c <_svfiprintf_r+0x150>
 800593c:	9b04      	ldr	r3, [sp, #16]
 800593e:	eba0 000a 	sub.w	r0, r0, sl
 8005942:	2240      	movs	r2, #64	@ 0x40
 8005944:	4082      	lsls	r2, r0
 8005946:	4313      	orrs	r3, r2
 8005948:	3401      	adds	r4, #1
 800594a:	9304      	str	r3, [sp, #16]
 800594c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005950:	4824      	ldr	r0, [pc, #144]	@ (80059e4 <_svfiprintf_r+0x1e8>)
 8005952:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005956:	2206      	movs	r2, #6
 8005958:	f7fa fc3a 	bl	80001d0 <memchr>
 800595c:	2800      	cmp	r0, #0
 800595e:	d036      	beq.n	80059ce <_svfiprintf_r+0x1d2>
 8005960:	4b21      	ldr	r3, [pc, #132]	@ (80059e8 <_svfiprintf_r+0x1ec>)
 8005962:	bb1b      	cbnz	r3, 80059ac <_svfiprintf_r+0x1b0>
 8005964:	9b03      	ldr	r3, [sp, #12]
 8005966:	3307      	adds	r3, #7
 8005968:	f023 0307 	bic.w	r3, r3, #7
 800596c:	3308      	adds	r3, #8
 800596e:	9303      	str	r3, [sp, #12]
 8005970:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005972:	4433      	add	r3, r6
 8005974:	9309      	str	r3, [sp, #36]	@ 0x24
 8005976:	e76a      	b.n	800584e <_svfiprintf_r+0x52>
 8005978:	fb0c 3202 	mla	r2, ip, r2, r3
 800597c:	460c      	mov	r4, r1
 800597e:	2001      	movs	r0, #1
 8005980:	e7a8      	b.n	80058d4 <_svfiprintf_r+0xd8>
 8005982:	2300      	movs	r3, #0
 8005984:	3401      	adds	r4, #1
 8005986:	9305      	str	r3, [sp, #20]
 8005988:	4619      	mov	r1, r3
 800598a:	f04f 0c0a 	mov.w	ip, #10
 800598e:	4620      	mov	r0, r4
 8005990:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005994:	3a30      	subs	r2, #48	@ 0x30
 8005996:	2a09      	cmp	r2, #9
 8005998:	d903      	bls.n	80059a2 <_svfiprintf_r+0x1a6>
 800599a:	2b00      	cmp	r3, #0
 800599c:	d0c6      	beq.n	800592c <_svfiprintf_r+0x130>
 800599e:	9105      	str	r1, [sp, #20]
 80059a0:	e7c4      	b.n	800592c <_svfiprintf_r+0x130>
 80059a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80059a6:	4604      	mov	r4, r0
 80059a8:	2301      	movs	r3, #1
 80059aa:	e7f0      	b.n	800598e <_svfiprintf_r+0x192>
 80059ac:	ab03      	add	r3, sp, #12
 80059ae:	9300      	str	r3, [sp, #0]
 80059b0:	462a      	mov	r2, r5
 80059b2:	4b0e      	ldr	r3, [pc, #56]	@ (80059ec <_svfiprintf_r+0x1f0>)
 80059b4:	a904      	add	r1, sp, #16
 80059b6:	4638      	mov	r0, r7
 80059b8:	f7fd fe96 	bl	80036e8 <_printf_float>
 80059bc:	1c42      	adds	r2, r0, #1
 80059be:	4606      	mov	r6, r0
 80059c0:	d1d6      	bne.n	8005970 <_svfiprintf_r+0x174>
 80059c2:	89ab      	ldrh	r3, [r5, #12]
 80059c4:	065b      	lsls	r3, r3, #25
 80059c6:	f53f af2d 	bmi.w	8005824 <_svfiprintf_r+0x28>
 80059ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059cc:	e72c      	b.n	8005828 <_svfiprintf_r+0x2c>
 80059ce:	ab03      	add	r3, sp, #12
 80059d0:	9300      	str	r3, [sp, #0]
 80059d2:	462a      	mov	r2, r5
 80059d4:	4b05      	ldr	r3, [pc, #20]	@ (80059ec <_svfiprintf_r+0x1f0>)
 80059d6:	a904      	add	r1, sp, #16
 80059d8:	4638      	mov	r0, r7
 80059da:	f7fe f91d 	bl	8003c18 <_printf_i>
 80059de:	e7ed      	b.n	80059bc <_svfiprintf_r+0x1c0>
 80059e0:	08007370 	.word	0x08007370
 80059e4:	0800737a 	.word	0x0800737a
 80059e8:	080036e9 	.word	0x080036e9
 80059ec:	08005745 	.word	0x08005745
 80059f0:	08007376 	.word	0x08007376

080059f4 <__sflush_r>:
 80059f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059fc:	0716      	lsls	r6, r2, #28
 80059fe:	4605      	mov	r5, r0
 8005a00:	460c      	mov	r4, r1
 8005a02:	d454      	bmi.n	8005aae <__sflush_r+0xba>
 8005a04:	684b      	ldr	r3, [r1, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	dc02      	bgt.n	8005a10 <__sflush_r+0x1c>
 8005a0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	dd48      	ble.n	8005aa2 <__sflush_r+0xae>
 8005a10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a12:	2e00      	cmp	r6, #0
 8005a14:	d045      	beq.n	8005aa2 <__sflush_r+0xae>
 8005a16:	2300      	movs	r3, #0
 8005a18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005a1c:	682f      	ldr	r7, [r5, #0]
 8005a1e:	6a21      	ldr	r1, [r4, #32]
 8005a20:	602b      	str	r3, [r5, #0]
 8005a22:	d030      	beq.n	8005a86 <__sflush_r+0x92>
 8005a24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a26:	89a3      	ldrh	r3, [r4, #12]
 8005a28:	0759      	lsls	r1, r3, #29
 8005a2a:	d505      	bpl.n	8005a38 <__sflush_r+0x44>
 8005a2c:	6863      	ldr	r3, [r4, #4]
 8005a2e:	1ad2      	subs	r2, r2, r3
 8005a30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a32:	b10b      	cbz	r3, 8005a38 <__sflush_r+0x44>
 8005a34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a36:	1ad2      	subs	r2, r2, r3
 8005a38:	2300      	movs	r3, #0
 8005a3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a3c:	6a21      	ldr	r1, [r4, #32]
 8005a3e:	4628      	mov	r0, r5
 8005a40:	47b0      	blx	r6
 8005a42:	1c43      	adds	r3, r0, #1
 8005a44:	89a3      	ldrh	r3, [r4, #12]
 8005a46:	d106      	bne.n	8005a56 <__sflush_r+0x62>
 8005a48:	6829      	ldr	r1, [r5, #0]
 8005a4a:	291d      	cmp	r1, #29
 8005a4c:	d82b      	bhi.n	8005aa6 <__sflush_r+0xb2>
 8005a4e:	4a2a      	ldr	r2, [pc, #168]	@ (8005af8 <__sflush_r+0x104>)
 8005a50:	410a      	asrs	r2, r1
 8005a52:	07d6      	lsls	r6, r2, #31
 8005a54:	d427      	bmi.n	8005aa6 <__sflush_r+0xb2>
 8005a56:	2200      	movs	r2, #0
 8005a58:	6062      	str	r2, [r4, #4]
 8005a5a:	04d9      	lsls	r1, r3, #19
 8005a5c:	6922      	ldr	r2, [r4, #16]
 8005a5e:	6022      	str	r2, [r4, #0]
 8005a60:	d504      	bpl.n	8005a6c <__sflush_r+0x78>
 8005a62:	1c42      	adds	r2, r0, #1
 8005a64:	d101      	bne.n	8005a6a <__sflush_r+0x76>
 8005a66:	682b      	ldr	r3, [r5, #0]
 8005a68:	b903      	cbnz	r3, 8005a6c <__sflush_r+0x78>
 8005a6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005a6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a6e:	602f      	str	r7, [r5, #0]
 8005a70:	b1b9      	cbz	r1, 8005aa2 <__sflush_r+0xae>
 8005a72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a76:	4299      	cmp	r1, r3
 8005a78:	d002      	beq.n	8005a80 <__sflush_r+0x8c>
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	f7ff f9e0 	bl	8004e40 <_free_r>
 8005a80:	2300      	movs	r3, #0
 8005a82:	6363      	str	r3, [r4, #52]	@ 0x34
 8005a84:	e00d      	b.n	8005aa2 <__sflush_r+0xae>
 8005a86:	2301      	movs	r3, #1
 8005a88:	4628      	mov	r0, r5
 8005a8a:	47b0      	blx	r6
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	1c50      	adds	r0, r2, #1
 8005a90:	d1c9      	bne.n	8005a26 <__sflush_r+0x32>
 8005a92:	682b      	ldr	r3, [r5, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d0c6      	beq.n	8005a26 <__sflush_r+0x32>
 8005a98:	2b1d      	cmp	r3, #29
 8005a9a:	d001      	beq.n	8005aa0 <__sflush_r+0xac>
 8005a9c:	2b16      	cmp	r3, #22
 8005a9e:	d11e      	bne.n	8005ade <__sflush_r+0xea>
 8005aa0:	602f      	str	r7, [r5, #0]
 8005aa2:	2000      	movs	r0, #0
 8005aa4:	e022      	b.n	8005aec <__sflush_r+0xf8>
 8005aa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aaa:	b21b      	sxth	r3, r3
 8005aac:	e01b      	b.n	8005ae6 <__sflush_r+0xf2>
 8005aae:	690f      	ldr	r7, [r1, #16]
 8005ab0:	2f00      	cmp	r7, #0
 8005ab2:	d0f6      	beq.n	8005aa2 <__sflush_r+0xae>
 8005ab4:	0793      	lsls	r3, r2, #30
 8005ab6:	680e      	ldr	r6, [r1, #0]
 8005ab8:	bf08      	it	eq
 8005aba:	694b      	ldreq	r3, [r1, #20]
 8005abc:	600f      	str	r7, [r1, #0]
 8005abe:	bf18      	it	ne
 8005ac0:	2300      	movne	r3, #0
 8005ac2:	eba6 0807 	sub.w	r8, r6, r7
 8005ac6:	608b      	str	r3, [r1, #8]
 8005ac8:	f1b8 0f00 	cmp.w	r8, #0
 8005acc:	dde9      	ble.n	8005aa2 <__sflush_r+0xae>
 8005ace:	6a21      	ldr	r1, [r4, #32]
 8005ad0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005ad2:	4643      	mov	r3, r8
 8005ad4:	463a      	mov	r2, r7
 8005ad6:	4628      	mov	r0, r5
 8005ad8:	47b0      	blx	r6
 8005ada:	2800      	cmp	r0, #0
 8005adc:	dc08      	bgt.n	8005af0 <__sflush_r+0xfc>
 8005ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ae6:	81a3      	strh	r3, [r4, #12]
 8005ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005af0:	4407      	add	r7, r0
 8005af2:	eba8 0800 	sub.w	r8, r8, r0
 8005af6:	e7e7      	b.n	8005ac8 <__sflush_r+0xd4>
 8005af8:	dfbffffe 	.word	0xdfbffffe

08005afc <_fflush_r>:
 8005afc:	b538      	push	{r3, r4, r5, lr}
 8005afe:	690b      	ldr	r3, [r1, #16]
 8005b00:	4605      	mov	r5, r0
 8005b02:	460c      	mov	r4, r1
 8005b04:	b913      	cbnz	r3, 8005b0c <_fflush_r+0x10>
 8005b06:	2500      	movs	r5, #0
 8005b08:	4628      	mov	r0, r5
 8005b0a:	bd38      	pop	{r3, r4, r5, pc}
 8005b0c:	b118      	cbz	r0, 8005b16 <_fflush_r+0x1a>
 8005b0e:	6a03      	ldr	r3, [r0, #32]
 8005b10:	b90b      	cbnz	r3, 8005b16 <_fflush_r+0x1a>
 8005b12:	f7fe fa2d 	bl	8003f70 <__sinit>
 8005b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d0f3      	beq.n	8005b06 <_fflush_r+0xa>
 8005b1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b20:	07d0      	lsls	r0, r2, #31
 8005b22:	d404      	bmi.n	8005b2e <_fflush_r+0x32>
 8005b24:	0599      	lsls	r1, r3, #22
 8005b26:	d402      	bmi.n	8005b2e <_fflush_r+0x32>
 8005b28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b2a:	f7fe fb38 	bl	800419e <__retarget_lock_acquire_recursive>
 8005b2e:	4628      	mov	r0, r5
 8005b30:	4621      	mov	r1, r4
 8005b32:	f7ff ff5f 	bl	80059f4 <__sflush_r>
 8005b36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b38:	07da      	lsls	r2, r3, #31
 8005b3a:	4605      	mov	r5, r0
 8005b3c:	d4e4      	bmi.n	8005b08 <_fflush_r+0xc>
 8005b3e:	89a3      	ldrh	r3, [r4, #12]
 8005b40:	059b      	lsls	r3, r3, #22
 8005b42:	d4e1      	bmi.n	8005b08 <_fflush_r+0xc>
 8005b44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b46:	f7fe fb2b 	bl	80041a0 <__retarget_lock_release_recursive>
 8005b4a:	e7dd      	b.n	8005b08 <_fflush_r+0xc>

08005b4c <memmove>:
 8005b4c:	4288      	cmp	r0, r1
 8005b4e:	b510      	push	{r4, lr}
 8005b50:	eb01 0402 	add.w	r4, r1, r2
 8005b54:	d902      	bls.n	8005b5c <memmove+0x10>
 8005b56:	4284      	cmp	r4, r0
 8005b58:	4623      	mov	r3, r4
 8005b5a:	d807      	bhi.n	8005b6c <memmove+0x20>
 8005b5c:	1e43      	subs	r3, r0, #1
 8005b5e:	42a1      	cmp	r1, r4
 8005b60:	d008      	beq.n	8005b74 <memmove+0x28>
 8005b62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b6a:	e7f8      	b.n	8005b5e <memmove+0x12>
 8005b6c:	4402      	add	r2, r0
 8005b6e:	4601      	mov	r1, r0
 8005b70:	428a      	cmp	r2, r1
 8005b72:	d100      	bne.n	8005b76 <memmove+0x2a>
 8005b74:	bd10      	pop	{r4, pc}
 8005b76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b7e:	e7f7      	b.n	8005b70 <memmove+0x24>

08005b80 <_sbrk_r>:
 8005b80:	b538      	push	{r3, r4, r5, lr}
 8005b82:	4d06      	ldr	r5, [pc, #24]	@ (8005b9c <_sbrk_r+0x1c>)
 8005b84:	2300      	movs	r3, #0
 8005b86:	4604      	mov	r4, r0
 8005b88:	4608      	mov	r0, r1
 8005b8a:	602b      	str	r3, [r5, #0]
 8005b8c:	f7fd f836 	bl	8002bfc <_sbrk>
 8005b90:	1c43      	adds	r3, r0, #1
 8005b92:	d102      	bne.n	8005b9a <_sbrk_r+0x1a>
 8005b94:	682b      	ldr	r3, [r5, #0]
 8005b96:	b103      	cbz	r3, 8005b9a <_sbrk_r+0x1a>
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	bd38      	pop	{r3, r4, r5, pc}
 8005b9c:	200003e8 	.word	0x200003e8

08005ba0 <memcpy>:
 8005ba0:	440a      	add	r2, r1
 8005ba2:	4291      	cmp	r1, r2
 8005ba4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ba8:	d100      	bne.n	8005bac <memcpy+0xc>
 8005baa:	4770      	bx	lr
 8005bac:	b510      	push	{r4, lr}
 8005bae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bb6:	4291      	cmp	r1, r2
 8005bb8:	d1f9      	bne.n	8005bae <memcpy+0xe>
 8005bba:	bd10      	pop	{r4, pc}

08005bbc <__assert_func>:
 8005bbc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005bbe:	4614      	mov	r4, r2
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	4b09      	ldr	r3, [pc, #36]	@ (8005be8 <__assert_func+0x2c>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4605      	mov	r5, r0
 8005bc8:	68d8      	ldr	r0, [r3, #12]
 8005bca:	b954      	cbnz	r4, 8005be2 <__assert_func+0x26>
 8005bcc:	4b07      	ldr	r3, [pc, #28]	@ (8005bec <__assert_func+0x30>)
 8005bce:	461c      	mov	r4, r3
 8005bd0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005bd4:	9100      	str	r1, [sp, #0]
 8005bd6:	462b      	mov	r3, r5
 8005bd8:	4905      	ldr	r1, [pc, #20]	@ (8005bf0 <__assert_func+0x34>)
 8005bda:	f000 f86f 	bl	8005cbc <fiprintf>
 8005bde:	f000 f87f 	bl	8005ce0 <abort>
 8005be2:	4b04      	ldr	r3, [pc, #16]	@ (8005bf4 <__assert_func+0x38>)
 8005be4:	e7f4      	b.n	8005bd0 <__assert_func+0x14>
 8005be6:	bf00      	nop
 8005be8:	20000014 	.word	0x20000014
 8005bec:	080073c6 	.word	0x080073c6
 8005bf0:	08007398 	.word	0x08007398
 8005bf4:	0800738b 	.word	0x0800738b

08005bf8 <_calloc_r>:
 8005bf8:	b570      	push	{r4, r5, r6, lr}
 8005bfa:	fba1 5402 	umull	r5, r4, r1, r2
 8005bfe:	b93c      	cbnz	r4, 8005c10 <_calloc_r+0x18>
 8005c00:	4629      	mov	r1, r5
 8005c02:	f7ff f991 	bl	8004f28 <_malloc_r>
 8005c06:	4606      	mov	r6, r0
 8005c08:	b928      	cbnz	r0, 8005c16 <_calloc_r+0x1e>
 8005c0a:	2600      	movs	r6, #0
 8005c0c:	4630      	mov	r0, r6
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
 8005c10:	220c      	movs	r2, #12
 8005c12:	6002      	str	r2, [r0, #0]
 8005c14:	e7f9      	b.n	8005c0a <_calloc_r+0x12>
 8005c16:	462a      	mov	r2, r5
 8005c18:	4621      	mov	r1, r4
 8005c1a:	f7fe fa42 	bl	80040a2 <memset>
 8005c1e:	e7f5      	b.n	8005c0c <_calloc_r+0x14>

08005c20 <__ascii_mbtowc>:
 8005c20:	b082      	sub	sp, #8
 8005c22:	b901      	cbnz	r1, 8005c26 <__ascii_mbtowc+0x6>
 8005c24:	a901      	add	r1, sp, #4
 8005c26:	b142      	cbz	r2, 8005c3a <__ascii_mbtowc+0x1a>
 8005c28:	b14b      	cbz	r3, 8005c3e <__ascii_mbtowc+0x1e>
 8005c2a:	7813      	ldrb	r3, [r2, #0]
 8005c2c:	600b      	str	r3, [r1, #0]
 8005c2e:	7812      	ldrb	r2, [r2, #0]
 8005c30:	1e10      	subs	r0, r2, #0
 8005c32:	bf18      	it	ne
 8005c34:	2001      	movne	r0, #1
 8005c36:	b002      	add	sp, #8
 8005c38:	4770      	bx	lr
 8005c3a:	4610      	mov	r0, r2
 8005c3c:	e7fb      	b.n	8005c36 <__ascii_mbtowc+0x16>
 8005c3e:	f06f 0001 	mvn.w	r0, #1
 8005c42:	e7f8      	b.n	8005c36 <__ascii_mbtowc+0x16>

08005c44 <_realloc_r>:
 8005c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c48:	4680      	mov	r8, r0
 8005c4a:	4615      	mov	r5, r2
 8005c4c:	460c      	mov	r4, r1
 8005c4e:	b921      	cbnz	r1, 8005c5a <_realloc_r+0x16>
 8005c50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c54:	4611      	mov	r1, r2
 8005c56:	f7ff b967 	b.w	8004f28 <_malloc_r>
 8005c5a:	b92a      	cbnz	r2, 8005c68 <_realloc_r+0x24>
 8005c5c:	f7ff f8f0 	bl	8004e40 <_free_r>
 8005c60:	2400      	movs	r4, #0
 8005c62:	4620      	mov	r0, r4
 8005c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c68:	f000 f841 	bl	8005cee <_malloc_usable_size_r>
 8005c6c:	4285      	cmp	r5, r0
 8005c6e:	4606      	mov	r6, r0
 8005c70:	d802      	bhi.n	8005c78 <_realloc_r+0x34>
 8005c72:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005c76:	d8f4      	bhi.n	8005c62 <_realloc_r+0x1e>
 8005c78:	4629      	mov	r1, r5
 8005c7a:	4640      	mov	r0, r8
 8005c7c:	f7ff f954 	bl	8004f28 <_malloc_r>
 8005c80:	4607      	mov	r7, r0
 8005c82:	2800      	cmp	r0, #0
 8005c84:	d0ec      	beq.n	8005c60 <_realloc_r+0x1c>
 8005c86:	42b5      	cmp	r5, r6
 8005c88:	462a      	mov	r2, r5
 8005c8a:	4621      	mov	r1, r4
 8005c8c:	bf28      	it	cs
 8005c8e:	4632      	movcs	r2, r6
 8005c90:	f7ff ff86 	bl	8005ba0 <memcpy>
 8005c94:	4621      	mov	r1, r4
 8005c96:	4640      	mov	r0, r8
 8005c98:	f7ff f8d2 	bl	8004e40 <_free_r>
 8005c9c:	463c      	mov	r4, r7
 8005c9e:	e7e0      	b.n	8005c62 <_realloc_r+0x1e>

08005ca0 <__ascii_wctomb>:
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	4608      	mov	r0, r1
 8005ca4:	b141      	cbz	r1, 8005cb8 <__ascii_wctomb+0x18>
 8005ca6:	2aff      	cmp	r2, #255	@ 0xff
 8005ca8:	d904      	bls.n	8005cb4 <__ascii_wctomb+0x14>
 8005caa:	228a      	movs	r2, #138	@ 0x8a
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb2:	4770      	bx	lr
 8005cb4:	700a      	strb	r2, [r1, #0]
 8005cb6:	2001      	movs	r0, #1
 8005cb8:	4770      	bx	lr
	...

08005cbc <fiprintf>:
 8005cbc:	b40e      	push	{r1, r2, r3}
 8005cbe:	b503      	push	{r0, r1, lr}
 8005cc0:	4601      	mov	r1, r0
 8005cc2:	ab03      	add	r3, sp, #12
 8005cc4:	4805      	ldr	r0, [pc, #20]	@ (8005cdc <fiprintf+0x20>)
 8005cc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cca:	6800      	ldr	r0, [r0, #0]
 8005ccc:	9301      	str	r3, [sp, #4]
 8005cce:	f000 f83f 	bl	8005d50 <_vfiprintf_r>
 8005cd2:	b002      	add	sp, #8
 8005cd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cd8:	b003      	add	sp, #12
 8005cda:	4770      	bx	lr
 8005cdc:	20000014 	.word	0x20000014

08005ce0 <abort>:
 8005ce0:	b508      	push	{r3, lr}
 8005ce2:	2006      	movs	r0, #6
 8005ce4:	f000 fa08 	bl	80060f8 <raise>
 8005ce8:	2001      	movs	r0, #1
 8005cea:	f7fc ff0f 	bl	8002b0c <_exit>

08005cee <_malloc_usable_size_r>:
 8005cee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cf2:	1f18      	subs	r0, r3, #4
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	bfbc      	itt	lt
 8005cf8:	580b      	ldrlt	r3, [r1, r0]
 8005cfa:	18c0      	addlt	r0, r0, r3
 8005cfc:	4770      	bx	lr

08005cfe <__sfputc_r>:
 8005cfe:	6893      	ldr	r3, [r2, #8]
 8005d00:	3b01      	subs	r3, #1
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	b410      	push	{r4}
 8005d06:	6093      	str	r3, [r2, #8]
 8005d08:	da08      	bge.n	8005d1c <__sfputc_r+0x1e>
 8005d0a:	6994      	ldr	r4, [r2, #24]
 8005d0c:	42a3      	cmp	r3, r4
 8005d0e:	db01      	blt.n	8005d14 <__sfputc_r+0x16>
 8005d10:	290a      	cmp	r1, #10
 8005d12:	d103      	bne.n	8005d1c <__sfputc_r+0x1e>
 8005d14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d18:	f000 b932 	b.w	8005f80 <__swbuf_r>
 8005d1c:	6813      	ldr	r3, [r2, #0]
 8005d1e:	1c58      	adds	r0, r3, #1
 8005d20:	6010      	str	r0, [r2, #0]
 8005d22:	7019      	strb	r1, [r3, #0]
 8005d24:	4608      	mov	r0, r1
 8005d26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <__sfputs_r>:
 8005d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d2e:	4606      	mov	r6, r0
 8005d30:	460f      	mov	r7, r1
 8005d32:	4614      	mov	r4, r2
 8005d34:	18d5      	adds	r5, r2, r3
 8005d36:	42ac      	cmp	r4, r5
 8005d38:	d101      	bne.n	8005d3e <__sfputs_r+0x12>
 8005d3a:	2000      	movs	r0, #0
 8005d3c:	e007      	b.n	8005d4e <__sfputs_r+0x22>
 8005d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d42:	463a      	mov	r2, r7
 8005d44:	4630      	mov	r0, r6
 8005d46:	f7ff ffda 	bl	8005cfe <__sfputc_r>
 8005d4a:	1c43      	adds	r3, r0, #1
 8005d4c:	d1f3      	bne.n	8005d36 <__sfputs_r+0xa>
 8005d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005d50 <_vfiprintf_r>:
 8005d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d54:	460d      	mov	r5, r1
 8005d56:	b09d      	sub	sp, #116	@ 0x74
 8005d58:	4614      	mov	r4, r2
 8005d5a:	4698      	mov	r8, r3
 8005d5c:	4606      	mov	r6, r0
 8005d5e:	b118      	cbz	r0, 8005d68 <_vfiprintf_r+0x18>
 8005d60:	6a03      	ldr	r3, [r0, #32]
 8005d62:	b90b      	cbnz	r3, 8005d68 <_vfiprintf_r+0x18>
 8005d64:	f7fe f904 	bl	8003f70 <__sinit>
 8005d68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d6a:	07d9      	lsls	r1, r3, #31
 8005d6c:	d405      	bmi.n	8005d7a <_vfiprintf_r+0x2a>
 8005d6e:	89ab      	ldrh	r3, [r5, #12]
 8005d70:	059a      	lsls	r2, r3, #22
 8005d72:	d402      	bmi.n	8005d7a <_vfiprintf_r+0x2a>
 8005d74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d76:	f7fe fa12 	bl	800419e <__retarget_lock_acquire_recursive>
 8005d7a:	89ab      	ldrh	r3, [r5, #12]
 8005d7c:	071b      	lsls	r3, r3, #28
 8005d7e:	d501      	bpl.n	8005d84 <_vfiprintf_r+0x34>
 8005d80:	692b      	ldr	r3, [r5, #16]
 8005d82:	b99b      	cbnz	r3, 8005dac <_vfiprintf_r+0x5c>
 8005d84:	4629      	mov	r1, r5
 8005d86:	4630      	mov	r0, r6
 8005d88:	f000 f938 	bl	8005ffc <__swsetup_r>
 8005d8c:	b170      	cbz	r0, 8005dac <_vfiprintf_r+0x5c>
 8005d8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d90:	07dc      	lsls	r4, r3, #31
 8005d92:	d504      	bpl.n	8005d9e <_vfiprintf_r+0x4e>
 8005d94:	f04f 30ff 	mov.w	r0, #4294967295
 8005d98:	b01d      	add	sp, #116	@ 0x74
 8005d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d9e:	89ab      	ldrh	r3, [r5, #12]
 8005da0:	0598      	lsls	r0, r3, #22
 8005da2:	d4f7      	bmi.n	8005d94 <_vfiprintf_r+0x44>
 8005da4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005da6:	f7fe f9fb 	bl	80041a0 <__retarget_lock_release_recursive>
 8005daa:	e7f3      	b.n	8005d94 <_vfiprintf_r+0x44>
 8005dac:	2300      	movs	r3, #0
 8005dae:	9309      	str	r3, [sp, #36]	@ 0x24
 8005db0:	2320      	movs	r3, #32
 8005db2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005db6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005dba:	2330      	movs	r3, #48	@ 0x30
 8005dbc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005f6c <_vfiprintf_r+0x21c>
 8005dc0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005dc4:	f04f 0901 	mov.w	r9, #1
 8005dc8:	4623      	mov	r3, r4
 8005dca:	469a      	mov	sl, r3
 8005dcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005dd0:	b10a      	cbz	r2, 8005dd6 <_vfiprintf_r+0x86>
 8005dd2:	2a25      	cmp	r2, #37	@ 0x25
 8005dd4:	d1f9      	bne.n	8005dca <_vfiprintf_r+0x7a>
 8005dd6:	ebba 0b04 	subs.w	fp, sl, r4
 8005dda:	d00b      	beq.n	8005df4 <_vfiprintf_r+0xa4>
 8005ddc:	465b      	mov	r3, fp
 8005dde:	4622      	mov	r2, r4
 8005de0:	4629      	mov	r1, r5
 8005de2:	4630      	mov	r0, r6
 8005de4:	f7ff ffa2 	bl	8005d2c <__sfputs_r>
 8005de8:	3001      	adds	r0, #1
 8005dea:	f000 80a7 	beq.w	8005f3c <_vfiprintf_r+0x1ec>
 8005dee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005df0:	445a      	add	r2, fp
 8005df2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005df4:	f89a 3000 	ldrb.w	r3, [sl]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f000 809f 	beq.w	8005f3c <_vfiprintf_r+0x1ec>
 8005dfe:	2300      	movs	r3, #0
 8005e00:	f04f 32ff 	mov.w	r2, #4294967295
 8005e04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e08:	f10a 0a01 	add.w	sl, sl, #1
 8005e0c:	9304      	str	r3, [sp, #16]
 8005e0e:	9307      	str	r3, [sp, #28]
 8005e10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e14:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e16:	4654      	mov	r4, sl
 8005e18:	2205      	movs	r2, #5
 8005e1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e1e:	4853      	ldr	r0, [pc, #332]	@ (8005f6c <_vfiprintf_r+0x21c>)
 8005e20:	f7fa f9d6 	bl	80001d0 <memchr>
 8005e24:	9a04      	ldr	r2, [sp, #16]
 8005e26:	b9d8      	cbnz	r0, 8005e60 <_vfiprintf_r+0x110>
 8005e28:	06d1      	lsls	r1, r2, #27
 8005e2a:	bf44      	itt	mi
 8005e2c:	2320      	movmi	r3, #32
 8005e2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e32:	0713      	lsls	r3, r2, #28
 8005e34:	bf44      	itt	mi
 8005e36:	232b      	movmi	r3, #43	@ 0x2b
 8005e38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e3c:	f89a 3000 	ldrb.w	r3, [sl]
 8005e40:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e42:	d015      	beq.n	8005e70 <_vfiprintf_r+0x120>
 8005e44:	9a07      	ldr	r2, [sp, #28]
 8005e46:	4654      	mov	r4, sl
 8005e48:	2000      	movs	r0, #0
 8005e4a:	f04f 0c0a 	mov.w	ip, #10
 8005e4e:	4621      	mov	r1, r4
 8005e50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e54:	3b30      	subs	r3, #48	@ 0x30
 8005e56:	2b09      	cmp	r3, #9
 8005e58:	d94b      	bls.n	8005ef2 <_vfiprintf_r+0x1a2>
 8005e5a:	b1b0      	cbz	r0, 8005e8a <_vfiprintf_r+0x13a>
 8005e5c:	9207      	str	r2, [sp, #28]
 8005e5e:	e014      	b.n	8005e8a <_vfiprintf_r+0x13a>
 8005e60:	eba0 0308 	sub.w	r3, r0, r8
 8005e64:	fa09 f303 	lsl.w	r3, r9, r3
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	9304      	str	r3, [sp, #16]
 8005e6c:	46a2      	mov	sl, r4
 8005e6e:	e7d2      	b.n	8005e16 <_vfiprintf_r+0xc6>
 8005e70:	9b03      	ldr	r3, [sp, #12]
 8005e72:	1d19      	adds	r1, r3, #4
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	9103      	str	r1, [sp, #12]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	bfbb      	ittet	lt
 8005e7c:	425b      	neglt	r3, r3
 8005e7e:	f042 0202 	orrlt.w	r2, r2, #2
 8005e82:	9307      	strge	r3, [sp, #28]
 8005e84:	9307      	strlt	r3, [sp, #28]
 8005e86:	bfb8      	it	lt
 8005e88:	9204      	strlt	r2, [sp, #16]
 8005e8a:	7823      	ldrb	r3, [r4, #0]
 8005e8c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e8e:	d10a      	bne.n	8005ea6 <_vfiprintf_r+0x156>
 8005e90:	7863      	ldrb	r3, [r4, #1]
 8005e92:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e94:	d132      	bne.n	8005efc <_vfiprintf_r+0x1ac>
 8005e96:	9b03      	ldr	r3, [sp, #12]
 8005e98:	1d1a      	adds	r2, r3, #4
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	9203      	str	r2, [sp, #12]
 8005e9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005ea2:	3402      	adds	r4, #2
 8005ea4:	9305      	str	r3, [sp, #20]
 8005ea6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005f7c <_vfiprintf_r+0x22c>
 8005eaa:	7821      	ldrb	r1, [r4, #0]
 8005eac:	2203      	movs	r2, #3
 8005eae:	4650      	mov	r0, sl
 8005eb0:	f7fa f98e 	bl	80001d0 <memchr>
 8005eb4:	b138      	cbz	r0, 8005ec6 <_vfiprintf_r+0x176>
 8005eb6:	9b04      	ldr	r3, [sp, #16]
 8005eb8:	eba0 000a 	sub.w	r0, r0, sl
 8005ebc:	2240      	movs	r2, #64	@ 0x40
 8005ebe:	4082      	lsls	r2, r0
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	3401      	adds	r4, #1
 8005ec4:	9304      	str	r3, [sp, #16]
 8005ec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eca:	4829      	ldr	r0, [pc, #164]	@ (8005f70 <_vfiprintf_r+0x220>)
 8005ecc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ed0:	2206      	movs	r2, #6
 8005ed2:	f7fa f97d 	bl	80001d0 <memchr>
 8005ed6:	2800      	cmp	r0, #0
 8005ed8:	d03f      	beq.n	8005f5a <_vfiprintf_r+0x20a>
 8005eda:	4b26      	ldr	r3, [pc, #152]	@ (8005f74 <_vfiprintf_r+0x224>)
 8005edc:	bb1b      	cbnz	r3, 8005f26 <_vfiprintf_r+0x1d6>
 8005ede:	9b03      	ldr	r3, [sp, #12]
 8005ee0:	3307      	adds	r3, #7
 8005ee2:	f023 0307 	bic.w	r3, r3, #7
 8005ee6:	3308      	adds	r3, #8
 8005ee8:	9303      	str	r3, [sp, #12]
 8005eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eec:	443b      	add	r3, r7
 8005eee:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ef0:	e76a      	b.n	8005dc8 <_vfiprintf_r+0x78>
 8005ef2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ef6:	460c      	mov	r4, r1
 8005ef8:	2001      	movs	r0, #1
 8005efa:	e7a8      	b.n	8005e4e <_vfiprintf_r+0xfe>
 8005efc:	2300      	movs	r3, #0
 8005efe:	3401      	adds	r4, #1
 8005f00:	9305      	str	r3, [sp, #20]
 8005f02:	4619      	mov	r1, r3
 8005f04:	f04f 0c0a 	mov.w	ip, #10
 8005f08:	4620      	mov	r0, r4
 8005f0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f0e:	3a30      	subs	r2, #48	@ 0x30
 8005f10:	2a09      	cmp	r2, #9
 8005f12:	d903      	bls.n	8005f1c <_vfiprintf_r+0x1cc>
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d0c6      	beq.n	8005ea6 <_vfiprintf_r+0x156>
 8005f18:	9105      	str	r1, [sp, #20]
 8005f1a:	e7c4      	b.n	8005ea6 <_vfiprintf_r+0x156>
 8005f1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f20:	4604      	mov	r4, r0
 8005f22:	2301      	movs	r3, #1
 8005f24:	e7f0      	b.n	8005f08 <_vfiprintf_r+0x1b8>
 8005f26:	ab03      	add	r3, sp, #12
 8005f28:	9300      	str	r3, [sp, #0]
 8005f2a:	462a      	mov	r2, r5
 8005f2c:	4b12      	ldr	r3, [pc, #72]	@ (8005f78 <_vfiprintf_r+0x228>)
 8005f2e:	a904      	add	r1, sp, #16
 8005f30:	4630      	mov	r0, r6
 8005f32:	f7fd fbd9 	bl	80036e8 <_printf_float>
 8005f36:	4607      	mov	r7, r0
 8005f38:	1c78      	adds	r0, r7, #1
 8005f3a:	d1d6      	bne.n	8005eea <_vfiprintf_r+0x19a>
 8005f3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f3e:	07d9      	lsls	r1, r3, #31
 8005f40:	d405      	bmi.n	8005f4e <_vfiprintf_r+0x1fe>
 8005f42:	89ab      	ldrh	r3, [r5, #12]
 8005f44:	059a      	lsls	r2, r3, #22
 8005f46:	d402      	bmi.n	8005f4e <_vfiprintf_r+0x1fe>
 8005f48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f4a:	f7fe f929 	bl	80041a0 <__retarget_lock_release_recursive>
 8005f4e:	89ab      	ldrh	r3, [r5, #12]
 8005f50:	065b      	lsls	r3, r3, #25
 8005f52:	f53f af1f 	bmi.w	8005d94 <_vfiprintf_r+0x44>
 8005f56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f58:	e71e      	b.n	8005d98 <_vfiprintf_r+0x48>
 8005f5a:	ab03      	add	r3, sp, #12
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	462a      	mov	r2, r5
 8005f60:	4b05      	ldr	r3, [pc, #20]	@ (8005f78 <_vfiprintf_r+0x228>)
 8005f62:	a904      	add	r1, sp, #16
 8005f64:	4630      	mov	r0, r6
 8005f66:	f7fd fe57 	bl	8003c18 <_printf_i>
 8005f6a:	e7e4      	b.n	8005f36 <_vfiprintf_r+0x1e6>
 8005f6c:	08007370 	.word	0x08007370
 8005f70:	0800737a 	.word	0x0800737a
 8005f74:	080036e9 	.word	0x080036e9
 8005f78:	08005d2d 	.word	0x08005d2d
 8005f7c:	08007376 	.word	0x08007376

08005f80 <__swbuf_r>:
 8005f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f82:	460e      	mov	r6, r1
 8005f84:	4614      	mov	r4, r2
 8005f86:	4605      	mov	r5, r0
 8005f88:	b118      	cbz	r0, 8005f92 <__swbuf_r+0x12>
 8005f8a:	6a03      	ldr	r3, [r0, #32]
 8005f8c:	b90b      	cbnz	r3, 8005f92 <__swbuf_r+0x12>
 8005f8e:	f7fd ffef 	bl	8003f70 <__sinit>
 8005f92:	69a3      	ldr	r3, [r4, #24]
 8005f94:	60a3      	str	r3, [r4, #8]
 8005f96:	89a3      	ldrh	r3, [r4, #12]
 8005f98:	071a      	lsls	r2, r3, #28
 8005f9a:	d501      	bpl.n	8005fa0 <__swbuf_r+0x20>
 8005f9c:	6923      	ldr	r3, [r4, #16]
 8005f9e:	b943      	cbnz	r3, 8005fb2 <__swbuf_r+0x32>
 8005fa0:	4621      	mov	r1, r4
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	f000 f82a 	bl	8005ffc <__swsetup_r>
 8005fa8:	b118      	cbz	r0, 8005fb2 <__swbuf_r+0x32>
 8005faa:	f04f 37ff 	mov.w	r7, #4294967295
 8005fae:	4638      	mov	r0, r7
 8005fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fb2:	6823      	ldr	r3, [r4, #0]
 8005fb4:	6922      	ldr	r2, [r4, #16]
 8005fb6:	1a98      	subs	r0, r3, r2
 8005fb8:	6963      	ldr	r3, [r4, #20]
 8005fba:	b2f6      	uxtb	r6, r6
 8005fbc:	4283      	cmp	r3, r0
 8005fbe:	4637      	mov	r7, r6
 8005fc0:	dc05      	bgt.n	8005fce <__swbuf_r+0x4e>
 8005fc2:	4621      	mov	r1, r4
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	f7ff fd99 	bl	8005afc <_fflush_r>
 8005fca:	2800      	cmp	r0, #0
 8005fcc:	d1ed      	bne.n	8005faa <__swbuf_r+0x2a>
 8005fce:	68a3      	ldr	r3, [r4, #8]
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	60a3      	str	r3, [r4, #8]
 8005fd4:	6823      	ldr	r3, [r4, #0]
 8005fd6:	1c5a      	adds	r2, r3, #1
 8005fd8:	6022      	str	r2, [r4, #0]
 8005fda:	701e      	strb	r6, [r3, #0]
 8005fdc:	6962      	ldr	r2, [r4, #20]
 8005fde:	1c43      	adds	r3, r0, #1
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d004      	beq.n	8005fee <__swbuf_r+0x6e>
 8005fe4:	89a3      	ldrh	r3, [r4, #12]
 8005fe6:	07db      	lsls	r3, r3, #31
 8005fe8:	d5e1      	bpl.n	8005fae <__swbuf_r+0x2e>
 8005fea:	2e0a      	cmp	r6, #10
 8005fec:	d1df      	bne.n	8005fae <__swbuf_r+0x2e>
 8005fee:	4621      	mov	r1, r4
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	f7ff fd83 	bl	8005afc <_fflush_r>
 8005ff6:	2800      	cmp	r0, #0
 8005ff8:	d0d9      	beq.n	8005fae <__swbuf_r+0x2e>
 8005ffa:	e7d6      	b.n	8005faa <__swbuf_r+0x2a>

08005ffc <__swsetup_r>:
 8005ffc:	b538      	push	{r3, r4, r5, lr}
 8005ffe:	4b29      	ldr	r3, [pc, #164]	@ (80060a4 <__swsetup_r+0xa8>)
 8006000:	4605      	mov	r5, r0
 8006002:	6818      	ldr	r0, [r3, #0]
 8006004:	460c      	mov	r4, r1
 8006006:	b118      	cbz	r0, 8006010 <__swsetup_r+0x14>
 8006008:	6a03      	ldr	r3, [r0, #32]
 800600a:	b90b      	cbnz	r3, 8006010 <__swsetup_r+0x14>
 800600c:	f7fd ffb0 	bl	8003f70 <__sinit>
 8006010:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006014:	0719      	lsls	r1, r3, #28
 8006016:	d422      	bmi.n	800605e <__swsetup_r+0x62>
 8006018:	06da      	lsls	r2, r3, #27
 800601a:	d407      	bmi.n	800602c <__swsetup_r+0x30>
 800601c:	2209      	movs	r2, #9
 800601e:	602a      	str	r2, [r5, #0]
 8006020:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006024:	81a3      	strh	r3, [r4, #12]
 8006026:	f04f 30ff 	mov.w	r0, #4294967295
 800602a:	e033      	b.n	8006094 <__swsetup_r+0x98>
 800602c:	0758      	lsls	r0, r3, #29
 800602e:	d512      	bpl.n	8006056 <__swsetup_r+0x5a>
 8006030:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006032:	b141      	cbz	r1, 8006046 <__swsetup_r+0x4a>
 8006034:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006038:	4299      	cmp	r1, r3
 800603a:	d002      	beq.n	8006042 <__swsetup_r+0x46>
 800603c:	4628      	mov	r0, r5
 800603e:	f7fe feff 	bl	8004e40 <_free_r>
 8006042:	2300      	movs	r3, #0
 8006044:	6363      	str	r3, [r4, #52]	@ 0x34
 8006046:	89a3      	ldrh	r3, [r4, #12]
 8006048:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800604c:	81a3      	strh	r3, [r4, #12]
 800604e:	2300      	movs	r3, #0
 8006050:	6063      	str	r3, [r4, #4]
 8006052:	6923      	ldr	r3, [r4, #16]
 8006054:	6023      	str	r3, [r4, #0]
 8006056:	89a3      	ldrh	r3, [r4, #12]
 8006058:	f043 0308 	orr.w	r3, r3, #8
 800605c:	81a3      	strh	r3, [r4, #12]
 800605e:	6923      	ldr	r3, [r4, #16]
 8006060:	b94b      	cbnz	r3, 8006076 <__swsetup_r+0x7a>
 8006062:	89a3      	ldrh	r3, [r4, #12]
 8006064:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006068:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800606c:	d003      	beq.n	8006076 <__swsetup_r+0x7a>
 800606e:	4621      	mov	r1, r4
 8006070:	4628      	mov	r0, r5
 8006072:	f000 f883 	bl	800617c <__smakebuf_r>
 8006076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800607a:	f013 0201 	ands.w	r2, r3, #1
 800607e:	d00a      	beq.n	8006096 <__swsetup_r+0x9a>
 8006080:	2200      	movs	r2, #0
 8006082:	60a2      	str	r2, [r4, #8]
 8006084:	6962      	ldr	r2, [r4, #20]
 8006086:	4252      	negs	r2, r2
 8006088:	61a2      	str	r2, [r4, #24]
 800608a:	6922      	ldr	r2, [r4, #16]
 800608c:	b942      	cbnz	r2, 80060a0 <__swsetup_r+0xa4>
 800608e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006092:	d1c5      	bne.n	8006020 <__swsetup_r+0x24>
 8006094:	bd38      	pop	{r3, r4, r5, pc}
 8006096:	0799      	lsls	r1, r3, #30
 8006098:	bf58      	it	pl
 800609a:	6962      	ldrpl	r2, [r4, #20]
 800609c:	60a2      	str	r2, [r4, #8]
 800609e:	e7f4      	b.n	800608a <__swsetup_r+0x8e>
 80060a0:	2000      	movs	r0, #0
 80060a2:	e7f7      	b.n	8006094 <__swsetup_r+0x98>
 80060a4:	20000014 	.word	0x20000014

080060a8 <_raise_r>:
 80060a8:	291f      	cmp	r1, #31
 80060aa:	b538      	push	{r3, r4, r5, lr}
 80060ac:	4605      	mov	r5, r0
 80060ae:	460c      	mov	r4, r1
 80060b0:	d904      	bls.n	80060bc <_raise_r+0x14>
 80060b2:	2316      	movs	r3, #22
 80060b4:	6003      	str	r3, [r0, #0]
 80060b6:	f04f 30ff 	mov.w	r0, #4294967295
 80060ba:	bd38      	pop	{r3, r4, r5, pc}
 80060bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80060be:	b112      	cbz	r2, 80060c6 <_raise_r+0x1e>
 80060c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060c4:	b94b      	cbnz	r3, 80060da <_raise_r+0x32>
 80060c6:	4628      	mov	r0, r5
 80060c8:	f000 f830 	bl	800612c <_getpid_r>
 80060cc:	4622      	mov	r2, r4
 80060ce:	4601      	mov	r1, r0
 80060d0:	4628      	mov	r0, r5
 80060d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060d6:	f000 b817 	b.w	8006108 <_kill_r>
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d00a      	beq.n	80060f4 <_raise_r+0x4c>
 80060de:	1c59      	adds	r1, r3, #1
 80060e0:	d103      	bne.n	80060ea <_raise_r+0x42>
 80060e2:	2316      	movs	r3, #22
 80060e4:	6003      	str	r3, [r0, #0]
 80060e6:	2001      	movs	r0, #1
 80060e8:	e7e7      	b.n	80060ba <_raise_r+0x12>
 80060ea:	2100      	movs	r1, #0
 80060ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80060f0:	4620      	mov	r0, r4
 80060f2:	4798      	blx	r3
 80060f4:	2000      	movs	r0, #0
 80060f6:	e7e0      	b.n	80060ba <_raise_r+0x12>

080060f8 <raise>:
 80060f8:	4b02      	ldr	r3, [pc, #8]	@ (8006104 <raise+0xc>)
 80060fa:	4601      	mov	r1, r0
 80060fc:	6818      	ldr	r0, [r3, #0]
 80060fe:	f7ff bfd3 	b.w	80060a8 <_raise_r>
 8006102:	bf00      	nop
 8006104:	20000014 	.word	0x20000014

08006108 <_kill_r>:
 8006108:	b538      	push	{r3, r4, r5, lr}
 800610a:	4d07      	ldr	r5, [pc, #28]	@ (8006128 <_kill_r+0x20>)
 800610c:	2300      	movs	r3, #0
 800610e:	4604      	mov	r4, r0
 8006110:	4608      	mov	r0, r1
 8006112:	4611      	mov	r1, r2
 8006114:	602b      	str	r3, [r5, #0]
 8006116:	f7fc fce9 	bl	8002aec <_kill>
 800611a:	1c43      	adds	r3, r0, #1
 800611c:	d102      	bne.n	8006124 <_kill_r+0x1c>
 800611e:	682b      	ldr	r3, [r5, #0]
 8006120:	b103      	cbz	r3, 8006124 <_kill_r+0x1c>
 8006122:	6023      	str	r3, [r4, #0]
 8006124:	bd38      	pop	{r3, r4, r5, pc}
 8006126:	bf00      	nop
 8006128:	200003e8 	.word	0x200003e8

0800612c <_getpid_r>:
 800612c:	f7fc bcd6 	b.w	8002adc <_getpid>

08006130 <__swhatbuf_r>:
 8006130:	b570      	push	{r4, r5, r6, lr}
 8006132:	460c      	mov	r4, r1
 8006134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006138:	2900      	cmp	r1, #0
 800613a:	b096      	sub	sp, #88	@ 0x58
 800613c:	4615      	mov	r5, r2
 800613e:	461e      	mov	r6, r3
 8006140:	da0d      	bge.n	800615e <__swhatbuf_r+0x2e>
 8006142:	89a3      	ldrh	r3, [r4, #12]
 8006144:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006148:	f04f 0100 	mov.w	r1, #0
 800614c:	bf14      	ite	ne
 800614e:	2340      	movne	r3, #64	@ 0x40
 8006150:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006154:	2000      	movs	r0, #0
 8006156:	6031      	str	r1, [r6, #0]
 8006158:	602b      	str	r3, [r5, #0]
 800615a:	b016      	add	sp, #88	@ 0x58
 800615c:	bd70      	pop	{r4, r5, r6, pc}
 800615e:	466a      	mov	r2, sp
 8006160:	f000 f848 	bl	80061f4 <_fstat_r>
 8006164:	2800      	cmp	r0, #0
 8006166:	dbec      	blt.n	8006142 <__swhatbuf_r+0x12>
 8006168:	9901      	ldr	r1, [sp, #4]
 800616a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800616e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006172:	4259      	negs	r1, r3
 8006174:	4159      	adcs	r1, r3
 8006176:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800617a:	e7eb      	b.n	8006154 <__swhatbuf_r+0x24>

0800617c <__smakebuf_r>:
 800617c:	898b      	ldrh	r3, [r1, #12]
 800617e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006180:	079d      	lsls	r5, r3, #30
 8006182:	4606      	mov	r6, r0
 8006184:	460c      	mov	r4, r1
 8006186:	d507      	bpl.n	8006198 <__smakebuf_r+0x1c>
 8006188:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800618c:	6023      	str	r3, [r4, #0]
 800618e:	6123      	str	r3, [r4, #16]
 8006190:	2301      	movs	r3, #1
 8006192:	6163      	str	r3, [r4, #20]
 8006194:	b003      	add	sp, #12
 8006196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006198:	ab01      	add	r3, sp, #4
 800619a:	466a      	mov	r2, sp
 800619c:	f7ff ffc8 	bl	8006130 <__swhatbuf_r>
 80061a0:	9f00      	ldr	r7, [sp, #0]
 80061a2:	4605      	mov	r5, r0
 80061a4:	4639      	mov	r1, r7
 80061a6:	4630      	mov	r0, r6
 80061a8:	f7fe febe 	bl	8004f28 <_malloc_r>
 80061ac:	b948      	cbnz	r0, 80061c2 <__smakebuf_r+0x46>
 80061ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061b2:	059a      	lsls	r2, r3, #22
 80061b4:	d4ee      	bmi.n	8006194 <__smakebuf_r+0x18>
 80061b6:	f023 0303 	bic.w	r3, r3, #3
 80061ba:	f043 0302 	orr.w	r3, r3, #2
 80061be:	81a3      	strh	r3, [r4, #12]
 80061c0:	e7e2      	b.n	8006188 <__smakebuf_r+0xc>
 80061c2:	89a3      	ldrh	r3, [r4, #12]
 80061c4:	6020      	str	r0, [r4, #0]
 80061c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061ca:	81a3      	strh	r3, [r4, #12]
 80061cc:	9b01      	ldr	r3, [sp, #4]
 80061ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80061d2:	b15b      	cbz	r3, 80061ec <__smakebuf_r+0x70>
 80061d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061d8:	4630      	mov	r0, r6
 80061da:	f000 f81d 	bl	8006218 <_isatty_r>
 80061de:	b128      	cbz	r0, 80061ec <__smakebuf_r+0x70>
 80061e0:	89a3      	ldrh	r3, [r4, #12]
 80061e2:	f023 0303 	bic.w	r3, r3, #3
 80061e6:	f043 0301 	orr.w	r3, r3, #1
 80061ea:	81a3      	strh	r3, [r4, #12]
 80061ec:	89a3      	ldrh	r3, [r4, #12]
 80061ee:	431d      	orrs	r5, r3
 80061f0:	81a5      	strh	r5, [r4, #12]
 80061f2:	e7cf      	b.n	8006194 <__smakebuf_r+0x18>

080061f4 <_fstat_r>:
 80061f4:	b538      	push	{r3, r4, r5, lr}
 80061f6:	4d07      	ldr	r5, [pc, #28]	@ (8006214 <_fstat_r+0x20>)
 80061f8:	2300      	movs	r3, #0
 80061fa:	4604      	mov	r4, r0
 80061fc:	4608      	mov	r0, r1
 80061fe:	4611      	mov	r1, r2
 8006200:	602b      	str	r3, [r5, #0]
 8006202:	f7fc fcd3 	bl	8002bac <_fstat>
 8006206:	1c43      	adds	r3, r0, #1
 8006208:	d102      	bne.n	8006210 <_fstat_r+0x1c>
 800620a:	682b      	ldr	r3, [r5, #0]
 800620c:	b103      	cbz	r3, 8006210 <_fstat_r+0x1c>
 800620e:	6023      	str	r3, [r4, #0]
 8006210:	bd38      	pop	{r3, r4, r5, pc}
 8006212:	bf00      	nop
 8006214:	200003e8 	.word	0x200003e8

08006218 <_isatty_r>:
 8006218:	b538      	push	{r3, r4, r5, lr}
 800621a:	4d06      	ldr	r5, [pc, #24]	@ (8006234 <_isatty_r+0x1c>)
 800621c:	2300      	movs	r3, #0
 800621e:	4604      	mov	r4, r0
 8006220:	4608      	mov	r0, r1
 8006222:	602b      	str	r3, [r5, #0]
 8006224:	f7fc fcd2 	bl	8002bcc <_isatty>
 8006228:	1c43      	adds	r3, r0, #1
 800622a:	d102      	bne.n	8006232 <_isatty_r+0x1a>
 800622c:	682b      	ldr	r3, [r5, #0]
 800622e:	b103      	cbz	r3, 8006232 <_isatty_r+0x1a>
 8006230:	6023      	str	r3, [r4, #0]
 8006232:	bd38      	pop	{r3, r4, r5, pc}
 8006234:	200003e8 	.word	0x200003e8

08006238 <pow>:
 8006238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800623a:	ed2d 8b02 	vpush	{d8}
 800623e:	eeb0 8a40 	vmov.f32	s16, s0
 8006242:	eef0 8a60 	vmov.f32	s17, s1
 8006246:	ec55 4b11 	vmov	r4, r5, d1
 800624a:	f000 f871 	bl	8006330 <__ieee754_pow>
 800624e:	4622      	mov	r2, r4
 8006250:	462b      	mov	r3, r5
 8006252:	4620      	mov	r0, r4
 8006254:	4629      	mov	r1, r5
 8006256:	ec57 6b10 	vmov	r6, r7, d0
 800625a:	f7fa fc67 	bl	8000b2c <__aeabi_dcmpun>
 800625e:	2800      	cmp	r0, #0
 8006260:	d13b      	bne.n	80062da <pow+0xa2>
 8006262:	ec51 0b18 	vmov	r0, r1, d8
 8006266:	2200      	movs	r2, #0
 8006268:	2300      	movs	r3, #0
 800626a:	f7fa fc2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800626e:	b1b8      	cbz	r0, 80062a0 <pow+0x68>
 8006270:	2200      	movs	r2, #0
 8006272:	2300      	movs	r3, #0
 8006274:	4620      	mov	r0, r4
 8006276:	4629      	mov	r1, r5
 8006278:	f7fa fc26 	bl	8000ac8 <__aeabi_dcmpeq>
 800627c:	2800      	cmp	r0, #0
 800627e:	d146      	bne.n	800630e <pow+0xd6>
 8006280:	ec45 4b10 	vmov	d0, r4, r5
 8006284:	f000 f848 	bl	8006318 <finite>
 8006288:	b338      	cbz	r0, 80062da <pow+0xa2>
 800628a:	2200      	movs	r2, #0
 800628c:	2300      	movs	r3, #0
 800628e:	4620      	mov	r0, r4
 8006290:	4629      	mov	r1, r5
 8006292:	f7fa fc23 	bl	8000adc <__aeabi_dcmplt>
 8006296:	b300      	cbz	r0, 80062da <pow+0xa2>
 8006298:	f7fd ff56 	bl	8004148 <__errno>
 800629c:	2322      	movs	r3, #34	@ 0x22
 800629e:	e01b      	b.n	80062d8 <pow+0xa0>
 80062a0:	ec47 6b10 	vmov	d0, r6, r7
 80062a4:	f000 f838 	bl	8006318 <finite>
 80062a8:	b9e0      	cbnz	r0, 80062e4 <pow+0xac>
 80062aa:	eeb0 0a48 	vmov.f32	s0, s16
 80062ae:	eef0 0a68 	vmov.f32	s1, s17
 80062b2:	f000 f831 	bl	8006318 <finite>
 80062b6:	b1a8      	cbz	r0, 80062e4 <pow+0xac>
 80062b8:	ec45 4b10 	vmov	d0, r4, r5
 80062bc:	f000 f82c 	bl	8006318 <finite>
 80062c0:	b180      	cbz	r0, 80062e4 <pow+0xac>
 80062c2:	4632      	mov	r2, r6
 80062c4:	463b      	mov	r3, r7
 80062c6:	4630      	mov	r0, r6
 80062c8:	4639      	mov	r1, r7
 80062ca:	f7fa fc2f 	bl	8000b2c <__aeabi_dcmpun>
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d0e2      	beq.n	8006298 <pow+0x60>
 80062d2:	f7fd ff39 	bl	8004148 <__errno>
 80062d6:	2321      	movs	r3, #33	@ 0x21
 80062d8:	6003      	str	r3, [r0, #0]
 80062da:	ecbd 8b02 	vpop	{d8}
 80062de:	ec47 6b10 	vmov	d0, r6, r7
 80062e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062e4:	2200      	movs	r2, #0
 80062e6:	2300      	movs	r3, #0
 80062e8:	4630      	mov	r0, r6
 80062ea:	4639      	mov	r1, r7
 80062ec:	f7fa fbec 	bl	8000ac8 <__aeabi_dcmpeq>
 80062f0:	2800      	cmp	r0, #0
 80062f2:	d0f2      	beq.n	80062da <pow+0xa2>
 80062f4:	eeb0 0a48 	vmov.f32	s0, s16
 80062f8:	eef0 0a68 	vmov.f32	s1, s17
 80062fc:	f000 f80c 	bl	8006318 <finite>
 8006300:	2800      	cmp	r0, #0
 8006302:	d0ea      	beq.n	80062da <pow+0xa2>
 8006304:	ec45 4b10 	vmov	d0, r4, r5
 8006308:	f000 f806 	bl	8006318 <finite>
 800630c:	e7c3      	b.n	8006296 <pow+0x5e>
 800630e:	4f01      	ldr	r7, [pc, #4]	@ (8006314 <pow+0xdc>)
 8006310:	2600      	movs	r6, #0
 8006312:	e7e2      	b.n	80062da <pow+0xa2>
 8006314:	3ff00000 	.word	0x3ff00000

08006318 <finite>:
 8006318:	b082      	sub	sp, #8
 800631a:	ed8d 0b00 	vstr	d0, [sp]
 800631e:	9801      	ldr	r0, [sp, #4]
 8006320:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8006324:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8006328:	0fc0      	lsrs	r0, r0, #31
 800632a:	b002      	add	sp, #8
 800632c:	4770      	bx	lr
	...

08006330 <__ieee754_pow>:
 8006330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006334:	b091      	sub	sp, #68	@ 0x44
 8006336:	ed8d 1b00 	vstr	d1, [sp]
 800633a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800633e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8006342:	ea5a 0001 	orrs.w	r0, sl, r1
 8006346:	ec57 6b10 	vmov	r6, r7, d0
 800634a:	d113      	bne.n	8006374 <__ieee754_pow+0x44>
 800634c:	19b3      	adds	r3, r6, r6
 800634e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8006352:	4152      	adcs	r2, r2
 8006354:	4298      	cmp	r0, r3
 8006356:	4b98      	ldr	r3, [pc, #608]	@ (80065b8 <__ieee754_pow+0x288>)
 8006358:	4193      	sbcs	r3, r2
 800635a:	f080 84ea 	bcs.w	8006d32 <__ieee754_pow+0xa02>
 800635e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006362:	4630      	mov	r0, r6
 8006364:	4639      	mov	r1, r7
 8006366:	f7f9 ff91 	bl	800028c <__adddf3>
 800636a:	ec41 0b10 	vmov	d0, r0, r1
 800636e:	b011      	add	sp, #68	@ 0x44
 8006370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006374:	4a91      	ldr	r2, [pc, #580]	@ (80065bc <__ieee754_pow+0x28c>)
 8006376:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800637a:	4590      	cmp	r8, r2
 800637c:	463d      	mov	r5, r7
 800637e:	4633      	mov	r3, r6
 8006380:	d806      	bhi.n	8006390 <__ieee754_pow+0x60>
 8006382:	d101      	bne.n	8006388 <__ieee754_pow+0x58>
 8006384:	2e00      	cmp	r6, #0
 8006386:	d1ea      	bne.n	800635e <__ieee754_pow+0x2e>
 8006388:	4592      	cmp	sl, r2
 800638a:	d801      	bhi.n	8006390 <__ieee754_pow+0x60>
 800638c:	d10e      	bne.n	80063ac <__ieee754_pow+0x7c>
 800638e:	b169      	cbz	r1, 80063ac <__ieee754_pow+0x7c>
 8006390:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8006394:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8006398:	431d      	orrs	r5, r3
 800639a:	d1e0      	bne.n	800635e <__ieee754_pow+0x2e>
 800639c:	e9dd 3200 	ldrd	r3, r2, [sp]
 80063a0:	18db      	adds	r3, r3, r3
 80063a2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80063a6:	4152      	adcs	r2, r2
 80063a8:	429d      	cmp	r5, r3
 80063aa:	e7d4      	b.n	8006356 <__ieee754_pow+0x26>
 80063ac:	2d00      	cmp	r5, #0
 80063ae:	46c3      	mov	fp, r8
 80063b0:	da3a      	bge.n	8006428 <__ieee754_pow+0xf8>
 80063b2:	4a83      	ldr	r2, [pc, #524]	@ (80065c0 <__ieee754_pow+0x290>)
 80063b4:	4592      	cmp	sl, r2
 80063b6:	d84d      	bhi.n	8006454 <__ieee754_pow+0x124>
 80063b8:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80063bc:	4592      	cmp	sl, r2
 80063be:	f240 84c7 	bls.w	8006d50 <__ieee754_pow+0xa20>
 80063c2:	ea4f 522a 	mov.w	r2, sl, asr #20
 80063c6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80063ca:	2a14      	cmp	r2, #20
 80063cc:	dd0f      	ble.n	80063ee <__ieee754_pow+0xbe>
 80063ce:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80063d2:	fa21 f402 	lsr.w	r4, r1, r2
 80063d6:	fa04 f202 	lsl.w	r2, r4, r2
 80063da:	428a      	cmp	r2, r1
 80063dc:	f040 84b8 	bne.w	8006d50 <__ieee754_pow+0xa20>
 80063e0:	f004 0401 	and.w	r4, r4, #1
 80063e4:	f1c4 0402 	rsb	r4, r4, #2
 80063e8:	2900      	cmp	r1, #0
 80063ea:	d158      	bne.n	800649e <__ieee754_pow+0x16e>
 80063ec:	e00e      	b.n	800640c <__ieee754_pow+0xdc>
 80063ee:	2900      	cmp	r1, #0
 80063f0:	d154      	bne.n	800649c <__ieee754_pow+0x16c>
 80063f2:	f1c2 0214 	rsb	r2, r2, #20
 80063f6:	fa4a f402 	asr.w	r4, sl, r2
 80063fa:	fa04 f202 	lsl.w	r2, r4, r2
 80063fe:	4552      	cmp	r2, sl
 8006400:	f040 84a3 	bne.w	8006d4a <__ieee754_pow+0xa1a>
 8006404:	f004 0401 	and.w	r4, r4, #1
 8006408:	f1c4 0402 	rsb	r4, r4, #2
 800640c:	4a6d      	ldr	r2, [pc, #436]	@ (80065c4 <__ieee754_pow+0x294>)
 800640e:	4592      	cmp	sl, r2
 8006410:	d12e      	bne.n	8006470 <__ieee754_pow+0x140>
 8006412:	f1b9 0f00 	cmp.w	r9, #0
 8006416:	f280 8494 	bge.w	8006d42 <__ieee754_pow+0xa12>
 800641a:	496a      	ldr	r1, [pc, #424]	@ (80065c4 <__ieee754_pow+0x294>)
 800641c:	4632      	mov	r2, r6
 800641e:	463b      	mov	r3, r7
 8006420:	2000      	movs	r0, #0
 8006422:	f7fa fa13 	bl	800084c <__aeabi_ddiv>
 8006426:	e7a0      	b.n	800636a <__ieee754_pow+0x3a>
 8006428:	2400      	movs	r4, #0
 800642a:	bbc1      	cbnz	r1, 800649e <__ieee754_pow+0x16e>
 800642c:	4a63      	ldr	r2, [pc, #396]	@ (80065bc <__ieee754_pow+0x28c>)
 800642e:	4592      	cmp	sl, r2
 8006430:	d1ec      	bne.n	800640c <__ieee754_pow+0xdc>
 8006432:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8006436:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800643a:	431a      	orrs	r2, r3
 800643c:	f000 8479 	beq.w	8006d32 <__ieee754_pow+0xa02>
 8006440:	4b61      	ldr	r3, [pc, #388]	@ (80065c8 <__ieee754_pow+0x298>)
 8006442:	4598      	cmp	r8, r3
 8006444:	d908      	bls.n	8006458 <__ieee754_pow+0x128>
 8006446:	f1b9 0f00 	cmp.w	r9, #0
 800644a:	f2c0 8476 	blt.w	8006d3a <__ieee754_pow+0xa0a>
 800644e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006452:	e78a      	b.n	800636a <__ieee754_pow+0x3a>
 8006454:	2402      	movs	r4, #2
 8006456:	e7e8      	b.n	800642a <__ieee754_pow+0xfa>
 8006458:	f1b9 0f00 	cmp.w	r9, #0
 800645c:	f04f 0000 	mov.w	r0, #0
 8006460:	f04f 0100 	mov.w	r1, #0
 8006464:	da81      	bge.n	800636a <__ieee754_pow+0x3a>
 8006466:	e9dd 0300 	ldrd	r0, r3, [sp]
 800646a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800646e:	e77c      	b.n	800636a <__ieee754_pow+0x3a>
 8006470:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8006474:	d106      	bne.n	8006484 <__ieee754_pow+0x154>
 8006476:	4632      	mov	r2, r6
 8006478:	463b      	mov	r3, r7
 800647a:	4630      	mov	r0, r6
 800647c:	4639      	mov	r1, r7
 800647e:	f7fa f8bb 	bl	80005f8 <__aeabi_dmul>
 8006482:	e772      	b.n	800636a <__ieee754_pow+0x3a>
 8006484:	4a51      	ldr	r2, [pc, #324]	@ (80065cc <__ieee754_pow+0x29c>)
 8006486:	4591      	cmp	r9, r2
 8006488:	d109      	bne.n	800649e <__ieee754_pow+0x16e>
 800648a:	2d00      	cmp	r5, #0
 800648c:	db07      	blt.n	800649e <__ieee754_pow+0x16e>
 800648e:	ec47 6b10 	vmov	d0, r6, r7
 8006492:	b011      	add	sp, #68	@ 0x44
 8006494:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006498:	f000 bd52 	b.w	8006f40 <__ieee754_sqrt>
 800649c:	2400      	movs	r4, #0
 800649e:	ec47 6b10 	vmov	d0, r6, r7
 80064a2:	9302      	str	r3, [sp, #8]
 80064a4:	f000 fc88 	bl	8006db8 <fabs>
 80064a8:	9b02      	ldr	r3, [sp, #8]
 80064aa:	ec51 0b10 	vmov	r0, r1, d0
 80064ae:	bb53      	cbnz	r3, 8006506 <__ieee754_pow+0x1d6>
 80064b0:	4b44      	ldr	r3, [pc, #272]	@ (80065c4 <__ieee754_pow+0x294>)
 80064b2:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d002      	beq.n	80064c0 <__ieee754_pow+0x190>
 80064ba:	f1b8 0f00 	cmp.w	r8, #0
 80064be:	d122      	bne.n	8006506 <__ieee754_pow+0x1d6>
 80064c0:	f1b9 0f00 	cmp.w	r9, #0
 80064c4:	da05      	bge.n	80064d2 <__ieee754_pow+0x1a2>
 80064c6:	4602      	mov	r2, r0
 80064c8:	460b      	mov	r3, r1
 80064ca:	2000      	movs	r0, #0
 80064cc:	493d      	ldr	r1, [pc, #244]	@ (80065c4 <__ieee754_pow+0x294>)
 80064ce:	f7fa f9bd 	bl	800084c <__aeabi_ddiv>
 80064d2:	2d00      	cmp	r5, #0
 80064d4:	f6bf af49 	bge.w	800636a <__ieee754_pow+0x3a>
 80064d8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80064dc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80064e0:	ea58 0804 	orrs.w	r8, r8, r4
 80064e4:	d108      	bne.n	80064f8 <__ieee754_pow+0x1c8>
 80064e6:	4602      	mov	r2, r0
 80064e8:	460b      	mov	r3, r1
 80064ea:	4610      	mov	r0, r2
 80064ec:	4619      	mov	r1, r3
 80064ee:	f7f9 fecb 	bl	8000288 <__aeabi_dsub>
 80064f2:	4602      	mov	r2, r0
 80064f4:	460b      	mov	r3, r1
 80064f6:	e794      	b.n	8006422 <__ieee754_pow+0xf2>
 80064f8:	2c01      	cmp	r4, #1
 80064fa:	f47f af36 	bne.w	800636a <__ieee754_pow+0x3a>
 80064fe:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006502:	4619      	mov	r1, r3
 8006504:	e731      	b.n	800636a <__ieee754_pow+0x3a>
 8006506:	0feb      	lsrs	r3, r5, #31
 8006508:	3b01      	subs	r3, #1
 800650a:	ea53 0204 	orrs.w	r2, r3, r4
 800650e:	d102      	bne.n	8006516 <__ieee754_pow+0x1e6>
 8006510:	4632      	mov	r2, r6
 8006512:	463b      	mov	r3, r7
 8006514:	e7e9      	b.n	80064ea <__ieee754_pow+0x1ba>
 8006516:	3c01      	subs	r4, #1
 8006518:	431c      	orrs	r4, r3
 800651a:	d016      	beq.n	800654a <__ieee754_pow+0x21a>
 800651c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80065a8 <__ieee754_pow+0x278>
 8006520:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8006524:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006528:	f240 8112 	bls.w	8006750 <__ieee754_pow+0x420>
 800652c:	4b28      	ldr	r3, [pc, #160]	@ (80065d0 <__ieee754_pow+0x2a0>)
 800652e:	459a      	cmp	sl, r3
 8006530:	4b25      	ldr	r3, [pc, #148]	@ (80065c8 <__ieee754_pow+0x298>)
 8006532:	d916      	bls.n	8006562 <__ieee754_pow+0x232>
 8006534:	4598      	cmp	r8, r3
 8006536:	d80b      	bhi.n	8006550 <__ieee754_pow+0x220>
 8006538:	f1b9 0f00 	cmp.w	r9, #0
 800653c:	da0b      	bge.n	8006556 <__ieee754_pow+0x226>
 800653e:	2000      	movs	r0, #0
 8006540:	b011      	add	sp, #68	@ 0x44
 8006542:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006546:	f000 bcf3 	b.w	8006f30 <__math_oflow>
 800654a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 80065b0 <__ieee754_pow+0x280>
 800654e:	e7e7      	b.n	8006520 <__ieee754_pow+0x1f0>
 8006550:	f1b9 0f00 	cmp.w	r9, #0
 8006554:	dcf3      	bgt.n	800653e <__ieee754_pow+0x20e>
 8006556:	2000      	movs	r0, #0
 8006558:	b011      	add	sp, #68	@ 0x44
 800655a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800655e:	f000 bcdf 	b.w	8006f20 <__math_uflow>
 8006562:	4598      	cmp	r8, r3
 8006564:	d20c      	bcs.n	8006580 <__ieee754_pow+0x250>
 8006566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800656a:	2200      	movs	r2, #0
 800656c:	2300      	movs	r3, #0
 800656e:	f7fa fab5 	bl	8000adc <__aeabi_dcmplt>
 8006572:	3800      	subs	r0, #0
 8006574:	bf18      	it	ne
 8006576:	2001      	movne	r0, #1
 8006578:	f1b9 0f00 	cmp.w	r9, #0
 800657c:	daec      	bge.n	8006558 <__ieee754_pow+0x228>
 800657e:	e7df      	b.n	8006540 <__ieee754_pow+0x210>
 8006580:	4b10      	ldr	r3, [pc, #64]	@ (80065c4 <__ieee754_pow+0x294>)
 8006582:	4598      	cmp	r8, r3
 8006584:	f04f 0200 	mov.w	r2, #0
 8006588:	d924      	bls.n	80065d4 <__ieee754_pow+0x2a4>
 800658a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800658e:	2300      	movs	r3, #0
 8006590:	f7fa faa4 	bl	8000adc <__aeabi_dcmplt>
 8006594:	3800      	subs	r0, #0
 8006596:	bf18      	it	ne
 8006598:	2001      	movne	r0, #1
 800659a:	f1b9 0f00 	cmp.w	r9, #0
 800659e:	dccf      	bgt.n	8006540 <__ieee754_pow+0x210>
 80065a0:	e7da      	b.n	8006558 <__ieee754_pow+0x228>
 80065a2:	bf00      	nop
 80065a4:	f3af 8000 	nop.w
 80065a8:	00000000 	.word	0x00000000
 80065ac:	3ff00000 	.word	0x3ff00000
 80065b0:	00000000 	.word	0x00000000
 80065b4:	bff00000 	.word	0xbff00000
 80065b8:	fff00000 	.word	0xfff00000
 80065bc:	7ff00000 	.word	0x7ff00000
 80065c0:	433fffff 	.word	0x433fffff
 80065c4:	3ff00000 	.word	0x3ff00000
 80065c8:	3fefffff 	.word	0x3fefffff
 80065cc:	3fe00000 	.word	0x3fe00000
 80065d0:	43f00000 	.word	0x43f00000
 80065d4:	4b5a      	ldr	r3, [pc, #360]	@ (8006740 <__ieee754_pow+0x410>)
 80065d6:	f7f9 fe57 	bl	8000288 <__aeabi_dsub>
 80065da:	a351      	add	r3, pc, #324	@ (adr r3, 8006720 <__ieee754_pow+0x3f0>)
 80065dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e0:	4604      	mov	r4, r0
 80065e2:	460d      	mov	r5, r1
 80065e4:	f7fa f808 	bl	80005f8 <__aeabi_dmul>
 80065e8:	a34f      	add	r3, pc, #316	@ (adr r3, 8006728 <__ieee754_pow+0x3f8>)
 80065ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ee:	4606      	mov	r6, r0
 80065f0:	460f      	mov	r7, r1
 80065f2:	4620      	mov	r0, r4
 80065f4:	4629      	mov	r1, r5
 80065f6:	f7f9 ffff 	bl	80005f8 <__aeabi_dmul>
 80065fa:	4b52      	ldr	r3, [pc, #328]	@ (8006744 <__ieee754_pow+0x414>)
 80065fc:	4682      	mov	sl, r0
 80065fe:	468b      	mov	fp, r1
 8006600:	2200      	movs	r2, #0
 8006602:	4620      	mov	r0, r4
 8006604:	4629      	mov	r1, r5
 8006606:	f7f9 fff7 	bl	80005f8 <__aeabi_dmul>
 800660a:	4602      	mov	r2, r0
 800660c:	460b      	mov	r3, r1
 800660e:	a148      	add	r1, pc, #288	@ (adr r1, 8006730 <__ieee754_pow+0x400>)
 8006610:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006614:	f7f9 fe38 	bl	8000288 <__aeabi_dsub>
 8006618:	4622      	mov	r2, r4
 800661a:	462b      	mov	r3, r5
 800661c:	f7f9 ffec 	bl	80005f8 <__aeabi_dmul>
 8006620:	4602      	mov	r2, r0
 8006622:	460b      	mov	r3, r1
 8006624:	2000      	movs	r0, #0
 8006626:	4948      	ldr	r1, [pc, #288]	@ (8006748 <__ieee754_pow+0x418>)
 8006628:	f7f9 fe2e 	bl	8000288 <__aeabi_dsub>
 800662c:	4622      	mov	r2, r4
 800662e:	4680      	mov	r8, r0
 8006630:	4689      	mov	r9, r1
 8006632:	462b      	mov	r3, r5
 8006634:	4620      	mov	r0, r4
 8006636:	4629      	mov	r1, r5
 8006638:	f7f9 ffde 	bl	80005f8 <__aeabi_dmul>
 800663c:	4602      	mov	r2, r0
 800663e:	460b      	mov	r3, r1
 8006640:	4640      	mov	r0, r8
 8006642:	4649      	mov	r1, r9
 8006644:	f7f9 ffd8 	bl	80005f8 <__aeabi_dmul>
 8006648:	a33b      	add	r3, pc, #236	@ (adr r3, 8006738 <__ieee754_pow+0x408>)
 800664a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664e:	f7f9 ffd3 	bl	80005f8 <__aeabi_dmul>
 8006652:	4602      	mov	r2, r0
 8006654:	460b      	mov	r3, r1
 8006656:	4650      	mov	r0, sl
 8006658:	4659      	mov	r1, fp
 800665a:	f7f9 fe15 	bl	8000288 <__aeabi_dsub>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	4680      	mov	r8, r0
 8006664:	4689      	mov	r9, r1
 8006666:	4630      	mov	r0, r6
 8006668:	4639      	mov	r1, r7
 800666a:	f7f9 fe0f 	bl	800028c <__adddf3>
 800666e:	2400      	movs	r4, #0
 8006670:	4632      	mov	r2, r6
 8006672:	463b      	mov	r3, r7
 8006674:	4620      	mov	r0, r4
 8006676:	460d      	mov	r5, r1
 8006678:	f7f9 fe06 	bl	8000288 <__aeabi_dsub>
 800667c:	4602      	mov	r2, r0
 800667e:	460b      	mov	r3, r1
 8006680:	4640      	mov	r0, r8
 8006682:	4649      	mov	r1, r9
 8006684:	f7f9 fe00 	bl	8000288 <__aeabi_dsub>
 8006688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800668c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006690:	2300      	movs	r3, #0
 8006692:	9304      	str	r3, [sp, #16]
 8006694:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006698:	4606      	mov	r6, r0
 800669a:	460f      	mov	r7, r1
 800669c:	4652      	mov	r2, sl
 800669e:	465b      	mov	r3, fp
 80066a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80066a4:	f7f9 fdf0 	bl	8000288 <__aeabi_dsub>
 80066a8:	4622      	mov	r2, r4
 80066aa:	462b      	mov	r3, r5
 80066ac:	f7f9 ffa4 	bl	80005f8 <__aeabi_dmul>
 80066b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066b4:	4680      	mov	r8, r0
 80066b6:	4689      	mov	r9, r1
 80066b8:	4630      	mov	r0, r6
 80066ba:	4639      	mov	r1, r7
 80066bc:	f7f9 ff9c 	bl	80005f8 <__aeabi_dmul>
 80066c0:	4602      	mov	r2, r0
 80066c2:	460b      	mov	r3, r1
 80066c4:	4640      	mov	r0, r8
 80066c6:	4649      	mov	r1, r9
 80066c8:	f7f9 fde0 	bl	800028c <__adddf3>
 80066cc:	4652      	mov	r2, sl
 80066ce:	465b      	mov	r3, fp
 80066d0:	4606      	mov	r6, r0
 80066d2:	460f      	mov	r7, r1
 80066d4:	4620      	mov	r0, r4
 80066d6:	4629      	mov	r1, r5
 80066d8:	f7f9 ff8e 	bl	80005f8 <__aeabi_dmul>
 80066dc:	460b      	mov	r3, r1
 80066de:	4602      	mov	r2, r0
 80066e0:	4680      	mov	r8, r0
 80066e2:	4689      	mov	r9, r1
 80066e4:	4630      	mov	r0, r6
 80066e6:	4639      	mov	r1, r7
 80066e8:	f7f9 fdd0 	bl	800028c <__adddf3>
 80066ec:	4b17      	ldr	r3, [pc, #92]	@ (800674c <__ieee754_pow+0x41c>)
 80066ee:	4299      	cmp	r1, r3
 80066f0:	4604      	mov	r4, r0
 80066f2:	460d      	mov	r5, r1
 80066f4:	468a      	mov	sl, r1
 80066f6:	468b      	mov	fp, r1
 80066f8:	f340 82ef 	ble.w	8006cda <__ieee754_pow+0x9aa>
 80066fc:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8006700:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8006704:	4303      	orrs	r3, r0
 8006706:	f000 81e8 	beq.w	8006ada <__ieee754_pow+0x7aa>
 800670a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800670e:	2200      	movs	r2, #0
 8006710:	2300      	movs	r3, #0
 8006712:	f7fa f9e3 	bl	8000adc <__aeabi_dcmplt>
 8006716:	3800      	subs	r0, #0
 8006718:	bf18      	it	ne
 800671a:	2001      	movne	r0, #1
 800671c:	e710      	b.n	8006540 <__ieee754_pow+0x210>
 800671e:	bf00      	nop
 8006720:	60000000 	.word	0x60000000
 8006724:	3ff71547 	.word	0x3ff71547
 8006728:	f85ddf44 	.word	0xf85ddf44
 800672c:	3e54ae0b 	.word	0x3e54ae0b
 8006730:	55555555 	.word	0x55555555
 8006734:	3fd55555 	.word	0x3fd55555
 8006738:	652b82fe 	.word	0x652b82fe
 800673c:	3ff71547 	.word	0x3ff71547
 8006740:	3ff00000 	.word	0x3ff00000
 8006744:	3fd00000 	.word	0x3fd00000
 8006748:	3fe00000 	.word	0x3fe00000
 800674c:	408fffff 	.word	0x408fffff
 8006750:	4bd5      	ldr	r3, [pc, #852]	@ (8006aa8 <__ieee754_pow+0x778>)
 8006752:	402b      	ands	r3, r5
 8006754:	2200      	movs	r2, #0
 8006756:	b92b      	cbnz	r3, 8006764 <__ieee754_pow+0x434>
 8006758:	4bd4      	ldr	r3, [pc, #848]	@ (8006aac <__ieee754_pow+0x77c>)
 800675a:	f7f9 ff4d 	bl	80005f8 <__aeabi_dmul>
 800675e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8006762:	468b      	mov	fp, r1
 8006764:	ea4f 532b 	mov.w	r3, fp, asr #20
 8006768:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800676c:	4413      	add	r3, r2
 800676e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006770:	4bcf      	ldr	r3, [pc, #828]	@ (8006ab0 <__ieee754_pow+0x780>)
 8006772:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8006776:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800677a:	459b      	cmp	fp, r3
 800677c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006780:	dd08      	ble.n	8006794 <__ieee754_pow+0x464>
 8006782:	4bcc      	ldr	r3, [pc, #816]	@ (8006ab4 <__ieee754_pow+0x784>)
 8006784:	459b      	cmp	fp, r3
 8006786:	f340 81a5 	ble.w	8006ad4 <__ieee754_pow+0x7a4>
 800678a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800678c:	3301      	adds	r3, #1
 800678e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006790:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8006794:	f04f 0a00 	mov.w	sl, #0
 8006798:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800679c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800679e:	4bc6      	ldr	r3, [pc, #792]	@ (8006ab8 <__ieee754_pow+0x788>)
 80067a0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80067a4:	ed93 7b00 	vldr	d7, [r3]
 80067a8:	4629      	mov	r1, r5
 80067aa:	ec53 2b17 	vmov	r2, r3, d7
 80067ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80067b2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80067b6:	f7f9 fd67 	bl	8000288 <__aeabi_dsub>
 80067ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067be:	4606      	mov	r6, r0
 80067c0:	460f      	mov	r7, r1
 80067c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067c6:	f7f9 fd61 	bl	800028c <__adddf3>
 80067ca:	4602      	mov	r2, r0
 80067cc:	460b      	mov	r3, r1
 80067ce:	2000      	movs	r0, #0
 80067d0:	49ba      	ldr	r1, [pc, #744]	@ (8006abc <__ieee754_pow+0x78c>)
 80067d2:	f7fa f83b 	bl	800084c <__aeabi_ddiv>
 80067d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	4630      	mov	r0, r6
 80067e0:	4639      	mov	r1, r7
 80067e2:	f7f9 ff09 	bl	80005f8 <__aeabi_dmul>
 80067e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067ea:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80067ee:	106d      	asrs	r5, r5, #1
 80067f0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80067f4:	f04f 0b00 	mov.w	fp, #0
 80067f8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80067fc:	4661      	mov	r1, ip
 80067fe:	2200      	movs	r2, #0
 8006800:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8006804:	4658      	mov	r0, fp
 8006806:	46e1      	mov	r9, ip
 8006808:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800680c:	4614      	mov	r4, r2
 800680e:	461d      	mov	r5, r3
 8006810:	f7f9 fef2 	bl	80005f8 <__aeabi_dmul>
 8006814:	4602      	mov	r2, r0
 8006816:	460b      	mov	r3, r1
 8006818:	4630      	mov	r0, r6
 800681a:	4639      	mov	r1, r7
 800681c:	f7f9 fd34 	bl	8000288 <__aeabi_dsub>
 8006820:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006824:	4606      	mov	r6, r0
 8006826:	460f      	mov	r7, r1
 8006828:	4620      	mov	r0, r4
 800682a:	4629      	mov	r1, r5
 800682c:	f7f9 fd2c 	bl	8000288 <__aeabi_dsub>
 8006830:	4602      	mov	r2, r0
 8006832:	460b      	mov	r3, r1
 8006834:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006838:	f7f9 fd26 	bl	8000288 <__aeabi_dsub>
 800683c:	465a      	mov	r2, fp
 800683e:	464b      	mov	r3, r9
 8006840:	f7f9 feda 	bl	80005f8 <__aeabi_dmul>
 8006844:	4602      	mov	r2, r0
 8006846:	460b      	mov	r3, r1
 8006848:	4630      	mov	r0, r6
 800684a:	4639      	mov	r1, r7
 800684c:	f7f9 fd1c 	bl	8000288 <__aeabi_dsub>
 8006850:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006854:	f7f9 fed0 	bl	80005f8 <__aeabi_dmul>
 8006858:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800685c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006860:	4610      	mov	r0, r2
 8006862:	4619      	mov	r1, r3
 8006864:	f7f9 fec8 	bl	80005f8 <__aeabi_dmul>
 8006868:	a37d      	add	r3, pc, #500	@ (adr r3, 8006a60 <__ieee754_pow+0x730>)
 800686a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686e:	4604      	mov	r4, r0
 8006870:	460d      	mov	r5, r1
 8006872:	f7f9 fec1 	bl	80005f8 <__aeabi_dmul>
 8006876:	a37c      	add	r3, pc, #496	@ (adr r3, 8006a68 <__ieee754_pow+0x738>)
 8006878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687c:	f7f9 fd06 	bl	800028c <__adddf3>
 8006880:	4622      	mov	r2, r4
 8006882:	462b      	mov	r3, r5
 8006884:	f7f9 feb8 	bl	80005f8 <__aeabi_dmul>
 8006888:	a379      	add	r3, pc, #484	@ (adr r3, 8006a70 <__ieee754_pow+0x740>)
 800688a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688e:	f7f9 fcfd 	bl	800028c <__adddf3>
 8006892:	4622      	mov	r2, r4
 8006894:	462b      	mov	r3, r5
 8006896:	f7f9 feaf 	bl	80005f8 <__aeabi_dmul>
 800689a:	a377      	add	r3, pc, #476	@ (adr r3, 8006a78 <__ieee754_pow+0x748>)
 800689c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a0:	f7f9 fcf4 	bl	800028c <__adddf3>
 80068a4:	4622      	mov	r2, r4
 80068a6:	462b      	mov	r3, r5
 80068a8:	f7f9 fea6 	bl	80005f8 <__aeabi_dmul>
 80068ac:	a374      	add	r3, pc, #464	@ (adr r3, 8006a80 <__ieee754_pow+0x750>)
 80068ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b2:	f7f9 fceb 	bl	800028c <__adddf3>
 80068b6:	4622      	mov	r2, r4
 80068b8:	462b      	mov	r3, r5
 80068ba:	f7f9 fe9d 	bl	80005f8 <__aeabi_dmul>
 80068be:	a372      	add	r3, pc, #456	@ (adr r3, 8006a88 <__ieee754_pow+0x758>)
 80068c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c4:	f7f9 fce2 	bl	800028c <__adddf3>
 80068c8:	4622      	mov	r2, r4
 80068ca:	4606      	mov	r6, r0
 80068cc:	460f      	mov	r7, r1
 80068ce:	462b      	mov	r3, r5
 80068d0:	4620      	mov	r0, r4
 80068d2:	4629      	mov	r1, r5
 80068d4:	f7f9 fe90 	bl	80005f8 <__aeabi_dmul>
 80068d8:	4602      	mov	r2, r0
 80068da:	460b      	mov	r3, r1
 80068dc:	4630      	mov	r0, r6
 80068de:	4639      	mov	r1, r7
 80068e0:	f7f9 fe8a 	bl	80005f8 <__aeabi_dmul>
 80068e4:	465a      	mov	r2, fp
 80068e6:	4604      	mov	r4, r0
 80068e8:	460d      	mov	r5, r1
 80068ea:	464b      	mov	r3, r9
 80068ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068f0:	f7f9 fccc 	bl	800028c <__adddf3>
 80068f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068f8:	f7f9 fe7e 	bl	80005f8 <__aeabi_dmul>
 80068fc:	4622      	mov	r2, r4
 80068fe:	462b      	mov	r3, r5
 8006900:	f7f9 fcc4 	bl	800028c <__adddf3>
 8006904:	465a      	mov	r2, fp
 8006906:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800690a:	464b      	mov	r3, r9
 800690c:	4658      	mov	r0, fp
 800690e:	4649      	mov	r1, r9
 8006910:	f7f9 fe72 	bl	80005f8 <__aeabi_dmul>
 8006914:	4b6a      	ldr	r3, [pc, #424]	@ (8006ac0 <__ieee754_pow+0x790>)
 8006916:	2200      	movs	r2, #0
 8006918:	4606      	mov	r6, r0
 800691a:	460f      	mov	r7, r1
 800691c:	f7f9 fcb6 	bl	800028c <__adddf3>
 8006920:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006924:	f7f9 fcb2 	bl	800028c <__adddf3>
 8006928:	46d8      	mov	r8, fp
 800692a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800692e:	460d      	mov	r5, r1
 8006930:	465a      	mov	r2, fp
 8006932:	460b      	mov	r3, r1
 8006934:	4640      	mov	r0, r8
 8006936:	4649      	mov	r1, r9
 8006938:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800693c:	f7f9 fe5c 	bl	80005f8 <__aeabi_dmul>
 8006940:	465c      	mov	r4, fp
 8006942:	4680      	mov	r8, r0
 8006944:	4689      	mov	r9, r1
 8006946:	4b5e      	ldr	r3, [pc, #376]	@ (8006ac0 <__ieee754_pow+0x790>)
 8006948:	2200      	movs	r2, #0
 800694a:	4620      	mov	r0, r4
 800694c:	4629      	mov	r1, r5
 800694e:	f7f9 fc9b 	bl	8000288 <__aeabi_dsub>
 8006952:	4632      	mov	r2, r6
 8006954:	463b      	mov	r3, r7
 8006956:	f7f9 fc97 	bl	8000288 <__aeabi_dsub>
 800695a:	4602      	mov	r2, r0
 800695c:	460b      	mov	r3, r1
 800695e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006962:	f7f9 fc91 	bl	8000288 <__aeabi_dsub>
 8006966:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800696a:	f7f9 fe45 	bl	80005f8 <__aeabi_dmul>
 800696e:	4622      	mov	r2, r4
 8006970:	4606      	mov	r6, r0
 8006972:	460f      	mov	r7, r1
 8006974:	462b      	mov	r3, r5
 8006976:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800697a:	f7f9 fe3d 	bl	80005f8 <__aeabi_dmul>
 800697e:	4602      	mov	r2, r0
 8006980:	460b      	mov	r3, r1
 8006982:	4630      	mov	r0, r6
 8006984:	4639      	mov	r1, r7
 8006986:	f7f9 fc81 	bl	800028c <__adddf3>
 800698a:	4606      	mov	r6, r0
 800698c:	460f      	mov	r7, r1
 800698e:	4602      	mov	r2, r0
 8006990:	460b      	mov	r3, r1
 8006992:	4640      	mov	r0, r8
 8006994:	4649      	mov	r1, r9
 8006996:	f7f9 fc79 	bl	800028c <__adddf3>
 800699a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800699e:	a33c      	add	r3, pc, #240	@ (adr r3, 8006a90 <__ieee754_pow+0x760>)
 80069a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a4:	4658      	mov	r0, fp
 80069a6:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80069aa:	460d      	mov	r5, r1
 80069ac:	f7f9 fe24 	bl	80005f8 <__aeabi_dmul>
 80069b0:	465c      	mov	r4, fp
 80069b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069b6:	4642      	mov	r2, r8
 80069b8:	464b      	mov	r3, r9
 80069ba:	4620      	mov	r0, r4
 80069bc:	4629      	mov	r1, r5
 80069be:	f7f9 fc63 	bl	8000288 <__aeabi_dsub>
 80069c2:	4602      	mov	r2, r0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4630      	mov	r0, r6
 80069c8:	4639      	mov	r1, r7
 80069ca:	f7f9 fc5d 	bl	8000288 <__aeabi_dsub>
 80069ce:	a332      	add	r3, pc, #200	@ (adr r3, 8006a98 <__ieee754_pow+0x768>)
 80069d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d4:	f7f9 fe10 	bl	80005f8 <__aeabi_dmul>
 80069d8:	a331      	add	r3, pc, #196	@ (adr r3, 8006aa0 <__ieee754_pow+0x770>)
 80069da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069de:	4606      	mov	r6, r0
 80069e0:	460f      	mov	r7, r1
 80069e2:	4620      	mov	r0, r4
 80069e4:	4629      	mov	r1, r5
 80069e6:	f7f9 fe07 	bl	80005f8 <__aeabi_dmul>
 80069ea:	4602      	mov	r2, r0
 80069ec:	460b      	mov	r3, r1
 80069ee:	4630      	mov	r0, r6
 80069f0:	4639      	mov	r1, r7
 80069f2:	f7f9 fc4b 	bl	800028c <__adddf3>
 80069f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80069f8:	4b32      	ldr	r3, [pc, #200]	@ (8006ac4 <__ieee754_pow+0x794>)
 80069fa:	4413      	add	r3, r2
 80069fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a00:	f7f9 fc44 	bl	800028c <__adddf3>
 8006a04:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006a08:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006a0a:	f7f9 fd8b 	bl	8000524 <__aeabi_i2d>
 8006a0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006a10:	4b2d      	ldr	r3, [pc, #180]	@ (8006ac8 <__ieee754_pow+0x798>)
 8006a12:	4413      	add	r3, r2
 8006a14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a18:	4606      	mov	r6, r0
 8006a1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006a1e:	460f      	mov	r7, r1
 8006a20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a24:	f7f9 fc32 	bl	800028c <__adddf3>
 8006a28:	4642      	mov	r2, r8
 8006a2a:	464b      	mov	r3, r9
 8006a2c:	f7f9 fc2e 	bl	800028c <__adddf3>
 8006a30:	4632      	mov	r2, r6
 8006a32:	463b      	mov	r3, r7
 8006a34:	f7f9 fc2a 	bl	800028c <__adddf3>
 8006a38:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8006a3c:	4632      	mov	r2, r6
 8006a3e:	463b      	mov	r3, r7
 8006a40:	4658      	mov	r0, fp
 8006a42:	460d      	mov	r5, r1
 8006a44:	f7f9 fc20 	bl	8000288 <__aeabi_dsub>
 8006a48:	4642      	mov	r2, r8
 8006a4a:	464b      	mov	r3, r9
 8006a4c:	f7f9 fc1c 	bl	8000288 <__aeabi_dsub>
 8006a50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a54:	f7f9 fc18 	bl	8000288 <__aeabi_dsub>
 8006a58:	465c      	mov	r4, fp
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	e036      	b.n	8006acc <__ieee754_pow+0x79c>
 8006a5e:	bf00      	nop
 8006a60:	4a454eef 	.word	0x4a454eef
 8006a64:	3fca7e28 	.word	0x3fca7e28
 8006a68:	93c9db65 	.word	0x93c9db65
 8006a6c:	3fcd864a 	.word	0x3fcd864a
 8006a70:	a91d4101 	.word	0xa91d4101
 8006a74:	3fd17460 	.word	0x3fd17460
 8006a78:	518f264d 	.word	0x518f264d
 8006a7c:	3fd55555 	.word	0x3fd55555
 8006a80:	db6fabff 	.word	0xdb6fabff
 8006a84:	3fdb6db6 	.word	0x3fdb6db6
 8006a88:	33333303 	.word	0x33333303
 8006a8c:	3fe33333 	.word	0x3fe33333
 8006a90:	e0000000 	.word	0xe0000000
 8006a94:	3feec709 	.word	0x3feec709
 8006a98:	dc3a03fd 	.word	0xdc3a03fd
 8006a9c:	3feec709 	.word	0x3feec709
 8006aa0:	145b01f5 	.word	0x145b01f5
 8006aa4:	be3e2fe0 	.word	0xbe3e2fe0
 8006aa8:	7ff00000 	.word	0x7ff00000
 8006aac:	43400000 	.word	0x43400000
 8006ab0:	0003988e 	.word	0x0003988e
 8006ab4:	000bb679 	.word	0x000bb679
 8006ab8:	080074e8 	.word	0x080074e8
 8006abc:	3ff00000 	.word	0x3ff00000
 8006ac0:	40080000 	.word	0x40080000
 8006ac4:	080074c8 	.word	0x080074c8
 8006ac8:	080074d8 	.word	0x080074d8
 8006acc:	460b      	mov	r3, r1
 8006ace:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ad2:	e5d7      	b.n	8006684 <__ieee754_pow+0x354>
 8006ad4:	f04f 0a01 	mov.w	sl, #1
 8006ad8:	e65e      	b.n	8006798 <__ieee754_pow+0x468>
 8006ada:	a3b4      	add	r3, pc, #720	@ (adr r3, 8006dac <__ieee754_pow+0xa7c>)
 8006adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae0:	4630      	mov	r0, r6
 8006ae2:	4639      	mov	r1, r7
 8006ae4:	f7f9 fbd2 	bl	800028c <__adddf3>
 8006ae8:	4642      	mov	r2, r8
 8006aea:	e9cd 0100 	strd	r0, r1, [sp]
 8006aee:	464b      	mov	r3, r9
 8006af0:	4620      	mov	r0, r4
 8006af2:	4629      	mov	r1, r5
 8006af4:	f7f9 fbc8 	bl	8000288 <__aeabi_dsub>
 8006af8:	4602      	mov	r2, r0
 8006afa:	460b      	mov	r3, r1
 8006afc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b00:	f7fa f80a 	bl	8000b18 <__aeabi_dcmpgt>
 8006b04:	2800      	cmp	r0, #0
 8006b06:	f47f ae00 	bne.w	800670a <__ieee754_pow+0x3da>
 8006b0a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8006b0e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006b12:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8006b16:	fa43 fa0a 	asr.w	sl, r3, sl
 8006b1a:	44da      	add	sl, fp
 8006b1c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8006b20:	489d      	ldr	r0, [pc, #628]	@ (8006d98 <__ieee754_pow+0xa68>)
 8006b22:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8006b26:	4108      	asrs	r0, r1
 8006b28:	ea00 030a 	and.w	r3, r0, sl
 8006b2c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8006b30:	f1c1 0114 	rsb	r1, r1, #20
 8006b34:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8006b38:	fa4a fa01 	asr.w	sl, sl, r1
 8006b3c:	f1bb 0f00 	cmp.w	fp, #0
 8006b40:	4640      	mov	r0, r8
 8006b42:	4649      	mov	r1, r9
 8006b44:	f04f 0200 	mov.w	r2, #0
 8006b48:	bfb8      	it	lt
 8006b4a:	f1ca 0a00 	rsblt	sl, sl, #0
 8006b4e:	f7f9 fb9b 	bl	8000288 <__aeabi_dsub>
 8006b52:	4680      	mov	r8, r0
 8006b54:	4689      	mov	r9, r1
 8006b56:	4632      	mov	r2, r6
 8006b58:	463b      	mov	r3, r7
 8006b5a:	4640      	mov	r0, r8
 8006b5c:	4649      	mov	r1, r9
 8006b5e:	f7f9 fb95 	bl	800028c <__adddf3>
 8006b62:	2400      	movs	r4, #0
 8006b64:	a37c      	add	r3, pc, #496	@ (adr r3, 8006d58 <__ieee754_pow+0xa28>)
 8006b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	460d      	mov	r5, r1
 8006b6e:	f7f9 fd43 	bl	80005f8 <__aeabi_dmul>
 8006b72:	4642      	mov	r2, r8
 8006b74:	e9cd 0100 	strd	r0, r1, [sp]
 8006b78:	464b      	mov	r3, r9
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	4629      	mov	r1, r5
 8006b7e:	f7f9 fb83 	bl	8000288 <__aeabi_dsub>
 8006b82:	4602      	mov	r2, r0
 8006b84:	460b      	mov	r3, r1
 8006b86:	4630      	mov	r0, r6
 8006b88:	4639      	mov	r1, r7
 8006b8a:	f7f9 fb7d 	bl	8000288 <__aeabi_dsub>
 8006b8e:	a374      	add	r3, pc, #464	@ (adr r3, 8006d60 <__ieee754_pow+0xa30>)
 8006b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b94:	f7f9 fd30 	bl	80005f8 <__aeabi_dmul>
 8006b98:	a373      	add	r3, pc, #460	@ (adr r3, 8006d68 <__ieee754_pow+0xa38>)
 8006b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9e:	4680      	mov	r8, r0
 8006ba0:	4689      	mov	r9, r1
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	4629      	mov	r1, r5
 8006ba6:	f7f9 fd27 	bl	80005f8 <__aeabi_dmul>
 8006baa:	4602      	mov	r2, r0
 8006bac:	460b      	mov	r3, r1
 8006bae:	4640      	mov	r0, r8
 8006bb0:	4649      	mov	r1, r9
 8006bb2:	f7f9 fb6b 	bl	800028c <__adddf3>
 8006bb6:	4604      	mov	r4, r0
 8006bb8:	460d      	mov	r5, r1
 8006bba:	4602      	mov	r2, r0
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bc2:	f7f9 fb63 	bl	800028c <__adddf3>
 8006bc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bca:	4680      	mov	r8, r0
 8006bcc:	4689      	mov	r9, r1
 8006bce:	f7f9 fb5b 	bl	8000288 <__aeabi_dsub>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	4629      	mov	r1, r5
 8006bda:	f7f9 fb55 	bl	8000288 <__aeabi_dsub>
 8006bde:	4642      	mov	r2, r8
 8006be0:	4606      	mov	r6, r0
 8006be2:	460f      	mov	r7, r1
 8006be4:	464b      	mov	r3, r9
 8006be6:	4640      	mov	r0, r8
 8006be8:	4649      	mov	r1, r9
 8006bea:	f7f9 fd05 	bl	80005f8 <__aeabi_dmul>
 8006bee:	a360      	add	r3, pc, #384	@ (adr r3, 8006d70 <__ieee754_pow+0xa40>)
 8006bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf4:	4604      	mov	r4, r0
 8006bf6:	460d      	mov	r5, r1
 8006bf8:	f7f9 fcfe 	bl	80005f8 <__aeabi_dmul>
 8006bfc:	a35e      	add	r3, pc, #376	@ (adr r3, 8006d78 <__ieee754_pow+0xa48>)
 8006bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c02:	f7f9 fb41 	bl	8000288 <__aeabi_dsub>
 8006c06:	4622      	mov	r2, r4
 8006c08:	462b      	mov	r3, r5
 8006c0a:	f7f9 fcf5 	bl	80005f8 <__aeabi_dmul>
 8006c0e:	a35c      	add	r3, pc, #368	@ (adr r3, 8006d80 <__ieee754_pow+0xa50>)
 8006c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c14:	f7f9 fb3a 	bl	800028c <__adddf3>
 8006c18:	4622      	mov	r2, r4
 8006c1a:	462b      	mov	r3, r5
 8006c1c:	f7f9 fcec 	bl	80005f8 <__aeabi_dmul>
 8006c20:	a359      	add	r3, pc, #356	@ (adr r3, 8006d88 <__ieee754_pow+0xa58>)
 8006c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c26:	f7f9 fb2f 	bl	8000288 <__aeabi_dsub>
 8006c2a:	4622      	mov	r2, r4
 8006c2c:	462b      	mov	r3, r5
 8006c2e:	f7f9 fce3 	bl	80005f8 <__aeabi_dmul>
 8006c32:	a357      	add	r3, pc, #348	@ (adr r3, 8006d90 <__ieee754_pow+0xa60>)
 8006c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c38:	f7f9 fb28 	bl	800028c <__adddf3>
 8006c3c:	4622      	mov	r2, r4
 8006c3e:	462b      	mov	r3, r5
 8006c40:	f7f9 fcda 	bl	80005f8 <__aeabi_dmul>
 8006c44:	4602      	mov	r2, r0
 8006c46:	460b      	mov	r3, r1
 8006c48:	4640      	mov	r0, r8
 8006c4a:	4649      	mov	r1, r9
 8006c4c:	f7f9 fb1c 	bl	8000288 <__aeabi_dsub>
 8006c50:	4604      	mov	r4, r0
 8006c52:	460d      	mov	r5, r1
 8006c54:	4602      	mov	r2, r0
 8006c56:	460b      	mov	r3, r1
 8006c58:	4640      	mov	r0, r8
 8006c5a:	4649      	mov	r1, r9
 8006c5c:	f7f9 fccc 	bl	80005f8 <__aeabi_dmul>
 8006c60:	2200      	movs	r2, #0
 8006c62:	e9cd 0100 	strd	r0, r1, [sp]
 8006c66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	4629      	mov	r1, r5
 8006c6e:	f7f9 fb0b 	bl	8000288 <__aeabi_dsub>
 8006c72:	4602      	mov	r2, r0
 8006c74:	460b      	mov	r3, r1
 8006c76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c7a:	f7f9 fde7 	bl	800084c <__aeabi_ddiv>
 8006c7e:	4632      	mov	r2, r6
 8006c80:	4604      	mov	r4, r0
 8006c82:	460d      	mov	r5, r1
 8006c84:	463b      	mov	r3, r7
 8006c86:	4640      	mov	r0, r8
 8006c88:	4649      	mov	r1, r9
 8006c8a:	f7f9 fcb5 	bl	80005f8 <__aeabi_dmul>
 8006c8e:	4632      	mov	r2, r6
 8006c90:	463b      	mov	r3, r7
 8006c92:	f7f9 fafb 	bl	800028c <__adddf3>
 8006c96:	4602      	mov	r2, r0
 8006c98:	460b      	mov	r3, r1
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	4629      	mov	r1, r5
 8006c9e:	f7f9 faf3 	bl	8000288 <__aeabi_dsub>
 8006ca2:	4642      	mov	r2, r8
 8006ca4:	464b      	mov	r3, r9
 8006ca6:	f7f9 faef 	bl	8000288 <__aeabi_dsub>
 8006caa:	460b      	mov	r3, r1
 8006cac:	4602      	mov	r2, r0
 8006cae:	493b      	ldr	r1, [pc, #236]	@ (8006d9c <__ieee754_pow+0xa6c>)
 8006cb0:	2000      	movs	r0, #0
 8006cb2:	f7f9 fae9 	bl	8000288 <__aeabi_dsub>
 8006cb6:	ec41 0b10 	vmov	d0, r0, r1
 8006cba:	ee10 3a90 	vmov	r3, s1
 8006cbe:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006cc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006cc6:	da30      	bge.n	8006d2a <__ieee754_pow+0x9fa>
 8006cc8:	4650      	mov	r0, sl
 8006cca:	f000 f87d 	bl	8006dc8 <scalbn>
 8006cce:	ec51 0b10 	vmov	r0, r1, d0
 8006cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cd6:	f7ff bbd2 	b.w	800647e <__ieee754_pow+0x14e>
 8006cda:	4c31      	ldr	r4, [pc, #196]	@ (8006da0 <__ieee754_pow+0xa70>)
 8006cdc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006ce0:	42a3      	cmp	r3, r4
 8006ce2:	d91a      	bls.n	8006d1a <__ieee754_pow+0x9ea>
 8006ce4:	4b2f      	ldr	r3, [pc, #188]	@ (8006da4 <__ieee754_pow+0xa74>)
 8006ce6:	440b      	add	r3, r1
 8006ce8:	4303      	orrs	r3, r0
 8006cea:	d009      	beq.n	8006d00 <__ieee754_pow+0x9d0>
 8006cec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	f7f9 fef2 	bl	8000adc <__aeabi_dcmplt>
 8006cf8:	3800      	subs	r0, #0
 8006cfa:	bf18      	it	ne
 8006cfc:	2001      	movne	r0, #1
 8006cfe:	e42b      	b.n	8006558 <__ieee754_pow+0x228>
 8006d00:	4642      	mov	r2, r8
 8006d02:	464b      	mov	r3, r9
 8006d04:	f7f9 fac0 	bl	8000288 <__aeabi_dsub>
 8006d08:	4632      	mov	r2, r6
 8006d0a:	463b      	mov	r3, r7
 8006d0c:	f7f9 fefa 	bl	8000b04 <__aeabi_dcmpge>
 8006d10:	2800      	cmp	r0, #0
 8006d12:	d1eb      	bne.n	8006cec <__ieee754_pow+0x9bc>
 8006d14:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8006db4 <__ieee754_pow+0xa84>
 8006d18:	e6f7      	b.n	8006b0a <__ieee754_pow+0x7da>
 8006d1a:	469a      	mov	sl, r3
 8006d1c:	4b22      	ldr	r3, [pc, #136]	@ (8006da8 <__ieee754_pow+0xa78>)
 8006d1e:	459a      	cmp	sl, r3
 8006d20:	f63f aef3 	bhi.w	8006b0a <__ieee754_pow+0x7da>
 8006d24:	f8dd a010 	ldr.w	sl, [sp, #16]
 8006d28:	e715      	b.n	8006b56 <__ieee754_pow+0x826>
 8006d2a:	ec51 0b10 	vmov	r0, r1, d0
 8006d2e:	4619      	mov	r1, r3
 8006d30:	e7cf      	b.n	8006cd2 <__ieee754_pow+0x9a2>
 8006d32:	491a      	ldr	r1, [pc, #104]	@ (8006d9c <__ieee754_pow+0xa6c>)
 8006d34:	2000      	movs	r0, #0
 8006d36:	f7ff bb18 	b.w	800636a <__ieee754_pow+0x3a>
 8006d3a:	2000      	movs	r0, #0
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	f7ff bb14 	b.w	800636a <__ieee754_pow+0x3a>
 8006d42:	4630      	mov	r0, r6
 8006d44:	4639      	mov	r1, r7
 8006d46:	f7ff bb10 	b.w	800636a <__ieee754_pow+0x3a>
 8006d4a:	460c      	mov	r4, r1
 8006d4c:	f7ff bb5e 	b.w	800640c <__ieee754_pow+0xdc>
 8006d50:	2400      	movs	r4, #0
 8006d52:	f7ff bb49 	b.w	80063e8 <__ieee754_pow+0xb8>
 8006d56:	bf00      	nop
 8006d58:	00000000 	.word	0x00000000
 8006d5c:	3fe62e43 	.word	0x3fe62e43
 8006d60:	fefa39ef 	.word	0xfefa39ef
 8006d64:	3fe62e42 	.word	0x3fe62e42
 8006d68:	0ca86c39 	.word	0x0ca86c39
 8006d6c:	be205c61 	.word	0xbe205c61
 8006d70:	72bea4d0 	.word	0x72bea4d0
 8006d74:	3e663769 	.word	0x3e663769
 8006d78:	c5d26bf1 	.word	0xc5d26bf1
 8006d7c:	3ebbbd41 	.word	0x3ebbbd41
 8006d80:	af25de2c 	.word	0xaf25de2c
 8006d84:	3f11566a 	.word	0x3f11566a
 8006d88:	16bebd93 	.word	0x16bebd93
 8006d8c:	3f66c16c 	.word	0x3f66c16c
 8006d90:	5555553e 	.word	0x5555553e
 8006d94:	3fc55555 	.word	0x3fc55555
 8006d98:	fff00000 	.word	0xfff00000
 8006d9c:	3ff00000 	.word	0x3ff00000
 8006da0:	4090cbff 	.word	0x4090cbff
 8006da4:	3f6f3400 	.word	0x3f6f3400
 8006da8:	3fe00000 	.word	0x3fe00000
 8006dac:	652b82fe 	.word	0x652b82fe
 8006db0:	3c971547 	.word	0x3c971547
 8006db4:	4090cc00 	.word	0x4090cc00

08006db8 <fabs>:
 8006db8:	ec51 0b10 	vmov	r0, r1, d0
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006dc2:	ec43 2b10 	vmov	d0, r2, r3
 8006dc6:	4770      	bx	lr

08006dc8 <scalbn>:
 8006dc8:	b570      	push	{r4, r5, r6, lr}
 8006dca:	ec55 4b10 	vmov	r4, r5, d0
 8006dce:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8006dd2:	4606      	mov	r6, r0
 8006dd4:	462b      	mov	r3, r5
 8006dd6:	b991      	cbnz	r1, 8006dfe <scalbn+0x36>
 8006dd8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006ddc:	4323      	orrs	r3, r4
 8006dde:	d03d      	beq.n	8006e5c <scalbn+0x94>
 8006de0:	4b35      	ldr	r3, [pc, #212]	@ (8006eb8 <scalbn+0xf0>)
 8006de2:	4620      	mov	r0, r4
 8006de4:	4629      	mov	r1, r5
 8006de6:	2200      	movs	r2, #0
 8006de8:	f7f9 fc06 	bl	80005f8 <__aeabi_dmul>
 8006dec:	4b33      	ldr	r3, [pc, #204]	@ (8006ebc <scalbn+0xf4>)
 8006dee:	429e      	cmp	r6, r3
 8006df0:	4604      	mov	r4, r0
 8006df2:	460d      	mov	r5, r1
 8006df4:	da0f      	bge.n	8006e16 <scalbn+0x4e>
 8006df6:	a328      	add	r3, pc, #160	@ (adr r3, 8006e98 <scalbn+0xd0>)
 8006df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfc:	e01e      	b.n	8006e3c <scalbn+0x74>
 8006dfe:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006e02:	4291      	cmp	r1, r2
 8006e04:	d10b      	bne.n	8006e1e <scalbn+0x56>
 8006e06:	4622      	mov	r2, r4
 8006e08:	4620      	mov	r0, r4
 8006e0a:	4629      	mov	r1, r5
 8006e0c:	f7f9 fa3e 	bl	800028c <__adddf3>
 8006e10:	4604      	mov	r4, r0
 8006e12:	460d      	mov	r5, r1
 8006e14:	e022      	b.n	8006e5c <scalbn+0x94>
 8006e16:	460b      	mov	r3, r1
 8006e18:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006e1c:	3936      	subs	r1, #54	@ 0x36
 8006e1e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8006e22:	4296      	cmp	r6, r2
 8006e24:	dd0d      	ble.n	8006e42 <scalbn+0x7a>
 8006e26:	2d00      	cmp	r5, #0
 8006e28:	a11d      	add	r1, pc, #116	@ (adr r1, 8006ea0 <scalbn+0xd8>)
 8006e2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e2e:	da02      	bge.n	8006e36 <scalbn+0x6e>
 8006e30:	a11d      	add	r1, pc, #116	@ (adr r1, 8006ea8 <scalbn+0xe0>)
 8006e32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e36:	a31a      	add	r3, pc, #104	@ (adr r3, 8006ea0 <scalbn+0xd8>)
 8006e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3c:	f7f9 fbdc 	bl	80005f8 <__aeabi_dmul>
 8006e40:	e7e6      	b.n	8006e10 <scalbn+0x48>
 8006e42:	1872      	adds	r2, r6, r1
 8006e44:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006e48:	428a      	cmp	r2, r1
 8006e4a:	dcec      	bgt.n	8006e26 <scalbn+0x5e>
 8006e4c:	2a00      	cmp	r2, #0
 8006e4e:	dd08      	ble.n	8006e62 <scalbn+0x9a>
 8006e50:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006e54:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006e58:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006e5c:	ec45 4b10 	vmov	d0, r4, r5
 8006e60:	bd70      	pop	{r4, r5, r6, pc}
 8006e62:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8006e66:	da08      	bge.n	8006e7a <scalbn+0xb2>
 8006e68:	2d00      	cmp	r5, #0
 8006e6a:	a10b      	add	r1, pc, #44	@ (adr r1, 8006e98 <scalbn+0xd0>)
 8006e6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e70:	dac1      	bge.n	8006df6 <scalbn+0x2e>
 8006e72:	a10f      	add	r1, pc, #60	@ (adr r1, 8006eb0 <scalbn+0xe8>)
 8006e74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e78:	e7bd      	b.n	8006df6 <scalbn+0x2e>
 8006e7a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006e7e:	3236      	adds	r2, #54	@ 0x36
 8006e80:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006e84:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006e88:	4620      	mov	r0, r4
 8006e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ec0 <scalbn+0xf8>)
 8006e8c:	4629      	mov	r1, r5
 8006e8e:	2200      	movs	r2, #0
 8006e90:	e7d4      	b.n	8006e3c <scalbn+0x74>
 8006e92:	bf00      	nop
 8006e94:	f3af 8000 	nop.w
 8006e98:	c2f8f359 	.word	0xc2f8f359
 8006e9c:	01a56e1f 	.word	0x01a56e1f
 8006ea0:	8800759c 	.word	0x8800759c
 8006ea4:	7e37e43c 	.word	0x7e37e43c
 8006ea8:	8800759c 	.word	0x8800759c
 8006eac:	fe37e43c 	.word	0xfe37e43c
 8006eb0:	c2f8f359 	.word	0xc2f8f359
 8006eb4:	81a56e1f 	.word	0x81a56e1f
 8006eb8:	43500000 	.word	0x43500000
 8006ebc:	ffff3cb0 	.word	0xffff3cb0
 8006ec0:	3c900000 	.word	0x3c900000

08006ec4 <with_errno>:
 8006ec4:	b510      	push	{r4, lr}
 8006ec6:	ed2d 8b02 	vpush	{d8}
 8006eca:	eeb0 8a40 	vmov.f32	s16, s0
 8006ece:	eef0 8a60 	vmov.f32	s17, s1
 8006ed2:	4604      	mov	r4, r0
 8006ed4:	f7fd f938 	bl	8004148 <__errno>
 8006ed8:	eeb0 0a48 	vmov.f32	s0, s16
 8006edc:	eef0 0a68 	vmov.f32	s1, s17
 8006ee0:	ecbd 8b02 	vpop	{d8}
 8006ee4:	6004      	str	r4, [r0, #0]
 8006ee6:	bd10      	pop	{r4, pc}

08006ee8 <xflow>:
 8006ee8:	4603      	mov	r3, r0
 8006eea:	b507      	push	{r0, r1, r2, lr}
 8006eec:	ec51 0b10 	vmov	r0, r1, d0
 8006ef0:	b183      	cbz	r3, 8006f14 <xflow+0x2c>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006ef8:	e9cd 2300 	strd	r2, r3, [sp]
 8006efc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f00:	f7f9 fb7a 	bl	80005f8 <__aeabi_dmul>
 8006f04:	ec41 0b10 	vmov	d0, r0, r1
 8006f08:	2022      	movs	r0, #34	@ 0x22
 8006f0a:	b003      	add	sp, #12
 8006f0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f10:	f7ff bfd8 	b.w	8006ec4 <with_errno>
 8006f14:	4602      	mov	r2, r0
 8006f16:	460b      	mov	r3, r1
 8006f18:	e7ee      	b.n	8006ef8 <xflow+0x10>
 8006f1a:	0000      	movs	r0, r0
 8006f1c:	0000      	movs	r0, r0
	...

08006f20 <__math_uflow>:
 8006f20:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006f28 <__math_uflow+0x8>
 8006f24:	f7ff bfe0 	b.w	8006ee8 <xflow>
 8006f28:	00000000 	.word	0x00000000
 8006f2c:	10000000 	.word	0x10000000

08006f30 <__math_oflow>:
 8006f30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006f38 <__math_oflow+0x8>
 8006f34:	f7ff bfd8 	b.w	8006ee8 <xflow>
 8006f38:	00000000 	.word	0x00000000
 8006f3c:	70000000 	.word	0x70000000

08006f40 <__ieee754_sqrt>:
 8006f40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f44:	4a68      	ldr	r2, [pc, #416]	@ (80070e8 <__ieee754_sqrt+0x1a8>)
 8006f46:	ec55 4b10 	vmov	r4, r5, d0
 8006f4a:	43aa      	bics	r2, r5
 8006f4c:	462b      	mov	r3, r5
 8006f4e:	4621      	mov	r1, r4
 8006f50:	d110      	bne.n	8006f74 <__ieee754_sqrt+0x34>
 8006f52:	4622      	mov	r2, r4
 8006f54:	4620      	mov	r0, r4
 8006f56:	4629      	mov	r1, r5
 8006f58:	f7f9 fb4e 	bl	80005f8 <__aeabi_dmul>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4620      	mov	r0, r4
 8006f62:	4629      	mov	r1, r5
 8006f64:	f7f9 f992 	bl	800028c <__adddf3>
 8006f68:	4604      	mov	r4, r0
 8006f6a:	460d      	mov	r5, r1
 8006f6c:	ec45 4b10 	vmov	d0, r4, r5
 8006f70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f74:	2d00      	cmp	r5, #0
 8006f76:	dc0e      	bgt.n	8006f96 <__ieee754_sqrt+0x56>
 8006f78:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8006f7c:	4322      	orrs	r2, r4
 8006f7e:	d0f5      	beq.n	8006f6c <__ieee754_sqrt+0x2c>
 8006f80:	b19d      	cbz	r5, 8006faa <__ieee754_sqrt+0x6a>
 8006f82:	4622      	mov	r2, r4
 8006f84:	4620      	mov	r0, r4
 8006f86:	4629      	mov	r1, r5
 8006f88:	f7f9 f97e 	bl	8000288 <__aeabi_dsub>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	460b      	mov	r3, r1
 8006f90:	f7f9 fc5c 	bl	800084c <__aeabi_ddiv>
 8006f94:	e7e8      	b.n	8006f68 <__ieee754_sqrt+0x28>
 8006f96:	152a      	asrs	r2, r5, #20
 8006f98:	d115      	bne.n	8006fc6 <__ieee754_sqrt+0x86>
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	e009      	b.n	8006fb2 <__ieee754_sqrt+0x72>
 8006f9e:	0acb      	lsrs	r3, r1, #11
 8006fa0:	3a15      	subs	r2, #21
 8006fa2:	0549      	lsls	r1, r1, #21
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d0fa      	beq.n	8006f9e <__ieee754_sqrt+0x5e>
 8006fa8:	e7f7      	b.n	8006f9a <__ieee754_sqrt+0x5a>
 8006faa:	462a      	mov	r2, r5
 8006fac:	e7fa      	b.n	8006fa4 <__ieee754_sqrt+0x64>
 8006fae:	005b      	lsls	r3, r3, #1
 8006fb0:	3001      	adds	r0, #1
 8006fb2:	02dc      	lsls	r4, r3, #11
 8006fb4:	d5fb      	bpl.n	8006fae <__ieee754_sqrt+0x6e>
 8006fb6:	1e44      	subs	r4, r0, #1
 8006fb8:	1b12      	subs	r2, r2, r4
 8006fba:	f1c0 0420 	rsb	r4, r0, #32
 8006fbe:	fa21 f404 	lsr.w	r4, r1, r4
 8006fc2:	4323      	orrs	r3, r4
 8006fc4:	4081      	lsls	r1, r0
 8006fc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fca:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8006fce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fd2:	07d2      	lsls	r2, r2, #31
 8006fd4:	bf5c      	itt	pl
 8006fd6:	005b      	lslpl	r3, r3, #1
 8006fd8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8006fdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006fe0:	bf58      	it	pl
 8006fe2:	0049      	lslpl	r1, r1, #1
 8006fe4:	2600      	movs	r6, #0
 8006fe6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8006fea:	106d      	asrs	r5, r5, #1
 8006fec:	0049      	lsls	r1, r1, #1
 8006fee:	2016      	movs	r0, #22
 8006ff0:	4632      	mov	r2, r6
 8006ff2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8006ff6:	1917      	adds	r7, r2, r4
 8006ff8:	429f      	cmp	r7, r3
 8006ffa:	bfde      	ittt	le
 8006ffc:	193a      	addle	r2, r7, r4
 8006ffe:	1bdb      	suble	r3, r3, r7
 8007000:	1936      	addle	r6, r6, r4
 8007002:	0fcf      	lsrs	r7, r1, #31
 8007004:	3801      	subs	r0, #1
 8007006:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800700a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800700e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8007012:	d1f0      	bne.n	8006ff6 <__ieee754_sqrt+0xb6>
 8007014:	4604      	mov	r4, r0
 8007016:	2720      	movs	r7, #32
 8007018:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800701c:	429a      	cmp	r2, r3
 800701e:	eb00 0e0c 	add.w	lr, r0, ip
 8007022:	db02      	blt.n	800702a <__ieee754_sqrt+0xea>
 8007024:	d113      	bne.n	800704e <__ieee754_sqrt+0x10e>
 8007026:	458e      	cmp	lr, r1
 8007028:	d811      	bhi.n	800704e <__ieee754_sqrt+0x10e>
 800702a:	f1be 0f00 	cmp.w	lr, #0
 800702e:	eb0e 000c 	add.w	r0, lr, ip
 8007032:	da42      	bge.n	80070ba <__ieee754_sqrt+0x17a>
 8007034:	2800      	cmp	r0, #0
 8007036:	db40      	blt.n	80070ba <__ieee754_sqrt+0x17a>
 8007038:	f102 0801 	add.w	r8, r2, #1
 800703c:	1a9b      	subs	r3, r3, r2
 800703e:	458e      	cmp	lr, r1
 8007040:	bf88      	it	hi
 8007042:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007046:	eba1 010e 	sub.w	r1, r1, lr
 800704a:	4464      	add	r4, ip
 800704c:	4642      	mov	r2, r8
 800704e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8007052:	3f01      	subs	r7, #1
 8007054:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8007058:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800705c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007060:	d1dc      	bne.n	800701c <__ieee754_sqrt+0xdc>
 8007062:	4319      	orrs	r1, r3
 8007064:	d01b      	beq.n	800709e <__ieee754_sqrt+0x15e>
 8007066:	f8df a084 	ldr.w	sl, [pc, #132]	@ 80070ec <__ieee754_sqrt+0x1ac>
 800706a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 80070f0 <__ieee754_sqrt+0x1b0>
 800706e:	e9da 0100 	ldrd	r0, r1, [sl]
 8007072:	e9db 2300 	ldrd	r2, r3, [fp]
 8007076:	f7f9 f907 	bl	8000288 <__aeabi_dsub>
 800707a:	e9da 8900 	ldrd	r8, r9, [sl]
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	4640      	mov	r0, r8
 8007084:	4649      	mov	r1, r9
 8007086:	f7f9 fd33 	bl	8000af0 <__aeabi_dcmple>
 800708a:	b140      	cbz	r0, 800709e <__ieee754_sqrt+0x15e>
 800708c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007090:	e9da 0100 	ldrd	r0, r1, [sl]
 8007094:	e9db 2300 	ldrd	r2, r3, [fp]
 8007098:	d111      	bne.n	80070be <__ieee754_sqrt+0x17e>
 800709a:	3601      	adds	r6, #1
 800709c:	463c      	mov	r4, r7
 800709e:	1072      	asrs	r2, r6, #1
 80070a0:	0863      	lsrs	r3, r4, #1
 80070a2:	07f1      	lsls	r1, r6, #31
 80070a4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80070a8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80070ac:	bf48      	it	mi
 80070ae:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80070b2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80070b6:	4618      	mov	r0, r3
 80070b8:	e756      	b.n	8006f68 <__ieee754_sqrt+0x28>
 80070ba:	4690      	mov	r8, r2
 80070bc:	e7be      	b.n	800703c <__ieee754_sqrt+0xfc>
 80070be:	f7f9 f8e5 	bl	800028c <__adddf3>
 80070c2:	e9da 8900 	ldrd	r8, r9, [sl]
 80070c6:	4602      	mov	r2, r0
 80070c8:	460b      	mov	r3, r1
 80070ca:	4640      	mov	r0, r8
 80070cc:	4649      	mov	r1, r9
 80070ce:	f7f9 fd05 	bl	8000adc <__aeabi_dcmplt>
 80070d2:	b120      	cbz	r0, 80070de <__ieee754_sqrt+0x19e>
 80070d4:	1ca0      	adds	r0, r4, #2
 80070d6:	bf08      	it	eq
 80070d8:	3601      	addeq	r6, #1
 80070da:	3402      	adds	r4, #2
 80070dc:	e7df      	b.n	800709e <__ieee754_sqrt+0x15e>
 80070de:	1c63      	adds	r3, r4, #1
 80070e0:	f023 0401 	bic.w	r4, r3, #1
 80070e4:	e7db      	b.n	800709e <__ieee754_sqrt+0x15e>
 80070e6:	bf00      	nop
 80070e8:	7ff00000 	.word	0x7ff00000
 80070ec:	200001d8 	.word	0x200001d8
 80070f0:	200001d0 	.word	0x200001d0

080070f4 <_init>:
 80070f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070f6:	bf00      	nop
 80070f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070fa:	bc08      	pop	{r3}
 80070fc:	469e      	mov	lr, r3
 80070fe:	4770      	bx	lr

08007100 <_fini>:
 8007100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007102:	bf00      	nop
 8007104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007106:	bc08      	pop	{r3}
 8007108:	469e      	mov	lr, r3
 800710a:	4770      	bx	lr
