// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree file for DB-XC3-24G4XG board
 *
 * Copyright (C) 2016 Allied Telesis Labs
 *
 * Based on armada-xp-db.dts
 *
 * Note: this Device Tree assumes that the bootloader has remapped the
 * internal registers to 0xf1000000 (instead of the default
 * 0xd0000000). The 0xf1000000 is the default used by the recent,
 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier
 * boards were delivered with an older version of the bootloader that
 * left internal registers mapped at 0xd0000000. If you are in this
 * situation, you should either update your bootloader (preferred
 * solution) or the below Device Tree should be adjusted.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include "armada-xp-98dx3336.dtsi"

/ {
	model = "DB-XC3-24G4XG";
	compatible = "marvell,db-xc3-24g4xg", "marvell,armadaxp-98dx3336", "marvell,armada-370-xp";

	chosen {
		bootargs = "console=ttyS0,115200 earlyprintk";
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		prestera_rsvd: buffer@0x1000000 {
			/* to be used as a shared pool of DMA buffers for a set of devices */
			compatible = "shared-dma-pool";
			/* No one other than devices registered for that mem, may use this area */
			no-map;

			/* Base addr (first 2 cells) requires alignment, we choose start of memory */
			reg = <0x0 0x1000000 0x0 0x1000000>;

		};
	};

	mv_dma {
		compatible = "marvell,mv_dma";
		memory-region = <&prestera_rsvd>;
		status = "okay";
	};

	memory {
		device_type = "memory";
		reg = <0 0x00000000 0 0x40000000>; /* 1 GB */
	};

	soc {
		internal-regs {
			eth0: ethernet@70000 {
				reg = <0x70000 0x4000>;
				interrupts = <8>;
				clocks = <&gateclk 4>;
				status = "okay";
				phy-mode = "sgmii";
				fixed-link {
					speed = <100>;
					full-duplex;
				};
			};

			eth1: ethernet@74000 {
				reg = <0x74000 0x4000>;
				interrupts = <10>;
				clocks = <&gateclk 3>;
				status = "okay";
				phy-mode = "sgmii";
				fixed-link {
					speed = <100>;
					full-duplex;
				};
			};
		};

		prestera {
			compatible = "marvell,prestera";
			interrupts = <0x21>;
			status = "okay";
		};
	};
};

pinctrl0: &pinctrl {
	compatible = "marvell,ac3-pinctrl",
			 "syscon", "simple-mfd";

	i2c_mpps: i2c-mpps {
		marvell,pins = "mpp14", "mpp15";
		marvell,function = "i2c0-opt";
	};

	i2c_gpio: i2c-gpio {
		marvell,pins = "mpp14", "mpp15";
		marvell,function = "gpio";
	};
};

&devbus_bootcs {
	status = "okay";

	/* Device Bus parameters are required */

	/* Read parameters */
	devbus,bus-width    = <16>;
	devbus,turn-off-ps  = <60000>;
	devbus,badr-skew-ps = <0>;
	devbus,acc-first-ps = <124000>;
	devbus,acc-next-ps  = <248000>;
	devbus,rd-setup-ps  = <0>;
	devbus,rd-hold-ps   = <0>;

	/* Write parameters */
	devbus,sync-enable = <0>;
	devbus,wr-high-ps  = <60000>;
	devbus,wr-low-ps   = <60000>;
	devbus,ale-wr-ps   = <60000>;
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&i2c0 {
	clock-frequency = <100000>;
	status = "okay";

	pinctrl-names = "i2c-mpp-state", "i2c-gpio-state";
	pinctrl-0 = <&i2c_mpps>;
	pinctrl-1 = <&i2c_gpio>;

	scl_gpio = <&gpio0 15 GPIO_ACTIVE_HIGH>;
	sda_gpio = <&gpio0 14 GPIO_ACTIVE_HIGH>;
};

&nand {
	status = "okay";
	label = "pxa3xx_nand-0";
	num-cs = <1>;
	marvell,nand-keep-config;
	nand-on-flash-bbt;
	nand-ecc-strength = <4>;
	nand-ecc-step-size = <512>;
};

&spi0 {
	status = "okay";

	spi-flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "m25p64";
		reg = <0>; /* Chip select 0 */
		spi-max-frequency = <20000000>;
		m25p,fast-read;

		partition@u-boot {
			reg = <0x00000000 0x00100000>;
			label = "u-boot";
		};
		partition@u-boot-env {
			reg = <0x00100000 0x00040000>;
			label = "u-boot-env";
		};
		partition@unused {
			reg = <0x00140000 0x00ec0000>;
			label = "unused";
		};

	};
};
