
F401RE_AD7683.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008648  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  080087e8  080087e8  000187e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ccc  08008ccc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008ccc  08008ccc  00018ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cd4  08008cd4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cd4  08008cd4  00018cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008cd8  08008cd8  00018cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008cdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000fb24  200001e4  08008ec0  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000fd08  08008ec0  0002fd08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113aa  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021d2  00000000  00000000  000315be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  00033790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d90  00000000  00000000  000345d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017993  00000000  00000000  00035360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f8e3  00000000  00000000  0004ccf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090efa  00000000  00000000  0005c5d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ed4d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000520c  00000000  00000000  000ed524  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080087d0 	.word	0x080087d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	080087d0 	.word	0x080087d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a4 	b.w	8000ff8 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468c      	mov	ip, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f040 8083 	bne.w	8000e4a <__udivmoddi4+0x116>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d947      	bls.n	8000dda <__udivmoddi4+0xa6>
 8000d4a:	fab2 f282 	clz	r2, r2
 8000d4e:	b142      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	f1c2 0020 	rsb	r0, r2, #32
 8000d54:	fa24 f000 	lsr.w	r0, r4, r0
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	4097      	lsls	r7, r2
 8000d5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d60:	4094      	lsls	r4, r2
 8000d62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d66:	0c23      	lsrs	r3, r4, #16
 8000d68:	fbbc f6f8 	udiv	r6, ip, r8
 8000d6c:	fa1f fe87 	uxth.w	lr, r7
 8000d70:	fb08 c116 	mls	r1, r8, r6, ip
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f10e 	mul.w	r1, r6, lr
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x60>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d86:	f080 8119 	bcs.w	8000fbc <__udivmoddi4+0x288>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 8116 	bls.w	8000fbc <__udivmoddi4+0x288>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x8c>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db2:	f080 8105 	bcs.w	8000fc0 <__udivmoddi4+0x28c>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8102 	bls.w	8000fc0 <__udivmoddi4+0x28c>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	2600      	movs	r6, #0
 8000dca:	b11d      	cbz	r5, 8000dd4 <__udivmoddi4+0xa0>
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	2300      	movs	r3, #0
 8000dd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xaa>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f282 	clz	r2, r2
 8000de2:	2a00      	cmp	r2, #0
 8000de4:	d150      	bne.n	8000e88 <__udivmoddi4+0x154>
 8000de6:	1bcb      	subs	r3, r1, r7
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	fa1f f887 	uxth.w	r8, r7
 8000df0:	2601      	movs	r6, #1
 8000df2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000df6:	0c21      	lsrs	r1, r4, #16
 8000df8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb08 f30c 	mul.w	r3, r8, ip
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0xe4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0xe2>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	f200 80e9 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e16:	4684      	mov	ip, r0
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	b2a3      	uxth	r3, r4
 8000e1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e28:	fb08 f800 	mul.w	r8, r8, r0
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	d907      	bls.n	8000e40 <__udivmoddi4+0x10c>
 8000e30:	193c      	adds	r4, r7, r4
 8000e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x10a>
 8000e38:	45a0      	cmp	r8, r4
 8000e3a:	f200 80d9 	bhi.w	8000ff0 <__udivmoddi4+0x2bc>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	eba4 0408 	sub.w	r4, r4, r8
 8000e44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e48:	e7bf      	b.n	8000dca <__udivmoddi4+0x96>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d909      	bls.n	8000e62 <__udivmoddi4+0x12e>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	f000 80b1 	beq.w	8000fb6 <__udivmoddi4+0x282>
 8000e54:	2600      	movs	r6, #0
 8000e56:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	fab3 f683 	clz	r6, r3
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d14a      	bne.n	8000f00 <__udivmoddi4+0x1cc>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d302      	bcc.n	8000e74 <__udivmoddi4+0x140>
 8000e6e:	4282      	cmp	r2, r0
 8000e70:	f200 80b8 	bhi.w	8000fe4 <__udivmoddi4+0x2b0>
 8000e74:	1a84      	subs	r4, r0, r2
 8000e76:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	468c      	mov	ip, r1
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	d0a8      	beq.n	8000dd4 <__udivmoddi4+0xa0>
 8000e82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e86:	e7a5      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e90:	4097      	lsls	r7, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9a:	40d9      	lsrs	r1, r3
 8000e9c:	4330      	orrs	r0, r6
 8000e9e:	0c03      	lsrs	r3, r0, #16
 8000ea0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea4:	fa1f f887 	uxth.w	r8, r7
 8000ea8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb0:	fb06 f108 	mul.w	r1, r6, r8
 8000eb4:	4299      	cmp	r1, r3
 8000eb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eba:	d909      	bls.n	8000ed0 <__udivmoddi4+0x19c>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec2:	f080 808d 	bcs.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	f240 808a 	bls.w	8000fe0 <__udivmoddi4+0x2ac>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	443b      	add	r3, r7
 8000ed0:	1a5b      	subs	r3, r3, r1
 8000ed2:	b281      	uxth	r1, r0
 8000ed4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000edc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee0:	fb00 f308 	mul.w	r3, r0, r8
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	d907      	bls.n	8000ef8 <__udivmoddi4+0x1c4>
 8000ee8:	1879      	adds	r1, r7, r1
 8000eea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eee:	d273      	bcs.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d971      	bls.n	8000fd8 <__udivmoddi4+0x2a4>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4439      	add	r1, r7
 8000ef8:	1acb      	subs	r3, r1, r3
 8000efa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000efe:	e778      	b.n	8000df2 <__udivmoddi4+0xbe>
 8000f00:	f1c6 0c20 	rsb	ip, r6, #32
 8000f04:	fa03 f406 	lsl.w	r4, r3, r6
 8000f08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f12:	fa01 f306 	lsl.w	r3, r1, r6
 8000f16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	0c3b      	lsrs	r3, r7, #16
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fa1f f884 	uxth.w	r8, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f32:	fb09 fa08 	mul.w	sl, r9, r8
 8000f36:	458a      	cmp	sl, r1
 8000f38:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x220>
 8000f42:	1861      	adds	r1, r4, r1
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d248      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4a:	458a      	cmp	sl, r1
 8000f4c:	d946      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	4421      	add	r1, r4
 8000f54:	eba1 010a 	sub.w	r1, r1, sl
 8000f58:	b2bf      	uxth	r7, r7
 8000f5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45b8      	cmp	r8, r7
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x24a>
 8000f6e:	19e7      	adds	r7, r4, r7
 8000f70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f74:	d22e      	bcs.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f76:	45b8      	cmp	r8, r7
 8000f78:	d92c      	bls.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4427      	add	r7, r4
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba7 0708 	sub.w	r7, r7, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454f      	cmp	r7, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	4649      	mov	r1, r9
 8000f90:	d31a      	bcc.n	8000fc8 <__udivmoddi4+0x294>
 8000f92:	d017      	beq.n	8000fc4 <__udivmoddi4+0x290>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x27a>
 8000f96:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa2:	40f2      	lsrs	r2, r6
 8000fa4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fa8:	40f7      	lsrs	r7, r6
 8000faa:	e9c5 2700 	strd	r2, r7, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e70b      	b.n	8000dd4 <__udivmoddi4+0xa0>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e9      	b.n	8000d94 <__udivmoddi4+0x60>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6fd      	b.n	8000dc0 <__udivmoddi4+0x8c>
 8000fc4:	4543      	cmp	r3, r8
 8000fc6:	d2e5      	bcs.n	8000f94 <__udivmoddi4+0x260>
 8000fc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7df      	b.n	8000f94 <__udivmoddi4+0x260>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e7d2      	b.n	8000f7e <__udivmoddi4+0x24a>
 8000fd8:	4660      	mov	r0, ip
 8000fda:	e78d      	b.n	8000ef8 <__udivmoddi4+0x1c4>
 8000fdc:	4681      	mov	r9, r0
 8000fde:	e7b9      	b.n	8000f54 <__udivmoddi4+0x220>
 8000fe0:	4666      	mov	r6, ip
 8000fe2:	e775      	b.n	8000ed0 <__udivmoddi4+0x19c>
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e74a      	b.n	8000e7e <__udivmoddi4+0x14a>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	4439      	add	r1, r7
 8000fee:	e713      	b.n	8000e18 <__udivmoddi4+0xe4>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	443c      	add	r4, r7
 8000ff4:	e724      	b.n	8000e40 <__udivmoddi4+0x10c>
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <AD7683_get_value_SPI>:
#include "AD7683.h"

#if defined(MODE_SPI)
uint16_t AD7683_get_value_SPI(SPI_HandleTypeDef *hspi)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b088      	sub	sp, #32
 8001000:	af02      	add	r7, sp, #8
 8001002:	6078      	str	r0, [r7, #4]
  uint32_t result = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]
  uint8_t dummy[3] = {0};
 8001008:	4b1c      	ldr	r3, [pc, #112]	; (800107c <AD7683_get_value_SPI+0x80>)
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	823b      	strh	r3, [r7, #16]
 800100e:	2300      	movs	r3, #0
 8001010:	74bb      	strb	r3, [r7, #18]
  uint8_t byte_array[3] = {0};
 8001012:	4b1a      	ldr	r3, [pc, #104]	; (800107c <AD7683_get_value_SPI+0x80>)
 8001014:	881b      	ldrh	r3, [r3, #0]
 8001016:	81bb      	strh	r3, [r7, #12]
 8001018:	2300      	movs	r3, #0
 800101a:	73bb      	strb	r3, [r7, #14]

  CS_LOW();
 800101c:	2200      	movs	r2, #0
 800101e:	2140      	movs	r1, #64	; 0x40
 8001020:	4817      	ldr	r0, [pc, #92]	; (8001080 <AD7683_get_value_SPI+0x84>)
 8001022:	f000 ffb5 	bl	8001f90 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(hspi, dummy, byte_array, 3, 100);
 8001026:	f107 020c 	add.w	r2, r7, #12
 800102a:	f107 0110 	add.w	r1, r7, #16
 800102e:	2364      	movs	r3, #100	; 0x64
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2303      	movs	r3, #3
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f001 fcc2 	bl	80029be <HAL_SPI_TransmitReceive>
  CS_HIGH();
 800103a:	2201      	movs	r2, #1
 800103c:	2140      	movs	r1, #64	; 0x40
 800103e:	4810      	ldr	r0, [pc, #64]	; (8001080 <AD7683_get_value_SPI+0x84>)
 8001040:	f000 ffa6 	bl	8001f90 <HAL_GPIO_WritePin>

  byte_array[0] &= 0b00000011;
 8001044:	7b3b      	ldrb	r3, [r7, #12]
 8001046:	f003 0303 	and.w	r3, r3, #3
 800104a:	b2db      	uxtb	r3, r3
 800104c:	733b      	strb	r3, [r7, #12]
  byte_array[1] &= 0b11111111;
 800104e:	7b7b      	ldrb	r3, [r7, #13]
 8001050:	737b      	strb	r3, [r7, #13]
  byte_array[2] &= 0b11111100;
 8001052:	7bbb      	ldrb	r3, [r7, #14]
 8001054:	f023 0303 	bic.w	r3, r3, #3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	73bb      	strb	r3, [r7, #14]

  result = (byte_array[0] << 14) | (byte_array[1] << 6) | (byte_array[2] >> 2);
 800105c:	7b3b      	ldrb	r3, [r7, #12]
 800105e:	039a      	lsls	r2, r3, #14
 8001060:	7b7b      	ldrb	r3, [r7, #13]
 8001062:	019b      	lsls	r3, r3, #6
 8001064:	4313      	orrs	r3, r2
 8001066:	7bba      	ldrb	r2, [r7, #14]
 8001068:	0892      	lsrs	r2, r2, #2
 800106a:	b2d2      	uxtb	r2, r2
 800106c:	4313      	orrs	r3, r2
 800106e:	617b      	str	r3, [r7, #20]
  return (uint16_t)result;
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	b29b      	uxth	r3, r3
}
 8001074:	4618      	mov	r0, r3
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	080087e8 	.word	0x080087e8
 8001080:	40020400 	.word	0x40020400

08001084 <calculate_RMS>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
double calculate_RMS(uint16_t* data)
{
 8001084:	b5b0      	push	{r4, r5, r7, lr}
 8001086:	b088      	sub	sp, #32
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  double data_average = 0;
 800108c:	f04f 0200 	mov.w	r2, #0
 8001090:	f04f 0300 	mov.w	r3, #0
 8001094:	e9c7 2306 	strd	r2, r3, [r7, #24]
  double sum_squares = 0;
 8001098:	f04f 0200 	mov.w	r2, #0
 800109c:	f04f 0300 	mov.w	r3, #0
 80010a0:	e9c7 2304 	strd	r2, r3, [r7, #16]

  for(uint32_t i = 0; i < DATA_SIZE; i++)
 80010a4:	2300      	movs	r3, #0
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	e014      	b.n	80010d4 <calculate_RMS+0x50>
  {
    data_average += data[i];
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	881b      	ldrh	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fa3d 	bl	8000534 <__aeabi_i2d>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80010c2:	f7ff f8eb 	bl	800029c <__adddf3>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	e9c7 2306 	strd	r2, r3, [r7, #24]
  for(uint32_t i = 0; i < DATA_SIZE; i++)
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	3301      	adds	r3, #1
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80010da:	d3e6      	bcc.n	80010aa <calculate_RMS+0x26>
  }
  data_average /= DATA_SIZE;
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	4b2d      	ldr	r3, [pc, #180]	; (8001198 <calculate_RMS+0x114>)
 80010e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80010e6:	f7ff fbb9 	bl	800085c <__aeabi_ddiv>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	e9c7 2306 	strd	r2, r3, [r7, #24]

  for(uint32_t i = 0; i < DATA_SIZE; i++)
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	e02e      	b.n	8001156 <calculate_RMS+0xd2>
  {
    sum_squares += (data[i] - data_average) * (data[i] - data_average);
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	4413      	add	r3, r2
 8001100:	881b      	ldrh	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff fa16 	bl	8000534 <__aeabi_i2d>
 8001108:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800110c:	f7ff f8c4 	bl	8000298 <__aeabi_dsub>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4614      	mov	r4, r2
 8001116:	461d      	mov	r5, r3
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	4413      	add	r3, r2
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fa06 	bl	8000534 <__aeabi_i2d>
 8001128:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800112c:	f7ff f8b4 	bl	8000298 <__aeabi_dsub>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4620      	mov	r0, r4
 8001136:	4629      	mov	r1, r5
 8001138:	f7ff fa66 	bl	8000608 <__aeabi_dmul>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001144:	f7ff f8aa 	bl	800029c <__adddf3>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	e9c7 2304 	strd	r2, r3, [r7, #16]
  for(uint32_t i = 0; i < DATA_SIZE; i++)
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	3301      	adds	r3, #1
 8001154:	60bb      	str	r3, [r7, #8]
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800115c:	d3cc      	bcc.n	80010f8 <calculate_RMS+0x74>
  }

  return sqrt(sum_squares / DATA_SIZE);
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <calculate_RMS+0x114>)
 8001164:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001168:	f7ff fb78 	bl	800085c <__aeabi_ddiv>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	ec43 2b17 	vmov	d7, r2, r3
 8001174:	eeb0 0a47 	vmov.f32	s0, s14
 8001178:	eef0 0a67 	vmov.f32	s1, s15
 800117c:	f007 fa40 	bl	8008600 <sqrt>
 8001180:	eeb0 7a40 	vmov.f32	s14, s0
 8001184:	eef0 7a60 	vmov.f32	s15, s1
}
 8001188:	eeb0 0a47 	vmov.f32	s0, s14
 800118c:	eef0 0a67 	vmov.f32	s1, s15
 8001190:	3720      	adds	r7, #32
 8001192:	46bd      	mov	sp, r7
 8001194:	bdb0      	pop	{r4, r5, r7, pc}
 8001196:	bf00      	nop
 8001198:	40df4000 	.word	0x40df4000

0800119c <HAL_TIM_PeriodElapsedCallback>:

// timer frequency - 64 kHz
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b0a0      	sub	sp, #128	; 0x80
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a28      	ldr	r2, [pc, #160]	; (800124c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d14a      	bne.n	8001244 <HAL_TIM_PeriodElapsedCallback+0xa8>
    static uint16_t adcData[DATA_SIZE] = { 0 };
    static uint16_t counter = 0;

    char string_value[100];

    uint16_t adcValue = AD7683_get_value_SPI(&hspi1);
 80011ae:	4828      	ldr	r0, [pc, #160]	; (8001250 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80011b0:	f7ff ff24 	bl	8000ffc <AD7683_get_value_SPI>
 80011b4:	4603      	mov	r3, r0
 80011b6:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
    adcData[counter++] = adcValue;
 80011ba:	4b26      	ldr	r3, [pc, #152]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	1c5a      	adds	r2, r3, #1
 80011c0:	b291      	uxth	r1, r2
 80011c2:	4a24      	ldr	r2, [pc, #144]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80011c4:	8011      	strh	r1, [r2, #0]
 80011c6:	4619      	mov	r1, r3
 80011c8:	4a23      	ldr	r2, [pc, #140]	; (8001258 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80011ca:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80011ce:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]

    if(counter >= DATA_SIZE)
 80011d2:	4b20      	ldr	r3, [pc, #128]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80011da:	d31d      	bcc.n	8001218 <HAL_TIM_PeriodElapsedCallback+0x7c>
    {
      counter = 0;
 80011dc:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80011de:	2200      	movs	r2, #0
 80011e0:	801a      	strh	r2, [r3, #0]
      double RMS_value = calculate_RMS(adcData);
 80011e2:	481d      	ldr	r0, [pc, #116]	; (8001258 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80011e4:	f7ff ff4e 	bl	8001084 <calculate_RMS>
 80011e8:	ed87 0b1c 	vstr	d0, [r7, #112]	; 0x70

      sprintf(string_value, "%f\n\r", RMS_value);
 80011ec:	f107 000c 	add.w	r0, r7, #12
 80011f0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80011f4:	4919      	ldr	r1, [pc, #100]	; (800125c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80011f6:	f003 fc5d 	bl	8004ab4 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)string_value, strlen(string_value), 1000);
 80011fa:	f107 030c 	add.w	r3, r7, #12
 80011fe:	4618      	mov	r0, r3
 8001200:	f7fe ffee 	bl	80001e0 <strlen>
 8001204:	4603      	mov	r3, r0
 8001206:	b29a      	uxth	r2, r3
 8001208:	f107 010c 	add.w	r1, r7, #12
 800120c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001210:	4813      	ldr	r0, [pc, #76]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001212:	f002 fad4 	bl	80037be <HAL_UART_Transmit>
      sprintf(string_value, "%d\n\r", adcValue);
      HAL_UART_Transmit(&huart2, (uint8_t*)string_value, strlen(string_value), 1000);
    }

  }
}
 8001216:	e015      	b.n	8001244 <HAL_TIM_PeriodElapsedCallback+0xa8>
      sprintf(string_value, "%d\n\r", adcValue);
 8001218:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 800121c:	f107 030c 	add.w	r3, r7, #12
 8001220:	4910      	ldr	r1, [pc, #64]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001222:	4618      	mov	r0, r3
 8001224:	f003 fc46 	bl	8004ab4 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t*)string_value, strlen(string_value), 1000);
 8001228:	f107 030c 	add.w	r3, r7, #12
 800122c:	4618      	mov	r0, r3
 800122e:	f7fe ffd7 	bl	80001e0 <strlen>
 8001232:	4603      	mov	r3, r0
 8001234:	b29a      	uxth	r2, r3
 8001236:	f107 010c 	add.w	r1, r7, #12
 800123a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800123e:	4808      	ldr	r0, [pc, #32]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001240:	f002 fabd 	bl	80037be <HAL_UART_Transmit>
}
 8001244:	bf00      	nop
 8001246:	3780      	adds	r7, #128	; 0x80
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40010000 	.word	0x40010000
 8001250:	2000fc58 	.word	0x2000fc58
 8001254:	20000200 	.word	0x20000200
 8001258:	20000204 	.word	0x20000204
 800125c:	080087ec 	.word	0x080087ec
 8001260:	2000fcb0 	.word	0x2000fcb0
 8001264:	080087f4 	.word	0x080087f4

08001268 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800126c:	f000 fb88 	bl	8001980 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001270:	f000 f80e 	bl	8001290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001274:	f000 f926 	bl	80014c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001278:	f000 f8fa 	bl	8001470 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800127c:	f000 f872 	bl	8001364 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001280:	f000 f8a6 	bl	80013d0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001284:	4801      	ldr	r0, [pc, #4]	; (800128c <main+0x24>)
 8001286:	f001 fe57 	bl	8002f38 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
 800128a:	e7fe      	b.n	800128a <main+0x22>
 800128c:	2000fc10 	.word	0x2000fc10

08001290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b094      	sub	sp, #80	; 0x50
 8001294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001296:	f107 0320 	add.w	r3, r7, #32
 800129a:	2230      	movs	r2, #48	; 0x30
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f002 fd80 	bl	8003da4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	4b28      	ldr	r3, [pc, #160]	; (800135c <SystemClock_Config+0xcc>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012bc:	4a27      	ldr	r2, [pc, #156]	; (800135c <SystemClock_Config+0xcc>)
 80012be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012c2:	6413      	str	r3, [r2, #64]	; 0x40
 80012c4:	4b25      	ldr	r3, [pc, #148]	; (800135c <SystemClock_Config+0xcc>)
 80012c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012d0:	2300      	movs	r3, #0
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	4b22      	ldr	r3, [pc, #136]	; (8001360 <SystemClock_Config+0xd0>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012dc:	4a20      	ldr	r2, [pc, #128]	; (8001360 <SystemClock_Config+0xd0>)
 80012de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012e2:	6013      	str	r3, [r2, #0]
 80012e4:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <SystemClock_Config+0xd0>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012f0:	2302      	movs	r3, #2
 80012f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f4:	2301      	movs	r3, #1
 80012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012f8:	2310      	movs	r3, #16
 80012fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012fc:	2302      	movs	r3, #2
 80012fe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001300:	2300      	movs	r3, #0
 8001302:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001304:	2308      	movs	r3, #8
 8001306:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001308:	2340      	movs	r3, #64	; 0x40
 800130a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800130c:	2302      	movs	r3, #2
 800130e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001310:	2307      	movs	r3, #7
 8001312:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001314:	f107 0320 	add.w	r3, r7, #32
 8001318:	4618      	mov	r0, r3
 800131a:	f000 fe53 	bl	8001fc4 <HAL_RCC_OscConfig>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001324:	f000 f910 	bl	8001548 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001328:	230f      	movs	r3, #15
 800132a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800132c:	2302      	movs	r3, #2
 800132e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001334:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001338:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800133e:	f107 030c 	add.w	r3, r7, #12
 8001342:	2102      	movs	r1, #2
 8001344:	4618      	mov	r0, r3
 8001346:	f001 f8b5 	bl	80024b4 <HAL_RCC_ClockConfig>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001350:	f000 f8fa 	bl	8001548 <Error_Handler>
  }
}
 8001354:	bf00      	nop
 8001356:	3750      	adds	r7, #80	; 0x50
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40023800 	.word	0x40023800
 8001360:	40007000 	.word	0x40007000

08001364 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001368:	4b17      	ldr	r3, [pc, #92]	; (80013c8 <MX_SPI1_Init+0x64>)
 800136a:	4a18      	ldr	r2, [pc, #96]	; (80013cc <MX_SPI1_Init+0x68>)
 800136c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800136e:	4b16      	ldr	r3, [pc, #88]	; (80013c8 <MX_SPI1_Init+0x64>)
 8001370:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001374:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001376:	4b14      	ldr	r3, [pc, #80]	; (80013c8 <MX_SPI1_Init+0x64>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800137c:	4b12      	ldr	r3, [pc, #72]	; (80013c8 <MX_SPI1_Init+0x64>)
 800137e:	2200      	movs	r2, #0
 8001380:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001382:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <MX_SPI1_Init+0x64>)
 8001384:	2202      	movs	r2, #2
 8001386:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001388:	4b0f      	ldr	r3, [pc, #60]	; (80013c8 <MX_SPI1_Init+0x64>)
 800138a:	2201      	movs	r2, #1
 800138c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800138e:	4b0e      	ldr	r3, [pc, #56]	; (80013c8 <MX_SPI1_Init+0x64>)
 8001390:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001394:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001396:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <MX_SPI1_Init+0x64>)
 8001398:	2238      	movs	r2, #56	; 0x38
 800139a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800139c:	4b0a      	ldr	r3, [pc, #40]	; (80013c8 <MX_SPI1_Init+0x64>)
 800139e:	2200      	movs	r2, #0
 80013a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013a2:	4b09      	ldr	r3, [pc, #36]	; (80013c8 <MX_SPI1_Init+0x64>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013a8:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <MX_SPI1_Init+0x64>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013ae:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <MX_SPI1_Init+0x64>)
 80013b0:	220a      	movs	r2, #10
 80013b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013b4:	4804      	ldr	r0, [pc, #16]	; (80013c8 <MX_SPI1_Init+0x64>)
 80013b6:	f001 fa79 	bl	80028ac <HAL_SPI_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013c0:	f000 f8c2 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	2000fc58 	.word	0x2000fc58
 80013cc:	40013000 	.word	0x40013000

080013d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d6:	f107 0308 	add.w	r3, r7, #8
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e4:	463b      	mov	r3, r7
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013ec:	4b1e      	ldr	r3, [pc, #120]	; (8001468 <MX_TIM1_Init+0x98>)
 80013ee:	4a1f      	ldr	r2, [pc, #124]	; (800146c <MX_TIM1_Init+0x9c>)
 80013f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8;
 80013f2:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <MX_TIM1_Init+0x98>)
 80013f4:	2208      	movs	r2, #8
 80013f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f8:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <MX_TIM1_Init+0x98>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 125;
 80013fe:	4b1a      	ldr	r3, [pc, #104]	; (8001468 <MX_TIM1_Init+0x98>)
 8001400:	227d      	movs	r2, #125	; 0x7d
 8001402:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001404:	4b18      	ldr	r3, [pc, #96]	; (8001468 <MX_TIM1_Init+0x98>)
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800140a:	4b17      	ldr	r3, [pc, #92]	; (8001468 <MX_TIM1_Init+0x98>)
 800140c:	2200      	movs	r2, #0
 800140e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001410:	4b15      	ldr	r3, [pc, #84]	; (8001468 <MX_TIM1_Init+0x98>)
 8001412:	2200      	movs	r2, #0
 8001414:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001416:	4814      	ldr	r0, [pc, #80]	; (8001468 <MX_TIM1_Init+0x98>)
 8001418:	f001 fd3e 	bl	8002e98 <HAL_TIM_Base_Init>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8001422:	f000 f891 	bl	8001548 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001426:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800142a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800142c:	f107 0308 	add.w	r3, r7, #8
 8001430:	4619      	mov	r1, r3
 8001432:	480d      	ldr	r0, [pc, #52]	; (8001468 <MX_TIM1_Init+0x98>)
 8001434:	f001 feea 	bl	800320c <HAL_TIM_ConfigClockSource>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 800143e:	f000 f883 	bl	8001548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001442:	2300      	movs	r3, #0
 8001444:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001446:	2300      	movs	r3, #0
 8001448:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800144a:	463b      	mov	r3, r7
 800144c:	4619      	mov	r1, r3
 800144e:	4806      	ldr	r0, [pc, #24]	; (8001468 <MX_TIM1_Init+0x98>)
 8001450:	f002 f8e6 	bl	8003620 <HAL_TIMEx_MasterConfigSynchronization>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800145a:	f000 f875 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800145e:	bf00      	nop
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000fc10 	.word	0x2000fc10
 800146c:	40010000 	.word	0x40010000

08001470 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001474:	4b11      	ldr	r3, [pc, #68]	; (80014bc <MX_USART2_UART_Init+0x4c>)
 8001476:	4a12      	ldr	r2, [pc, #72]	; (80014c0 <MX_USART2_UART_Init+0x50>)
 8001478:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800147a:	4b10      	ldr	r3, [pc, #64]	; (80014bc <MX_USART2_UART_Init+0x4c>)
 800147c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001480:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <MX_USART2_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <MX_USART2_UART_Init+0x4c>)
 800148a:	2200      	movs	r2, #0
 800148c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800148e:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <MX_USART2_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001494:	4b09      	ldr	r3, [pc, #36]	; (80014bc <MX_USART2_UART_Init+0x4c>)
 8001496:	220c      	movs	r2, #12
 8001498:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800149a:	4b08      	ldr	r3, [pc, #32]	; (80014bc <MX_USART2_UART_Init+0x4c>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <MX_USART2_UART_Init+0x4c>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <MX_USART2_UART_Init+0x4c>)
 80014a8:	f002 f93c 	bl	8003724 <HAL_UART_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014b2:	f000 f849 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	2000fcb0 	.word	0x2000fcb0
 80014c0:	40004400 	.word	0x40004400

080014c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ca:	f107 030c 	add.w	r3, r7, #12
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
 80014d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	4b18      	ldr	r3, [pc, #96]	; (8001540 <MX_GPIO_Init+0x7c>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a17      	ldr	r2, [pc, #92]	; (8001540 <MX_GPIO_Init+0x7c>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b15      	ldr	r3, [pc, #84]	; (8001540 <MX_GPIO_Init+0x7c>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <MX_GPIO_Init+0x7c>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a10      	ldr	r2, [pc, #64]	; (8001540 <MX_GPIO_Init+0x7c>)
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b0e      	ldr	r3, [pc, #56]	; (8001540 <MX_GPIO_Init+0x7c>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	607b      	str	r3, [r7, #4]
 8001510:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001512:	2201      	movs	r2, #1
 8001514:	2140      	movs	r1, #64	; 0x40
 8001516:	480b      	ldr	r0, [pc, #44]	; (8001544 <MX_GPIO_Init+0x80>)
 8001518:	f000 fd3a 	bl	8001f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 800151c:	2340      	movs	r3, #64	; 0x40
 800151e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001520:	2301      	movs	r3, #1
 8001522:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001528:	2303      	movs	r3, #3
 800152a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	4619      	mov	r1, r3
 8001532:	4804      	ldr	r0, [pc, #16]	; (8001544 <MX_GPIO_Init+0x80>)
 8001534:	f000 fba8 	bl	8001c88 <HAL_GPIO_Init>

}
 8001538:	bf00      	nop
 800153a:	3720      	adds	r7, #32
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40023800 	.word	0x40023800
 8001544:	40020400 	.word	0x40020400

08001548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800154c:	b672      	cpsid	i
}
 800154e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while(1)
 8001550:	e7fe      	b.n	8001550 <Error_Handler+0x8>
	...

08001554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	4b10      	ldr	r3, [pc, #64]	; (80015a0 <HAL_MspInit+0x4c>)
 8001560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001562:	4a0f      	ldr	r2, [pc, #60]	; (80015a0 <HAL_MspInit+0x4c>)
 8001564:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001568:	6453      	str	r3, [r2, #68]	; 0x44
 800156a:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <HAL_MspInit+0x4c>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <HAL_MspInit+0x4c>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	4a08      	ldr	r2, [pc, #32]	; (80015a0 <HAL_MspInit+0x4c>)
 8001580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001584:	6413      	str	r3, [r2, #64]	; 0x40
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <HAL_MspInit+0x4c>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001592:	2007      	movs	r0, #7
 8001594:	f000 fb36 	bl	8001c04 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40023800 	.word	0x40023800

080015a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08a      	sub	sp, #40	; 0x28
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a19      	ldr	r2, [pc, #100]	; (8001628 <HAL_SPI_MspInit+0x84>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d12b      	bne.n	800161e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	613b      	str	r3, [r7, #16]
 80015ca:	4b18      	ldr	r3, [pc, #96]	; (800162c <HAL_SPI_MspInit+0x88>)
 80015cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ce:	4a17      	ldr	r2, [pc, #92]	; (800162c <HAL_SPI_MspInit+0x88>)
 80015d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015d4:	6453      	str	r3, [r2, #68]	; 0x44
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <HAL_SPI_MspInit+0x88>)
 80015d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	4b11      	ldr	r3, [pc, #68]	; (800162c <HAL_SPI_MspInit+0x88>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	4a10      	ldr	r2, [pc, #64]	; (800162c <HAL_SPI_MspInit+0x88>)
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	6313      	str	r3, [r2, #48]	; 0x30
 80015f2:	4b0e      	ldr	r3, [pc, #56]	; (800162c <HAL_SPI_MspInit+0x88>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80015fe:	23e0      	movs	r3, #224	; 0xe0
 8001600:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001602:	2302      	movs	r3, #2
 8001604:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160a:	2303      	movs	r3, #3
 800160c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800160e:	2305      	movs	r3, #5
 8001610:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	4805      	ldr	r0, [pc, #20]	; (8001630 <HAL_SPI_MspInit+0x8c>)
 800161a:	f000 fb35 	bl	8001c88 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800161e:	bf00      	nop
 8001620:	3728      	adds	r7, #40	; 0x28
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40013000 	.word	0x40013000
 800162c:	40023800 	.word	0x40023800
 8001630:	40020000 	.word	0x40020000

08001634 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a0e      	ldr	r2, [pc, #56]	; (800167c <HAL_TIM_Base_MspInit+0x48>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d115      	bne.n	8001672 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	4b0d      	ldr	r3, [pc, #52]	; (8001680 <HAL_TIM_Base_MspInit+0x4c>)
 800164c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164e:	4a0c      	ldr	r2, [pc, #48]	; (8001680 <HAL_TIM_Base_MspInit+0x4c>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6453      	str	r3, [r2, #68]	; 0x44
 8001656:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <HAL_TIM_Base_MspInit+0x4c>)
 8001658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	2019      	movs	r0, #25
 8001668:	f000 fad7 	bl	8001c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800166c:	2019      	movs	r0, #25
 800166e:	f000 faf0 	bl	8001c52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001672:	bf00      	nop
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40010000 	.word	0x40010000
 8001680:	40023800 	.word	0x40023800

08001684 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	; 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a19      	ldr	r2, [pc, #100]	; (8001708 <HAL_UART_MspInit+0x84>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d12b      	bne.n	80016fe <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	4b18      	ldr	r3, [pc, #96]	; (800170c <HAL_UART_MspInit+0x88>)
 80016ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ae:	4a17      	ldr	r2, [pc, #92]	; (800170c <HAL_UART_MspInit+0x88>)
 80016b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b4:	6413      	str	r3, [r2, #64]	; 0x40
 80016b6:	4b15      	ldr	r3, [pc, #84]	; (800170c <HAL_UART_MspInit+0x88>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	4b11      	ldr	r3, [pc, #68]	; (800170c <HAL_UART_MspInit+0x88>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a10      	ldr	r2, [pc, #64]	; (800170c <HAL_UART_MspInit+0x88>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b0e      	ldr	r3, [pc, #56]	; (800170c <HAL_UART_MspInit+0x88>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016de:	230c      	movs	r3, #12
 80016e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e2:	2302      	movs	r3, #2
 80016e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ea:	2300      	movs	r3, #0
 80016ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016ee:	2307      	movs	r3, #7
 80016f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f2:	f107 0314 	add.w	r3, r7, #20
 80016f6:	4619      	mov	r1, r3
 80016f8:	4805      	ldr	r0, [pc, #20]	; (8001710 <HAL_UART_MspInit+0x8c>)
 80016fa:	f000 fac5 	bl	8001c88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016fe:	bf00      	nop
 8001700:	3728      	adds	r7, #40	; 0x28
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40004400 	.word	0x40004400
 800170c:	40023800 	.word	0x40023800
 8001710:	40020000 	.word	0x40020000

08001714 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001718:	e7fe      	b.n	8001718 <NMI_Handler+0x4>

0800171a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800171a:	b480      	push	{r7}
 800171c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800171e:	e7fe      	b.n	800171e <HardFault_Handler+0x4>

08001720 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001724:	e7fe      	b.n	8001724 <MemManage_Handler+0x4>

08001726 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001726:	b480      	push	{r7}
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800172a:	e7fe      	b.n	800172a <BusFault_Handler+0x4>

0800172c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001730:	e7fe      	b.n	8001730 <UsageFault_Handler+0x4>

08001732 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001732:	b480      	push	{r7}
 8001734:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800174e:	b480      	push	{r7}
 8001750:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001760:	f000 f960 	bl	8001a24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}

08001768 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800176c:	4802      	ldr	r0, [pc, #8]	; (8001778 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800176e:	f001 fc45 	bl	8002ffc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	2000fc10 	.word	0x2000fc10

0800177c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
	return 1;
 8001780:	2301      	movs	r3, #1
}
 8001782:	4618      	mov	r0, r3
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <_kill>:

int _kill(int pid, int sig)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001796:	f002 fadb 	bl	8003d50 <__errno>
 800179a:	4603      	mov	r3, r0
 800179c:	2216      	movs	r2, #22
 800179e:	601a      	str	r2, [r3, #0]
	return -1;
 80017a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <_exit>:

void _exit (int status)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80017b4:	f04f 31ff 	mov.w	r1, #4294967295
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff ffe7 	bl	800178c <_kill>
	while (1) {}		/* Make sure we hang here */
 80017be:	e7fe      	b.n	80017be <_exit+0x12>

080017c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	e00a      	b.n	80017e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017d2:	f3af 8000 	nop.w
 80017d6:	4601      	mov	r1, r0
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	1c5a      	adds	r2, r3, #1
 80017dc:	60ba      	str	r2, [r7, #8]
 80017de:	b2ca      	uxtb	r2, r1
 80017e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	3301      	adds	r3, #1
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	697a      	ldr	r2, [r7, #20]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	dbf0      	blt.n	80017d2 <_read+0x12>
	}

return len;
 80017f0:	687b      	ldr	r3, [r7, #4]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3718      	adds	r7, #24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b086      	sub	sp, #24
 80017fe:	af00      	add	r7, sp, #0
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]
 800180a:	e009      	b.n	8001820 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	1c5a      	adds	r2, r3, #1
 8001810:	60ba      	str	r2, [r7, #8]
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	4618      	mov	r0, r3
 8001816:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	3301      	adds	r3, #1
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	697a      	ldr	r2, [r7, #20]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	429a      	cmp	r2, r3
 8001826:	dbf1      	blt.n	800180c <_write+0x12>
	}
	return len;
 8001828:	687b      	ldr	r3, [r7, #4]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <_close>:

int _close(int file)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
	return -1;
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800183e:	4618      	mov	r0, r3
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
 8001852:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800185a:	605a      	str	r2, [r3, #4]
	return 0;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <_isatty>:

int _isatty(int file)
{
 800186a:	b480      	push	{r7}
 800186c:	b083      	sub	sp, #12
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
	return 1;
 8001872:	2301      	movs	r3, #1
}
 8001874:	4618      	mov	r0, r3
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
	return 0;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3714      	adds	r7, #20
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
	...

0800189c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018a4:	4a14      	ldr	r2, [pc, #80]	; (80018f8 <_sbrk+0x5c>)
 80018a6:	4b15      	ldr	r3, [pc, #84]	; (80018fc <_sbrk+0x60>)
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018b0:	4b13      	ldr	r3, [pc, #76]	; (8001900 <_sbrk+0x64>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d102      	bne.n	80018be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018b8:	4b11      	ldr	r3, [pc, #68]	; (8001900 <_sbrk+0x64>)
 80018ba:	4a12      	ldr	r2, [pc, #72]	; (8001904 <_sbrk+0x68>)
 80018bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018be:	4b10      	ldr	r3, [pc, #64]	; (8001900 <_sbrk+0x64>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d207      	bcs.n	80018dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018cc:	f002 fa40 	bl	8003d50 <__errno>
 80018d0:	4603      	mov	r3, r0
 80018d2:	220c      	movs	r2, #12
 80018d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018d6:	f04f 33ff 	mov.w	r3, #4294967295
 80018da:	e009      	b.n	80018f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018dc:	4b08      	ldr	r3, [pc, #32]	; (8001900 <_sbrk+0x64>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018e2:	4b07      	ldr	r3, [pc, #28]	; (8001900 <_sbrk+0x64>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	4a05      	ldr	r2, [pc, #20]	; (8001900 <_sbrk+0x64>)
 80018ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ee:	68fb      	ldr	r3, [r7, #12]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3718      	adds	r7, #24
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20018000 	.word	0x20018000
 80018fc:	00000400 	.word	0x00000400
 8001900:	2000fc04 	.word	0x2000fc04
 8001904:	2000fd08 	.word	0x2000fd08

08001908 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800190c:	4b06      	ldr	r3, [pc, #24]	; (8001928 <SystemInit+0x20>)
 800190e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001912:	4a05      	ldr	r2, [pc, #20]	; (8001928 <SystemInit+0x20>)
 8001914:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001918:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800192c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001964 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001930:	480d      	ldr	r0, [pc, #52]	; (8001968 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001932:	490e      	ldr	r1, [pc, #56]	; (800196c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001934:	4a0e      	ldr	r2, [pc, #56]	; (8001970 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001936:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001938:	e002      	b.n	8001940 <LoopCopyDataInit>

0800193a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800193a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800193c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800193e:	3304      	adds	r3, #4

08001940 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001940:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001942:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001944:	d3f9      	bcc.n	800193a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001946:	4a0b      	ldr	r2, [pc, #44]	; (8001974 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001948:	4c0b      	ldr	r4, [pc, #44]	; (8001978 <LoopFillZerobss+0x26>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800194c:	e001      	b.n	8001952 <LoopFillZerobss>

0800194e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800194e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001950:	3204      	adds	r2, #4

08001952 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001952:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001954:	d3fb      	bcc.n	800194e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001956:	f7ff ffd7 	bl	8001908 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800195a:	f002 f9ff 	bl	8003d5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800195e:	f7ff fc83 	bl	8001268 <main>
  bx  lr    
 8001962:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001964:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001968:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800196c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001970:	08008cdc 	.word	0x08008cdc
  ldr r2, =_sbss
 8001974:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001978:	2000fd08 	.word	0x2000fd08

0800197c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800197c:	e7fe      	b.n	800197c <ADC_IRQHandler>
	...

08001980 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001984:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <HAL_Init+0x40>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a0d      	ldr	r2, [pc, #52]	; (80019c0 <HAL_Init+0x40>)
 800198a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800198e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001990:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <HAL_Init+0x40>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a0a      	ldr	r2, [pc, #40]	; (80019c0 <HAL_Init+0x40>)
 8001996:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800199a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800199c:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <HAL_Init+0x40>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a07      	ldr	r2, [pc, #28]	; (80019c0 <HAL_Init+0x40>)
 80019a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a8:	2003      	movs	r0, #3
 80019aa:	f000 f92b 	bl	8001c04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ae:	2000      	movs	r0, #0
 80019b0:	f000 f808 	bl	80019c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019b4:	f7ff fdce 	bl	8001554 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023c00 	.word	0x40023c00

080019c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019cc:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <HAL_InitTick+0x54>)
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <HAL_InitTick+0x58>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	4619      	mov	r1, r3
 80019d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019da:	fbb3 f3f1 	udiv	r3, r3, r1
 80019de:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e2:	4618      	mov	r0, r3
 80019e4:	f000 f943 	bl	8001c6e <HAL_SYSTICK_Config>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e00e      	b.n	8001a10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2b0f      	cmp	r3, #15
 80019f6:	d80a      	bhi.n	8001a0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019f8:	2200      	movs	r2, #0
 80019fa:	6879      	ldr	r1, [r7, #4]
 80019fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001a00:	f000 f90b 	bl	8001c1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a04:	4a06      	ldr	r2, [pc, #24]	; (8001a20 <HAL_InitTick+0x5c>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	e000      	b.n	8001a10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	20000008 	.word	0x20000008
 8001a20:	20000004 	.word	0x20000004

08001a24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a28:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <HAL_IncTick+0x20>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <HAL_IncTick+0x24>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4413      	add	r3, r2
 8001a34:	4a04      	ldr	r2, [pc, #16]	; (8001a48 <HAL_IncTick+0x24>)
 8001a36:	6013      	str	r3, [r2, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	20000008 	.word	0x20000008
 8001a48:	2000fcf4 	.word	0x2000fcf4

08001a4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a50:	4b03      	ldr	r3, [pc, #12]	; (8001a60 <HAL_GetTick+0x14>)
 8001a52:	681b      	ldr	r3, [r3, #0]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	2000fcf4 	.word	0x2000fcf4

08001a64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a74:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a7a:	68ba      	ldr	r2, [r7, #8]
 8001a7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a80:	4013      	ands	r3, r2
 8001a82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a96:	4a04      	ldr	r2, [pc, #16]	; (8001aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	60d3      	str	r3, [r2, #12]
}
 8001a9c:	bf00      	nop
 8001a9e:	3714      	adds	r7, #20
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ab0:	4b04      	ldr	r3, [pc, #16]	; (8001ac4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	0a1b      	lsrs	r3, r3, #8
 8001ab6:	f003 0307 	and.w	r3, r3, #7
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	e000ed00 	.word	0xe000ed00

08001ac8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	db0b      	blt.n	8001af2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	f003 021f 	and.w	r2, r3, #31
 8001ae0:	4907      	ldr	r1, [pc, #28]	; (8001b00 <__NVIC_EnableIRQ+0x38>)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	095b      	lsrs	r3, r3, #5
 8001ae8:	2001      	movs	r0, #1
 8001aea:	fa00 f202 	lsl.w	r2, r0, r2
 8001aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	e000e100 	.word	0xe000e100

08001b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	6039      	str	r1, [r7, #0]
 8001b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	db0a      	blt.n	8001b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	490c      	ldr	r1, [pc, #48]	; (8001b50 <__NVIC_SetPriority+0x4c>)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	0112      	lsls	r2, r2, #4
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	440b      	add	r3, r1
 8001b28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b2c:	e00a      	b.n	8001b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	4908      	ldr	r1, [pc, #32]	; (8001b54 <__NVIC_SetPriority+0x50>)
 8001b34:	79fb      	ldrb	r3, [r7, #7]
 8001b36:	f003 030f 	and.w	r3, r3, #15
 8001b3a:	3b04      	subs	r3, #4
 8001b3c:	0112      	lsls	r2, r2, #4
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	440b      	add	r3, r1
 8001b42:	761a      	strb	r2, [r3, #24]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	e000e100 	.word	0xe000e100
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b089      	sub	sp, #36	; 0x24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f1c3 0307 	rsb	r3, r3, #7
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	bf28      	it	cs
 8001b76:	2304      	movcs	r3, #4
 8001b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	2b06      	cmp	r3, #6
 8001b80:	d902      	bls.n	8001b88 <NVIC_EncodePriority+0x30>
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3b03      	subs	r3, #3
 8001b86:	e000      	b.n	8001b8a <NVIC_EncodePriority+0x32>
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43da      	mvns	r2, r3
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	401a      	ands	r2, r3
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8001baa:	43d9      	mvns	r1, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	4313      	orrs	r3, r2
         );
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3724      	adds	r7, #36	; 0x24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
	...

08001bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bd0:	d301      	bcc.n	8001bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e00f      	b.n	8001bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bd6:	4a0a      	ldr	r2, [pc, #40]	; (8001c00 <SysTick_Config+0x40>)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bde:	210f      	movs	r1, #15
 8001be0:	f04f 30ff 	mov.w	r0, #4294967295
 8001be4:	f7ff ff8e 	bl	8001b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001be8:	4b05      	ldr	r3, [pc, #20]	; (8001c00 <SysTick_Config+0x40>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bee:	4b04      	ldr	r3, [pc, #16]	; (8001c00 <SysTick_Config+0x40>)
 8001bf0:	2207      	movs	r2, #7
 8001bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	e000e010 	.word	0xe000e010

08001c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff ff29 	bl	8001a64 <__NVIC_SetPriorityGrouping>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b086      	sub	sp, #24
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	4603      	mov	r3, r0
 8001c22:	60b9      	str	r1, [r7, #8]
 8001c24:	607a      	str	r2, [r7, #4]
 8001c26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c2c:	f7ff ff3e 	bl	8001aac <__NVIC_GetPriorityGrouping>
 8001c30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	68b9      	ldr	r1, [r7, #8]
 8001c36:	6978      	ldr	r0, [r7, #20]
 8001c38:	f7ff ff8e 	bl	8001b58 <NVIC_EncodePriority>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c42:	4611      	mov	r1, r2
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff ff5d 	bl	8001b04 <__NVIC_SetPriority>
}
 8001c4a:	bf00      	nop
 8001c4c:	3718      	adds	r7, #24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	4603      	mov	r3, r0
 8001c5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff ff31 	bl	8001ac8 <__NVIC_EnableIRQ>
}
 8001c66:	bf00      	nop
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b082      	sub	sp, #8
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7ff ffa2 	bl	8001bc0 <SysTick_Config>
 8001c7c:	4603      	mov	r3, r0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
	...

08001c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b089      	sub	sp, #36	; 0x24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
 8001ca2:	e159      	b.n	8001f58 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	697a      	ldr	r2, [r7, #20]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	f040 8148 	bne.w	8001f52 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f003 0303 	and.w	r3, r3, #3
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d005      	beq.n	8001cda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d130      	bne.n	8001d3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	43db      	mvns	r3, r3
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	68da      	ldr	r2, [r3, #12]
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d10:	2201      	movs	r2, #1
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	fa02 f303 	lsl.w	r3, r2, r3
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	091b      	lsrs	r3, r3, #4
 8001d26:	f003 0201 	and.w	r2, r3, #1
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	69ba      	ldr	r2, [r7, #24]
 8001d3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f003 0303 	and.w	r3, r3, #3
 8001d44:	2b03      	cmp	r3, #3
 8001d46:	d017      	beq.n	8001d78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	2203      	movs	r2, #3
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f003 0303 	and.w	r3, r3, #3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d123      	bne.n	8001dcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	08da      	lsrs	r2, r3, #3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3208      	adds	r2, #8
 8001d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	f003 0307 	and.w	r3, r3, #7
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	220f      	movs	r2, #15
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	43db      	mvns	r3, r3
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	4013      	ands	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	691a      	ldr	r2, [r3, #16]
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	f003 0307 	and.w	r3, r3, #7
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	08da      	lsrs	r2, r3, #3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	3208      	adds	r2, #8
 8001dc6:	69b9      	ldr	r1, [r7, #24]
 8001dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	2203      	movs	r2, #3
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4013      	ands	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0203 	and.w	r2, r3, #3
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f000 80a2 	beq.w	8001f52 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	4b57      	ldr	r3, [pc, #348]	; (8001f70 <HAL_GPIO_Init+0x2e8>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	4a56      	ldr	r2, [pc, #344]	; (8001f70 <HAL_GPIO_Init+0x2e8>)
 8001e18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e1e:	4b54      	ldr	r3, [pc, #336]	; (8001f70 <HAL_GPIO_Init+0x2e8>)
 8001e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e2a:	4a52      	ldr	r2, [pc, #328]	; (8001f74 <HAL_GPIO_Init+0x2ec>)
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	089b      	lsrs	r3, r3, #2
 8001e30:	3302      	adds	r3, #2
 8001e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	f003 0303 	and.w	r3, r3, #3
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	220f      	movs	r2, #15
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43db      	mvns	r3, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a49      	ldr	r2, [pc, #292]	; (8001f78 <HAL_GPIO_Init+0x2f0>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d019      	beq.n	8001e8a <HAL_GPIO_Init+0x202>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a48      	ldr	r2, [pc, #288]	; (8001f7c <HAL_GPIO_Init+0x2f4>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d013      	beq.n	8001e86 <HAL_GPIO_Init+0x1fe>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a47      	ldr	r2, [pc, #284]	; (8001f80 <HAL_GPIO_Init+0x2f8>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d00d      	beq.n	8001e82 <HAL_GPIO_Init+0x1fa>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a46      	ldr	r2, [pc, #280]	; (8001f84 <HAL_GPIO_Init+0x2fc>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d007      	beq.n	8001e7e <HAL_GPIO_Init+0x1f6>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a45      	ldr	r2, [pc, #276]	; (8001f88 <HAL_GPIO_Init+0x300>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d101      	bne.n	8001e7a <HAL_GPIO_Init+0x1f2>
 8001e76:	2304      	movs	r3, #4
 8001e78:	e008      	b.n	8001e8c <HAL_GPIO_Init+0x204>
 8001e7a:	2307      	movs	r3, #7
 8001e7c:	e006      	b.n	8001e8c <HAL_GPIO_Init+0x204>
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e004      	b.n	8001e8c <HAL_GPIO_Init+0x204>
 8001e82:	2302      	movs	r3, #2
 8001e84:	e002      	b.n	8001e8c <HAL_GPIO_Init+0x204>
 8001e86:	2301      	movs	r3, #1
 8001e88:	e000      	b.n	8001e8c <HAL_GPIO_Init+0x204>
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	69fa      	ldr	r2, [r7, #28]
 8001e8e:	f002 0203 	and.w	r2, r2, #3
 8001e92:	0092      	lsls	r2, r2, #2
 8001e94:	4093      	lsls	r3, r2
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e9c:	4935      	ldr	r1, [pc, #212]	; (8001f74 <HAL_GPIO_Init+0x2ec>)
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	089b      	lsrs	r3, r3, #2
 8001ea2:	3302      	adds	r3, #2
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001eaa:	4b38      	ldr	r3, [pc, #224]	; (8001f8c <HAL_GPIO_Init+0x304>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ece:	4a2f      	ldr	r2, [pc, #188]	; (8001f8c <HAL_GPIO_Init+0x304>)
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ed4:	4b2d      	ldr	r3, [pc, #180]	; (8001f8c <HAL_GPIO_Init+0x304>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ef8:	4a24      	ldr	r2, [pc, #144]	; (8001f8c <HAL_GPIO_Init+0x304>)
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001efe:	4b23      	ldr	r3, [pc, #140]	; (8001f8c <HAL_GPIO_Init+0x304>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	43db      	mvns	r3, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f1a:	69ba      	ldr	r2, [r7, #24]
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f22:	4a1a      	ldr	r2, [pc, #104]	; (8001f8c <HAL_GPIO_Init+0x304>)
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f28:	4b18      	ldr	r3, [pc, #96]	; (8001f8c <HAL_GPIO_Init+0x304>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	43db      	mvns	r3, r3
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d003      	beq.n	8001f4c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f4c:	4a0f      	ldr	r2, [pc, #60]	; (8001f8c <HAL_GPIO_Init+0x304>)
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	3301      	adds	r3, #1
 8001f56:	61fb      	str	r3, [r7, #28]
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	2b0f      	cmp	r3, #15
 8001f5c:	f67f aea2 	bls.w	8001ca4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f60:	bf00      	nop
 8001f62:	bf00      	nop
 8001f64:	3724      	adds	r7, #36	; 0x24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40013800 	.word	0x40013800
 8001f78:	40020000 	.word	0x40020000
 8001f7c:	40020400 	.word	0x40020400
 8001f80:	40020800 	.word	0x40020800
 8001f84:	40020c00 	.word	0x40020c00
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	40013c00 	.word	0x40013c00

08001f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	807b      	strh	r3, [r7, #2]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fa0:	787b      	ldrb	r3, [r7, #1]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fa6:	887a      	ldrh	r2, [r7, #2]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fac:	e003      	b.n	8001fb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fae:	887b      	ldrh	r3, [r7, #2]
 8001fb0:	041a      	lsls	r2, r3, #16
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	619a      	str	r2, [r3, #24]
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e264      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d075      	beq.n	80020ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fe2:	4ba3      	ldr	r3, [pc, #652]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f003 030c 	and.w	r3, r3, #12
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	d00c      	beq.n	8002008 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fee:	4ba0      	ldr	r3, [pc, #640]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ff6:	2b08      	cmp	r3, #8
 8001ff8:	d112      	bne.n	8002020 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ffa:	4b9d      	ldr	r3, [pc, #628]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002002:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002006:	d10b      	bne.n	8002020 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002008:	4b99      	ldr	r3, [pc, #612]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d05b      	beq.n	80020cc <HAL_RCC_OscConfig+0x108>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d157      	bne.n	80020cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e23f      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002028:	d106      	bne.n	8002038 <HAL_RCC_OscConfig+0x74>
 800202a:	4b91      	ldr	r3, [pc, #580]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a90      	ldr	r2, [pc, #576]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002030:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	e01d      	b.n	8002074 <HAL_RCC_OscConfig+0xb0>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002040:	d10c      	bne.n	800205c <HAL_RCC_OscConfig+0x98>
 8002042:	4b8b      	ldr	r3, [pc, #556]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a8a      	ldr	r2, [pc, #552]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002048:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	4b88      	ldr	r3, [pc, #544]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a87      	ldr	r2, [pc, #540]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002054:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	e00b      	b.n	8002074 <HAL_RCC_OscConfig+0xb0>
 800205c:	4b84      	ldr	r3, [pc, #528]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a83      	ldr	r2, [pc, #524]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002062:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002066:	6013      	str	r3, [r2, #0]
 8002068:	4b81      	ldr	r3, [pc, #516]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a80      	ldr	r2, [pc, #512]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 800206e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002072:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d013      	beq.n	80020a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207c:	f7ff fce6 	bl	8001a4c <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002084:	f7ff fce2 	bl	8001a4c <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b64      	cmp	r3, #100	; 0x64
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e204      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002096:	4b76      	ldr	r3, [pc, #472]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d0f0      	beq.n	8002084 <HAL_RCC_OscConfig+0xc0>
 80020a2:	e014      	b.n	80020ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a4:	f7ff fcd2 	bl	8001a4c <HAL_GetTick>
 80020a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020ac:	f7ff fcce 	bl	8001a4c <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b64      	cmp	r3, #100	; 0x64
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e1f0      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020be:	4b6c      	ldr	r3, [pc, #432]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f0      	bne.n	80020ac <HAL_RCC_OscConfig+0xe8>
 80020ca:	e000      	b.n	80020ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d063      	beq.n	80021a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020da:	4b65      	ldr	r3, [pc, #404]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 030c 	and.w	r3, r3, #12
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d00b      	beq.n	80020fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020e6:	4b62      	ldr	r3, [pc, #392]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020ee:	2b08      	cmp	r3, #8
 80020f0:	d11c      	bne.n	800212c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020f2:	4b5f      	ldr	r3, [pc, #380]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d116      	bne.n	800212c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020fe:	4b5c      	ldr	r3, [pc, #368]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d005      	beq.n	8002116 <HAL_RCC_OscConfig+0x152>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d001      	beq.n	8002116 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e1c4      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002116:	4b56      	ldr	r3, [pc, #344]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	4952      	ldr	r1, [pc, #328]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002126:	4313      	orrs	r3, r2
 8002128:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800212a:	e03a      	b.n	80021a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d020      	beq.n	8002176 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002134:	4b4f      	ldr	r3, [pc, #316]	; (8002274 <HAL_RCC_OscConfig+0x2b0>)
 8002136:	2201      	movs	r2, #1
 8002138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800213a:	f7ff fc87 	bl	8001a4c <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002140:	e008      	b.n	8002154 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002142:	f7ff fc83 	bl	8001a4c <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e1a5      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002154:	4b46      	ldr	r3, [pc, #280]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0f0      	beq.n	8002142 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002160:	4b43      	ldr	r3, [pc, #268]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	691b      	ldr	r3, [r3, #16]
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	4940      	ldr	r1, [pc, #256]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002170:	4313      	orrs	r3, r2
 8002172:	600b      	str	r3, [r1, #0]
 8002174:	e015      	b.n	80021a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002176:	4b3f      	ldr	r3, [pc, #252]	; (8002274 <HAL_RCC_OscConfig+0x2b0>)
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217c:	f7ff fc66 	bl	8001a4c <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002184:	f7ff fc62 	bl	8001a4c <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e184      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002196:	4b36      	ldr	r3, [pc, #216]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1f0      	bne.n	8002184 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d030      	beq.n	8002210 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d016      	beq.n	80021e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021b6:	4b30      	ldr	r3, [pc, #192]	; (8002278 <HAL_RCC_OscConfig+0x2b4>)
 80021b8:	2201      	movs	r2, #1
 80021ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021bc:	f7ff fc46 	bl	8001a4c <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021c4:	f7ff fc42 	bl	8001a4c <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e164      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021d6:	4b26      	ldr	r3, [pc, #152]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 80021d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d0f0      	beq.n	80021c4 <HAL_RCC_OscConfig+0x200>
 80021e2:	e015      	b.n	8002210 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021e4:	4b24      	ldr	r3, [pc, #144]	; (8002278 <HAL_RCC_OscConfig+0x2b4>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ea:	f7ff fc2f 	bl	8001a4c <HAL_GetTick>
 80021ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f0:	e008      	b.n	8002204 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021f2:	f7ff fc2b 	bl	8001a4c <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e14d      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002204:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002206:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1f0      	bne.n	80021f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0304 	and.w	r3, r3, #4
 8002218:	2b00      	cmp	r3, #0
 800221a:	f000 80a0 	beq.w	800235e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800221e:	2300      	movs	r3, #0
 8002220:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002222:	4b13      	ldr	r3, [pc, #76]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10f      	bne.n	800224e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	4a0e      	ldr	r2, [pc, #56]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800223c:	6413      	str	r3, [r2, #64]	; 0x40
 800223e:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <HAL_RCC_OscConfig+0x2ac>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	60bb      	str	r3, [r7, #8]
 8002248:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800224a:	2301      	movs	r3, #1
 800224c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224e:	4b0b      	ldr	r3, [pc, #44]	; (800227c <HAL_RCC_OscConfig+0x2b8>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002256:	2b00      	cmp	r3, #0
 8002258:	d121      	bne.n	800229e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800225a:	4b08      	ldr	r3, [pc, #32]	; (800227c <HAL_RCC_OscConfig+0x2b8>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a07      	ldr	r2, [pc, #28]	; (800227c <HAL_RCC_OscConfig+0x2b8>)
 8002260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002264:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002266:	f7ff fbf1 	bl	8001a4c <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226c:	e011      	b.n	8002292 <HAL_RCC_OscConfig+0x2ce>
 800226e:	bf00      	nop
 8002270:	40023800 	.word	0x40023800
 8002274:	42470000 	.word	0x42470000
 8002278:	42470e80 	.word	0x42470e80
 800227c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002280:	f7ff fbe4 	bl	8001a4c <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e106      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002292:	4b85      	ldr	r3, [pc, #532]	; (80024a8 <HAL_RCC_OscConfig+0x4e4>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d106      	bne.n	80022b4 <HAL_RCC_OscConfig+0x2f0>
 80022a6:	4b81      	ldr	r3, [pc, #516]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022aa:	4a80      	ldr	r2, [pc, #512]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	6713      	str	r3, [r2, #112]	; 0x70
 80022b2:	e01c      	b.n	80022ee <HAL_RCC_OscConfig+0x32a>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	2b05      	cmp	r3, #5
 80022ba:	d10c      	bne.n	80022d6 <HAL_RCC_OscConfig+0x312>
 80022bc:	4b7b      	ldr	r3, [pc, #492]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c0:	4a7a      	ldr	r2, [pc, #488]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022c2:	f043 0304 	orr.w	r3, r3, #4
 80022c6:	6713      	str	r3, [r2, #112]	; 0x70
 80022c8:	4b78      	ldr	r3, [pc, #480]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022cc:	4a77      	ldr	r2, [pc, #476]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	6713      	str	r3, [r2, #112]	; 0x70
 80022d4:	e00b      	b.n	80022ee <HAL_RCC_OscConfig+0x32a>
 80022d6:	4b75      	ldr	r3, [pc, #468]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022da:	4a74      	ldr	r2, [pc, #464]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022dc:	f023 0301 	bic.w	r3, r3, #1
 80022e0:	6713      	str	r3, [r2, #112]	; 0x70
 80022e2:	4b72      	ldr	r3, [pc, #456]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022e6:	4a71      	ldr	r2, [pc, #452]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80022e8:	f023 0304 	bic.w	r3, r3, #4
 80022ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d015      	beq.n	8002322 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f6:	f7ff fba9 	bl	8001a4c <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fc:	e00a      	b.n	8002314 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022fe:	f7ff fba5 	bl	8001a4c <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	f241 3288 	movw	r2, #5000	; 0x1388
 800230c:	4293      	cmp	r3, r2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e0c5      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002314:	4b65      	ldr	r3, [pc, #404]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 8002316:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0ee      	beq.n	80022fe <HAL_RCC_OscConfig+0x33a>
 8002320:	e014      	b.n	800234c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002322:	f7ff fb93 	bl	8001a4c <HAL_GetTick>
 8002326:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002328:	e00a      	b.n	8002340 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800232a:	f7ff fb8f 	bl	8001a4c <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	f241 3288 	movw	r2, #5000	; 0x1388
 8002338:	4293      	cmp	r3, r2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e0af      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002340:	4b5a      	ldr	r3, [pc, #360]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 8002342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1ee      	bne.n	800232a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800234c:	7dfb      	ldrb	r3, [r7, #23]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d105      	bne.n	800235e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002352:	4b56      	ldr	r3, [pc, #344]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 8002354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002356:	4a55      	ldr	r2, [pc, #340]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 8002358:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800235c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 809b 	beq.w	800249e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002368:	4b50      	ldr	r3, [pc, #320]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f003 030c 	and.w	r3, r3, #12
 8002370:	2b08      	cmp	r3, #8
 8002372:	d05c      	beq.n	800242e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	2b02      	cmp	r3, #2
 800237a:	d141      	bne.n	8002400 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800237c:	4b4c      	ldr	r3, [pc, #304]	; (80024b0 <HAL_RCC_OscConfig+0x4ec>)
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002382:	f7ff fb63 	bl	8001a4c <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800238a:	f7ff fb5f 	bl	8001a4c <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e081      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800239c:	4b43      	ldr	r3, [pc, #268]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d1f0      	bne.n	800238a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	69da      	ldr	r2, [r3, #28]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	431a      	orrs	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b6:	019b      	lsls	r3, r3, #6
 80023b8:	431a      	orrs	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023be:	085b      	lsrs	r3, r3, #1
 80023c0:	3b01      	subs	r3, #1
 80023c2:	041b      	lsls	r3, r3, #16
 80023c4:	431a      	orrs	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ca:	061b      	lsls	r3, r3, #24
 80023cc:	4937      	ldr	r1, [pc, #220]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023d2:	4b37      	ldr	r3, [pc, #220]	; (80024b0 <HAL_RCC_OscConfig+0x4ec>)
 80023d4:	2201      	movs	r2, #1
 80023d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d8:	f7ff fb38 	bl	8001a4c <HAL_GetTick>
 80023dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023de:	e008      	b.n	80023f2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023e0:	f7ff fb34 	bl	8001a4c <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e056      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023f2:	4b2e      	ldr	r3, [pc, #184]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d0f0      	beq.n	80023e0 <HAL_RCC_OscConfig+0x41c>
 80023fe:	e04e      	b.n	800249e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002400:	4b2b      	ldr	r3, [pc, #172]	; (80024b0 <HAL_RCC_OscConfig+0x4ec>)
 8002402:	2200      	movs	r2, #0
 8002404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002406:	f7ff fb21 	bl	8001a4c <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800240e:	f7ff fb1d 	bl	8001a4c <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e03f      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002420:	4b22      	ldr	r3, [pc, #136]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d1f0      	bne.n	800240e <HAL_RCC_OscConfig+0x44a>
 800242c:	e037      	b.n	800249e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d101      	bne.n	800243a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e032      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800243a:	4b1c      	ldr	r3, [pc, #112]	; (80024ac <HAL_RCC_OscConfig+0x4e8>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d028      	beq.n	800249a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002452:	429a      	cmp	r2, r3
 8002454:	d121      	bne.n	800249a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002460:	429a      	cmp	r2, r3
 8002462:	d11a      	bne.n	800249a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800246a:	4013      	ands	r3, r2
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002470:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002472:	4293      	cmp	r3, r2
 8002474:	d111      	bne.n	800249a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002480:	085b      	lsrs	r3, r3, #1
 8002482:	3b01      	subs	r3, #1
 8002484:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002486:	429a      	cmp	r2, r3
 8002488:	d107      	bne.n	800249a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002494:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002496:	429a      	cmp	r2, r3
 8002498:	d001      	beq.n	800249e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40007000 	.word	0x40007000
 80024ac:	40023800 	.word	0x40023800
 80024b0:	42470060 	.word	0x42470060

080024b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d101      	bne.n	80024c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e0cc      	b.n	8002662 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024c8:	4b68      	ldr	r3, [pc, #416]	; (800266c <HAL_RCC_ClockConfig+0x1b8>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0307 	and.w	r3, r3, #7
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d90c      	bls.n	80024f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024d6:	4b65      	ldr	r3, [pc, #404]	; (800266c <HAL_RCC_ClockConfig+0x1b8>)
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	b2d2      	uxtb	r2, r2
 80024dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024de:	4b63      	ldr	r3, [pc, #396]	; (800266c <HAL_RCC_ClockConfig+0x1b8>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d001      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e0b8      	b.n	8002662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d020      	beq.n	800253e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0304 	and.w	r3, r3, #4
 8002504:	2b00      	cmp	r3, #0
 8002506:	d005      	beq.n	8002514 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002508:	4b59      	ldr	r3, [pc, #356]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	4a58      	ldr	r2, [pc, #352]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 800250e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002512:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0308 	and.w	r3, r3, #8
 800251c:	2b00      	cmp	r3, #0
 800251e:	d005      	beq.n	800252c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002520:	4b53      	ldr	r3, [pc, #332]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	4a52      	ldr	r2, [pc, #328]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002526:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800252a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800252c:	4b50      	ldr	r3, [pc, #320]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	494d      	ldr	r1, [pc, #308]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 800253a:	4313      	orrs	r3, r2
 800253c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	2b00      	cmp	r3, #0
 8002548:	d044      	beq.n	80025d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d107      	bne.n	8002562 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002552:	4b47      	ldr	r3, [pc, #284]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d119      	bne.n	8002592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e07f      	b.n	8002662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	2b02      	cmp	r3, #2
 8002568:	d003      	beq.n	8002572 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800256e:	2b03      	cmp	r3, #3
 8002570:	d107      	bne.n	8002582 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002572:	4b3f      	ldr	r3, [pc, #252]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d109      	bne.n	8002592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e06f      	b.n	8002662 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002582:	4b3b      	ldr	r3, [pc, #236]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e067      	b.n	8002662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002592:	4b37      	ldr	r3, [pc, #220]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f023 0203 	bic.w	r2, r3, #3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	4934      	ldr	r1, [pc, #208]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 80025a0:	4313      	orrs	r3, r2
 80025a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025a4:	f7ff fa52 	bl	8001a4c <HAL_GetTick>
 80025a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025aa:	e00a      	b.n	80025c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025ac:	f7ff fa4e 	bl	8001a4c <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e04f      	b.n	8002662 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025c2:	4b2b      	ldr	r3, [pc, #172]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f003 020c 	and.w	r2, r3, #12
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d1eb      	bne.n	80025ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025d4:	4b25      	ldr	r3, [pc, #148]	; (800266c <HAL_RCC_ClockConfig+0x1b8>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0307 	and.w	r3, r3, #7
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d20c      	bcs.n	80025fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e2:	4b22      	ldr	r3, [pc, #136]	; (800266c <HAL_RCC_ClockConfig+0x1b8>)
 80025e4:	683a      	ldr	r2, [r7, #0]
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ea:	4b20      	ldr	r3, [pc, #128]	; (800266c <HAL_RCC_ClockConfig+0x1b8>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d001      	beq.n	80025fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e032      	b.n	8002662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0304 	and.w	r3, r3, #4
 8002604:	2b00      	cmp	r3, #0
 8002606:	d008      	beq.n	800261a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002608:	4b19      	ldr	r3, [pc, #100]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	4916      	ldr	r1, [pc, #88]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002616:	4313      	orrs	r3, r2
 8002618:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0308 	and.w	r3, r3, #8
 8002622:	2b00      	cmp	r3, #0
 8002624:	d009      	beq.n	800263a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002626:	4b12      	ldr	r3, [pc, #72]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	00db      	lsls	r3, r3, #3
 8002634:	490e      	ldr	r1, [pc, #56]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002636:	4313      	orrs	r3, r2
 8002638:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800263a:	f000 f821 	bl	8002680 <HAL_RCC_GetSysClockFreq>
 800263e:	4602      	mov	r2, r0
 8002640:	4b0b      	ldr	r3, [pc, #44]	; (8002670 <HAL_RCC_ClockConfig+0x1bc>)
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	091b      	lsrs	r3, r3, #4
 8002646:	f003 030f 	and.w	r3, r3, #15
 800264a:	490a      	ldr	r1, [pc, #40]	; (8002674 <HAL_RCC_ClockConfig+0x1c0>)
 800264c:	5ccb      	ldrb	r3, [r1, r3]
 800264e:	fa22 f303 	lsr.w	r3, r2, r3
 8002652:	4a09      	ldr	r2, [pc, #36]	; (8002678 <HAL_RCC_ClockConfig+0x1c4>)
 8002654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002656:	4b09      	ldr	r3, [pc, #36]	; (800267c <HAL_RCC_ClockConfig+0x1c8>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff f9b2 	bl	80019c4 <HAL_InitTick>

  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40023c00 	.word	0x40023c00
 8002670:	40023800 	.word	0x40023800
 8002674:	080087fc 	.word	0x080087fc
 8002678:	20000000 	.word	0x20000000
 800267c:	20000004 	.word	0x20000004

08002680 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002680:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002684:	b084      	sub	sp, #16
 8002686:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002688:	2300      	movs	r3, #0
 800268a:	607b      	str	r3, [r7, #4]
 800268c:	2300      	movs	r3, #0
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	2300      	movs	r3, #0
 8002692:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002694:	2300      	movs	r3, #0
 8002696:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002698:	4b67      	ldr	r3, [pc, #412]	; (8002838 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f003 030c 	and.w	r3, r3, #12
 80026a0:	2b08      	cmp	r3, #8
 80026a2:	d00d      	beq.n	80026c0 <HAL_RCC_GetSysClockFreq+0x40>
 80026a4:	2b08      	cmp	r3, #8
 80026a6:	f200 80bd 	bhi.w	8002824 <HAL_RCC_GetSysClockFreq+0x1a4>
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d002      	beq.n	80026b4 <HAL_RCC_GetSysClockFreq+0x34>
 80026ae:	2b04      	cmp	r3, #4
 80026b0:	d003      	beq.n	80026ba <HAL_RCC_GetSysClockFreq+0x3a>
 80026b2:	e0b7      	b.n	8002824 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026b4:	4b61      	ldr	r3, [pc, #388]	; (800283c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80026b6:	60bb      	str	r3, [r7, #8]
       break;
 80026b8:	e0b7      	b.n	800282a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026ba:	4b61      	ldr	r3, [pc, #388]	; (8002840 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80026bc:	60bb      	str	r3, [r7, #8]
      break;
 80026be:	e0b4      	b.n	800282a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026c0:	4b5d      	ldr	r3, [pc, #372]	; (8002838 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026c8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026ca:	4b5b      	ldr	r3, [pc, #364]	; (8002838 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d04d      	beq.n	8002772 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026d6:	4b58      	ldr	r3, [pc, #352]	; (8002838 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	099b      	lsrs	r3, r3, #6
 80026dc:	461a      	mov	r2, r3
 80026de:	f04f 0300 	mov.w	r3, #0
 80026e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80026e6:	f04f 0100 	mov.w	r1, #0
 80026ea:	ea02 0800 	and.w	r8, r2, r0
 80026ee:	ea03 0901 	and.w	r9, r3, r1
 80026f2:	4640      	mov	r0, r8
 80026f4:	4649      	mov	r1, r9
 80026f6:	f04f 0200 	mov.w	r2, #0
 80026fa:	f04f 0300 	mov.w	r3, #0
 80026fe:	014b      	lsls	r3, r1, #5
 8002700:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002704:	0142      	lsls	r2, r0, #5
 8002706:	4610      	mov	r0, r2
 8002708:	4619      	mov	r1, r3
 800270a:	ebb0 0008 	subs.w	r0, r0, r8
 800270e:	eb61 0109 	sbc.w	r1, r1, r9
 8002712:	f04f 0200 	mov.w	r2, #0
 8002716:	f04f 0300 	mov.w	r3, #0
 800271a:	018b      	lsls	r3, r1, #6
 800271c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002720:	0182      	lsls	r2, r0, #6
 8002722:	1a12      	subs	r2, r2, r0
 8002724:	eb63 0301 	sbc.w	r3, r3, r1
 8002728:	f04f 0000 	mov.w	r0, #0
 800272c:	f04f 0100 	mov.w	r1, #0
 8002730:	00d9      	lsls	r1, r3, #3
 8002732:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002736:	00d0      	lsls	r0, r2, #3
 8002738:	4602      	mov	r2, r0
 800273a:	460b      	mov	r3, r1
 800273c:	eb12 0208 	adds.w	r2, r2, r8
 8002740:	eb43 0309 	adc.w	r3, r3, r9
 8002744:	f04f 0000 	mov.w	r0, #0
 8002748:	f04f 0100 	mov.w	r1, #0
 800274c:	0259      	lsls	r1, r3, #9
 800274e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002752:	0250      	lsls	r0, r2, #9
 8002754:	4602      	mov	r2, r0
 8002756:	460b      	mov	r3, r1
 8002758:	4610      	mov	r0, r2
 800275a:	4619      	mov	r1, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	461a      	mov	r2, r3
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	f7fe fa98 	bl	8000c98 <__aeabi_uldivmod>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4613      	mov	r3, r2
 800276e:	60fb      	str	r3, [r7, #12]
 8002770:	e04a      	b.n	8002808 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002772:	4b31      	ldr	r3, [pc, #196]	; (8002838 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	099b      	lsrs	r3, r3, #6
 8002778:	461a      	mov	r2, r3
 800277a:	f04f 0300 	mov.w	r3, #0
 800277e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002782:	f04f 0100 	mov.w	r1, #0
 8002786:	ea02 0400 	and.w	r4, r2, r0
 800278a:	ea03 0501 	and.w	r5, r3, r1
 800278e:	4620      	mov	r0, r4
 8002790:	4629      	mov	r1, r5
 8002792:	f04f 0200 	mov.w	r2, #0
 8002796:	f04f 0300 	mov.w	r3, #0
 800279a:	014b      	lsls	r3, r1, #5
 800279c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80027a0:	0142      	lsls	r2, r0, #5
 80027a2:	4610      	mov	r0, r2
 80027a4:	4619      	mov	r1, r3
 80027a6:	1b00      	subs	r0, r0, r4
 80027a8:	eb61 0105 	sbc.w	r1, r1, r5
 80027ac:	f04f 0200 	mov.w	r2, #0
 80027b0:	f04f 0300 	mov.w	r3, #0
 80027b4:	018b      	lsls	r3, r1, #6
 80027b6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80027ba:	0182      	lsls	r2, r0, #6
 80027bc:	1a12      	subs	r2, r2, r0
 80027be:	eb63 0301 	sbc.w	r3, r3, r1
 80027c2:	f04f 0000 	mov.w	r0, #0
 80027c6:	f04f 0100 	mov.w	r1, #0
 80027ca:	00d9      	lsls	r1, r3, #3
 80027cc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80027d0:	00d0      	lsls	r0, r2, #3
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	1912      	adds	r2, r2, r4
 80027d8:	eb45 0303 	adc.w	r3, r5, r3
 80027dc:	f04f 0000 	mov.w	r0, #0
 80027e0:	f04f 0100 	mov.w	r1, #0
 80027e4:	0299      	lsls	r1, r3, #10
 80027e6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80027ea:	0290      	lsls	r0, r2, #10
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4610      	mov	r0, r2
 80027f2:	4619      	mov	r1, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	461a      	mov	r2, r3
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	f7fe fa4c 	bl	8000c98 <__aeabi_uldivmod>
 8002800:	4602      	mov	r2, r0
 8002802:	460b      	mov	r3, r1
 8002804:	4613      	mov	r3, r2
 8002806:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002808:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	0c1b      	lsrs	r3, r3, #16
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	3301      	adds	r3, #1
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002820:	60bb      	str	r3, [r7, #8]
      break;
 8002822:	e002      	b.n	800282a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002824:	4b05      	ldr	r3, [pc, #20]	; (800283c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002826:	60bb      	str	r3, [r7, #8]
      break;
 8002828:	bf00      	nop
    }
  }
  return sysclockfreq;
 800282a:	68bb      	ldr	r3, [r7, #8]
}
 800282c:	4618      	mov	r0, r3
 800282e:	3710      	adds	r7, #16
 8002830:	46bd      	mov	sp, r7
 8002832:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002836:	bf00      	nop
 8002838:	40023800 	.word	0x40023800
 800283c:	00f42400 	.word	0x00f42400
 8002840:	007a1200 	.word	0x007a1200

08002844 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002848:	4b03      	ldr	r3, [pc, #12]	; (8002858 <HAL_RCC_GetHCLKFreq+0x14>)
 800284a:	681b      	ldr	r3, [r3, #0]
}
 800284c:	4618      	mov	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	20000000 	.word	0x20000000

0800285c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002860:	f7ff fff0 	bl	8002844 <HAL_RCC_GetHCLKFreq>
 8002864:	4602      	mov	r2, r0
 8002866:	4b05      	ldr	r3, [pc, #20]	; (800287c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	0a9b      	lsrs	r3, r3, #10
 800286c:	f003 0307 	and.w	r3, r3, #7
 8002870:	4903      	ldr	r1, [pc, #12]	; (8002880 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002872:	5ccb      	ldrb	r3, [r1, r3]
 8002874:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002878:	4618      	mov	r0, r3
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40023800 	.word	0x40023800
 8002880:	0800880c 	.word	0x0800880c

08002884 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002888:	f7ff ffdc 	bl	8002844 <HAL_RCC_GetHCLKFreq>
 800288c:	4602      	mov	r2, r0
 800288e:	4b05      	ldr	r3, [pc, #20]	; (80028a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	0b5b      	lsrs	r3, r3, #13
 8002894:	f003 0307 	and.w	r3, r3, #7
 8002898:	4903      	ldr	r1, [pc, #12]	; (80028a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800289a:	5ccb      	ldrb	r3, [r1, r3]
 800289c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40023800 	.word	0x40023800
 80028a8:	0800880c 	.word	0x0800880c

080028ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e07b      	b.n	80029b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d108      	bne.n	80028d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028ce:	d009      	beq.n	80028e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	61da      	str	r2, [r3, #28]
 80028d6:	e005      	b.n	80028e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d106      	bne.n	8002904 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7fe fe50 	bl	80015a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800291a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800292c:	431a      	orrs	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	f003 0302 	and.w	r3, r3, #2
 8002940:	431a      	orrs	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002954:	431a      	orrs	r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800295e:	431a      	orrs	r2, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a1b      	ldr	r3, [r3, #32]
 8002964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002968:	ea42 0103 	orr.w	r1, r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002970:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	0c1b      	lsrs	r3, r3, #16
 8002982:	f003 0104 	and.w	r1, r3, #4
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298a:	f003 0210 	and.w	r2, r3, #16
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	69da      	ldr	r2, [r3, #28]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b08c      	sub	sp, #48	; 0x30
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	60f8      	str	r0, [r7, #12]
 80029c6:	60b9      	str	r1, [r7, #8]
 80029c8:	607a      	str	r2, [r7, #4]
 80029ca:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80029cc:	2301      	movs	r3, #1
 80029ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80029d0:	2300      	movs	r3, #0
 80029d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_SPI_TransmitReceive+0x26>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e18a      	b.n	8002cfa <HAL_SPI_TransmitReceive+0x33c>
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80029ec:	f7ff f82e 	bl	8001a4c <HAL_GetTick>
 80029f0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002a02:	887b      	ldrh	r3, [r7, #2]
 8002a04:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a06:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d00f      	beq.n	8002a2e <HAL_SPI_TransmitReceive+0x70>
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a14:	d107      	bne.n	8002a26 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d103      	bne.n	8002a26 <HAL_SPI_TransmitReceive+0x68>
 8002a1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d003      	beq.n	8002a2e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002a26:	2302      	movs	r3, #2
 8002a28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002a2c:	e15b      	b.n	8002ce6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d005      	beq.n	8002a40 <HAL_SPI_TransmitReceive+0x82>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d002      	beq.n	8002a40 <HAL_SPI_TransmitReceive+0x82>
 8002a3a:	887b      	ldrh	r3, [r7, #2]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d103      	bne.n	8002a48 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002a46:	e14e      	b.n	8002ce6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	2b04      	cmp	r3, #4
 8002a52:	d003      	beq.n	8002a5c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2205      	movs	r2, #5
 8002a58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	887a      	ldrh	r2, [r7, #2]
 8002a6c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	887a      	ldrh	r2, [r7, #2]
 8002a72:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	887a      	ldrh	r2, [r7, #2]
 8002a7e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	887a      	ldrh	r2, [r7, #2]
 8002a84:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a9c:	2b40      	cmp	r3, #64	; 0x40
 8002a9e:	d007      	beq.n	8002ab0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002aae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ab8:	d178      	bne.n	8002bac <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d002      	beq.n	8002ac8 <HAL_SPI_TransmitReceive+0x10a>
 8002ac2:	8b7b      	ldrh	r3, [r7, #26]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d166      	bne.n	8002b96 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002acc:	881a      	ldrh	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad8:	1c9a      	adds	r2, r3, #2
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	3b01      	subs	r3, #1
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002aec:	e053      	b.n	8002b96 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d11b      	bne.n	8002b34 <HAL_SPI_TransmitReceive+0x176>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d016      	beq.n	8002b34 <HAL_SPI_TransmitReceive+0x176>
 8002b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d113      	bne.n	8002b34 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b10:	881a      	ldrh	r2, [r3, #0]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1c:	1c9a      	adds	r2, r3, #2
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002b30:	2300      	movs	r3, #0
 8002b32:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d119      	bne.n	8002b76 <HAL_SPI_TransmitReceive+0x1b8>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d014      	beq.n	8002b76 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b56:	b292      	uxth	r2, r2
 8002b58:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b5e:	1c9a      	adds	r2, r3, #2
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b72:	2301      	movs	r3, #1
 8002b74:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002b76:	f7fe ff69 	bl	8001a4c <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d807      	bhi.n	8002b96 <HAL_SPI_TransmitReceive+0x1d8>
 8002b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b8c:	d003      	beq.n	8002b96 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002b94:	e0a7      	b.n	8002ce6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1a6      	bne.n	8002aee <HAL_SPI_TransmitReceive+0x130>
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1a1      	bne.n	8002aee <HAL_SPI_TransmitReceive+0x130>
 8002baa:	e07c      	b.n	8002ca6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d002      	beq.n	8002bba <HAL_SPI_TransmitReceive+0x1fc>
 8002bb4:	8b7b      	ldrh	r3, [r7, #26]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d16b      	bne.n	8002c92 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	330c      	adds	r3, #12
 8002bc4:	7812      	ldrb	r2, [r2, #0]
 8002bc6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bcc:	1c5a      	adds	r2, r3, #1
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002be0:	e057      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d11c      	bne.n	8002c2a <HAL_SPI_TransmitReceive+0x26c>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d017      	beq.n	8002c2a <HAL_SPI_TransmitReceive+0x26c>
 8002bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d114      	bne.n	8002c2a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	330c      	adds	r3, #12
 8002c0a:	7812      	ldrb	r2, [r2, #0]
 8002c0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	1c5a      	adds	r2, r3, #1
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c26:	2300      	movs	r3, #0
 8002c28:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d119      	bne.n	8002c6c <HAL_SPI_TransmitReceive+0x2ae>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d014      	beq.n	8002c6c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68da      	ldr	r2, [r3, #12]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c4c:	b2d2      	uxtb	r2, r2
 8002c4e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c54:	1c5a      	adds	r2, r3, #1
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	3b01      	subs	r3, #1
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002c6c:	f7fe feee 	bl	8001a4c <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d803      	bhi.n	8002c84 <HAL_SPI_TransmitReceive+0x2c6>
 8002c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c82:	d102      	bne.n	8002c8a <HAL_SPI_TransmitReceive+0x2cc>
 8002c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d103      	bne.n	8002c92 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002c90:	e029      	b.n	8002ce6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1a2      	bne.n	8002be2 <HAL_SPI_TransmitReceive+0x224>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d19d      	bne.n	8002be2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002caa:	68f8      	ldr	r0, [r7, #12]
 8002cac:	f000 f8b2 	bl	8002e14 <SPI_EndRxTxTransaction>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d006      	beq.n	8002cc4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002cc2:	e010      	b.n	8002ce6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10b      	bne.n	8002ce4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	617b      	str	r3, [r7, #20]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	e000      	b.n	8002ce6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002ce4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002cf6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3730      	adds	r7, #48	; 0x30
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
	...

08002d04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b088      	sub	sp, #32
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	4613      	mov	r3, r2
 8002d12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002d14:	f7fe fe9a 	bl	8001a4c <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d1c:	1a9b      	subs	r3, r3, r2
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	4413      	add	r3, r2
 8002d22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002d24:	f7fe fe92 	bl	8001a4c <HAL_GetTick>
 8002d28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002d2a:	4b39      	ldr	r3, [pc, #228]	; (8002e10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	015b      	lsls	r3, r3, #5
 8002d30:	0d1b      	lsrs	r3, r3, #20
 8002d32:	69fa      	ldr	r2, [r7, #28]
 8002d34:	fb02 f303 	mul.w	r3, r2, r3
 8002d38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d3a:	e054      	b.n	8002de6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d42:	d050      	beq.n	8002de6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002d44:	f7fe fe82 	bl	8001a4c <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	69fa      	ldr	r2, [r7, #28]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d902      	bls.n	8002d5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d13d      	bne.n	8002dd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002d68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d72:	d111      	bne.n	8002d98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d7c:	d004      	beq.n	8002d88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d86:	d107      	bne.n	8002d98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002da0:	d10f      	bne.n	8002dc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002db0:	601a      	str	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002dc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e017      	b.n	8002e06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d101      	bne.n	8002de0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	4013      	ands	r3, r2
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	bf0c      	ite	eq
 8002df6:	2301      	moveq	r3, #1
 8002df8:	2300      	movne	r3, #0
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	79fb      	ldrb	r3, [r7, #7]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d19b      	bne.n	8002d3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3720      	adds	r7, #32
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000000 	.word	0x20000000

08002e14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b088      	sub	sp, #32
 8002e18:	af02      	add	r7, sp, #8
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002e20:	4b1b      	ldr	r3, [pc, #108]	; (8002e90 <SPI_EndRxTxTransaction+0x7c>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a1b      	ldr	r2, [pc, #108]	; (8002e94 <SPI_EndRxTxTransaction+0x80>)
 8002e26:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2a:	0d5b      	lsrs	r3, r3, #21
 8002e2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002e30:	fb02 f303 	mul.w	r3, r2, r3
 8002e34:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e3e:	d112      	bne.n	8002e66 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2200      	movs	r2, #0
 8002e48:	2180      	movs	r1, #128	; 0x80
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f7ff ff5a 	bl	8002d04 <SPI_WaitFlagStateUntilTimeout>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d016      	beq.n	8002e84 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e5a:	f043 0220 	orr.w	r2, r3, #32
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e00f      	b.n	8002e86 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00a      	beq.n	8002e82 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e7c:	2b80      	cmp	r3, #128	; 0x80
 8002e7e:	d0f2      	beq.n	8002e66 <SPI_EndRxTxTransaction+0x52>
 8002e80:	e000      	b.n	8002e84 <SPI_EndRxTxTransaction+0x70>
        break;
 8002e82:	bf00      	nop
  }

  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3718      	adds	r7, #24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000000 	.word	0x20000000
 8002e94:	165e9f81 	.word	0x165e9f81

08002e98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e041      	b.n	8002f2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fe fbb8 	bl	8001634 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3304      	adds	r3, #4
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	f000 fa88 	bl	80033ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d001      	beq.n	8002f50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e044      	b.n	8002fda <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2202      	movs	r2, #2
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68da      	ldr	r2, [r3, #12]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0201 	orr.w	r2, r2, #1
 8002f66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a1e      	ldr	r2, [pc, #120]	; (8002fe8 <HAL_TIM_Base_Start_IT+0xb0>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d018      	beq.n	8002fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f7a:	d013      	beq.n	8002fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a1a      	ldr	r2, [pc, #104]	; (8002fec <HAL_TIM_Base_Start_IT+0xb4>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d00e      	beq.n	8002fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a19      	ldr	r2, [pc, #100]	; (8002ff0 <HAL_TIM_Base_Start_IT+0xb8>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d009      	beq.n	8002fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a17      	ldr	r2, [pc, #92]	; (8002ff4 <HAL_TIM_Base_Start_IT+0xbc>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d004      	beq.n	8002fa4 <HAL_TIM_Base_Start_IT+0x6c>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a16      	ldr	r2, [pc, #88]	; (8002ff8 <HAL_TIM_Base_Start_IT+0xc0>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d111      	bne.n	8002fc8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2b06      	cmp	r3, #6
 8002fb4:	d010      	beq.n	8002fd8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f042 0201 	orr.w	r2, r2, #1
 8002fc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fc6:	e007      	b.n	8002fd8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0201 	orr.w	r2, r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3714      	adds	r7, #20
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40010000 	.word	0x40010000
 8002fec:	40000400 	.word	0x40000400
 8002ff0:	40000800 	.word	0x40000800
 8002ff4:	40000c00 	.word	0x40000c00
 8002ff8:	40014000 	.word	0x40014000

08002ffc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b02      	cmp	r3, #2
 8003010:	d122      	bne.n	8003058 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b02      	cmp	r3, #2
 800301e:	d11b      	bne.n	8003058 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f06f 0202 	mvn.w	r2, #2
 8003028:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2201      	movs	r2, #1
 800302e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	f003 0303 	and.w	r3, r3, #3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d003      	beq.n	8003046 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 f9b5 	bl	80033ae <HAL_TIM_IC_CaptureCallback>
 8003044:	e005      	b.n	8003052 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f9a7 	bl	800339a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 f9b8 	bl	80033c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	f003 0304 	and.w	r3, r3, #4
 8003062:	2b04      	cmp	r3, #4
 8003064:	d122      	bne.n	80030ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b04      	cmp	r3, #4
 8003072:	d11b      	bne.n	80030ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f06f 0204 	mvn.w	r2, #4
 800307c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2202      	movs	r2, #2
 8003082:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800308e:	2b00      	cmp	r3, #0
 8003090:	d003      	beq.n	800309a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 f98b 	bl	80033ae <HAL_TIM_IC_CaptureCallback>
 8003098:	e005      	b.n	80030a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f97d 	bl	800339a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f000 f98e 	bl	80033c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	f003 0308 	and.w	r3, r3, #8
 80030b6:	2b08      	cmp	r3, #8
 80030b8:	d122      	bne.n	8003100 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	d11b      	bne.n	8003100 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f06f 0208 	mvn.w	r2, #8
 80030d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2204      	movs	r2, #4
 80030d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f000 f961 	bl	80033ae <HAL_TIM_IC_CaptureCallback>
 80030ec:	e005      	b.n	80030fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f000 f953 	bl	800339a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 f964 	bl	80033c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	2b10      	cmp	r3, #16
 800310c:	d122      	bne.n	8003154 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	f003 0310 	and.w	r3, r3, #16
 8003118:	2b10      	cmp	r3, #16
 800311a:	d11b      	bne.n	8003154 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f06f 0210 	mvn.w	r2, #16
 8003124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2208      	movs	r2, #8
 800312a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003136:	2b00      	cmp	r3, #0
 8003138:	d003      	beq.n	8003142 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 f937 	bl	80033ae <HAL_TIM_IC_CaptureCallback>
 8003140:	e005      	b.n	800314e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f929 	bl	800339a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f000 f93a 	bl	80033c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	d10e      	bne.n	8003180 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b01      	cmp	r3, #1
 800316e:	d107      	bne.n	8003180 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f06f 0201 	mvn.w	r2, #1
 8003178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7fe f80e 	bl	800119c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800318a:	2b80      	cmp	r3, #128	; 0x80
 800318c:	d10e      	bne.n	80031ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003198:	2b80      	cmp	r3, #128	; 0x80
 800319a:	d107      	bne.n	80031ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80031a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f000 fab2 	bl	8003710 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b6:	2b40      	cmp	r3, #64	; 0x40
 80031b8:	d10e      	bne.n	80031d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c4:	2b40      	cmp	r3, #64	; 0x40
 80031c6:	d107      	bne.n	80031d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 f8ff 	bl	80033d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	f003 0320 	and.w	r3, r3, #32
 80031e2:	2b20      	cmp	r3, #32
 80031e4:	d10e      	bne.n	8003204 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f003 0320 	and.w	r3, r3, #32
 80031f0:	2b20      	cmp	r3, #32
 80031f2:	d107      	bne.n	8003204 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f06f 0220 	mvn.w	r2, #32
 80031fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 fa7c 	bl	80036fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003204:	bf00      	nop
 8003206:	3708      	adds	r7, #8
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003220:	2b01      	cmp	r3, #1
 8003222:	d101      	bne.n	8003228 <HAL_TIM_ConfigClockSource+0x1c>
 8003224:	2302      	movs	r3, #2
 8003226:	e0b4      	b.n	8003392 <HAL_TIM_ConfigClockSource+0x186>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2202      	movs	r2, #2
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800324e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003260:	d03e      	beq.n	80032e0 <HAL_TIM_ConfigClockSource+0xd4>
 8003262:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003266:	f200 8087 	bhi.w	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 800326a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800326e:	f000 8086 	beq.w	800337e <HAL_TIM_ConfigClockSource+0x172>
 8003272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003276:	d87f      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003278:	2b70      	cmp	r3, #112	; 0x70
 800327a:	d01a      	beq.n	80032b2 <HAL_TIM_ConfigClockSource+0xa6>
 800327c:	2b70      	cmp	r3, #112	; 0x70
 800327e:	d87b      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003280:	2b60      	cmp	r3, #96	; 0x60
 8003282:	d050      	beq.n	8003326 <HAL_TIM_ConfigClockSource+0x11a>
 8003284:	2b60      	cmp	r3, #96	; 0x60
 8003286:	d877      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003288:	2b50      	cmp	r3, #80	; 0x50
 800328a:	d03c      	beq.n	8003306 <HAL_TIM_ConfigClockSource+0xfa>
 800328c:	2b50      	cmp	r3, #80	; 0x50
 800328e:	d873      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003290:	2b40      	cmp	r3, #64	; 0x40
 8003292:	d058      	beq.n	8003346 <HAL_TIM_ConfigClockSource+0x13a>
 8003294:	2b40      	cmp	r3, #64	; 0x40
 8003296:	d86f      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 8003298:	2b30      	cmp	r3, #48	; 0x30
 800329a:	d064      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x15a>
 800329c:	2b30      	cmp	r3, #48	; 0x30
 800329e:	d86b      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 80032a0:	2b20      	cmp	r3, #32
 80032a2:	d060      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x15a>
 80032a4:	2b20      	cmp	r3, #32
 80032a6:	d867      	bhi.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d05c      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x15a>
 80032ac:	2b10      	cmp	r3, #16
 80032ae:	d05a      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x15a>
 80032b0:	e062      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6818      	ldr	r0, [r3, #0]
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	6899      	ldr	r1, [r3, #8]
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	f000 f98d 	bl	80035e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80032d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	609a      	str	r2, [r3, #8]
      break;
 80032de:	e04f      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6818      	ldr	r0, [r3, #0]
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	6899      	ldr	r1, [r3, #8]
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	f000 f976 	bl	80035e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003302:	609a      	str	r2, [r3, #8]
      break;
 8003304:	e03c      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6818      	ldr	r0, [r3, #0]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	6859      	ldr	r1, [r3, #4]
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	461a      	mov	r2, r3
 8003314:	f000 f8ea 	bl	80034ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2150      	movs	r1, #80	; 0x50
 800331e:	4618      	mov	r0, r3
 8003320:	f000 f943 	bl	80035aa <TIM_ITRx_SetConfig>
      break;
 8003324:	e02c      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6818      	ldr	r0, [r3, #0]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	6859      	ldr	r1, [r3, #4]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	461a      	mov	r2, r3
 8003334:	f000 f909 	bl	800354a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2160      	movs	r1, #96	; 0x60
 800333e:	4618      	mov	r0, r3
 8003340:	f000 f933 	bl	80035aa <TIM_ITRx_SetConfig>
      break;
 8003344:	e01c      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6818      	ldr	r0, [r3, #0]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	6859      	ldr	r1, [r3, #4]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	461a      	mov	r2, r3
 8003354:	f000 f8ca 	bl	80034ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2140      	movs	r1, #64	; 0x40
 800335e:	4618      	mov	r0, r3
 8003360:	f000 f923 	bl	80035aa <TIM_ITRx_SetConfig>
      break;
 8003364:	e00c      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4619      	mov	r1, r3
 8003370:	4610      	mov	r0, r2
 8003372:	f000 f91a 	bl	80035aa <TIM_ITRx_SetConfig>
      break;
 8003376:	e003      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	73fb      	strb	r3, [r7, #15]
      break;
 800337c:	e000      	b.n	8003380 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800337e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003390:	7bfb      	ldrb	r3, [r7, #15]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800339a:	b480      	push	{r7}
 800339c:	b083      	sub	sp, #12
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr

080033ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033c2:	b480      	push	{r7}
 80033c4:	b083      	sub	sp, #12
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033ca:	bf00      	nop
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
	...

080033ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a34      	ldr	r2, [pc, #208]	; (80034d0 <TIM_Base_SetConfig+0xe4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d00f      	beq.n	8003424 <TIM_Base_SetConfig+0x38>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800340a:	d00b      	beq.n	8003424 <TIM_Base_SetConfig+0x38>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a31      	ldr	r2, [pc, #196]	; (80034d4 <TIM_Base_SetConfig+0xe8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d007      	beq.n	8003424 <TIM_Base_SetConfig+0x38>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a30      	ldr	r2, [pc, #192]	; (80034d8 <TIM_Base_SetConfig+0xec>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d003      	beq.n	8003424 <TIM_Base_SetConfig+0x38>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a2f      	ldr	r2, [pc, #188]	; (80034dc <TIM_Base_SetConfig+0xf0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d108      	bne.n	8003436 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800342a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	4313      	orrs	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a25      	ldr	r2, [pc, #148]	; (80034d0 <TIM_Base_SetConfig+0xe4>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d01b      	beq.n	8003476 <TIM_Base_SetConfig+0x8a>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003444:	d017      	beq.n	8003476 <TIM_Base_SetConfig+0x8a>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a22      	ldr	r2, [pc, #136]	; (80034d4 <TIM_Base_SetConfig+0xe8>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d013      	beq.n	8003476 <TIM_Base_SetConfig+0x8a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a21      	ldr	r2, [pc, #132]	; (80034d8 <TIM_Base_SetConfig+0xec>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d00f      	beq.n	8003476 <TIM_Base_SetConfig+0x8a>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a20      	ldr	r2, [pc, #128]	; (80034dc <TIM_Base_SetConfig+0xf0>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d00b      	beq.n	8003476 <TIM_Base_SetConfig+0x8a>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a1f      	ldr	r2, [pc, #124]	; (80034e0 <TIM_Base_SetConfig+0xf4>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d007      	beq.n	8003476 <TIM_Base_SetConfig+0x8a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a1e      	ldr	r2, [pc, #120]	; (80034e4 <TIM_Base_SetConfig+0xf8>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d003      	beq.n	8003476 <TIM_Base_SetConfig+0x8a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a1d      	ldr	r2, [pc, #116]	; (80034e8 <TIM_Base_SetConfig+0xfc>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d108      	bne.n	8003488 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800347c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	4313      	orrs	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	4313      	orrs	r3, r2
 8003494:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a08      	ldr	r2, [pc, #32]	; (80034d0 <TIM_Base_SetConfig+0xe4>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d103      	bne.n	80034bc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	691a      	ldr	r2, [r3, #16]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	615a      	str	r2, [r3, #20]
}
 80034c2:	bf00      	nop
 80034c4:	3714      	adds	r7, #20
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	40010000 	.word	0x40010000
 80034d4:	40000400 	.word	0x40000400
 80034d8:	40000800 	.word	0x40000800
 80034dc:	40000c00 	.word	0x40000c00
 80034e0:	40014000 	.word	0x40014000
 80034e4:	40014400 	.word	0x40014400
 80034e8:	40014800 	.word	0x40014800

080034ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b087      	sub	sp, #28
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	f023 0201 	bic.w	r2, r3, #1
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	011b      	lsls	r3, r3, #4
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	4313      	orrs	r3, r2
 8003520:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f023 030a 	bic.w	r3, r3, #10
 8003528:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	4313      	orrs	r3, r2
 8003530:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	621a      	str	r2, [r3, #32]
}
 800353e:	bf00      	nop
 8003540:	371c      	adds	r7, #28
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800354a:	b480      	push	{r7}
 800354c:	b087      	sub	sp, #28
 800354e:	af00      	add	r7, sp, #0
 8003550:	60f8      	str	r0, [r7, #12]
 8003552:	60b9      	str	r1, [r7, #8]
 8003554:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	f023 0210 	bic.w	r2, r3, #16
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003574:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	031b      	lsls	r3, r3, #12
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	4313      	orrs	r3, r2
 800357e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003586:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	011b      	lsls	r3, r3, #4
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	4313      	orrs	r3, r2
 8003590:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	697a      	ldr	r2, [r7, #20]
 8003596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	621a      	str	r2, [r3, #32]
}
 800359e:	bf00      	nop
 80035a0:	371c      	adds	r7, #28
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr

080035aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035aa:	b480      	push	{r7}
 80035ac:	b085      	sub	sp, #20
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
 80035b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	f043 0307 	orr.w	r3, r3, #7
 80035cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	609a      	str	r2, [r3, #8]
}
 80035d4:	bf00      	nop
 80035d6:	3714      	adds	r7, #20
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b087      	sub	sp, #28
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
 80035ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	021a      	lsls	r2, r3, #8
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	431a      	orrs	r2, r3
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	4313      	orrs	r3, r2
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	4313      	orrs	r3, r2
 800360c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	697a      	ldr	r2, [r7, #20]
 8003612:	609a      	str	r2, [r3, #8]
}
 8003614:	bf00      	nop
 8003616:	371c      	adds	r7, #28
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003630:	2b01      	cmp	r3, #1
 8003632:	d101      	bne.n	8003638 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003634:	2302      	movs	r3, #2
 8003636:	e050      	b.n	80036da <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2202      	movs	r2, #2
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800365e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	4313      	orrs	r3, r2
 8003668:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a1c      	ldr	r2, [pc, #112]	; (80036e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d018      	beq.n	80036ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003684:	d013      	beq.n	80036ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a18      	ldr	r2, [pc, #96]	; (80036ec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d00e      	beq.n	80036ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a16      	ldr	r2, [pc, #88]	; (80036f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d009      	beq.n	80036ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a15      	ldr	r2, [pc, #84]	; (80036f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d004      	beq.n	80036ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a13      	ldr	r2, [pc, #76]	; (80036f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d10c      	bne.n	80036c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	4313      	orrs	r3, r2
 80036be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3714      	adds	r7, #20
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	40010000 	.word	0x40010000
 80036ec:	40000400 	.word	0x40000400
 80036f0:	40000800 	.word	0x40000800
 80036f4:	40000c00 	.word	0x40000c00
 80036f8:	40014000 	.word	0x40014000

080036fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e03f      	b.n	80037b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d106      	bne.n	8003750 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7fd ff9a 	bl	8001684 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2224      	movs	r2, #36	; 0x24
 8003754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003766:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f000 f929 	bl	80039c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	691a      	ldr	r2, [r3, #16]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800377c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	695a      	ldr	r2, [r3, #20]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800378c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68da      	ldr	r2, [r3, #12]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800379c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2220      	movs	r2, #32
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2220      	movs	r2, #32
 80037b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b08a      	sub	sp, #40	; 0x28
 80037c2:	af02      	add	r7, sp, #8
 80037c4:	60f8      	str	r0, [r7, #12]
 80037c6:	60b9      	str	r1, [r7, #8]
 80037c8:	603b      	str	r3, [r7, #0]
 80037ca:	4613      	mov	r3, r2
 80037cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037ce:	2300      	movs	r3, #0
 80037d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b20      	cmp	r3, #32
 80037dc:	d17c      	bne.n	80038d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d002      	beq.n	80037ea <HAL_UART_Transmit+0x2c>
 80037e4:	88fb      	ldrh	r3, [r7, #6]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e075      	b.n	80038da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <HAL_UART_Transmit+0x3e>
 80037f8:	2302      	movs	r3, #2
 80037fa:	e06e      	b.n	80038da <HAL_UART_Transmit+0x11c>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2221      	movs	r2, #33	; 0x21
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003812:	f7fe f91b 	bl	8001a4c <HAL_GetTick>
 8003816:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	88fa      	ldrh	r2, [r7, #6]
 800381c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	88fa      	ldrh	r2, [r7, #6]
 8003822:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800382c:	d108      	bne.n	8003840 <HAL_UART_Transmit+0x82>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d104      	bne.n	8003840 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003836:	2300      	movs	r3, #0
 8003838:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	61bb      	str	r3, [r7, #24]
 800383e:	e003      	b.n	8003848 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003844:	2300      	movs	r3, #0
 8003846:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003850:	e02a      	b.n	80038a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2200      	movs	r2, #0
 800385a:	2180      	movs	r1, #128	; 0x80
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f000 f840 	bl	80038e2 <UART_WaitOnFlagUntilTimeout>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e036      	b.n	80038da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10b      	bne.n	800388a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	881b      	ldrh	r3, [r3, #0]
 8003876:	461a      	mov	r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003880:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	3302      	adds	r3, #2
 8003886:	61bb      	str	r3, [r7, #24]
 8003888:	e007      	b.n	800389a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	781a      	ldrb	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	3301      	adds	r3, #1
 8003898:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800389e:	b29b      	uxth	r3, r3
 80038a0:	3b01      	subs	r3, #1
 80038a2:	b29a      	uxth	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1cf      	bne.n	8003852 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	2200      	movs	r2, #0
 80038ba:	2140      	movs	r1, #64	; 0x40
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f000 f810 	bl	80038e2 <UART_WaitOnFlagUntilTimeout>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d001      	beq.n	80038cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e006      	b.n	80038da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80038d4:	2300      	movs	r3, #0
 80038d6:	e000      	b.n	80038da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80038d8:	2302      	movs	r3, #2
  }
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3720      	adds	r7, #32
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b090      	sub	sp, #64	; 0x40
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	60f8      	str	r0, [r7, #12]
 80038ea:	60b9      	str	r1, [r7, #8]
 80038ec:	603b      	str	r3, [r7, #0]
 80038ee:	4613      	mov	r3, r2
 80038f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038f2:	e050      	b.n	8003996 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fa:	d04c      	beq.n	8003996 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80038fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d007      	beq.n	8003912 <UART_WaitOnFlagUntilTimeout+0x30>
 8003902:	f7fe f8a3 	bl	8001a4c <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800390e:	429a      	cmp	r2, r3
 8003910:	d241      	bcs.n	8003996 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	330c      	adds	r3, #12
 8003918:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800391a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800391c:	e853 3f00 	ldrex	r3, [r3]
 8003920:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003928:	63fb      	str	r3, [r7, #60]	; 0x3c
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	330c      	adds	r3, #12
 8003930:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003932:	637a      	str	r2, [r7, #52]	; 0x34
 8003934:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003936:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003938:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800393a:	e841 2300 	strex	r3, r2, [r1]
 800393e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1e5      	bne.n	8003912 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	3314      	adds	r3, #20
 800394c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	e853 3f00 	ldrex	r3, [r3]
 8003954:	613b      	str	r3, [r7, #16]
   return(result);
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	f023 0301 	bic.w	r3, r3, #1
 800395c:	63bb      	str	r3, [r7, #56]	; 0x38
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	3314      	adds	r3, #20
 8003964:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003966:	623a      	str	r2, [r7, #32]
 8003968:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396a:	69f9      	ldr	r1, [r7, #28]
 800396c:	6a3a      	ldr	r2, [r7, #32]
 800396e:	e841 2300 	strex	r3, r2, [r1]
 8003972:	61bb      	str	r3, [r7, #24]
   return(result);
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1e5      	bne.n	8003946 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2220      	movs	r2, #32
 8003986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e00f      	b.n	80039b6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	4013      	ands	r3, r2
 80039a0:	68ba      	ldr	r2, [r7, #8]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	bf0c      	ite	eq
 80039a6:	2301      	moveq	r3, #1
 80039a8:	2300      	movne	r3, #0
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	461a      	mov	r2, r3
 80039ae:	79fb      	ldrb	r3, [r7, #7]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d09f      	beq.n	80038f4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3740      	adds	r7, #64	; 0x40
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
	...

080039c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039c4:	b09f      	sub	sp, #124	; 0x7c
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80039d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039d6:	68d9      	ldr	r1, [r3, #12]
 80039d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	ea40 0301 	orr.w	r3, r0, r1
 80039e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e4:	689a      	ldr	r2, [r3, #8]
 80039e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	431a      	orrs	r2, r3
 80039ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	431a      	orrs	r2, r3
 80039f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80039fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003a04:	f021 010c 	bic.w	r1, r1, #12
 8003a08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a0e:	430b      	orrs	r3, r1
 8003a10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a1e:	6999      	ldr	r1, [r3, #24]
 8003a20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	ea40 0301 	orr.w	r3, r0, r1
 8003a28:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	4bc5      	ldr	r3, [pc, #788]	; (8003d44 <UART_SetConfig+0x384>)
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d004      	beq.n	8003a3e <UART_SetConfig+0x7e>
 8003a34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	4bc3      	ldr	r3, [pc, #780]	; (8003d48 <UART_SetConfig+0x388>)
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d103      	bne.n	8003a46 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a3e:	f7fe ff21 	bl	8002884 <HAL_RCC_GetPCLK2Freq>
 8003a42:	6778      	str	r0, [r7, #116]	; 0x74
 8003a44:	e002      	b.n	8003a4c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a46:	f7fe ff09 	bl	800285c <HAL_RCC_GetPCLK1Freq>
 8003a4a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a54:	f040 80b6 	bne.w	8003bc4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a5a:	461c      	mov	r4, r3
 8003a5c:	f04f 0500 	mov.w	r5, #0
 8003a60:	4622      	mov	r2, r4
 8003a62:	462b      	mov	r3, r5
 8003a64:	1891      	adds	r1, r2, r2
 8003a66:	6439      	str	r1, [r7, #64]	; 0x40
 8003a68:	415b      	adcs	r3, r3
 8003a6a:	647b      	str	r3, [r7, #68]	; 0x44
 8003a6c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a70:	1912      	adds	r2, r2, r4
 8003a72:	eb45 0303 	adc.w	r3, r5, r3
 8003a76:	f04f 0000 	mov.w	r0, #0
 8003a7a:	f04f 0100 	mov.w	r1, #0
 8003a7e:	00d9      	lsls	r1, r3, #3
 8003a80:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a84:	00d0      	lsls	r0, r2, #3
 8003a86:	4602      	mov	r2, r0
 8003a88:	460b      	mov	r3, r1
 8003a8a:	1911      	adds	r1, r2, r4
 8003a8c:	6639      	str	r1, [r7, #96]	; 0x60
 8003a8e:	416b      	adcs	r3, r5
 8003a90:	667b      	str	r3, [r7, #100]	; 0x64
 8003a92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	461a      	mov	r2, r3
 8003a98:	f04f 0300 	mov.w	r3, #0
 8003a9c:	1891      	adds	r1, r2, r2
 8003a9e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003aa0:	415b      	adcs	r3, r3
 8003aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003aa4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003aa8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003aac:	f7fd f8f4 	bl	8000c98 <__aeabi_uldivmod>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	4ba5      	ldr	r3, [pc, #660]	; (8003d4c <UART_SetConfig+0x38c>)
 8003ab6:	fba3 2302 	umull	r2, r3, r3, r2
 8003aba:	095b      	lsrs	r3, r3, #5
 8003abc:	011e      	lsls	r6, r3, #4
 8003abe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ac0:	461c      	mov	r4, r3
 8003ac2:	f04f 0500 	mov.w	r5, #0
 8003ac6:	4622      	mov	r2, r4
 8003ac8:	462b      	mov	r3, r5
 8003aca:	1891      	adds	r1, r2, r2
 8003acc:	6339      	str	r1, [r7, #48]	; 0x30
 8003ace:	415b      	adcs	r3, r3
 8003ad0:	637b      	str	r3, [r7, #52]	; 0x34
 8003ad2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003ad6:	1912      	adds	r2, r2, r4
 8003ad8:	eb45 0303 	adc.w	r3, r5, r3
 8003adc:	f04f 0000 	mov.w	r0, #0
 8003ae0:	f04f 0100 	mov.w	r1, #0
 8003ae4:	00d9      	lsls	r1, r3, #3
 8003ae6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003aea:	00d0      	lsls	r0, r2, #3
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	1911      	adds	r1, r2, r4
 8003af2:	65b9      	str	r1, [r7, #88]	; 0x58
 8003af4:	416b      	adcs	r3, r5
 8003af6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003af8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	461a      	mov	r2, r3
 8003afe:	f04f 0300 	mov.w	r3, #0
 8003b02:	1891      	adds	r1, r2, r2
 8003b04:	62b9      	str	r1, [r7, #40]	; 0x28
 8003b06:	415b      	adcs	r3, r3
 8003b08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b0e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003b12:	f7fd f8c1 	bl	8000c98 <__aeabi_uldivmod>
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4b8c      	ldr	r3, [pc, #560]	; (8003d4c <UART_SetConfig+0x38c>)
 8003b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8003b20:	095b      	lsrs	r3, r3, #5
 8003b22:	2164      	movs	r1, #100	; 0x64
 8003b24:	fb01 f303 	mul.w	r3, r1, r3
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	3332      	adds	r3, #50	; 0x32
 8003b2e:	4a87      	ldr	r2, [pc, #540]	; (8003d4c <UART_SetConfig+0x38c>)
 8003b30:	fba2 2303 	umull	r2, r3, r2, r3
 8003b34:	095b      	lsrs	r3, r3, #5
 8003b36:	005b      	lsls	r3, r3, #1
 8003b38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003b3c:	441e      	add	r6, r3
 8003b3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b40:	4618      	mov	r0, r3
 8003b42:	f04f 0100 	mov.w	r1, #0
 8003b46:	4602      	mov	r2, r0
 8003b48:	460b      	mov	r3, r1
 8003b4a:	1894      	adds	r4, r2, r2
 8003b4c:	623c      	str	r4, [r7, #32]
 8003b4e:	415b      	adcs	r3, r3
 8003b50:	627b      	str	r3, [r7, #36]	; 0x24
 8003b52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b56:	1812      	adds	r2, r2, r0
 8003b58:	eb41 0303 	adc.w	r3, r1, r3
 8003b5c:	f04f 0400 	mov.w	r4, #0
 8003b60:	f04f 0500 	mov.w	r5, #0
 8003b64:	00dd      	lsls	r5, r3, #3
 8003b66:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003b6a:	00d4      	lsls	r4, r2, #3
 8003b6c:	4622      	mov	r2, r4
 8003b6e:	462b      	mov	r3, r5
 8003b70:	1814      	adds	r4, r2, r0
 8003b72:	653c      	str	r4, [r7, #80]	; 0x50
 8003b74:	414b      	adcs	r3, r1
 8003b76:	657b      	str	r3, [r7, #84]	; 0x54
 8003b78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	f04f 0300 	mov.w	r3, #0
 8003b82:	1891      	adds	r1, r2, r2
 8003b84:	61b9      	str	r1, [r7, #24]
 8003b86:	415b      	adcs	r3, r3
 8003b88:	61fb      	str	r3, [r7, #28]
 8003b8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b8e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003b92:	f7fd f881 	bl	8000c98 <__aeabi_uldivmod>
 8003b96:	4602      	mov	r2, r0
 8003b98:	460b      	mov	r3, r1
 8003b9a:	4b6c      	ldr	r3, [pc, #432]	; (8003d4c <UART_SetConfig+0x38c>)
 8003b9c:	fba3 1302 	umull	r1, r3, r3, r2
 8003ba0:	095b      	lsrs	r3, r3, #5
 8003ba2:	2164      	movs	r1, #100	; 0x64
 8003ba4:	fb01 f303 	mul.w	r3, r1, r3
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	3332      	adds	r3, #50	; 0x32
 8003bae:	4a67      	ldr	r2, [pc, #412]	; (8003d4c <UART_SetConfig+0x38c>)
 8003bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb4:	095b      	lsrs	r3, r3, #5
 8003bb6:	f003 0207 	and.w	r2, r3, #7
 8003bba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4432      	add	r2, r6
 8003bc0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003bc2:	e0b9      	b.n	8003d38 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003bc4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bc6:	461c      	mov	r4, r3
 8003bc8:	f04f 0500 	mov.w	r5, #0
 8003bcc:	4622      	mov	r2, r4
 8003bce:	462b      	mov	r3, r5
 8003bd0:	1891      	adds	r1, r2, r2
 8003bd2:	6139      	str	r1, [r7, #16]
 8003bd4:	415b      	adcs	r3, r3
 8003bd6:	617b      	str	r3, [r7, #20]
 8003bd8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003bdc:	1912      	adds	r2, r2, r4
 8003bde:	eb45 0303 	adc.w	r3, r5, r3
 8003be2:	f04f 0000 	mov.w	r0, #0
 8003be6:	f04f 0100 	mov.w	r1, #0
 8003bea:	00d9      	lsls	r1, r3, #3
 8003bec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003bf0:	00d0      	lsls	r0, r2, #3
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	eb12 0804 	adds.w	r8, r2, r4
 8003bfa:	eb43 0905 	adc.w	r9, r3, r5
 8003bfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f04f 0100 	mov.w	r1, #0
 8003c08:	f04f 0200 	mov.w	r2, #0
 8003c0c:	f04f 0300 	mov.w	r3, #0
 8003c10:	008b      	lsls	r3, r1, #2
 8003c12:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003c16:	0082      	lsls	r2, r0, #2
 8003c18:	4640      	mov	r0, r8
 8003c1a:	4649      	mov	r1, r9
 8003c1c:	f7fd f83c 	bl	8000c98 <__aeabi_uldivmod>
 8003c20:	4602      	mov	r2, r0
 8003c22:	460b      	mov	r3, r1
 8003c24:	4b49      	ldr	r3, [pc, #292]	; (8003d4c <UART_SetConfig+0x38c>)
 8003c26:	fba3 2302 	umull	r2, r3, r3, r2
 8003c2a:	095b      	lsrs	r3, r3, #5
 8003c2c:	011e      	lsls	r6, r3, #4
 8003c2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c30:	4618      	mov	r0, r3
 8003c32:	f04f 0100 	mov.w	r1, #0
 8003c36:	4602      	mov	r2, r0
 8003c38:	460b      	mov	r3, r1
 8003c3a:	1894      	adds	r4, r2, r2
 8003c3c:	60bc      	str	r4, [r7, #8]
 8003c3e:	415b      	adcs	r3, r3
 8003c40:	60fb      	str	r3, [r7, #12]
 8003c42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c46:	1812      	adds	r2, r2, r0
 8003c48:	eb41 0303 	adc.w	r3, r1, r3
 8003c4c:	f04f 0400 	mov.w	r4, #0
 8003c50:	f04f 0500 	mov.w	r5, #0
 8003c54:	00dd      	lsls	r5, r3, #3
 8003c56:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003c5a:	00d4      	lsls	r4, r2, #3
 8003c5c:	4622      	mov	r2, r4
 8003c5e:	462b      	mov	r3, r5
 8003c60:	1814      	adds	r4, r2, r0
 8003c62:	64bc      	str	r4, [r7, #72]	; 0x48
 8003c64:	414b      	adcs	r3, r1
 8003c66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f04f 0100 	mov.w	r1, #0
 8003c72:	f04f 0200 	mov.w	r2, #0
 8003c76:	f04f 0300 	mov.w	r3, #0
 8003c7a:	008b      	lsls	r3, r1, #2
 8003c7c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003c80:	0082      	lsls	r2, r0, #2
 8003c82:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003c86:	f7fd f807 	bl	8000c98 <__aeabi_uldivmod>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	4b2f      	ldr	r3, [pc, #188]	; (8003d4c <UART_SetConfig+0x38c>)
 8003c90:	fba3 1302 	umull	r1, r3, r3, r2
 8003c94:	095b      	lsrs	r3, r3, #5
 8003c96:	2164      	movs	r1, #100	; 0x64
 8003c98:	fb01 f303 	mul.w	r3, r1, r3
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	011b      	lsls	r3, r3, #4
 8003ca0:	3332      	adds	r3, #50	; 0x32
 8003ca2:	4a2a      	ldr	r2, [pc, #168]	; (8003d4c <UART_SetConfig+0x38c>)
 8003ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca8:	095b      	lsrs	r3, r3, #5
 8003caa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cae:	441e      	add	r6, r3
 8003cb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f04f 0100 	mov.w	r1, #0
 8003cb8:	4602      	mov	r2, r0
 8003cba:	460b      	mov	r3, r1
 8003cbc:	1894      	adds	r4, r2, r2
 8003cbe:	603c      	str	r4, [r7, #0]
 8003cc0:	415b      	adcs	r3, r3
 8003cc2:	607b      	str	r3, [r7, #4]
 8003cc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cc8:	1812      	adds	r2, r2, r0
 8003cca:	eb41 0303 	adc.w	r3, r1, r3
 8003cce:	f04f 0400 	mov.w	r4, #0
 8003cd2:	f04f 0500 	mov.w	r5, #0
 8003cd6:	00dd      	lsls	r5, r3, #3
 8003cd8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003cdc:	00d4      	lsls	r4, r2, #3
 8003cde:	4622      	mov	r2, r4
 8003ce0:	462b      	mov	r3, r5
 8003ce2:	eb12 0a00 	adds.w	sl, r2, r0
 8003ce6:	eb43 0b01 	adc.w	fp, r3, r1
 8003cea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f04f 0100 	mov.w	r1, #0
 8003cf4:	f04f 0200 	mov.w	r2, #0
 8003cf8:	f04f 0300 	mov.w	r3, #0
 8003cfc:	008b      	lsls	r3, r1, #2
 8003cfe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003d02:	0082      	lsls	r2, r0, #2
 8003d04:	4650      	mov	r0, sl
 8003d06:	4659      	mov	r1, fp
 8003d08:	f7fc ffc6 	bl	8000c98 <__aeabi_uldivmod>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	460b      	mov	r3, r1
 8003d10:	4b0e      	ldr	r3, [pc, #56]	; (8003d4c <UART_SetConfig+0x38c>)
 8003d12:	fba3 1302 	umull	r1, r3, r3, r2
 8003d16:	095b      	lsrs	r3, r3, #5
 8003d18:	2164      	movs	r1, #100	; 0x64
 8003d1a:	fb01 f303 	mul.w	r3, r1, r3
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	3332      	adds	r3, #50	; 0x32
 8003d24:	4a09      	ldr	r2, [pc, #36]	; (8003d4c <UART_SetConfig+0x38c>)
 8003d26:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2a:	095b      	lsrs	r3, r3, #5
 8003d2c:	f003 020f 	and.w	r2, r3, #15
 8003d30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4432      	add	r2, r6
 8003d36:	609a      	str	r2, [r3, #8]
}
 8003d38:	bf00      	nop
 8003d3a:	377c      	adds	r7, #124	; 0x7c
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d42:	bf00      	nop
 8003d44:	40011000 	.word	0x40011000
 8003d48:	40011400 	.word	0x40011400
 8003d4c:	51eb851f 	.word	0x51eb851f

08003d50 <__errno>:
 8003d50:	4b01      	ldr	r3, [pc, #4]	; (8003d58 <__errno+0x8>)
 8003d52:	6818      	ldr	r0, [r3, #0]
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	2000000c 	.word	0x2000000c

08003d5c <__libc_init_array>:
 8003d5c:	b570      	push	{r4, r5, r6, lr}
 8003d5e:	4d0d      	ldr	r5, [pc, #52]	; (8003d94 <__libc_init_array+0x38>)
 8003d60:	4c0d      	ldr	r4, [pc, #52]	; (8003d98 <__libc_init_array+0x3c>)
 8003d62:	1b64      	subs	r4, r4, r5
 8003d64:	10a4      	asrs	r4, r4, #2
 8003d66:	2600      	movs	r6, #0
 8003d68:	42a6      	cmp	r6, r4
 8003d6a:	d109      	bne.n	8003d80 <__libc_init_array+0x24>
 8003d6c:	4d0b      	ldr	r5, [pc, #44]	; (8003d9c <__libc_init_array+0x40>)
 8003d6e:	4c0c      	ldr	r4, [pc, #48]	; (8003da0 <__libc_init_array+0x44>)
 8003d70:	f004 fd2e 	bl	80087d0 <_init>
 8003d74:	1b64      	subs	r4, r4, r5
 8003d76:	10a4      	asrs	r4, r4, #2
 8003d78:	2600      	movs	r6, #0
 8003d7a:	42a6      	cmp	r6, r4
 8003d7c:	d105      	bne.n	8003d8a <__libc_init_array+0x2e>
 8003d7e:	bd70      	pop	{r4, r5, r6, pc}
 8003d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d84:	4798      	blx	r3
 8003d86:	3601      	adds	r6, #1
 8003d88:	e7ee      	b.n	8003d68 <__libc_init_array+0xc>
 8003d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d8e:	4798      	blx	r3
 8003d90:	3601      	adds	r6, #1
 8003d92:	e7f2      	b.n	8003d7a <__libc_init_array+0x1e>
 8003d94:	08008cd4 	.word	0x08008cd4
 8003d98:	08008cd4 	.word	0x08008cd4
 8003d9c:	08008cd4 	.word	0x08008cd4
 8003da0:	08008cd8 	.word	0x08008cd8

08003da4 <memset>:
 8003da4:	4402      	add	r2, r0
 8003da6:	4603      	mov	r3, r0
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d100      	bne.n	8003dae <memset+0xa>
 8003dac:	4770      	bx	lr
 8003dae:	f803 1b01 	strb.w	r1, [r3], #1
 8003db2:	e7f9      	b.n	8003da8 <memset+0x4>

08003db4 <__cvt>:
 8003db4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003db8:	ec55 4b10 	vmov	r4, r5, d0
 8003dbc:	2d00      	cmp	r5, #0
 8003dbe:	460e      	mov	r6, r1
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	462b      	mov	r3, r5
 8003dc4:	bfbb      	ittet	lt
 8003dc6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003dca:	461d      	movlt	r5, r3
 8003dcc:	2300      	movge	r3, #0
 8003dce:	232d      	movlt	r3, #45	; 0x2d
 8003dd0:	700b      	strb	r3, [r1, #0]
 8003dd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dd4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003dd8:	4691      	mov	r9, r2
 8003dda:	f023 0820 	bic.w	r8, r3, #32
 8003dde:	bfbc      	itt	lt
 8003de0:	4622      	movlt	r2, r4
 8003de2:	4614      	movlt	r4, r2
 8003de4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003de8:	d005      	beq.n	8003df6 <__cvt+0x42>
 8003dea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003dee:	d100      	bne.n	8003df2 <__cvt+0x3e>
 8003df0:	3601      	adds	r6, #1
 8003df2:	2102      	movs	r1, #2
 8003df4:	e000      	b.n	8003df8 <__cvt+0x44>
 8003df6:	2103      	movs	r1, #3
 8003df8:	ab03      	add	r3, sp, #12
 8003dfa:	9301      	str	r3, [sp, #4]
 8003dfc:	ab02      	add	r3, sp, #8
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	ec45 4b10 	vmov	d0, r4, r5
 8003e04:	4653      	mov	r3, sl
 8003e06:	4632      	mov	r2, r6
 8003e08:	f001 fdb6 	bl	8005978 <_dtoa_r>
 8003e0c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003e10:	4607      	mov	r7, r0
 8003e12:	d102      	bne.n	8003e1a <__cvt+0x66>
 8003e14:	f019 0f01 	tst.w	r9, #1
 8003e18:	d022      	beq.n	8003e60 <__cvt+0xac>
 8003e1a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e1e:	eb07 0906 	add.w	r9, r7, r6
 8003e22:	d110      	bne.n	8003e46 <__cvt+0x92>
 8003e24:	783b      	ldrb	r3, [r7, #0]
 8003e26:	2b30      	cmp	r3, #48	; 0x30
 8003e28:	d10a      	bne.n	8003e40 <__cvt+0x8c>
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	4620      	mov	r0, r4
 8003e30:	4629      	mov	r1, r5
 8003e32:	f7fc fe51 	bl	8000ad8 <__aeabi_dcmpeq>
 8003e36:	b918      	cbnz	r0, 8003e40 <__cvt+0x8c>
 8003e38:	f1c6 0601 	rsb	r6, r6, #1
 8003e3c:	f8ca 6000 	str.w	r6, [sl]
 8003e40:	f8da 3000 	ldr.w	r3, [sl]
 8003e44:	4499      	add	r9, r3
 8003e46:	2200      	movs	r2, #0
 8003e48:	2300      	movs	r3, #0
 8003e4a:	4620      	mov	r0, r4
 8003e4c:	4629      	mov	r1, r5
 8003e4e:	f7fc fe43 	bl	8000ad8 <__aeabi_dcmpeq>
 8003e52:	b108      	cbz	r0, 8003e58 <__cvt+0xa4>
 8003e54:	f8cd 900c 	str.w	r9, [sp, #12]
 8003e58:	2230      	movs	r2, #48	; 0x30
 8003e5a:	9b03      	ldr	r3, [sp, #12]
 8003e5c:	454b      	cmp	r3, r9
 8003e5e:	d307      	bcc.n	8003e70 <__cvt+0xbc>
 8003e60:	9b03      	ldr	r3, [sp, #12]
 8003e62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e64:	1bdb      	subs	r3, r3, r7
 8003e66:	4638      	mov	r0, r7
 8003e68:	6013      	str	r3, [r2, #0]
 8003e6a:	b004      	add	sp, #16
 8003e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e70:	1c59      	adds	r1, r3, #1
 8003e72:	9103      	str	r1, [sp, #12]
 8003e74:	701a      	strb	r2, [r3, #0]
 8003e76:	e7f0      	b.n	8003e5a <__cvt+0xa6>

08003e78 <__exponent>:
 8003e78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2900      	cmp	r1, #0
 8003e7e:	bfb8      	it	lt
 8003e80:	4249      	neglt	r1, r1
 8003e82:	f803 2b02 	strb.w	r2, [r3], #2
 8003e86:	bfb4      	ite	lt
 8003e88:	222d      	movlt	r2, #45	; 0x2d
 8003e8a:	222b      	movge	r2, #43	; 0x2b
 8003e8c:	2909      	cmp	r1, #9
 8003e8e:	7042      	strb	r2, [r0, #1]
 8003e90:	dd2a      	ble.n	8003ee8 <__exponent+0x70>
 8003e92:	f10d 0407 	add.w	r4, sp, #7
 8003e96:	46a4      	mov	ip, r4
 8003e98:	270a      	movs	r7, #10
 8003e9a:	46a6      	mov	lr, r4
 8003e9c:	460a      	mov	r2, r1
 8003e9e:	fb91 f6f7 	sdiv	r6, r1, r7
 8003ea2:	fb07 1516 	mls	r5, r7, r6, r1
 8003ea6:	3530      	adds	r5, #48	; 0x30
 8003ea8:	2a63      	cmp	r2, #99	; 0x63
 8003eaa:	f104 34ff 	add.w	r4, r4, #4294967295
 8003eae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003eb2:	4631      	mov	r1, r6
 8003eb4:	dcf1      	bgt.n	8003e9a <__exponent+0x22>
 8003eb6:	3130      	adds	r1, #48	; 0x30
 8003eb8:	f1ae 0502 	sub.w	r5, lr, #2
 8003ebc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003ec0:	1c44      	adds	r4, r0, #1
 8003ec2:	4629      	mov	r1, r5
 8003ec4:	4561      	cmp	r1, ip
 8003ec6:	d30a      	bcc.n	8003ede <__exponent+0x66>
 8003ec8:	f10d 0209 	add.w	r2, sp, #9
 8003ecc:	eba2 020e 	sub.w	r2, r2, lr
 8003ed0:	4565      	cmp	r5, ip
 8003ed2:	bf88      	it	hi
 8003ed4:	2200      	movhi	r2, #0
 8003ed6:	4413      	add	r3, r2
 8003ed8:	1a18      	subs	r0, r3, r0
 8003eda:	b003      	add	sp, #12
 8003edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ede:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ee2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003ee6:	e7ed      	b.n	8003ec4 <__exponent+0x4c>
 8003ee8:	2330      	movs	r3, #48	; 0x30
 8003eea:	3130      	adds	r1, #48	; 0x30
 8003eec:	7083      	strb	r3, [r0, #2]
 8003eee:	70c1      	strb	r1, [r0, #3]
 8003ef0:	1d03      	adds	r3, r0, #4
 8003ef2:	e7f1      	b.n	8003ed8 <__exponent+0x60>

08003ef4 <_printf_float>:
 8003ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ef8:	ed2d 8b02 	vpush	{d8}
 8003efc:	b08d      	sub	sp, #52	; 0x34
 8003efe:	460c      	mov	r4, r1
 8003f00:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003f04:	4616      	mov	r6, r2
 8003f06:	461f      	mov	r7, r3
 8003f08:	4605      	mov	r5, r0
 8003f0a:	f002 fe91 	bl	8006c30 <_localeconv_r>
 8003f0e:	f8d0 a000 	ldr.w	sl, [r0]
 8003f12:	4650      	mov	r0, sl
 8003f14:	f7fc f964 	bl	80001e0 <strlen>
 8003f18:	2300      	movs	r3, #0
 8003f1a:	930a      	str	r3, [sp, #40]	; 0x28
 8003f1c:	6823      	ldr	r3, [r4, #0]
 8003f1e:	9305      	str	r3, [sp, #20]
 8003f20:	f8d8 3000 	ldr.w	r3, [r8]
 8003f24:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003f28:	3307      	adds	r3, #7
 8003f2a:	f023 0307 	bic.w	r3, r3, #7
 8003f2e:	f103 0208 	add.w	r2, r3, #8
 8003f32:	f8c8 2000 	str.w	r2, [r8]
 8003f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003f3e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003f42:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003f46:	9307      	str	r3, [sp, #28]
 8003f48:	f8cd 8018 	str.w	r8, [sp, #24]
 8003f4c:	ee08 0a10 	vmov	s16, r0
 8003f50:	4b9f      	ldr	r3, [pc, #636]	; (80041d0 <_printf_float+0x2dc>)
 8003f52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f56:	f04f 32ff 	mov.w	r2, #4294967295
 8003f5a:	f7fc fdef 	bl	8000b3c <__aeabi_dcmpun>
 8003f5e:	bb88      	cbnz	r0, 8003fc4 <_printf_float+0xd0>
 8003f60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f64:	4b9a      	ldr	r3, [pc, #616]	; (80041d0 <_printf_float+0x2dc>)
 8003f66:	f04f 32ff 	mov.w	r2, #4294967295
 8003f6a:	f7fc fdc9 	bl	8000b00 <__aeabi_dcmple>
 8003f6e:	bb48      	cbnz	r0, 8003fc4 <_printf_float+0xd0>
 8003f70:	2200      	movs	r2, #0
 8003f72:	2300      	movs	r3, #0
 8003f74:	4640      	mov	r0, r8
 8003f76:	4649      	mov	r1, r9
 8003f78:	f7fc fdb8 	bl	8000aec <__aeabi_dcmplt>
 8003f7c:	b110      	cbz	r0, 8003f84 <_printf_float+0x90>
 8003f7e:	232d      	movs	r3, #45	; 0x2d
 8003f80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f84:	4b93      	ldr	r3, [pc, #588]	; (80041d4 <_printf_float+0x2e0>)
 8003f86:	4894      	ldr	r0, [pc, #592]	; (80041d8 <_printf_float+0x2e4>)
 8003f88:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003f8c:	bf94      	ite	ls
 8003f8e:	4698      	movls	r8, r3
 8003f90:	4680      	movhi	r8, r0
 8003f92:	2303      	movs	r3, #3
 8003f94:	6123      	str	r3, [r4, #16]
 8003f96:	9b05      	ldr	r3, [sp, #20]
 8003f98:	f023 0204 	bic.w	r2, r3, #4
 8003f9c:	6022      	str	r2, [r4, #0]
 8003f9e:	f04f 0900 	mov.w	r9, #0
 8003fa2:	9700      	str	r7, [sp, #0]
 8003fa4:	4633      	mov	r3, r6
 8003fa6:	aa0b      	add	r2, sp, #44	; 0x2c
 8003fa8:	4621      	mov	r1, r4
 8003faa:	4628      	mov	r0, r5
 8003fac:	f000 f9d8 	bl	8004360 <_printf_common>
 8003fb0:	3001      	adds	r0, #1
 8003fb2:	f040 8090 	bne.w	80040d6 <_printf_float+0x1e2>
 8003fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8003fba:	b00d      	add	sp, #52	; 0x34
 8003fbc:	ecbd 8b02 	vpop	{d8}
 8003fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fc4:	4642      	mov	r2, r8
 8003fc6:	464b      	mov	r3, r9
 8003fc8:	4640      	mov	r0, r8
 8003fca:	4649      	mov	r1, r9
 8003fcc:	f7fc fdb6 	bl	8000b3c <__aeabi_dcmpun>
 8003fd0:	b140      	cbz	r0, 8003fe4 <_printf_float+0xf0>
 8003fd2:	464b      	mov	r3, r9
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	bfbc      	itt	lt
 8003fd8:	232d      	movlt	r3, #45	; 0x2d
 8003fda:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003fde:	487f      	ldr	r0, [pc, #508]	; (80041dc <_printf_float+0x2e8>)
 8003fe0:	4b7f      	ldr	r3, [pc, #508]	; (80041e0 <_printf_float+0x2ec>)
 8003fe2:	e7d1      	b.n	8003f88 <_printf_float+0x94>
 8003fe4:	6863      	ldr	r3, [r4, #4]
 8003fe6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003fea:	9206      	str	r2, [sp, #24]
 8003fec:	1c5a      	adds	r2, r3, #1
 8003fee:	d13f      	bne.n	8004070 <_printf_float+0x17c>
 8003ff0:	2306      	movs	r3, #6
 8003ff2:	6063      	str	r3, [r4, #4]
 8003ff4:	9b05      	ldr	r3, [sp, #20]
 8003ff6:	6861      	ldr	r1, [r4, #4]
 8003ff8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	9303      	str	r3, [sp, #12]
 8004000:	ab0a      	add	r3, sp, #40	; 0x28
 8004002:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004006:	ab09      	add	r3, sp, #36	; 0x24
 8004008:	ec49 8b10 	vmov	d0, r8, r9
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	6022      	str	r2, [r4, #0]
 8004010:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004014:	4628      	mov	r0, r5
 8004016:	f7ff fecd 	bl	8003db4 <__cvt>
 800401a:	9b06      	ldr	r3, [sp, #24]
 800401c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800401e:	2b47      	cmp	r3, #71	; 0x47
 8004020:	4680      	mov	r8, r0
 8004022:	d108      	bne.n	8004036 <_printf_float+0x142>
 8004024:	1cc8      	adds	r0, r1, #3
 8004026:	db02      	blt.n	800402e <_printf_float+0x13a>
 8004028:	6863      	ldr	r3, [r4, #4]
 800402a:	4299      	cmp	r1, r3
 800402c:	dd41      	ble.n	80040b2 <_printf_float+0x1be>
 800402e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004032:	fa5f fb8b 	uxtb.w	fp, fp
 8004036:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800403a:	d820      	bhi.n	800407e <_printf_float+0x18a>
 800403c:	3901      	subs	r1, #1
 800403e:	465a      	mov	r2, fp
 8004040:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004044:	9109      	str	r1, [sp, #36]	; 0x24
 8004046:	f7ff ff17 	bl	8003e78 <__exponent>
 800404a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800404c:	1813      	adds	r3, r2, r0
 800404e:	2a01      	cmp	r2, #1
 8004050:	4681      	mov	r9, r0
 8004052:	6123      	str	r3, [r4, #16]
 8004054:	dc02      	bgt.n	800405c <_printf_float+0x168>
 8004056:	6822      	ldr	r2, [r4, #0]
 8004058:	07d2      	lsls	r2, r2, #31
 800405a:	d501      	bpl.n	8004060 <_printf_float+0x16c>
 800405c:	3301      	adds	r3, #1
 800405e:	6123      	str	r3, [r4, #16]
 8004060:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004064:	2b00      	cmp	r3, #0
 8004066:	d09c      	beq.n	8003fa2 <_printf_float+0xae>
 8004068:	232d      	movs	r3, #45	; 0x2d
 800406a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800406e:	e798      	b.n	8003fa2 <_printf_float+0xae>
 8004070:	9a06      	ldr	r2, [sp, #24]
 8004072:	2a47      	cmp	r2, #71	; 0x47
 8004074:	d1be      	bne.n	8003ff4 <_printf_float+0x100>
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1bc      	bne.n	8003ff4 <_printf_float+0x100>
 800407a:	2301      	movs	r3, #1
 800407c:	e7b9      	b.n	8003ff2 <_printf_float+0xfe>
 800407e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004082:	d118      	bne.n	80040b6 <_printf_float+0x1c2>
 8004084:	2900      	cmp	r1, #0
 8004086:	6863      	ldr	r3, [r4, #4]
 8004088:	dd0b      	ble.n	80040a2 <_printf_float+0x1ae>
 800408a:	6121      	str	r1, [r4, #16]
 800408c:	b913      	cbnz	r3, 8004094 <_printf_float+0x1a0>
 800408e:	6822      	ldr	r2, [r4, #0]
 8004090:	07d0      	lsls	r0, r2, #31
 8004092:	d502      	bpl.n	800409a <_printf_float+0x1a6>
 8004094:	3301      	adds	r3, #1
 8004096:	440b      	add	r3, r1
 8004098:	6123      	str	r3, [r4, #16]
 800409a:	65a1      	str	r1, [r4, #88]	; 0x58
 800409c:	f04f 0900 	mov.w	r9, #0
 80040a0:	e7de      	b.n	8004060 <_printf_float+0x16c>
 80040a2:	b913      	cbnz	r3, 80040aa <_printf_float+0x1b6>
 80040a4:	6822      	ldr	r2, [r4, #0]
 80040a6:	07d2      	lsls	r2, r2, #31
 80040a8:	d501      	bpl.n	80040ae <_printf_float+0x1ba>
 80040aa:	3302      	adds	r3, #2
 80040ac:	e7f4      	b.n	8004098 <_printf_float+0x1a4>
 80040ae:	2301      	movs	r3, #1
 80040b0:	e7f2      	b.n	8004098 <_printf_float+0x1a4>
 80040b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80040b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040b8:	4299      	cmp	r1, r3
 80040ba:	db05      	blt.n	80040c8 <_printf_float+0x1d4>
 80040bc:	6823      	ldr	r3, [r4, #0]
 80040be:	6121      	str	r1, [r4, #16]
 80040c0:	07d8      	lsls	r0, r3, #31
 80040c2:	d5ea      	bpl.n	800409a <_printf_float+0x1a6>
 80040c4:	1c4b      	adds	r3, r1, #1
 80040c6:	e7e7      	b.n	8004098 <_printf_float+0x1a4>
 80040c8:	2900      	cmp	r1, #0
 80040ca:	bfd4      	ite	le
 80040cc:	f1c1 0202 	rsble	r2, r1, #2
 80040d0:	2201      	movgt	r2, #1
 80040d2:	4413      	add	r3, r2
 80040d4:	e7e0      	b.n	8004098 <_printf_float+0x1a4>
 80040d6:	6823      	ldr	r3, [r4, #0]
 80040d8:	055a      	lsls	r2, r3, #21
 80040da:	d407      	bmi.n	80040ec <_printf_float+0x1f8>
 80040dc:	6923      	ldr	r3, [r4, #16]
 80040de:	4642      	mov	r2, r8
 80040e0:	4631      	mov	r1, r6
 80040e2:	4628      	mov	r0, r5
 80040e4:	47b8      	blx	r7
 80040e6:	3001      	adds	r0, #1
 80040e8:	d12c      	bne.n	8004144 <_printf_float+0x250>
 80040ea:	e764      	b.n	8003fb6 <_printf_float+0xc2>
 80040ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80040f0:	f240 80e0 	bls.w	80042b4 <_printf_float+0x3c0>
 80040f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80040f8:	2200      	movs	r2, #0
 80040fa:	2300      	movs	r3, #0
 80040fc:	f7fc fcec 	bl	8000ad8 <__aeabi_dcmpeq>
 8004100:	2800      	cmp	r0, #0
 8004102:	d034      	beq.n	800416e <_printf_float+0x27a>
 8004104:	4a37      	ldr	r2, [pc, #220]	; (80041e4 <_printf_float+0x2f0>)
 8004106:	2301      	movs	r3, #1
 8004108:	4631      	mov	r1, r6
 800410a:	4628      	mov	r0, r5
 800410c:	47b8      	blx	r7
 800410e:	3001      	adds	r0, #1
 8004110:	f43f af51 	beq.w	8003fb6 <_printf_float+0xc2>
 8004114:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004118:	429a      	cmp	r2, r3
 800411a:	db02      	blt.n	8004122 <_printf_float+0x22e>
 800411c:	6823      	ldr	r3, [r4, #0]
 800411e:	07d8      	lsls	r0, r3, #31
 8004120:	d510      	bpl.n	8004144 <_printf_float+0x250>
 8004122:	ee18 3a10 	vmov	r3, s16
 8004126:	4652      	mov	r2, sl
 8004128:	4631      	mov	r1, r6
 800412a:	4628      	mov	r0, r5
 800412c:	47b8      	blx	r7
 800412e:	3001      	adds	r0, #1
 8004130:	f43f af41 	beq.w	8003fb6 <_printf_float+0xc2>
 8004134:	f04f 0800 	mov.w	r8, #0
 8004138:	f104 091a 	add.w	r9, r4, #26
 800413c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800413e:	3b01      	subs	r3, #1
 8004140:	4543      	cmp	r3, r8
 8004142:	dc09      	bgt.n	8004158 <_printf_float+0x264>
 8004144:	6823      	ldr	r3, [r4, #0]
 8004146:	079b      	lsls	r3, r3, #30
 8004148:	f100 8105 	bmi.w	8004356 <_printf_float+0x462>
 800414c:	68e0      	ldr	r0, [r4, #12]
 800414e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004150:	4298      	cmp	r0, r3
 8004152:	bfb8      	it	lt
 8004154:	4618      	movlt	r0, r3
 8004156:	e730      	b.n	8003fba <_printf_float+0xc6>
 8004158:	2301      	movs	r3, #1
 800415a:	464a      	mov	r2, r9
 800415c:	4631      	mov	r1, r6
 800415e:	4628      	mov	r0, r5
 8004160:	47b8      	blx	r7
 8004162:	3001      	adds	r0, #1
 8004164:	f43f af27 	beq.w	8003fb6 <_printf_float+0xc2>
 8004168:	f108 0801 	add.w	r8, r8, #1
 800416c:	e7e6      	b.n	800413c <_printf_float+0x248>
 800416e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004170:	2b00      	cmp	r3, #0
 8004172:	dc39      	bgt.n	80041e8 <_printf_float+0x2f4>
 8004174:	4a1b      	ldr	r2, [pc, #108]	; (80041e4 <_printf_float+0x2f0>)
 8004176:	2301      	movs	r3, #1
 8004178:	4631      	mov	r1, r6
 800417a:	4628      	mov	r0, r5
 800417c:	47b8      	blx	r7
 800417e:	3001      	adds	r0, #1
 8004180:	f43f af19 	beq.w	8003fb6 <_printf_float+0xc2>
 8004184:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004188:	4313      	orrs	r3, r2
 800418a:	d102      	bne.n	8004192 <_printf_float+0x29e>
 800418c:	6823      	ldr	r3, [r4, #0]
 800418e:	07d9      	lsls	r1, r3, #31
 8004190:	d5d8      	bpl.n	8004144 <_printf_float+0x250>
 8004192:	ee18 3a10 	vmov	r3, s16
 8004196:	4652      	mov	r2, sl
 8004198:	4631      	mov	r1, r6
 800419a:	4628      	mov	r0, r5
 800419c:	47b8      	blx	r7
 800419e:	3001      	adds	r0, #1
 80041a0:	f43f af09 	beq.w	8003fb6 <_printf_float+0xc2>
 80041a4:	f04f 0900 	mov.w	r9, #0
 80041a8:	f104 0a1a 	add.w	sl, r4, #26
 80041ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041ae:	425b      	negs	r3, r3
 80041b0:	454b      	cmp	r3, r9
 80041b2:	dc01      	bgt.n	80041b8 <_printf_float+0x2c4>
 80041b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041b6:	e792      	b.n	80040de <_printf_float+0x1ea>
 80041b8:	2301      	movs	r3, #1
 80041ba:	4652      	mov	r2, sl
 80041bc:	4631      	mov	r1, r6
 80041be:	4628      	mov	r0, r5
 80041c0:	47b8      	blx	r7
 80041c2:	3001      	adds	r0, #1
 80041c4:	f43f aef7 	beq.w	8003fb6 <_printf_float+0xc2>
 80041c8:	f109 0901 	add.w	r9, r9, #1
 80041cc:	e7ee      	b.n	80041ac <_printf_float+0x2b8>
 80041ce:	bf00      	nop
 80041d0:	7fefffff 	.word	0x7fefffff
 80041d4:	08008818 	.word	0x08008818
 80041d8:	0800881c 	.word	0x0800881c
 80041dc:	08008824 	.word	0x08008824
 80041e0:	08008820 	.word	0x08008820
 80041e4:	08008828 	.word	0x08008828
 80041e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80041ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80041ec:	429a      	cmp	r2, r3
 80041ee:	bfa8      	it	ge
 80041f0:	461a      	movge	r2, r3
 80041f2:	2a00      	cmp	r2, #0
 80041f4:	4691      	mov	r9, r2
 80041f6:	dc37      	bgt.n	8004268 <_printf_float+0x374>
 80041f8:	f04f 0b00 	mov.w	fp, #0
 80041fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004200:	f104 021a 	add.w	r2, r4, #26
 8004204:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004206:	9305      	str	r3, [sp, #20]
 8004208:	eba3 0309 	sub.w	r3, r3, r9
 800420c:	455b      	cmp	r3, fp
 800420e:	dc33      	bgt.n	8004278 <_printf_float+0x384>
 8004210:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004214:	429a      	cmp	r2, r3
 8004216:	db3b      	blt.n	8004290 <_printf_float+0x39c>
 8004218:	6823      	ldr	r3, [r4, #0]
 800421a:	07da      	lsls	r2, r3, #31
 800421c:	d438      	bmi.n	8004290 <_printf_float+0x39c>
 800421e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004220:	9b05      	ldr	r3, [sp, #20]
 8004222:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	eba2 0901 	sub.w	r9, r2, r1
 800422a:	4599      	cmp	r9, r3
 800422c:	bfa8      	it	ge
 800422e:	4699      	movge	r9, r3
 8004230:	f1b9 0f00 	cmp.w	r9, #0
 8004234:	dc35      	bgt.n	80042a2 <_printf_float+0x3ae>
 8004236:	f04f 0800 	mov.w	r8, #0
 800423a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800423e:	f104 0a1a 	add.w	sl, r4, #26
 8004242:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004246:	1a9b      	subs	r3, r3, r2
 8004248:	eba3 0309 	sub.w	r3, r3, r9
 800424c:	4543      	cmp	r3, r8
 800424e:	f77f af79 	ble.w	8004144 <_printf_float+0x250>
 8004252:	2301      	movs	r3, #1
 8004254:	4652      	mov	r2, sl
 8004256:	4631      	mov	r1, r6
 8004258:	4628      	mov	r0, r5
 800425a:	47b8      	blx	r7
 800425c:	3001      	adds	r0, #1
 800425e:	f43f aeaa 	beq.w	8003fb6 <_printf_float+0xc2>
 8004262:	f108 0801 	add.w	r8, r8, #1
 8004266:	e7ec      	b.n	8004242 <_printf_float+0x34e>
 8004268:	4613      	mov	r3, r2
 800426a:	4631      	mov	r1, r6
 800426c:	4642      	mov	r2, r8
 800426e:	4628      	mov	r0, r5
 8004270:	47b8      	blx	r7
 8004272:	3001      	adds	r0, #1
 8004274:	d1c0      	bne.n	80041f8 <_printf_float+0x304>
 8004276:	e69e      	b.n	8003fb6 <_printf_float+0xc2>
 8004278:	2301      	movs	r3, #1
 800427a:	4631      	mov	r1, r6
 800427c:	4628      	mov	r0, r5
 800427e:	9205      	str	r2, [sp, #20]
 8004280:	47b8      	blx	r7
 8004282:	3001      	adds	r0, #1
 8004284:	f43f ae97 	beq.w	8003fb6 <_printf_float+0xc2>
 8004288:	9a05      	ldr	r2, [sp, #20]
 800428a:	f10b 0b01 	add.w	fp, fp, #1
 800428e:	e7b9      	b.n	8004204 <_printf_float+0x310>
 8004290:	ee18 3a10 	vmov	r3, s16
 8004294:	4652      	mov	r2, sl
 8004296:	4631      	mov	r1, r6
 8004298:	4628      	mov	r0, r5
 800429a:	47b8      	blx	r7
 800429c:	3001      	adds	r0, #1
 800429e:	d1be      	bne.n	800421e <_printf_float+0x32a>
 80042a0:	e689      	b.n	8003fb6 <_printf_float+0xc2>
 80042a2:	9a05      	ldr	r2, [sp, #20]
 80042a4:	464b      	mov	r3, r9
 80042a6:	4442      	add	r2, r8
 80042a8:	4631      	mov	r1, r6
 80042aa:	4628      	mov	r0, r5
 80042ac:	47b8      	blx	r7
 80042ae:	3001      	adds	r0, #1
 80042b0:	d1c1      	bne.n	8004236 <_printf_float+0x342>
 80042b2:	e680      	b.n	8003fb6 <_printf_float+0xc2>
 80042b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80042b6:	2a01      	cmp	r2, #1
 80042b8:	dc01      	bgt.n	80042be <_printf_float+0x3ca>
 80042ba:	07db      	lsls	r3, r3, #31
 80042bc:	d538      	bpl.n	8004330 <_printf_float+0x43c>
 80042be:	2301      	movs	r3, #1
 80042c0:	4642      	mov	r2, r8
 80042c2:	4631      	mov	r1, r6
 80042c4:	4628      	mov	r0, r5
 80042c6:	47b8      	blx	r7
 80042c8:	3001      	adds	r0, #1
 80042ca:	f43f ae74 	beq.w	8003fb6 <_printf_float+0xc2>
 80042ce:	ee18 3a10 	vmov	r3, s16
 80042d2:	4652      	mov	r2, sl
 80042d4:	4631      	mov	r1, r6
 80042d6:	4628      	mov	r0, r5
 80042d8:	47b8      	blx	r7
 80042da:	3001      	adds	r0, #1
 80042dc:	f43f ae6b 	beq.w	8003fb6 <_printf_float+0xc2>
 80042e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80042e4:	2200      	movs	r2, #0
 80042e6:	2300      	movs	r3, #0
 80042e8:	f7fc fbf6 	bl	8000ad8 <__aeabi_dcmpeq>
 80042ec:	b9d8      	cbnz	r0, 8004326 <_printf_float+0x432>
 80042ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042f0:	f108 0201 	add.w	r2, r8, #1
 80042f4:	3b01      	subs	r3, #1
 80042f6:	4631      	mov	r1, r6
 80042f8:	4628      	mov	r0, r5
 80042fa:	47b8      	blx	r7
 80042fc:	3001      	adds	r0, #1
 80042fe:	d10e      	bne.n	800431e <_printf_float+0x42a>
 8004300:	e659      	b.n	8003fb6 <_printf_float+0xc2>
 8004302:	2301      	movs	r3, #1
 8004304:	4652      	mov	r2, sl
 8004306:	4631      	mov	r1, r6
 8004308:	4628      	mov	r0, r5
 800430a:	47b8      	blx	r7
 800430c:	3001      	adds	r0, #1
 800430e:	f43f ae52 	beq.w	8003fb6 <_printf_float+0xc2>
 8004312:	f108 0801 	add.w	r8, r8, #1
 8004316:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004318:	3b01      	subs	r3, #1
 800431a:	4543      	cmp	r3, r8
 800431c:	dcf1      	bgt.n	8004302 <_printf_float+0x40e>
 800431e:	464b      	mov	r3, r9
 8004320:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004324:	e6dc      	b.n	80040e0 <_printf_float+0x1ec>
 8004326:	f04f 0800 	mov.w	r8, #0
 800432a:	f104 0a1a 	add.w	sl, r4, #26
 800432e:	e7f2      	b.n	8004316 <_printf_float+0x422>
 8004330:	2301      	movs	r3, #1
 8004332:	4642      	mov	r2, r8
 8004334:	e7df      	b.n	80042f6 <_printf_float+0x402>
 8004336:	2301      	movs	r3, #1
 8004338:	464a      	mov	r2, r9
 800433a:	4631      	mov	r1, r6
 800433c:	4628      	mov	r0, r5
 800433e:	47b8      	blx	r7
 8004340:	3001      	adds	r0, #1
 8004342:	f43f ae38 	beq.w	8003fb6 <_printf_float+0xc2>
 8004346:	f108 0801 	add.w	r8, r8, #1
 800434a:	68e3      	ldr	r3, [r4, #12]
 800434c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800434e:	1a5b      	subs	r3, r3, r1
 8004350:	4543      	cmp	r3, r8
 8004352:	dcf0      	bgt.n	8004336 <_printf_float+0x442>
 8004354:	e6fa      	b.n	800414c <_printf_float+0x258>
 8004356:	f04f 0800 	mov.w	r8, #0
 800435a:	f104 0919 	add.w	r9, r4, #25
 800435e:	e7f4      	b.n	800434a <_printf_float+0x456>

08004360 <_printf_common>:
 8004360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004364:	4616      	mov	r6, r2
 8004366:	4699      	mov	r9, r3
 8004368:	688a      	ldr	r2, [r1, #8]
 800436a:	690b      	ldr	r3, [r1, #16]
 800436c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004370:	4293      	cmp	r3, r2
 8004372:	bfb8      	it	lt
 8004374:	4613      	movlt	r3, r2
 8004376:	6033      	str	r3, [r6, #0]
 8004378:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800437c:	4607      	mov	r7, r0
 800437e:	460c      	mov	r4, r1
 8004380:	b10a      	cbz	r2, 8004386 <_printf_common+0x26>
 8004382:	3301      	adds	r3, #1
 8004384:	6033      	str	r3, [r6, #0]
 8004386:	6823      	ldr	r3, [r4, #0]
 8004388:	0699      	lsls	r1, r3, #26
 800438a:	bf42      	ittt	mi
 800438c:	6833      	ldrmi	r3, [r6, #0]
 800438e:	3302      	addmi	r3, #2
 8004390:	6033      	strmi	r3, [r6, #0]
 8004392:	6825      	ldr	r5, [r4, #0]
 8004394:	f015 0506 	ands.w	r5, r5, #6
 8004398:	d106      	bne.n	80043a8 <_printf_common+0x48>
 800439a:	f104 0a19 	add.w	sl, r4, #25
 800439e:	68e3      	ldr	r3, [r4, #12]
 80043a0:	6832      	ldr	r2, [r6, #0]
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	42ab      	cmp	r3, r5
 80043a6:	dc26      	bgt.n	80043f6 <_printf_common+0x96>
 80043a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80043ac:	1e13      	subs	r3, r2, #0
 80043ae:	6822      	ldr	r2, [r4, #0]
 80043b0:	bf18      	it	ne
 80043b2:	2301      	movne	r3, #1
 80043b4:	0692      	lsls	r2, r2, #26
 80043b6:	d42b      	bmi.n	8004410 <_printf_common+0xb0>
 80043b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043bc:	4649      	mov	r1, r9
 80043be:	4638      	mov	r0, r7
 80043c0:	47c0      	blx	r8
 80043c2:	3001      	adds	r0, #1
 80043c4:	d01e      	beq.n	8004404 <_printf_common+0xa4>
 80043c6:	6823      	ldr	r3, [r4, #0]
 80043c8:	68e5      	ldr	r5, [r4, #12]
 80043ca:	6832      	ldr	r2, [r6, #0]
 80043cc:	f003 0306 	and.w	r3, r3, #6
 80043d0:	2b04      	cmp	r3, #4
 80043d2:	bf08      	it	eq
 80043d4:	1aad      	subeq	r5, r5, r2
 80043d6:	68a3      	ldr	r3, [r4, #8]
 80043d8:	6922      	ldr	r2, [r4, #16]
 80043da:	bf0c      	ite	eq
 80043dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043e0:	2500      	movne	r5, #0
 80043e2:	4293      	cmp	r3, r2
 80043e4:	bfc4      	itt	gt
 80043e6:	1a9b      	subgt	r3, r3, r2
 80043e8:	18ed      	addgt	r5, r5, r3
 80043ea:	2600      	movs	r6, #0
 80043ec:	341a      	adds	r4, #26
 80043ee:	42b5      	cmp	r5, r6
 80043f0:	d11a      	bne.n	8004428 <_printf_common+0xc8>
 80043f2:	2000      	movs	r0, #0
 80043f4:	e008      	b.n	8004408 <_printf_common+0xa8>
 80043f6:	2301      	movs	r3, #1
 80043f8:	4652      	mov	r2, sl
 80043fa:	4649      	mov	r1, r9
 80043fc:	4638      	mov	r0, r7
 80043fe:	47c0      	blx	r8
 8004400:	3001      	adds	r0, #1
 8004402:	d103      	bne.n	800440c <_printf_common+0xac>
 8004404:	f04f 30ff 	mov.w	r0, #4294967295
 8004408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800440c:	3501      	adds	r5, #1
 800440e:	e7c6      	b.n	800439e <_printf_common+0x3e>
 8004410:	18e1      	adds	r1, r4, r3
 8004412:	1c5a      	adds	r2, r3, #1
 8004414:	2030      	movs	r0, #48	; 0x30
 8004416:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800441a:	4422      	add	r2, r4
 800441c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004420:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004424:	3302      	adds	r3, #2
 8004426:	e7c7      	b.n	80043b8 <_printf_common+0x58>
 8004428:	2301      	movs	r3, #1
 800442a:	4622      	mov	r2, r4
 800442c:	4649      	mov	r1, r9
 800442e:	4638      	mov	r0, r7
 8004430:	47c0      	blx	r8
 8004432:	3001      	adds	r0, #1
 8004434:	d0e6      	beq.n	8004404 <_printf_common+0xa4>
 8004436:	3601      	adds	r6, #1
 8004438:	e7d9      	b.n	80043ee <_printf_common+0x8e>
	...

0800443c <_printf_i>:
 800443c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004440:	460c      	mov	r4, r1
 8004442:	4691      	mov	r9, r2
 8004444:	7e27      	ldrb	r7, [r4, #24]
 8004446:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004448:	2f78      	cmp	r7, #120	; 0x78
 800444a:	4680      	mov	r8, r0
 800444c:	469a      	mov	sl, r3
 800444e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004452:	d807      	bhi.n	8004464 <_printf_i+0x28>
 8004454:	2f62      	cmp	r7, #98	; 0x62
 8004456:	d80a      	bhi.n	800446e <_printf_i+0x32>
 8004458:	2f00      	cmp	r7, #0
 800445a:	f000 80d8 	beq.w	800460e <_printf_i+0x1d2>
 800445e:	2f58      	cmp	r7, #88	; 0x58
 8004460:	f000 80a3 	beq.w	80045aa <_printf_i+0x16e>
 8004464:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004468:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800446c:	e03a      	b.n	80044e4 <_printf_i+0xa8>
 800446e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004472:	2b15      	cmp	r3, #21
 8004474:	d8f6      	bhi.n	8004464 <_printf_i+0x28>
 8004476:	a001      	add	r0, pc, #4	; (adr r0, 800447c <_printf_i+0x40>)
 8004478:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800447c:	080044d5 	.word	0x080044d5
 8004480:	080044e9 	.word	0x080044e9
 8004484:	08004465 	.word	0x08004465
 8004488:	08004465 	.word	0x08004465
 800448c:	08004465 	.word	0x08004465
 8004490:	08004465 	.word	0x08004465
 8004494:	080044e9 	.word	0x080044e9
 8004498:	08004465 	.word	0x08004465
 800449c:	08004465 	.word	0x08004465
 80044a0:	08004465 	.word	0x08004465
 80044a4:	08004465 	.word	0x08004465
 80044a8:	080045f5 	.word	0x080045f5
 80044ac:	08004519 	.word	0x08004519
 80044b0:	080045d7 	.word	0x080045d7
 80044b4:	08004465 	.word	0x08004465
 80044b8:	08004465 	.word	0x08004465
 80044bc:	08004617 	.word	0x08004617
 80044c0:	08004465 	.word	0x08004465
 80044c4:	08004519 	.word	0x08004519
 80044c8:	08004465 	.word	0x08004465
 80044cc:	08004465 	.word	0x08004465
 80044d0:	080045df 	.word	0x080045df
 80044d4:	680b      	ldr	r3, [r1, #0]
 80044d6:	1d1a      	adds	r2, r3, #4
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	600a      	str	r2, [r1, #0]
 80044dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80044e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80044e4:	2301      	movs	r3, #1
 80044e6:	e0a3      	b.n	8004630 <_printf_i+0x1f4>
 80044e8:	6825      	ldr	r5, [r4, #0]
 80044ea:	6808      	ldr	r0, [r1, #0]
 80044ec:	062e      	lsls	r6, r5, #24
 80044ee:	f100 0304 	add.w	r3, r0, #4
 80044f2:	d50a      	bpl.n	800450a <_printf_i+0xce>
 80044f4:	6805      	ldr	r5, [r0, #0]
 80044f6:	600b      	str	r3, [r1, #0]
 80044f8:	2d00      	cmp	r5, #0
 80044fa:	da03      	bge.n	8004504 <_printf_i+0xc8>
 80044fc:	232d      	movs	r3, #45	; 0x2d
 80044fe:	426d      	negs	r5, r5
 8004500:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004504:	485e      	ldr	r0, [pc, #376]	; (8004680 <_printf_i+0x244>)
 8004506:	230a      	movs	r3, #10
 8004508:	e019      	b.n	800453e <_printf_i+0x102>
 800450a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800450e:	6805      	ldr	r5, [r0, #0]
 8004510:	600b      	str	r3, [r1, #0]
 8004512:	bf18      	it	ne
 8004514:	b22d      	sxthne	r5, r5
 8004516:	e7ef      	b.n	80044f8 <_printf_i+0xbc>
 8004518:	680b      	ldr	r3, [r1, #0]
 800451a:	6825      	ldr	r5, [r4, #0]
 800451c:	1d18      	adds	r0, r3, #4
 800451e:	6008      	str	r0, [r1, #0]
 8004520:	0628      	lsls	r0, r5, #24
 8004522:	d501      	bpl.n	8004528 <_printf_i+0xec>
 8004524:	681d      	ldr	r5, [r3, #0]
 8004526:	e002      	b.n	800452e <_printf_i+0xf2>
 8004528:	0669      	lsls	r1, r5, #25
 800452a:	d5fb      	bpl.n	8004524 <_printf_i+0xe8>
 800452c:	881d      	ldrh	r5, [r3, #0]
 800452e:	4854      	ldr	r0, [pc, #336]	; (8004680 <_printf_i+0x244>)
 8004530:	2f6f      	cmp	r7, #111	; 0x6f
 8004532:	bf0c      	ite	eq
 8004534:	2308      	moveq	r3, #8
 8004536:	230a      	movne	r3, #10
 8004538:	2100      	movs	r1, #0
 800453a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800453e:	6866      	ldr	r6, [r4, #4]
 8004540:	60a6      	str	r6, [r4, #8]
 8004542:	2e00      	cmp	r6, #0
 8004544:	bfa2      	ittt	ge
 8004546:	6821      	ldrge	r1, [r4, #0]
 8004548:	f021 0104 	bicge.w	r1, r1, #4
 800454c:	6021      	strge	r1, [r4, #0]
 800454e:	b90d      	cbnz	r5, 8004554 <_printf_i+0x118>
 8004550:	2e00      	cmp	r6, #0
 8004552:	d04d      	beq.n	80045f0 <_printf_i+0x1b4>
 8004554:	4616      	mov	r6, r2
 8004556:	fbb5 f1f3 	udiv	r1, r5, r3
 800455a:	fb03 5711 	mls	r7, r3, r1, r5
 800455e:	5dc7      	ldrb	r7, [r0, r7]
 8004560:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004564:	462f      	mov	r7, r5
 8004566:	42bb      	cmp	r3, r7
 8004568:	460d      	mov	r5, r1
 800456a:	d9f4      	bls.n	8004556 <_printf_i+0x11a>
 800456c:	2b08      	cmp	r3, #8
 800456e:	d10b      	bne.n	8004588 <_printf_i+0x14c>
 8004570:	6823      	ldr	r3, [r4, #0]
 8004572:	07df      	lsls	r7, r3, #31
 8004574:	d508      	bpl.n	8004588 <_printf_i+0x14c>
 8004576:	6923      	ldr	r3, [r4, #16]
 8004578:	6861      	ldr	r1, [r4, #4]
 800457a:	4299      	cmp	r1, r3
 800457c:	bfde      	ittt	le
 800457e:	2330      	movle	r3, #48	; 0x30
 8004580:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004584:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004588:	1b92      	subs	r2, r2, r6
 800458a:	6122      	str	r2, [r4, #16]
 800458c:	f8cd a000 	str.w	sl, [sp]
 8004590:	464b      	mov	r3, r9
 8004592:	aa03      	add	r2, sp, #12
 8004594:	4621      	mov	r1, r4
 8004596:	4640      	mov	r0, r8
 8004598:	f7ff fee2 	bl	8004360 <_printf_common>
 800459c:	3001      	adds	r0, #1
 800459e:	d14c      	bne.n	800463a <_printf_i+0x1fe>
 80045a0:	f04f 30ff 	mov.w	r0, #4294967295
 80045a4:	b004      	add	sp, #16
 80045a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045aa:	4835      	ldr	r0, [pc, #212]	; (8004680 <_printf_i+0x244>)
 80045ac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80045b0:	6823      	ldr	r3, [r4, #0]
 80045b2:	680e      	ldr	r6, [r1, #0]
 80045b4:	061f      	lsls	r7, r3, #24
 80045b6:	f856 5b04 	ldr.w	r5, [r6], #4
 80045ba:	600e      	str	r6, [r1, #0]
 80045bc:	d514      	bpl.n	80045e8 <_printf_i+0x1ac>
 80045be:	07d9      	lsls	r1, r3, #31
 80045c0:	bf44      	itt	mi
 80045c2:	f043 0320 	orrmi.w	r3, r3, #32
 80045c6:	6023      	strmi	r3, [r4, #0]
 80045c8:	b91d      	cbnz	r5, 80045d2 <_printf_i+0x196>
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	f023 0320 	bic.w	r3, r3, #32
 80045d0:	6023      	str	r3, [r4, #0]
 80045d2:	2310      	movs	r3, #16
 80045d4:	e7b0      	b.n	8004538 <_printf_i+0xfc>
 80045d6:	6823      	ldr	r3, [r4, #0]
 80045d8:	f043 0320 	orr.w	r3, r3, #32
 80045dc:	6023      	str	r3, [r4, #0]
 80045de:	2378      	movs	r3, #120	; 0x78
 80045e0:	4828      	ldr	r0, [pc, #160]	; (8004684 <_printf_i+0x248>)
 80045e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80045e6:	e7e3      	b.n	80045b0 <_printf_i+0x174>
 80045e8:	065e      	lsls	r6, r3, #25
 80045ea:	bf48      	it	mi
 80045ec:	b2ad      	uxthmi	r5, r5
 80045ee:	e7e6      	b.n	80045be <_printf_i+0x182>
 80045f0:	4616      	mov	r6, r2
 80045f2:	e7bb      	b.n	800456c <_printf_i+0x130>
 80045f4:	680b      	ldr	r3, [r1, #0]
 80045f6:	6826      	ldr	r6, [r4, #0]
 80045f8:	6960      	ldr	r0, [r4, #20]
 80045fa:	1d1d      	adds	r5, r3, #4
 80045fc:	600d      	str	r5, [r1, #0]
 80045fe:	0635      	lsls	r5, r6, #24
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	d501      	bpl.n	8004608 <_printf_i+0x1cc>
 8004604:	6018      	str	r0, [r3, #0]
 8004606:	e002      	b.n	800460e <_printf_i+0x1d2>
 8004608:	0671      	lsls	r1, r6, #25
 800460a:	d5fb      	bpl.n	8004604 <_printf_i+0x1c8>
 800460c:	8018      	strh	r0, [r3, #0]
 800460e:	2300      	movs	r3, #0
 8004610:	6123      	str	r3, [r4, #16]
 8004612:	4616      	mov	r6, r2
 8004614:	e7ba      	b.n	800458c <_printf_i+0x150>
 8004616:	680b      	ldr	r3, [r1, #0]
 8004618:	1d1a      	adds	r2, r3, #4
 800461a:	600a      	str	r2, [r1, #0]
 800461c:	681e      	ldr	r6, [r3, #0]
 800461e:	6862      	ldr	r2, [r4, #4]
 8004620:	2100      	movs	r1, #0
 8004622:	4630      	mov	r0, r6
 8004624:	f7fb fde4 	bl	80001f0 <memchr>
 8004628:	b108      	cbz	r0, 800462e <_printf_i+0x1f2>
 800462a:	1b80      	subs	r0, r0, r6
 800462c:	6060      	str	r0, [r4, #4]
 800462e:	6863      	ldr	r3, [r4, #4]
 8004630:	6123      	str	r3, [r4, #16]
 8004632:	2300      	movs	r3, #0
 8004634:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004638:	e7a8      	b.n	800458c <_printf_i+0x150>
 800463a:	6923      	ldr	r3, [r4, #16]
 800463c:	4632      	mov	r2, r6
 800463e:	4649      	mov	r1, r9
 8004640:	4640      	mov	r0, r8
 8004642:	47d0      	blx	sl
 8004644:	3001      	adds	r0, #1
 8004646:	d0ab      	beq.n	80045a0 <_printf_i+0x164>
 8004648:	6823      	ldr	r3, [r4, #0]
 800464a:	079b      	lsls	r3, r3, #30
 800464c:	d413      	bmi.n	8004676 <_printf_i+0x23a>
 800464e:	68e0      	ldr	r0, [r4, #12]
 8004650:	9b03      	ldr	r3, [sp, #12]
 8004652:	4298      	cmp	r0, r3
 8004654:	bfb8      	it	lt
 8004656:	4618      	movlt	r0, r3
 8004658:	e7a4      	b.n	80045a4 <_printf_i+0x168>
 800465a:	2301      	movs	r3, #1
 800465c:	4632      	mov	r2, r6
 800465e:	4649      	mov	r1, r9
 8004660:	4640      	mov	r0, r8
 8004662:	47d0      	blx	sl
 8004664:	3001      	adds	r0, #1
 8004666:	d09b      	beq.n	80045a0 <_printf_i+0x164>
 8004668:	3501      	adds	r5, #1
 800466a:	68e3      	ldr	r3, [r4, #12]
 800466c:	9903      	ldr	r1, [sp, #12]
 800466e:	1a5b      	subs	r3, r3, r1
 8004670:	42ab      	cmp	r3, r5
 8004672:	dcf2      	bgt.n	800465a <_printf_i+0x21e>
 8004674:	e7eb      	b.n	800464e <_printf_i+0x212>
 8004676:	2500      	movs	r5, #0
 8004678:	f104 0619 	add.w	r6, r4, #25
 800467c:	e7f5      	b.n	800466a <_printf_i+0x22e>
 800467e:	bf00      	nop
 8004680:	0800882a 	.word	0x0800882a
 8004684:	0800883b 	.word	0x0800883b

08004688 <_scanf_float>:
 8004688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800468c:	b087      	sub	sp, #28
 800468e:	4617      	mov	r7, r2
 8004690:	9303      	str	r3, [sp, #12]
 8004692:	688b      	ldr	r3, [r1, #8]
 8004694:	1e5a      	subs	r2, r3, #1
 8004696:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800469a:	bf83      	ittte	hi
 800469c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80046a0:	195b      	addhi	r3, r3, r5
 80046a2:	9302      	strhi	r3, [sp, #8]
 80046a4:	2300      	movls	r3, #0
 80046a6:	bf86      	itte	hi
 80046a8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80046ac:	608b      	strhi	r3, [r1, #8]
 80046ae:	9302      	strls	r3, [sp, #8]
 80046b0:	680b      	ldr	r3, [r1, #0]
 80046b2:	468b      	mov	fp, r1
 80046b4:	2500      	movs	r5, #0
 80046b6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80046ba:	f84b 3b1c 	str.w	r3, [fp], #28
 80046be:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80046c2:	4680      	mov	r8, r0
 80046c4:	460c      	mov	r4, r1
 80046c6:	465e      	mov	r6, fp
 80046c8:	46aa      	mov	sl, r5
 80046ca:	46a9      	mov	r9, r5
 80046cc:	9501      	str	r5, [sp, #4]
 80046ce:	68a2      	ldr	r2, [r4, #8]
 80046d0:	b152      	cbz	r2, 80046e8 <_scanf_float+0x60>
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	2b4e      	cmp	r3, #78	; 0x4e
 80046d8:	d864      	bhi.n	80047a4 <_scanf_float+0x11c>
 80046da:	2b40      	cmp	r3, #64	; 0x40
 80046dc:	d83c      	bhi.n	8004758 <_scanf_float+0xd0>
 80046de:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80046e2:	b2c8      	uxtb	r0, r1
 80046e4:	280e      	cmp	r0, #14
 80046e6:	d93a      	bls.n	800475e <_scanf_float+0xd6>
 80046e8:	f1b9 0f00 	cmp.w	r9, #0
 80046ec:	d003      	beq.n	80046f6 <_scanf_float+0x6e>
 80046ee:	6823      	ldr	r3, [r4, #0]
 80046f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046f4:	6023      	str	r3, [r4, #0]
 80046f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80046fa:	f1ba 0f01 	cmp.w	sl, #1
 80046fe:	f200 8113 	bhi.w	8004928 <_scanf_float+0x2a0>
 8004702:	455e      	cmp	r6, fp
 8004704:	f200 8105 	bhi.w	8004912 <_scanf_float+0x28a>
 8004708:	2501      	movs	r5, #1
 800470a:	4628      	mov	r0, r5
 800470c:	b007      	add	sp, #28
 800470e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004712:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004716:	2a0d      	cmp	r2, #13
 8004718:	d8e6      	bhi.n	80046e8 <_scanf_float+0x60>
 800471a:	a101      	add	r1, pc, #4	; (adr r1, 8004720 <_scanf_float+0x98>)
 800471c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004720:	0800485f 	.word	0x0800485f
 8004724:	080046e9 	.word	0x080046e9
 8004728:	080046e9 	.word	0x080046e9
 800472c:	080046e9 	.word	0x080046e9
 8004730:	080048bf 	.word	0x080048bf
 8004734:	08004897 	.word	0x08004897
 8004738:	080046e9 	.word	0x080046e9
 800473c:	080046e9 	.word	0x080046e9
 8004740:	0800486d 	.word	0x0800486d
 8004744:	080046e9 	.word	0x080046e9
 8004748:	080046e9 	.word	0x080046e9
 800474c:	080046e9 	.word	0x080046e9
 8004750:	080046e9 	.word	0x080046e9
 8004754:	08004825 	.word	0x08004825
 8004758:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800475c:	e7db      	b.n	8004716 <_scanf_float+0x8e>
 800475e:	290e      	cmp	r1, #14
 8004760:	d8c2      	bhi.n	80046e8 <_scanf_float+0x60>
 8004762:	a001      	add	r0, pc, #4	; (adr r0, 8004768 <_scanf_float+0xe0>)
 8004764:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004768:	08004817 	.word	0x08004817
 800476c:	080046e9 	.word	0x080046e9
 8004770:	08004817 	.word	0x08004817
 8004774:	080048ab 	.word	0x080048ab
 8004778:	080046e9 	.word	0x080046e9
 800477c:	080047c5 	.word	0x080047c5
 8004780:	08004801 	.word	0x08004801
 8004784:	08004801 	.word	0x08004801
 8004788:	08004801 	.word	0x08004801
 800478c:	08004801 	.word	0x08004801
 8004790:	08004801 	.word	0x08004801
 8004794:	08004801 	.word	0x08004801
 8004798:	08004801 	.word	0x08004801
 800479c:	08004801 	.word	0x08004801
 80047a0:	08004801 	.word	0x08004801
 80047a4:	2b6e      	cmp	r3, #110	; 0x6e
 80047a6:	d809      	bhi.n	80047bc <_scanf_float+0x134>
 80047a8:	2b60      	cmp	r3, #96	; 0x60
 80047aa:	d8b2      	bhi.n	8004712 <_scanf_float+0x8a>
 80047ac:	2b54      	cmp	r3, #84	; 0x54
 80047ae:	d077      	beq.n	80048a0 <_scanf_float+0x218>
 80047b0:	2b59      	cmp	r3, #89	; 0x59
 80047b2:	d199      	bne.n	80046e8 <_scanf_float+0x60>
 80047b4:	2d07      	cmp	r5, #7
 80047b6:	d197      	bne.n	80046e8 <_scanf_float+0x60>
 80047b8:	2508      	movs	r5, #8
 80047ba:	e029      	b.n	8004810 <_scanf_float+0x188>
 80047bc:	2b74      	cmp	r3, #116	; 0x74
 80047be:	d06f      	beq.n	80048a0 <_scanf_float+0x218>
 80047c0:	2b79      	cmp	r3, #121	; 0x79
 80047c2:	e7f6      	b.n	80047b2 <_scanf_float+0x12a>
 80047c4:	6821      	ldr	r1, [r4, #0]
 80047c6:	05c8      	lsls	r0, r1, #23
 80047c8:	d51a      	bpl.n	8004800 <_scanf_float+0x178>
 80047ca:	9b02      	ldr	r3, [sp, #8]
 80047cc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80047d0:	6021      	str	r1, [r4, #0]
 80047d2:	f109 0901 	add.w	r9, r9, #1
 80047d6:	b11b      	cbz	r3, 80047e0 <_scanf_float+0x158>
 80047d8:	3b01      	subs	r3, #1
 80047da:	3201      	adds	r2, #1
 80047dc:	9302      	str	r3, [sp, #8]
 80047de:	60a2      	str	r2, [r4, #8]
 80047e0:	68a3      	ldr	r3, [r4, #8]
 80047e2:	3b01      	subs	r3, #1
 80047e4:	60a3      	str	r3, [r4, #8]
 80047e6:	6923      	ldr	r3, [r4, #16]
 80047e8:	3301      	adds	r3, #1
 80047ea:	6123      	str	r3, [r4, #16]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	3b01      	subs	r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	607b      	str	r3, [r7, #4]
 80047f4:	f340 8084 	ble.w	8004900 <_scanf_float+0x278>
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	3301      	adds	r3, #1
 80047fc:	603b      	str	r3, [r7, #0]
 80047fe:	e766      	b.n	80046ce <_scanf_float+0x46>
 8004800:	eb1a 0f05 	cmn.w	sl, r5
 8004804:	f47f af70 	bne.w	80046e8 <_scanf_float+0x60>
 8004808:	6822      	ldr	r2, [r4, #0]
 800480a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800480e:	6022      	str	r2, [r4, #0]
 8004810:	f806 3b01 	strb.w	r3, [r6], #1
 8004814:	e7e4      	b.n	80047e0 <_scanf_float+0x158>
 8004816:	6822      	ldr	r2, [r4, #0]
 8004818:	0610      	lsls	r0, r2, #24
 800481a:	f57f af65 	bpl.w	80046e8 <_scanf_float+0x60>
 800481e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004822:	e7f4      	b.n	800480e <_scanf_float+0x186>
 8004824:	f1ba 0f00 	cmp.w	sl, #0
 8004828:	d10e      	bne.n	8004848 <_scanf_float+0x1c0>
 800482a:	f1b9 0f00 	cmp.w	r9, #0
 800482e:	d10e      	bne.n	800484e <_scanf_float+0x1c6>
 8004830:	6822      	ldr	r2, [r4, #0]
 8004832:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004836:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800483a:	d108      	bne.n	800484e <_scanf_float+0x1c6>
 800483c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004840:	6022      	str	r2, [r4, #0]
 8004842:	f04f 0a01 	mov.w	sl, #1
 8004846:	e7e3      	b.n	8004810 <_scanf_float+0x188>
 8004848:	f1ba 0f02 	cmp.w	sl, #2
 800484c:	d055      	beq.n	80048fa <_scanf_float+0x272>
 800484e:	2d01      	cmp	r5, #1
 8004850:	d002      	beq.n	8004858 <_scanf_float+0x1d0>
 8004852:	2d04      	cmp	r5, #4
 8004854:	f47f af48 	bne.w	80046e8 <_scanf_float+0x60>
 8004858:	3501      	adds	r5, #1
 800485a:	b2ed      	uxtb	r5, r5
 800485c:	e7d8      	b.n	8004810 <_scanf_float+0x188>
 800485e:	f1ba 0f01 	cmp.w	sl, #1
 8004862:	f47f af41 	bne.w	80046e8 <_scanf_float+0x60>
 8004866:	f04f 0a02 	mov.w	sl, #2
 800486a:	e7d1      	b.n	8004810 <_scanf_float+0x188>
 800486c:	b97d      	cbnz	r5, 800488e <_scanf_float+0x206>
 800486e:	f1b9 0f00 	cmp.w	r9, #0
 8004872:	f47f af3c 	bne.w	80046ee <_scanf_float+0x66>
 8004876:	6822      	ldr	r2, [r4, #0]
 8004878:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800487c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004880:	f47f af39 	bne.w	80046f6 <_scanf_float+0x6e>
 8004884:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004888:	6022      	str	r2, [r4, #0]
 800488a:	2501      	movs	r5, #1
 800488c:	e7c0      	b.n	8004810 <_scanf_float+0x188>
 800488e:	2d03      	cmp	r5, #3
 8004890:	d0e2      	beq.n	8004858 <_scanf_float+0x1d0>
 8004892:	2d05      	cmp	r5, #5
 8004894:	e7de      	b.n	8004854 <_scanf_float+0x1cc>
 8004896:	2d02      	cmp	r5, #2
 8004898:	f47f af26 	bne.w	80046e8 <_scanf_float+0x60>
 800489c:	2503      	movs	r5, #3
 800489e:	e7b7      	b.n	8004810 <_scanf_float+0x188>
 80048a0:	2d06      	cmp	r5, #6
 80048a2:	f47f af21 	bne.w	80046e8 <_scanf_float+0x60>
 80048a6:	2507      	movs	r5, #7
 80048a8:	e7b2      	b.n	8004810 <_scanf_float+0x188>
 80048aa:	6822      	ldr	r2, [r4, #0]
 80048ac:	0591      	lsls	r1, r2, #22
 80048ae:	f57f af1b 	bpl.w	80046e8 <_scanf_float+0x60>
 80048b2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80048b6:	6022      	str	r2, [r4, #0]
 80048b8:	f8cd 9004 	str.w	r9, [sp, #4]
 80048bc:	e7a8      	b.n	8004810 <_scanf_float+0x188>
 80048be:	6822      	ldr	r2, [r4, #0]
 80048c0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80048c4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80048c8:	d006      	beq.n	80048d8 <_scanf_float+0x250>
 80048ca:	0550      	lsls	r0, r2, #21
 80048cc:	f57f af0c 	bpl.w	80046e8 <_scanf_float+0x60>
 80048d0:	f1b9 0f00 	cmp.w	r9, #0
 80048d4:	f43f af0f 	beq.w	80046f6 <_scanf_float+0x6e>
 80048d8:	0591      	lsls	r1, r2, #22
 80048da:	bf58      	it	pl
 80048dc:	9901      	ldrpl	r1, [sp, #4]
 80048de:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80048e2:	bf58      	it	pl
 80048e4:	eba9 0101 	subpl.w	r1, r9, r1
 80048e8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80048ec:	bf58      	it	pl
 80048ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80048f2:	6022      	str	r2, [r4, #0]
 80048f4:	f04f 0900 	mov.w	r9, #0
 80048f8:	e78a      	b.n	8004810 <_scanf_float+0x188>
 80048fa:	f04f 0a03 	mov.w	sl, #3
 80048fe:	e787      	b.n	8004810 <_scanf_float+0x188>
 8004900:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004904:	4639      	mov	r1, r7
 8004906:	4640      	mov	r0, r8
 8004908:	4798      	blx	r3
 800490a:	2800      	cmp	r0, #0
 800490c:	f43f aedf 	beq.w	80046ce <_scanf_float+0x46>
 8004910:	e6ea      	b.n	80046e8 <_scanf_float+0x60>
 8004912:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004916:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800491a:	463a      	mov	r2, r7
 800491c:	4640      	mov	r0, r8
 800491e:	4798      	blx	r3
 8004920:	6923      	ldr	r3, [r4, #16]
 8004922:	3b01      	subs	r3, #1
 8004924:	6123      	str	r3, [r4, #16]
 8004926:	e6ec      	b.n	8004702 <_scanf_float+0x7a>
 8004928:	1e6b      	subs	r3, r5, #1
 800492a:	2b06      	cmp	r3, #6
 800492c:	d825      	bhi.n	800497a <_scanf_float+0x2f2>
 800492e:	2d02      	cmp	r5, #2
 8004930:	d836      	bhi.n	80049a0 <_scanf_float+0x318>
 8004932:	455e      	cmp	r6, fp
 8004934:	f67f aee8 	bls.w	8004708 <_scanf_float+0x80>
 8004938:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800493c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004940:	463a      	mov	r2, r7
 8004942:	4640      	mov	r0, r8
 8004944:	4798      	blx	r3
 8004946:	6923      	ldr	r3, [r4, #16]
 8004948:	3b01      	subs	r3, #1
 800494a:	6123      	str	r3, [r4, #16]
 800494c:	e7f1      	b.n	8004932 <_scanf_float+0x2aa>
 800494e:	9802      	ldr	r0, [sp, #8]
 8004950:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004954:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004958:	9002      	str	r0, [sp, #8]
 800495a:	463a      	mov	r2, r7
 800495c:	4640      	mov	r0, r8
 800495e:	4798      	blx	r3
 8004960:	6923      	ldr	r3, [r4, #16]
 8004962:	3b01      	subs	r3, #1
 8004964:	6123      	str	r3, [r4, #16]
 8004966:	f10a 3aff 	add.w	sl, sl, #4294967295
 800496a:	fa5f fa8a 	uxtb.w	sl, sl
 800496e:	f1ba 0f02 	cmp.w	sl, #2
 8004972:	d1ec      	bne.n	800494e <_scanf_float+0x2c6>
 8004974:	3d03      	subs	r5, #3
 8004976:	b2ed      	uxtb	r5, r5
 8004978:	1b76      	subs	r6, r6, r5
 800497a:	6823      	ldr	r3, [r4, #0]
 800497c:	05da      	lsls	r2, r3, #23
 800497e:	d52f      	bpl.n	80049e0 <_scanf_float+0x358>
 8004980:	055b      	lsls	r3, r3, #21
 8004982:	d510      	bpl.n	80049a6 <_scanf_float+0x31e>
 8004984:	455e      	cmp	r6, fp
 8004986:	f67f aebf 	bls.w	8004708 <_scanf_float+0x80>
 800498a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800498e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004992:	463a      	mov	r2, r7
 8004994:	4640      	mov	r0, r8
 8004996:	4798      	blx	r3
 8004998:	6923      	ldr	r3, [r4, #16]
 800499a:	3b01      	subs	r3, #1
 800499c:	6123      	str	r3, [r4, #16]
 800499e:	e7f1      	b.n	8004984 <_scanf_float+0x2fc>
 80049a0:	46aa      	mov	sl, r5
 80049a2:	9602      	str	r6, [sp, #8]
 80049a4:	e7df      	b.n	8004966 <_scanf_float+0x2de>
 80049a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80049aa:	6923      	ldr	r3, [r4, #16]
 80049ac:	2965      	cmp	r1, #101	; 0x65
 80049ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80049b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80049b6:	6123      	str	r3, [r4, #16]
 80049b8:	d00c      	beq.n	80049d4 <_scanf_float+0x34c>
 80049ba:	2945      	cmp	r1, #69	; 0x45
 80049bc:	d00a      	beq.n	80049d4 <_scanf_float+0x34c>
 80049be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049c2:	463a      	mov	r2, r7
 80049c4:	4640      	mov	r0, r8
 80049c6:	4798      	blx	r3
 80049c8:	6923      	ldr	r3, [r4, #16]
 80049ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80049ce:	3b01      	subs	r3, #1
 80049d0:	1eb5      	subs	r5, r6, #2
 80049d2:	6123      	str	r3, [r4, #16]
 80049d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049d8:	463a      	mov	r2, r7
 80049da:	4640      	mov	r0, r8
 80049dc:	4798      	blx	r3
 80049de:	462e      	mov	r6, r5
 80049e0:	6825      	ldr	r5, [r4, #0]
 80049e2:	f015 0510 	ands.w	r5, r5, #16
 80049e6:	d158      	bne.n	8004a9a <_scanf_float+0x412>
 80049e8:	7035      	strb	r5, [r6, #0]
 80049ea:	6823      	ldr	r3, [r4, #0]
 80049ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80049f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049f4:	d11c      	bne.n	8004a30 <_scanf_float+0x3a8>
 80049f6:	9b01      	ldr	r3, [sp, #4]
 80049f8:	454b      	cmp	r3, r9
 80049fa:	eba3 0209 	sub.w	r2, r3, r9
 80049fe:	d124      	bne.n	8004a4a <_scanf_float+0x3c2>
 8004a00:	2200      	movs	r2, #0
 8004a02:	4659      	mov	r1, fp
 8004a04:	4640      	mov	r0, r8
 8004a06:	f000 fe9d 	bl	8005744 <_strtod_r>
 8004a0a:	9b03      	ldr	r3, [sp, #12]
 8004a0c:	6821      	ldr	r1, [r4, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f011 0f02 	tst.w	r1, #2
 8004a14:	ec57 6b10 	vmov	r6, r7, d0
 8004a18:	f103 0204 	add.w	r2, r3, #4
 8004a1c:	d020      	beq.n	8004a60 <_scanf_float+0x3d8>
 8004a1e:	9903      	ldr	r1, [sp, #12]
 8004a20:	600a      	str	r2, [r1, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	e9c3 6700 	strd	r6, r7, [r3]
 8004a28:	68e3      	ldr	r3, [r4, #12]
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	60e3      	str	r3, [r4, #12]
 8004a2e:	e66c      	b.n	800470a <_scanf_float+0x82>
 8004a30:	9b04      	ldr	r3, [sp, #16]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d0e4      	beq.n	8004a00 <_scanf_float+0x378>
 8004a36:	9905      	ldr	r1, [sp, #20]
 8004a38:	230a      	movs	r3, #10
 8004a3a:	462a      	mov	r2, r5
 8004a3c:	3101      	adds	r1, #1
 8004a3e:	4640      	mov	r0, r8
 8004a40:	f000 ff0a 	bl	8005858 <_strtol_r>
 8004a44:	9b04      	ldr	r3, [sp, #16]
 8004a46:	9e05      	ldr	r6, [sp, #20]
 8004a48:	1ac2      	subs	r2, r0, r3
 8004a4a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004a4e:	429e      	cmp	r6, r3
 8004a50:	bf28      	it	cs
 8004a52:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004a56:	4912      	ldr	r1, [pc, #72]	; (8004aa0 <_scanf_float+0x418>)
 8004a58:	4630      	mov	r0, r6
 8004a5a:	f000 f82b 	bl	8004ab4 <siprintf>
 8004a5e:	e7cf      	b.n	8004a00 <_scanf_float+0x378>
 8004a60:	f011 0f04 	tst.w	r1, #4
 8004a64:	9903      	ldr	r1, [sp, #12]
 8004a66:	600a      	str	r2, [r1, #0]
 8004a68:	d1db      	bne.n	8004a22 <_scanf_float+0x39a>
 8004a6a:	f8d3 8000 	ldr.w	r8, [r3]
 8004a6e:	ee10 2a10 	vmov	r2, s0
 8004a72:	ee10 0a10 	vmov	r0, s0
 8004a76:	463b      	mov	r3, r7
 8004a78:	4639      	mov	r1, r7
 8004a7a:	f7fc f85f 	bl	8000b3c <__aeabi_dcmpun>
 8004a7e:	b128      	cbz	r0, 8004a8c <_scanf_float+0x404>
 8004a80:	4808      	ldr	r0, [pc, #32]	; (8004aa4 <_scanf_float+0x41c>)
 8004a82:	f000 f811 	bl	8004aa8 <nanf>
 8004a86:	ed88 0a00 	vstr	s0, [r8]
 8004a8a:	e7cd      	b.n	8004a28 <_scanf_float+0x3a0>
 8004a8c:	4630      	mov	r0, r6
 8004a8e:	4639      	mov	r1, r7
 8004a90:	f7fc f8b2 	bl	8000bf8 <__aeabi_d2f>
 8004a94:	f8c8 0000 	str.w	r0, [r8]
 8004a98:	e7c6      	b.n	8004a28 <_scanf_float+0x3a0>
 8004a9a:	2500      	movs	r5, #0
 8004a9c:	e635      	b.n	800470a <_scanf_float+0x82>
 8004a9e:	bf00      	nop
 8004aa0:	0800884c 	.word	0x0800884c
 8004aa4:	08008c68 	.word	0x08008c68

08004aa8 <nanf>:
 8004aa8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004ab0 <nanf+0x8>
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	7fc00000 	.word	0x7fc00000

08004ab4 <siprintf>:
 8004ab4:	b40e      	push	{r1, r2, r3}
 8004ab6:	b500      	push	{lr}
 8004ab8:	b09c      	sub	sp, #112	; 0x70
 8004aba:	ab1d      	add	r3, sp, #116	; 0x74
 8004abc:	9002      	str	r0, [sp, #8]
 8004abe:	9006      	str	r0, [sp, #24]
 8004ac0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004ac4:	4809      	ldr	r0, [pc, #36]	; (8004aec <siprintf+0x38>)
 8004ac6:	9107      	str	r1, [sp, #28]
 8004ac8:	9104      	str	r1, [sp, #16]
 8004aca:	4909      	ldr	r1, [pc, #36]	; (8004af0 <siprintf+0x3c>)
 8004acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ad0:	9105      	str	r1, [sp, #20]
 8004ad2:	6800      	ldr	r0, [r0, #0]
 8004ad4:	9301      	str	r3, [sp, #4]
 8004ad6:	a902      	add	r1, sp, #8
 8004ad8:	f002 fea6 	bl	8007828 <_svfiprintf_r>
 8004adc:	9b02      	ldr	r3, [sp, #8]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	701a      	strb	r2, [r3, #0]
 8004ae2:	b01c      	add	sp, #112	; 0x70
 8004ae4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ae8:	b003      	add	sp, #12
 8004aea:	4770      	bx	lr
 8004aec:	2000000c 	.word	0x2000000c
 8004af0:	ffff0208 	.word	0xffff0208

08004af4 <sulp>:
 8004af4:	b570      	push	{r4, r5, r6, lr}
 8004af6:	4604      	mov	r4, r0
 8004af8:	460d      	mov	r5, r1
 8004afa:	ec45 4b10 	vmov	d0, r4, r5
 8004afe:	4616      	mov	r6, r2
 8004b00:	f002 fc2e 	bl	8007360 <__ulp>
 8004b04:	ec51 0b10 	vmov	r0, r1, d0
 8004b08:	b17e      	cbz	r6, 8004b2a <sulp+0x36>
 8004b0a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004b0e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	dd09      	ble.n	8004b2a <sulp+0x36>
 8004b16:	051b      	lsls	r3, r3, #20
 8004b18:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004b1c:	2400      	movs	r4, #0
 8004b1e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004b22:	4622      	mov	r2, r4
 8004b24:	462b      	mov	r3, r5
 8004b26:	f7fb fd6f 	bl	8000608 <__aeabi_dmul>
 8004b2a:	bd70      	pop	{r4, r5, r6, pc}
 8004b2c:	0000      	movs	r0, r0
	...

08004b30 <_strtod_l>:
 8004b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b34:	b0a3      	sub	sp, #140	; 0x8c
 8004b36:	461f      	mov	r7, r3
 8004b38:	2300      	movs	r3, #0
 8004b3a:	931e      	str	r3, [sp, #120]	; 0x78
 8004b3c:	4ba4      	ldr	r3, [pc, #656]	; (8004dd0 <_strtod_l+0x2a0>)
 8004b3e:	9219      	str	r2, [sp, #100]	; 0x64
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	9307      	str	r3, [sp, #28]
 8004b44:	4604      	mov	r4, r0
 8004b46:	4618      	mov	r0, r3
 8004b48:	4688      	mov	r8, r1
 8004b4a:	f7fb fb49 	bl	80001e0 <strlen>
 8004b4e:	f04f 0a00 	mov.w	sl, #0
 8004b52:	4605      	mov	r5, r0
 8004b54:	f04f 0b00 	mov.w	fp, #0
 8004b58:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004b5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004b5e:	781a      	ldrb	r2, [r3, #0]
 8004b60:	2a2b      	cmp	r2, #43	; 0x2b
 8004b62:	d04c      	beq.n	8004bfe <_strtod_l+0xce>
 8004b64:	d839      	bhi.n	8004bda <_strtod_l+0xaa>
 8004b66:	2a0d      	cmp	r2, #13
 8004b68:	d832      	bhi.n	8004bd0 <_strtod_l+0xa0>
 8004b6a:	2a08      	cmp	r2, #8
 8004b6c:	d832      	bhi.n	8004bd4 <_strtod_l+0xa4>
 8004b6e:	2a00      	cmp	r2, #0
 8004b70:	d03c      	beq.n	8004bec <_strtod_l+0xbc>
 8004b72:	2300      	movs	r3, #0
 8004b74:	930e      	str	r3, [sp, #56]	; 0x38
 8004b76:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8004b78:	7833      	ldrb	r3, [r6, #0]
 8004b7a:	2b30      	cmp	r3, #48	; 0x30
 8004b7c:	f040 80b4 	bne.w	8004ce8 <_strtod_l+0x1b8>
 8004b80:	7873      	ldrb	r3, [r6, #1]
 8004b82:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004b86:	2b58      	cmp	r3, #88	; 0x58
 8004b88:	d16c      	bne.n	8004c64 <_strtod_l+0x134>
 8004b8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b8c:	9301      	str	r3, [sp, #4]
 8004b8e:	ab1e      	add	r3, sp, #120	; 0x78
 8004b90:	9702      	str	r7, [sp, #8]
 8004b92:	9300      	str	r3, [sp, #0]
 8004b94:	4a8f      	ldr	r2, [pc, #572]	; (8004dd4 <_strtod_l+0x2a4>)
 8004b96:	ab1f      	add	r3, sp, #124	; 0x7c
 8004b98:	a91d      	add	r1, sp, #116	; 0x74
 8004b9a:	4620      	mov	r0, r4
 8004b9c:	f001 fd40 	bl	8006620 <__gethex>
 8004ba0:	f010 0707 	ands.w	r7, r0, #7
 8004ba4:	4605      	mov	r5, r0
 8004ba6:	d005      	beq.n	8004bb4 <_strtod_l+0x84>
 8004ba8:	2f06      	cmp	r7, #6
 8004baa:	d12a      	bne.n	8004c02 <_strtod_l+0xd2>
 8004bac:	3601      	adds	r6, #1
 8004bae:	2300      	movs	r3, #0
 8004bb0:	961d      	str	r6, [sp, #116]	; 0x74
 8004bb2:	930e      	str	r3, [sp, #56]	; 0x38
 8004bb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f040 8596 	bne.w	80056e8 <_strtod_l+0xbb8>
 8004bbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bbe:	b1db      	cbz	r3, 8004bf8 <_strtod_l+0xc8>
 8004bc0:	4652      	mov	r2, sl
 8004bc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004bc6:	ec43 2b10 	vmov	d0, r2, r3
 8004bca:	b023      	add	sp, #140	; 0x8c
 8004bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bd0:	2a20      	cmp	r2, #32
 8004bd2:	d1ce      	bne.n	8004b72 <_strtod_l+0x42>
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	931d      	str	r3, [sp, #116]	; 0x74
 8004bd8:	e7c0      	b.n	8004b5c <_strtod_l+0x2c>
 8004bda:	2a2d      	cmp	r2, #45	; 0x2d
 8004bdc:	d1c9      	bne.n	8004b72 <_strtod_l+0x42>
 8004bde:	2201      	movs	r2, #1
 8004be0:	920e      	str	r2, [sp, #56]	; 0x38
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	921d      	str	r2, [sp, #116]	; 0x74
 8004be6:	785b      	ldrb	r3, [r3, #1]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1c4      	bne.n	8004b76 <_strtod_l+0x46>
 8004bec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004bee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f040 8576 	bne.w	80056e4 <_strtod_l+0xbb4>
 8004bf8:	4652      	mov	r2, sl
 8004bfa:	465b      	mov	r3, fp
 8004bfc:	e7e3      	b.n	8004bc6 <_strtod_l+0x96>
 8004bfe:	2200      	movs	r2, #0
 8004c00:	e7ee      	b.n	8004be0 <_strtod_l+0xb0>
 8004c02:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004c04:	b13a      	cbz	r2, 8004c16 <_strtod_l+0xe6>
 8004c06:	2135      	movs	r1, #53	; 0x35
 8004c08:	a820      	add	r0, sp, #128	; 0x80
 8004c0a:	f002 fcb4 	bl	8007576 <__copybits>
 8004c0e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004c10:	4620      	mov	r0, r4
 8004c12:	f002 f879 	bl	8006d08 <_Bfree>
 8004c16:	3f01      	subs	r7, #1
 8004c18:	2f05      	cmp	r7, #5
 8004c1a:	d807      	bhi.n	8004c2c <_strtod_l+0xfc>
 8004c1c:	e8df f007 	tbb	[pc, r7]
 8004c20:	1d180b0e 	.word	0x1d180b0e
 8004c24:	030e      	.short	0x030e
 8004c26:	f04f 0b00 	mov.w	fp, #0
 8004c2a:	46da      	mov	sl, fp
 8004c2c:	0728      	lsls	r0, r5, #28
 8004c2e:	d5c1      	bpl.n	8004bb4 <_strtod_l+0x84>
 8004c30:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004c34:	e7be      	b.n	8004bb4 <_strtod_l+0x84>
 8004c36:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8004c3a:	e7f7      	b.n	8004c2c <_strtod_l+0xfc>
 8004c3c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8004c40:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004c42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004c46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004c4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004c4e:	e7ed      	b.n	8004c2c <_strtod_l+0xfc>
 8004c50:	f8df b184 	ldr.w	fp, [pc, #388]	; 8004dd8 <_strtod_l+0x2a8>
 8004c54:	f04f 0a00 	mov.w	sl, #0
 8004c58:	e7e8      	b.n	8004c2c <_strtod_l+0xfc>
 8004c5a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004c5e:	f04f 3aff 	mov.w	sl, #4294967295
 8004c62:	e7e3      	b.n	8004c2c <_strtod_l+0xfc>
 8004c64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004c66:	1c5a      	adds	r2, r3, #1
 8004c68:	921d      	str	r2, [sp, #116]	; 0x74
 8004c6a:	785b      	ldrb	r3, [r3, #1]
 8004c6c:	2b30      	cmp	r3, #48	; 0x30
 8004c6e:	d0f9      	beq.n	8004c64 <_strtod_l+0x134>
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d09f      	beq.n	8004bb4 <_strtod_l+0x84>
 8004c74:	2301      	movs	r3, #1
 8004c76:	f04f 0900 	mov.w	r9, #0
 8004c7a:	9304      	str	r3, [sp, #16]
 8004c7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004c7e:	930a      	str	r3, [sp, #40]	; 0x28
 8004c80:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004c84:	464f      	mov	r7, r9
 8004c86:	220a      	movs	r2, #10
 8004c88:	981d      	ldr	r0, [sp, #116]	; 0x74
 8004c8a:	7806      	ldrb	r6, [r0, #0]
 8004c8c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004c90:	b2d9      	uxtb	r1, r3
 8004c92:	2909      	cmp	r1, #9
 8004c94:	d92a      	bls.n	8004cec <_strtod_l+0x1bc>
 8004c96:	9907      	ldr	r1, [sp, #28]
 8004c98:	462a      	mov	r2, r5
 8004c9a:	f002 fedd 	bl	8007a58 <strncmp>
 8004c9e:	b398      	cbz	r0, 8004d08 <_strtod_l+0x1d8>
 8004ca0:	2000      	movs	r0, #0
 8004ca2:	4633      	mov	r3, r6
 8004ca4:	463d      	mov	r5, r7
 8004ca6:	9007      	str	r0, [sp, #28]
 8004ca8:	4602      	mov	r2, r0
 8004caa:	2b65      	cmp	r3, #101	; 0x65
 8004cac:	d001      	beq.n	8004cb2 <_strtod_l+0x182>
 8004cae:	2b45      	cmp	r3, #69	; 0x45
 8004cb0:	d118      	bne.n	8004ce4 <_strtod_l+0x1b4>
 8004cb2:	b91d      	cbnz	r5, 8004cbc <_strtod_l+0x18c>
 8004cb4:	9b04      	ldr	r3, [sp, #16]
 8004cb6:	4303      	orrs	r3, r0
 8004cb8:	d098      	beq.n	8004bec <_strtod_l+0xbc>
 8004cba:	2500      	movs	r5, #0
 8004cbc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8004cc0:	f108 0301 	add.w	r3, r8, #1
 8004cc4:	931d      	str	r3, [sp, #116]	; 0x74
 8004cc6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004cca:	2b2b      	cmp	r3, #43	; 0x2b
 8004ccc:	d075      	beq.n	8004dba <_strtod_l+0x28a>
 8004cce:	2b2d      	cmp	r3, #45	; 0x2d
 8004cd0:	d07b      	beq.n	8004dca <_strtod_l+0x29a>
 8004cd2:	f04f 0c00 	mov.w	ip, #0
 8004cd6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004cda:	2909      	cmp	r1, #9
 8004cdc:	f240 8082 	bls.w	8004de4 <_strtod_l+0x2b4>
 8004ce0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004ce4:	2600      	movs	r6, #0
 8004ce6:	e09d      	b.n	8004e24 <_strtod_l+0x2f4>
 8004ce8:	2300      	movs	r3, #0
 8004cea:	e7c4      	b.n	8004c76 <_strtod_l+0x146>
 8004cec:	2f08      	cmp	r7, #8
 8004cee:	bfd8      	it	le
 8004cf0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8004cf2:	f100 0001 	add.w	r0, r0, #1
 8004cf6:	bfda      	itte	le
 8004cf8:	fb02 3301 	mlale	r3, r2, r1, r3
 8004cfc:	9309      	strle	r3, [sp, #36]	; 0x24
 8004cfe:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004d02:	3701      	adds	r7, #1
 8004d04:	901d      	str	r0, [sp, #116]	; 0x74
 8004d06:	e7bf      	b.n	8004c88 <_strtod_l+0x158>
 8004d08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004d0a:	195a      	adds	r2, r3, r5
 8004d0c:	921d      	str	r2, [sp, #116]	; 0x74
 8004d0e:	5d5b      	ldrb	r3, [r3, r5]
 8004d10:	2f00      	cmp	r7, #0
 8004d12:	d037      	beq.n	8004d84 <_strtod_l+0x254>
 8004d14:	9007      	str	r0, [sp, #28]
 8004d16:	463d      	mov	r5, r7
 8004d18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004d1c:	2a09      	cmp	r2, #9
 8004d1e:	d912      	bls.n	8004d46 <_strtod_l+0x216>
 8004d20:	2201      	movs	r2, #1
 8004d22:	e7c2      	b.n	8004caa <_strtod_l+0x17a>
 8004d24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004d26:	1c5a      	adds	r2, r3, #1
 8004d28:	921d      	str	r2, [sp, #116]	; 0x74
 8004d2a:	785b      	ldrb	r3, [r3, #1]
 8004d2c:	3001      	adds	r0, #1
 8004d2e:	2b30      	cmp	r3, #48	; 0x30
 8004d30:	d0f8      	beq.n	8004d24 <_strtod_l+0x1f4>
 8004d32:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004d36:	2a08      	cmp	r2, #8
 8004d38:	f200 84db 	bhi.w	80056f2 <_strtod_l+0xbc2>
 8004d3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004d3e:	9007      	str	r0, [sp, #28]
 8004d40:	2000      	movs	r0, #0
 8004d42:	920a      	str	r2, [sp, #40]	; 0x28
 8004d44:	4605      	mov	r5, r0
 8004d46:	3b30      	subs	r3, #48	; 0x30
 8004d48:	f100 0201 	add.w	r2, r0, #1
 8004d4c:	d014      	beq.n	8004d78 <_strtod_l+0x248>
 8004d4e:	9907      	ldr	r1, [sp, #28]
 8004d50:	4411      	add	r1, r2
 8004d52:	9107      	str	r1, [sp, #28]
 8004d54:	462a      	mov	r2, r5
 8004d56:	eb00 0e05 	add.w	lr, r0, r5
 8004d5a:	210a      	movs	r1, #10
 8004d5c:	4572      	cmp	r2, lr
 8004d5e:	d113      	bne.n	8004d88 <_strtod_l+0x258>
 8004d60:	182a      	adds	r2, r5, r0
 8004d62:	2a08      	cmp	r2, #8
 8004d64:	f105 0501 	add.w	r5, r5, #1
 8004d68:	4405      	add	r5, r0
 8004d6a:	dc1c      	bgt.n	8004da6 <_strtod_l+0x276>
 8004d6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d6e:	220a      	movs	r2, #10
 8004d70:	fb02 3301 	mla	r3, r2, r1, r3
 8004d74:	9309      	str	r3, [sp, #36]	; 0x24
 8004d76:	2200      	movs	r2, #0
 8004d78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004d7a:	1c59      	adds	r1, r3, #1
 8004d7c:	911d      	str	r1, [sp, #116]	; 0x74
 8004d7e:	785b      	ldrb	r3, [r3, #1]
 8004d80:	4610      	mov	r0, r2
 8004d82:	e7c9      	b.n	8004d18 <_strtod_l+0x1e8>
 8004d84:	4638      	mov	r0, r7
 8004d86:	e7d2      	b.n	8004d2e <_strtod_l+0x1fe>
 8004d88:	2a08      	cmp	r2, #8
 8004d8a:	dc04      	bgt.n	8004d96 <_strtod_l+0x266>
 8004d8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004d8e:	434e      	muls	r6, r1
 8004d90:	9609      	str	r6, [sp, #36]	; 0x24
 8004d92:	3201      	adds	r2, #1
 8004d94:	e7e2      	b.n	8004d5c <_strtod_l+0x22c>
 8004d96:	f102 0c01 	add.w	ip, r2, #1
 8004d9a:	f1bc 0f10 	cmp.w	ip, #16
 8004d9e:	bfd8      	it	le
 8004da0:	fb01 f909 	mulle.w	r9, r1, r9
 8004da4:	e7f5      	b.n	8004d92 <_strtod_l+0x262>
 8004da6:	2d10      	cmp	r5, #16
 8004da8:	bfdc      	itt	le
 8004daa:	220a      	movle	r2, #10
 8004dac:	fb02 3909 	mlale	r9, r2, r9, r3
 8004db0:	e7e1      	b.n	8004d76 <_strtod_l+0x246>
 8004db2:	2300      	movs	r3, #0
 8004db4:	9307      	str	r3, [sp, #28]
 8004db6:	2201      	movs	r2, #1
 8004db8:	e77c      	b.n	8004cb4 <_strtod_l+0x184>
 8004dba:	f04f 0c00 	mov.w	ip, #0
 8004dbe:	f108 0302 	add.w	r3, r8, #2
 8004dc2:	931d      	str	r3, [sp, #116]	; 0x74
 8004dc4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8004dc8:	e785      	b.n	8004cd6 <_strtod_l+0x1a6>
 8004dca:	f04f 0c01 	mov.w	ip, #1
 8004dce:	e7f6      	b.n	8004dbe <_strtod_l+0x28e>
 8004dd0:	08008aa8 	.word	0x08008aa8
 8004dd4:	08008854 	.word	0x08008854
 8004dd8:	7ff00000 	.word	0x7ff00000
 8004ddc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004dde:	1c59      	adds	r1, r3, #1
 8004de0:	911d      	str	r1, [sp, #116]	; 0x74
 8004de2:	785b      	ldrb	r3, [r3, #1]
 8004de4:	2b30      	cmp	r3, #48	; 0x30
 8004de6:	d0f9      	beq.n	8004ddc <_strtod_l+0x2ac>
 8004de8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8004dec:	2908      	cmp	r1, #8
 8004dee:	f63f af79 	bhi.w	8004ce4 <_strtod_l+0x1b4>
 8004df2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004df6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004df8:	9308      	str	r3, [sp, #32]
 8004dfa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004dfc:	1c59      	adds	r1, r3, #1
 8004dfe:	911d      	str	r1, [sp, #116]	; 0x74
 8004e00:	785b      	ldrb	r3, [r3, #1]
 8004e02:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8004e06:	2e09      	cmp	r6, #9
 8004e08:	d937      	bls.n	8004e7a <_strtod_l+0x34a>
 8004e0a:	9e08      	ldr	r6, [sp, #32]
 8004e0c:	1b89      	subs	r1, r1, r6
 8004e0e:	2908      	cmp	r1, #8
 8004e10:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8004e14:	dc02      	bgt.n	8004e1c <_strtod_l+0x2ec>
 8004e16:	4576      	cmp	r6, lr
 8004e18:	bfa8      	it	ge
 8004e1a:	4676      	movge	r6, lr
 8004e1c:	f1bc 0f00 	cmp.w	ip, #0
 8004e20:	d000      	beq.n	8004e24 <_strtod_l+0x2f4>
 8004e22:	4276      	negs	r6, r6
 8004e24:	2d00      	cmp	r5, #0
 8004e26:	d14f      	bne.n	8004ec8 <_strtod_l+0x398>
 8004e28:	9904      	ldr	r1, [sp, #16]
 8004e2a:	4301      	orrs	r1, r0
 8004e2c:	f47f aec2 	bne.w	8004bb4 <_strtod_l+0x84>
 8004e30:	2a00      	cmp	r2, #0
 8004e32:	f47f aedb 	bne.w	8004bec <_strtod_l+0xbc>
 8004e36:	2b69      	cmp	r3, #105	; 0x69
 8004e38:	d027      	beq.n	8004e8a <_strtod_l+0x35a>
 8004e3a:	dc24      	bgt.n	8004e86 <_strtod_l+0x356>
 8004e3c:	2b49      	cmp	r3, #73	; 0x49
 8004e3e:	d024      	beq.n	8004e8a <_strtod_l+0x35a>
 8004e40:	2b4e      	cmp	r3, #78	; 0x4e
 8004e42:	f47f aed3 	bne.w	8004bec <_strtod_l+0xbc>
 8004e46:	499e      	ldr	r1, [pc, #632]	; (80050c0 <_strtod_l+0x590>)
 8004e48:	a81d      	add	r0, sp, #116	; 0x74
 8004e4a:	f001 fe41 	bl	8006ad0 <__match>
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	f43f aecc 	beq.w	8004bec <_strtod_l+0xbc>
 8004e54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	2b28      	cmp	r3, #40	; 0x28
 8004e5a:	d12d      	bne.n	8004eb8 <_strtod_l+0x388>
 8004e5c:	4999      	ldr	r1, [pc, #612]	; (80050c4 <_strtod_l+0x594>)
 8004e5e:	aa20      	add	r2, sp, #128	; 0x80
 8004e60:	a81d      	add	r0, sp, #116	; 0x74
 8004e62:	f001 fe49 	bl	8006af8 <__hexnan>
 8004e66:	2805      	cmp	r0, #5
 8004e68:	d126      	bne.n	8004eb8 <_strtod_l+0x388>
 8004e6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e6c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8004e70:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004e74:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004e78:	e69c      	b.n	8004bb4 <_strtod_l+0x84>
 8004e7a:	210a      	movs	r1, #10
 8004e7c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004e80:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004e84:	e7b9      	b.n	8004dfa <_strtod_l+0x2ca>
 8004e86:	2b6e      	cmp	r3, #110	; 0x6e
 8004e88:	e7db      	b.n	8004e42 <_strtod_l+0x312>
 8004e8a:	498f      	ldr	r1, [pc, #572]	; (80050c8 <_strtod_l+0x598>)
 8004e8c:	a81d      	add	r0, sp, #116	; 0x74
 8004e8e:	f001 fe1f 	bl	8006ad0 <__match>
 8004e92:	2800      	cmp	r0, #0
 8004e94:	f43f aeaa 	beq.w	8004bec <_strtod_l+0xbc>
 8004e98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e9a:	498c      	ldr	r1, [pc, #560]	; (80050cc <_strtod_l+0x59c>)
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	a81d      	add	r0, sp, #116	; 0x74
 8004ea0:	931d      	str	r3, [sp, #116]	; 0x74
 8004ea2:	f001 fe15 	bl	8006ad0 <__match>
 8004ea6:	b910      	cbnz	r0, 8004eae <_strtod_l+0x37e>
 8004ea8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004eaa:	3301      	adds	r3, #1
 8004eac:	931d      	str	r3, [sp, #116]	; 0x74
 8004eae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80050dc <_strtod_l+0x5ac>
 8004eb2:	f04f 0a00 	mov.w	sl, #0
 8004eb6:	e67d      	b.n	8004bb4 <_strtod_l+0x84>
 8004eb8:	4885      	ldr	r0, [pc, #532]	; (80050d0 <_strtod_l+0x5a0>)
 8004eba:	f002 fdb5 	bl	8007a28 <nan>
 8004ebe:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004ec2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8004ec6:	e675      	b.n	8004bb4 <_strtod_l+0x84>
 8004ec8:	9b07      	ldr	r3, [sp, #28]
 8004eca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ecc:	1af3      	subs	r3, r6, r3
 8004ece:	2f00      	cmp	r7, #0
 8004ed0:	bf08      	it	eq
 8004ed2:	462f      	moveq	r7, r5
 8004ed4:	2d10      	cmp	r5, #16
 8004ed6:	9308      	str	r3, [sp, #32]
 8004ed8:	46a8      	mov	r8, r5
 8004eda:	bfa8      	it	ge
 8004edc:	f04f 0810 	movge.w	r8, #16
 8004ee0:	f7fb fb18 	bl	8000514 <__aeabi_ui2d>
 8004ee4:	2d09      	cmp	r5, #9
 8004ee6:	4682      	mov	sl, r0
 8004ee8:	468b      	mov	fp, r1
 8004eea:	dd13      	ble.n	8004f14 <_strtod_l+0x3e4>
 8004eec:	4b79      	ldr	r3, [pc, #484]	; (80050d4 <_strtod_l+0x5a4>)
 8004eee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004ef2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004ef6:	f7fb fb87 	bl	8000608 <__aeabi_dmul>
 8004efa:	4682      	mov	sl, r0
 8004efc:	4648      	mov	r0, r9
 8004efe:	468b      	mov	fp, r1
 8004f00:	f7fb fb08 	bl	8000514 <__aeabi_ui2d>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4650      	mov	r0, sl
 8004f0a:	4659      	mov	r1, fp
 8004f0c:	f7fb f9c6 	bl	800029c <__adddf3>
 8004f10:	4682      	mov	sl, r0
 8004f12:	468b      	mov	fp, r1
 8004f14:	2d0f      	cmp	r5, #15
 8004f16:	dc38      	bgt.n	8004f8a <_strtod_l+0x45a>
 8004f18:	9b08      	ldr	r3, [sp, #32]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f43f ae4a 	beq.w	8004bb4 <_strtod_l+0x84>
 8004f20:	dd24      	ble.n	8004f6c <_strtod_l+0x43c>
 8004f22:	2b16      	cmp	r3, #22
 8004f24:	dc0b      	bgt.n	8004f3e <_strtod_l+0x40e>
 8004f26:	4d6b      	ldr	r5, [pc, #428]	; (80050d4 <_strtod_l+0x5a4>)
 8004f28:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8004f2c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8004f30:	4652      	mov	r2, sl
 8004f32:	465b      	mov	r3, fp
 8004f34:	f7fb fb68 	bl	8000608 <__aeabi_dmul>
 8004f38:	4682      	mov	sl, r0
 8004f3a:	468b      	mov	fp, r1
 8004f3c:	e63a      	b.n	8004bb4 <_strtod_l+0x84>
 8004f3e:	9a08      	ldr	r2, [sp, #32]
 8004f40:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8004f44:	4293      	cmp	r3, r2
 8004f46:	db20      	blt.n	8004f8a <_strtod_l+0x45a>
 8004f48:	4c62      	ldr	r4, [pc, #392]	; (80050d4 <_strtod_l+0x5a4>)
 8004f4a:	f1c5 050f 	rsb	r5, r5, #15
 8004f4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004f52:	4652      	mov	r2, sl
 8004f54:	465b      	mov	r3, fp
 8004f56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f5a:	f7fb fb55 	bl	8000608 <__aeabi_dmul>
 8004f5e:	9b08      	ldr	r3, [sp, #32]
 8004f60:	1b5d      	subs	r5, r3, r5
 8004f62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004f66:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004f6a:	e7e3      	b.n	8004f34 <_strtod_l+0x404>
 8004f6c:	9b08      	ldr	r3, [sp, #32]
 8004f6e:	3316      	adds	r3, #22
 8004f70:	db0b      	blt.n	8004f8a <_strtod_l+0x45a>
 8004f72:	9b07      	ldr	r3, [sp, #28]
 8004f74:	4a57      	ldr	r2, [pc, #348]	; (80050d4 <_strtod_l+0x5a4>)
 8004f76:	1b9e      	subs	r6, r3, r6
 8004f78:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8004f7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004f80:	4650      	mov	r0, sl
 8004f82:	4659      	mov	r1, fp
 8004f84:	f7fb fc6a 	bl	800085c <__aeabi_ddiv>
 8004f88:	e7d6      	b.n	8004f38 <_strtod_l+0x408>
 8004f8a:	9b08      	ldr	r3, [sp, #32]
 8004f8c:	eba5 0808 	sub.w	r8, r5, r8
 8004f90:	4498      	add	r8, r3
 8004f92:	f1b8 0f00 	cmp.w	r8, #0
 8004f96:	dd71      	ble.n	800507c <_strtod_l+0x54c>
 8004f98:	f018 030f 	ands.w	r3, r8, #15
 8004f9c:	d00a      	beq.n	8004fb4 <_strtod_l+0x484>
 8004f9e:	494d      	ldr	r1, [pc, #308]	; (80050d4 <_strtod_l+0x5a4>)
 8004fa0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004fa4:	4652      	mov	r2, sl
 8004fa6:	465b      	mov	r3, fp
 8004fa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004fac:	f7fb fb2c 	bl	8000608 <__aeabi_dmul>
 8004fb0:	4682      	mov	sl, r0
 8004fb2:	468b      	mov	fp, r1
 8004fb4:	f038 080f 	bics.w	r8, r8, #15
 8004fb8:	d04d      	beq.n	8005056 <_strtod_l+0x526>
 8004fba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004fbe:	dd22      	ble.n	8005006 <_strtod_l+0x4d6>
 8004fc0:	2500      	movs	r5, #0
 8004fc2:	462e      	mov	r6, r5
 8004fc4:	9509      	str	r5, [sp, #36]	; 0x24
 8004fc6:	9507      	str	r5, [sp, #28]
 8004fc8:	2322      	movs	r3, #34	; 0x22
 8004fca:	f8df b110 	ldr.w	fp, [pc, #272]	; 80050dc <_strtod_l+0x5ac>
 8004fce:	6023      	str	r3, [r4, #0]
 8004fd0:	f04f 0a00 	mov.w	sl, #0
 8004fd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	f43f adec 	beq.w	8004bb4 <_strtod_l+0x84>
 8004fdc:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004fde:	4620      	mov	r0, r4
 8004fe0:	f001 fe92 	bl	8006d08 <_Bfree>
 8004fe4:	9907      	ldr	r1, [sp, #28]
 8004fe6:	4620      	mov	r0, r4
 8004fe8:	f001 fe8e 	bl	8006d08 <_Bfree>
 8004fec:	4631      	mov	r1, r6
 8004fee:	4620      	mov	r0, r4
 8004ff0:	f001 fe8a 	bl	8006d08 <_Bfree>
 8004ff4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ff6:	4620      	mov	r0, r4
 8004ff8:	f001 fe86 	bl	8006d08 <_Bfree>
 8004ffc:	4629      	mov	r1, r5
 8004ffe:	4620      	mov	r0, r4
 8005000:	f001 fe82 	bl	8006d08 <_Bfree>
 8005004:	e5d6      	b.n	8004bb4 <_strtod_l+0x84>
 8005006:	2300      	movs	r3, #0
 8005008:	ea4f 1828 	mov.w	r8, r8, asr #4
 800500c:	4650      	mov	r0, sl
 800500e:	4659      	mov	r1, fp
 8005010:	4699      	mov	r9, r3
 8005012:	f1b8 0f01 	cmp.w	r8, #1
 8005016:	dc21      	bgt.n	800505c <_strtod_l+0x52c>
 8005018:	b10b      	cbz	r3, 800501e <_strtod_l+0x4ee>
 800501a:	4682      	mov	sl, r0
 800501c:	468b      	mov	fp, r1
 800501e:	4b2e      	ldr	r3, [pc, #184]	; (80050d8 <_strtod_l+0x5a8>)
 8005020:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005024:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005028:	4652      	mov	r2, sl
 800502a:	465b      	mov	r3, fp
 800502c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005030:	f7fb faea 	bl	8000608 <__aeabi_dmul>
 8005034:	4b29      	ldr	r3, [pc, #164]	; (80050dc <_strtod_l+0x5ac>)
 8005036:	460a      	mov	r2, r1
 8005038:	400b      	ands	r3, r1
 800503a:	4929      	ldr	r1, [pc, #164]	; (80050e0 <_strtod_l+0x5b0>)
 800503c:	428b      	cmp	r3, r1
 800503e:	4682      	mov	sl, r0
 8005040:	d8be      	bhi.n	8004fc0 <_strtod_l+0x490>
 8005042:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005046:	428b      	cmp	r3, r1
 8005048:	bf86      	itte	hi
 800504a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80050e4 <_strtod_l+0x5b4>
 800504e:	f04f 3aff 	movhi.w	sl, #4294967295
 8005052:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005056:	2300      	movs	r3, #0
 8005058:	9304      	str	r3, [sp, #16]
 800505a:	e081      	b.n	8005160 <_strtod_l+0x630>
 800505c:	f018 0f01 	tst.w	r8, #1
 8005060:	d007      	beq.n	8005072 <_strtod_l+0x542>
 8005062:	4b1d      	ldr	r3, [pc, #116]	; (80050d8 <_strtod_l+0x5a8>)
 8005064:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506c:	f7fb facc 	bl	8000608 <__aeabi_dmul>
 8005070:	2301      	movs	r3, #1
 8005072:	f109 0901 	add.w	r9, r9, #1
 8005076:	ea4f 0868 	mov.w	r8, r8, asr #1
 800507a:	e7ca      	b.n	8005012 <_strtod_l+0x4e2>
 800507c:	d0eb      	beq.n	8005056 <_strtod_l+0x526>
 800507e:	f1c8 0800 	rsb	r8, r8, #0
 8005082:	f018 020f 	ands.w	r2, r8, #15
 8005086:	d00a      	beq.n	800509e <_strtod_l+0x56e>
 8005088:	4b12      	ldr	r3, [pc, #72]	; (80050d4 <_strtod_l+0x5a4>)
 800508a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800508e:	4650      	mov	r0, sl
 8005090:	4659      	mov	r1, fp
 8005092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005096:	f7fb fbe1 	bl	800085c <__aeabi_ddiv>
 800509a:	4682      	mov	sl, r0
 800509c:	468b      	mov	fp, r1
 800509e:	ea5f 1828 	movs.w	r8, r8, asr #4
 80050a2:	d0d8      	beq.n	8005056 <_strtod_l+0x526>
 80050a4:	f1b8 0f1f 	cmp.w	r8, #31
 80050a8:	dd1e      	ble.n	80050e8 <_strtod_l+0x5b8>
 80050aa:	2500      	movs	r5, #0
 80050ac:	462e      	mov	r6, r5
 80050ae:	9509      	str	r5, [sp, #36]	; 0x24
 80050b0:	9507      	str	r5, [sp, #28]
 80050b2:	2322      	movs	r3, #34	; 0x22
 80050b4:	f04f 0a00 	mov.w	sl, #0
 80050b8:	f04f 0b00 	mov.w	fp, #0
 80050bc:	6023      	str	r3, [r4, #0]
 80050be:	e789      	b.n	8004fd4 <_strtod_l+0x4a4>
 80050c0:	08008825 	.word	0x08008825
 80050c4:	08008868 	.word	0x08008868
 80050c8:	0800881d 	.word	0x0800881d
 80050cc:	080089ac 	.word	0x080089ac
 80050d0:	08008c68 	.word	0x08008c68
 80050d4:	08008b48 	.word	0x08008b48
 80050d8:	08008b20 	.word	0x08008b20
 80050dc:	7ff00000 	.word	0x7ff00000
 80050e0:	7ca00000 	.word	0x7ca00000
 80050e4:	7fefffff 	.word	0x7fefffff
 80050e8:	f018 0310 	ands.w	r3, r8, #16
 80050ec:	bf18      	it	ne
 80050ee:	236a      	movne	r3, #106	; 0x6a
 80050f0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80054a8 <_strtod_l+0x978>
 80050f4:	9304      	str	r3, [sp, #16]
 80050f6:	4650      	mov	r0, sl
 80050f8:	4659      	mov	r1, fp
 80050fa:	2300      	movs	r3, #0
 80050fc:	f018 0f01 	tst.w	r8, #1
 8005100:	d004      	beq.n	800510c <_strtod_l+0x5dc>
 8005102:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005106:	f7fb fa7f 	bl	8000608 <__aeabi_dmul>
 800510a:	2301      	movs	r3, #1
 800510c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005110:	f109 0908 	add.w	r9, r9, #8
 8005114:	d1f2      	bne.n	80050fc <_strtod_l+0x5cc>
 8005116:	b10b      	cbz	r3, 800511c <_strtod_l+0x5ec>
 8005118:	4682      	mov	sl, r0
 800511a:	468b      	mov	fp, r1
 800511c:	9b04      	ldr	r3, [sp, #16]
 800511e:	b1bb      	cbz	r3, 8005150 <_strtod_l+0x620>
 8005120:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005124:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005128:	2b00      	cmp	r3, #0
 800512a:	4659      	mov	r1, fp
 800512c:	dd10      	ble.n	8005150 <_strtod_l+0x620>
 800512e:	2b1f      	cmp	r3, #31
 8005130:	f340 8128 	ble.w	8005384 <_strtod_l+0x854>
 8005134:	2b34      	cmp	r3, #52	; 0x34
 8005136:	bfde      	ittt	le
 8005138:	3b20      	suble	r3, #32
 800513a:	f04f 32ff 	movle.w	r2, #4294967295
 800513e:	fa02 f303 	lslle.w	r3, r2, r3
 8005142:	f04f 0a00 	mov.w	sl, #0
 8005146:	bfcc      	ite	gt
 8005148:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800514c:	ea03 0b01 	andle.w	fp, r3, r1
 8005150:	2200      	movs	r2, #0
 8005152:	2300      	movs	r3, #0
 8005154:	4650      	mov	r0, sl
 8005156:	4659      	mov	r1, fp
 8005158:	f7fb fcbe 	bl	8000ad8 <__aeabi_dcmpeq>
 800515c:	2800      	cmp	r0, #0
 800515e:	d1a4      	bne.n	80050aa <_strtod_l+0x57a>
 8005160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005162:	9300      	str	r3, [sp, #0]
 8005164:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005166:	462b      	mov	r3, r5
 8005168:	463a      	mov	r2, r7
 800516a:	4620      	mov	r0, r4
 800516c:	f001 fe38 	bl	8006de0 <__s2b>
 8005170:	9009      	str	r0, [sp, #36]	; 0x24
 8005172:	2800      	cmp	r0, #0
 8005174:	f43f af24 	beq.w	8004fc0 <_strtod_l+0x490>
 8005178:	9b07      	ldr	r3, [sp, #28]
 800517a:	1b9e      	subs	r6, r3, r6
 800517c:	9b08      	ldr	r3, [sp, #32]
 800517e:	2b00      	cmp	r3, #0
 8005180:	bfb4      	ite	lt
 8005182:	4633      	movlt	r3, r6
 8005184:	2300      	movge	r3, #0
 8005186:	9310      	str	r3, [sp, #64]	; 0x40
 8005188:	9b08      	ldr	r3, [sp, #32]
 800518a:	2500      	movs	r5, #0
 800518c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005190:	9318      	str	r3, [sp, #96]	; 0x60
 8005192:	462e      	mov	r6, r5
 8005194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005196:	4620      	mov	r0, r4
 8005198:	6859      	ldr	r1, [r3, #4]
 800519a:	f001 fd75 	bl	8006c88 <_Balloc>
 800519e:	9007      	str	r0, [sp, #28]
 80051a0:	2800      	cmp	r0, #0
 80051a2:	f43f af11 	beq.w	8004fc8 <_strtod_l+0x498>
 80051a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	3202      	adds	r2, #2
 80051ac:	f103 010c 	add.w	r1, r3, #12
 80051b0:	0092      	lsls	r2, r2, #2
 80051b2:	300c      	adds	r0, #12
 80051b4:	f001 fd5a 	bl	8006c6c <memcpy>
 80051b8:	ec4b ab10 	vmov	d0, sl, fp
 80051bc:	aa20      	add	r2, sp, #128	; 0x80
 80051be:	a91f      	add	r1, sp, #124	; 0x7c
 80051c0:	4620      	mov	r0, r4
 80051c2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80051c6:	f002 f947 	bl	8007458 <__d2b>
 80051ca:	901e      	str	r0, [sp, #120]	; 0x78
 80051cc:	2800      	cmp	r0, #0
 80051ce:	f43f aefb 	beq.w	8004fc8 <_strtod_l+0x498>
 80051d2:	2101      	movs	r1, #1
 80051d4:	4620      	mov	r0, r4
 80051d6:	f001 fe9d 	bl	8006f14 <__i2b>
 80051da:	4606      	mov	r6, r0
 80051dc:	2800      	cmp	r0, #0
 80051de:	f43f aef3 	beq.w	8004fc8 <_strtod_l+0x498>
 80051e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80051e4:	9904      	ldr	r1, [sp, #16]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	bfab      	itete	ge
 80051ea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80051ec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80051ee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80051f0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80051f4:	bfac      	ite	ge
 80051f6:	eb03 0902 	addge.w	r9, r3, r2
 80051fa:	1ad7      	sublt	r7, r2, r3
 80051fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80051fe:	eba3 0801 	sub.w	r8, r3, r1
 8005202:	4490      	add	r8, r2
 8005204:	4ba3      	ldr	r3, [pc, #652]	; (8005494 <_strtod_l+0x964>)
 8005206:	f108 38ff 	add.w	r8, r8, #4294967295
 800520a:	4598      	cmp	r8, r3
 800520c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005210:	f280 80cc 	bge.w	80053ac <_strtod_l+0x87c>
 8005214:	eba3 0308 	sub.w	r3, r3, r8
 8005218:	2b1f      	cmp	r3, #31
 800521a:	eba2 0203 	sub.w	r2, r2, r3
 800521e:	f04f 0101 	mov.w	r1, #1
 8005222:	f300 80b6 	bgt.w	8005392 <_strtod_l+0x862>
 8005226:	fa01 f303 	lsl.w	r3, r1, r3
 800522a:	9311      	str	r3, [sp, #68]	; 0x44
 800522c:	2300      	movs	r3, #0
 800522e:	930c      	str	r3, [sp, #48]	; 0x30
 8005230:	eb09 0802 	add.w	r8, r9, r2
 8005234:	9b04      	ldr	r3, [sp, #16]
 8005236:	45c1      	cmp	r9, r8
 8005238:	4417      	add	r7, r2
 800523a:	441f      	add	r7, r3
 800523c:	464b      	mov	r3, r9
 800523e:	bfa8      	it	ge
 8005240:	4643      	movge	r3, r8
 8005242:	42bb      	cmp	r3, r7
 8005244:	bfa8      	it	ge
 8005246:	463b      	movge	r3, r7
 8005248:	2b00      	cmp	r3, #0
 800524a:	bfc2      	ittt	gt
 800524c:	eba8 0803 	subgt.w	r8, r8, r3
 8005250:	1aff      	subgt	r7, r7, r3
 8005252:	eba9 0903 	subgt.w	r9, r9, r3
 8005256:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005258:	2b00      	cmp	r3, #0
 800525a:	dd17      	ble.n	800528c <_strtod_l+0x75c>
 800525c:	4631      	mov	r1, r6
 800525e:	461a      	mov	r2, r3
 8005260:	4620      	mov	r0, r4
 8005262:	f001 ff13 	bl	800708c <__pow5mult>
 8005266:	4606      	mov	r6, r0
 8005268:	2800      	cmp	r0, #0
 800526a:	f43f aead 	beq.w	8004fc8 <_strtod_l+0x498>
 800526e:	4601      	mov	r1, r0
 8005270:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005272:	4620      	mov	r0, r4
 8005274:	f001 fe64 	bl	8006f40 <__multiply>
 8005278:	900f      	str	r0, [sp, #60]	; 0x3c
 800527a:	2800      	cmp	r0, #0
 800527c:	f43f aea4 	beq.w	8004fc8 <_strtod_l+0x498>
 8005280:	991e      	ldr	r1, [sp, #120]	; 0x78
 8005282:	4620      	mov	r0, r4
 8005284:	f001 fd40 	bl	8006d08 <_Bfree>
 8005288:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800528a:	931e      	str	r3, [sp, #120]	; 0x78
 800528c:	f1b8 0f00 	cmp.w	r8, #0
 8005290:	f300 8091 	bgt.w	80053b6 <_strtod_l+0x886>
 8005294:	9b08      	ldr	r3, [sp, #32]
 8005296:	2b00      	cmp	r3, #0
 8005298:	dd08      	ble.n	80052ac <_strtod_l+0x77c>
 800529a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800529c:	9907      	ldr	r1, [sp, #28]
 800529e:	4620      	mov	r0, r4
 80052a0:	f001 fef4 	bl	800708c <__pow5mult>
 80052a4:	9007      	str	r0, [sp, #28]
 80052a6:	2800      	cmp	r0, #0
 80052a8:	f43f ae8e 	beq.w	8004fc8 <_strtod_l+0x498>
 80052ac:	2f00      	cmp	r7, #0
 80052ae:	dd08      	ble.n	80052c2 <_strtod_l+0x792>
 80052b0:	9907      	ldr	r1, [sp, #28]
 80052b2:	463a      	mov	r2, r7
 80052b4:	4620      	mov	r0, r4
 80052b6:	f001 ff43 	bl	8007140 <__lshift>
 80052ba:	9007      	str	r0, [sp, #28]
 80052bc:	2800      	cmp	r0, #0
 80052be:	f43f ae83 	beq.w	8004fc8 <_strtod_l+0x498>
 80052c2:	f1b9 0f00 	cmp.w	r9, #0
 80052c6:	dd08      	ble.n	80052da <_strtod_l+0x7aa>
 80052c8:	4631      	mov	r1, r6
 80052ca:	464a      	mov	r2, r9
 80052cc:	4620      	mov	r0, r4
 80052ce:	f001 ff37 	bl	8007140 <__lshift>
 80052d2:	4606      	mov	r6, r0
 80052d4:	2800      	cmp	r0, #0
 80052d6:	f43f ae77 	beq.w	8004fc8 <_strtod_l+0x498>
 80052da:	9a07      	ldr	r2, [sp, #28]
 80052dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80052de:	4620      	mov	r0, r4
 80052e0:	f001 ffb6 	bl	8007250 <__mdiff>
 80052e4:	4605      	mov	r5, r0
 80052e6:	2800      	cmp	r0, #0
 80052e8:	f43f ae6e 	beq.w	8004fc8 <_strtod_l+0x498>
 80052ec:	68c3      	ldr	r3, [r0, #12]
 80052ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80052f0:	2300      	movs	r3, #0
 80052f2:	60c3      	str	r3, [r0, #12]
 80052f4:	4631      	mov	r1, r6
 80052f6:	f001 ff8f 	bl	8007218 <__mcmp>
 80052fa:	2800      	cmp	r0, #0
 80052fc:	da65      	bge.n	80053ca <_strtod_l+0x89a>
 80052fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005300:	ea53 030a 	orrs.w	r3, r3, sl
 8005304:	f040 8087 	bne.w	8005416 <_strtod_l+0x8e6>
 8005308:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800530c:	2b00      	cmp	r3, #0
 800530e:	f040 8082 	bne.w	8005416 <_strtod_l+0x8e6>
 8005312:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005316:	0d1b      	lsrs	r3, r3, #20
 8005318:	051b      	lsls	r3, r3, #20
 800531a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800531e:	d97a      	bls.n	8005416 <_strtod_l+0x8e6>
 8005320:	696b      	ldr	r3, [r5, #20]
 8005322:	b913      	cbnz	r3, 800532a <_strtod_l+0x7fa>
 8005324:	692b      	ldr	r3, [r5, #16]
 8005326:	2b01      	cmp	r3, #1
 8005328:	dd75      	ble.n	8005416 <_strtod_l+0x8e6>
 800532a:	4629      	mov	r1, r5
 800532c:	2201      	movs	r2, #1
 800532e:	4620      	mov	r0, r4
 8005330:	f001 ff06 	bl	8007140 <__lshift>
 8005334:	4631      	mov	r1, r6
 8005336:	4605      	mov	r5, r0
 8005338:	f001 ff6e 	bl	8007218 <__mcmp>
 800533c:	2800      	cmp	r0, #0
 800533e:	dd6a      	ble.n	8005416 <_strtod_l+0x8e6>
 8005340:	9904      	ldr	r1, [sp, #16]
 8005342:	4a55      	ldr	r2, [pc, #340]	; (8005498 <_strtod_l+0x968>)
 8005344:	465b      	mov	r3, fp
 8005346:	2900      	cmp	r1, #0
 8005348:	f000 8085 	beq.w	8005456 <_strtod_l+0x926>
 800534c:	ea02 010b 	and.w	r1, r2, fp
 8005350:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005354:	dc7f      	bgt.n	8005456 <_strtod_l+0x926>
 8005356:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800535a:	f77f aeaa 	ble.w	80050b2 <_strtod_l+0x582>
 800535e:	4a4f      	ldr	r2, [pc, #316]	; (800549c <_strtod_l+0x96c>)
 8005360:	2300      	movs	r3, #0
 8005362:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8005366:	4650      	mov	r0, sl
 8005368:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800536c:	4659      	mov	r1, fp
 800536e:	f7fb f94b 	bl	8000608 <__aeabi_dmul>
 8005372:	460b      	mov	r3, r1
 8005374:	4303      	orrs	r3, r0
 8005376:	bf08      	it	eq
 8005378:	2322      	moveq	r3, #34	; 0x22
 800537a:	4682      	mov	sl, r0
 800537c:	468b      	mov	fp, r1
 800537e:	bf08      	it	eq
 8005380:	6023      	streq	r3, [r4, #0]
 8005382:	e62b      	b.n	8004fdc <_strtod_l+0x4ac>
 8005384:	f04f 32ff 	mov.w	r2, #4294967295
 8005388:	fa02 f303 	lsl.w	r3, r2, r3
 800538c:	ea03 0a0a 	and.w	sl, r3, sl
 8005390:	e6de      	b.n	8005150 <_strtod_l+0x620>
 8005392:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005396:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800539a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800539e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80053a2:	fa01 f308 	lsl.w	r3, r1, r8
 80053a6:	930c      	str	r3, [sp, #48]	; 0x30
 80053a8:	9111      	str	r1, [sp, #68]	; 0x44
 80053aa:	e741      	b.n	8005230 <_strtod_l+0x700>
 80053ac:	2300      	movs	r3, #0
 80053ae:	930c      	str	r3, [sp, #48]	; 0x30
 80053b0:	2301      	movs	r3, #1
 80053b2:	9311      	str	r3, [sp, #68]	; 0x44
 80053b4:	e73c      	b.n	8005230 <_strtod_l+0x700>
 80053b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80053b8:	4642      	mov	r2, r8
 80053ba:	4620      	mov	r0, r4
 80053bc:	f001 fec0 	bl	8007140 <__lshift>
 80053c0:	901e      	str	r0, [sp, #120]	; 0x78
 80053c2:	2800      	cmp	r0, #0
 80053c4:	f47f af66 	bne.w	8005294 <_strtod_l+0x764>
 80053c8:	e5fe      	b.n	8004fc8 <_strtod_l+0x498>
 80053ca:	465f      	mov	r7, fp
 80053cc:	d16e      	bne.n	80054ac <_strtod_l+0x97c>
 80053ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80053d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80053d4:	b342      	cbz	r2, 8005428 <_strtod_l+0x8f8>
 80053d6:	4a32      	ldr	r2, [pc, #200]	; (80054a0 <_strtod_l+0x970>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d128      	bne.n	800542e <_strtod_l+0x8fe>
 80053dc:	9b04      	ldr	r3, [sp, #16]
 80053de:	4650      	mov	r0, sl
 80053e0:	b1eb      	cbz	r3, 800541e <_strtod_l+0x8ee>
 80053e2:	4a2d      	ldr	r2, [pc, #180]	; (8005498 <_strtod_l+0x968>)
 80053e4:	403a      	ands	r2, r7
 80053e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80053ea:	f04f 31ff 	mov.w	r1, #4294967295
 80053ee:	d819      	bhi.n	8005424 <_strtod_l+0x8f4>
 80053f0:	0d12      	lsrs	r2, r2, #20
 80053f2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80053f6:	fa01 f303 	lsl.w	r3, r1, r3
 80053fa:	4298      	cmp	r0, r3
 80053fc:	d117      	bne.n	800542e <_strtod_l+0x8fe>
 80053fe:	4b29      	ldr	r3, [pc, #164]	; (80054a4 <_strtod_l+0x974>)
 8005400:	429f      	cmp	r7, r3
 8005402:	d102      	bne.n	800540a <_strtod_l+0x8da>
 8005404:	3001      	adds	r0, #1
 8005406:	f43f addf 	beq.w	8004fc8 <_strtod_l+0x498>
 800540a:	4b23      	ldr	r3, [pc, #140]	; (8005498 <_strtod_l+0x968>)
 800540c:	403b      	ands	r3, r7
 800540e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005412:	f04f 0a00 	mov.w	sl, #0
 8005416:	9b04      	ldr	r3, [sp, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d1a0      	bne.n	800535e <_strtod_l+0x82e>
 800541c:	e5de      	b.n	8004fdc <_strtod_l+0x4ac>
 800541e:	f04f 33ff 	mov.w	r3, #4294967295
 8005422:	e7ea      	b.n	80053fa <_strtod_l+0x8ca>
 8005424:	460b      	mov	r3, r1
 8005426:	e7e8      	b.n	80053fa <_strtod_l+0x8ca>
 8005428:	ea53 030a 	orrs.w	r3, r3, sl
 800542c:	d088      	beq.n	8005340 <_strtod_l+0x810>
 800542e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005430:	b1db      	cbz	r3, 800546a <_strtod_l+0x93a>
 8005432:	423b      	tst	r3, r7
 8005434:	d0ef      	beq.n	8005416 <_strtod_l+0x8e6>
 8005436:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005438:	9a04      	ldr	r2, [sp, #16]
 800543a:	4650      	mov	r0, sl
 800543c:	4659      	mov	r1, fp
 800543e:	b1c3      	cbz	r3, 8005472 <_strtod_l+0x942>
 8005440:	f7ff fb58 	bl	8004af4 <sulp>
 8005444:	4602      	mov	r2, r0
 8005446:	460b      	mov	r3, r1
 8005448:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800544c:	f7fa ff26 	bl	800029c <__adddf3>
 8005450:	4682      	mov	sl, r0
 8005452:	468b      	mov	fp, r1
 8005454:	e7df      	b.n	8005416 <_strtod_l+0x8e6>
 8005456:	4013      	ands	r3, r2
 8005458:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800545c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005460:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005464:	f04f 3aff 	mov.w	sl, #4294967295
 8005468:	e7d5      	b.n	8005416 <_strtod_l+0x8e6>
 800546a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800546c:	ea13 0f0a 	tst.w	r3, sl
 8005470:	e7e0      	b.n	8005434 <_strtod_l+0x904>
 8005472:	f7ff fb3f 	bl	8004af4 <sulp>
 8005476:	4602      	mov	r2, r0
 8005478:	460b      	mov	r3, r1
 800547a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800547e:	f7fa ff0b 	bl	8000298 <__aeabi_dsub>
 8005482:	2200      	movs	r2, #0
 8005484:	2300      	movs	r3, #0
 8005486:	4682      	mov	sl, r0
 8005488:	468b      	mov	fp, r1
 800548a:	f7fb fb25 	bl	8000ad8 <__aeabi_dcmpeq>
 800548e:	2800      	cmp	r0, #0
 8005490:	d0c1      	beq.n	8005416 <_strtod_l+0x8e6>
 8005492:	e60e      	b.n	80050b2 <_strtod_l+0x582>
 8005494:	fffffc02 	.word	0xfffffc02
 8005498:	7ff00000 	.word	0x7ff00000
 800549c:	39500000 	.word	0x39500000
 80054a0:	000fffff 	.word	0x000fffff
 80054a4:	7fefffff 	.word	0x7fefffff
 80054a8:	08008880 	.word	0x08008880
 80054ac:	4631      	mov	r1, r6
 80054ae:	4628      	mov	r0, r5
 80054b0:	f002 f82e 	bl	8007510 <__ratio>
 80054b4:	ec59 8b10 	vmov	r8, r9, d0
 80054b8:	ee10 0a10 	vmov	r0, s0
 80054bc:	2200      	movs	r2, #0
 80054be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80054c2:	4649      	mov	r1, r9
 80054c4:	f7fb fb1c 	bl	8000b00 <__aeabi_dcmple>
 80054c8:	2800      	cmp	r0, #0
 80054ca:	d07c      	beq.n	80055c6 <_strtod_l+0xa96>
 80054cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d04c      	beq.n	800556c <_strtod_l+0xa3c>
 80054d2:	4b95      	ldr	r3, [pc, #596]	; (8005728 <_strtod_l+0xbf8>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80054da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005728 <_strtod_l+0xbf8>
 80054de:	f04f 0800 	mov.w	r8, #0
 80054e2:	4b92      	ldr	r3, [pc, #584]	; (800572c <_strtod_l+0xbfc>)
 80054e4:	403b      	ands	r3, r7
 80054e6:	9311      	str	r3, [sp, #68]	; 0x44
 80054e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80054ea:	4b91      	ldr	r3, [pc, #580]	; (8005730 <_strtod_l+0xc00>)
 80054ec:	429a      	cmp	r2, r3
 80054ee:	f040 80b2 	bne.w	8005656 <_strtod_l+0xb26>
 80054f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80054f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054fa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80054fe:	ec4b ab10 	vmov	d0, sl, fp
 8005502:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8005506:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800550a:	f001 ff29 	bl	8007360 <__ulp>
 800550e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005512:	ec53 2b10 	vmov	r2, r3, d0
 8005516:	f7fb f877 	bl	8000608 <__aeabi_dmul>
 800551a:	4652      	mov	r2, sl
 800551c:	465b      	mov	r3, fp
 800551e:	f7fa febd 	bl	800029c <__adddf3>
 8005522:	460b      	mov	r3, r1
 8005524:	4981      	ldr	r1, [pc, #516]	; (800572c <_strtod_l+0xbfc>)
 8005526:	4a83      	ldr	r2, [pc, #524]	; (8005734 <_strtod_l+0xc04>)
 8005528:	4019      	ands	r1, r3
 800552a:	4291      	cmp	r1, r2
 800552c:	4682      	mov	sl, r0
 800552e:	d95e      	bls.n	80055ee <_strtod_l+0xabe>
 8005530:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005532:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005536:	4293      	cmp	r3, r2
 8005538:	d103      	bne.n	8005542 <_strtod_l+0xa12>
 800553a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800553c:	3301      	adds	r3, #1
 800553e:	f43f ad43 	beq.w	8004fc8 <_strtod_l+0x498>
 8005542:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8005740 <_strtod_l+0xc10>
 8005546:	f04f 3aff 	mov.w	sl, #4294967295
 800554a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800554c:	4620      	mov	r0, r4
 800554e:	f001 fbdb 	bl	8006d08 <_Bfree>
 8005552:	9907      	ldr	r1, [sp, #28]
 8005554:	4620      	mov	r0, r4
 8005556:	f001 fbd7 	bl	8006d08 <_Bfree>
 800555a:	4631      	mov	r1, r6
 800555c:	4620      	mov	r0, r4
 800555e:	f001 fbd3 	bl	8006d08 <_Bfree>
 8005562:	4629      	mov	r1, r5
 8005564:	4620      	mov	r0, r4
 8005566:	f001 fbcf 	bl	8006d08 <_Bfree>
 800556a:	e613      	b.n	8005194 <_strtod_l+0x664>
 800556c:	f1ba 0f00 	cmp.w	sl, #0
 8005570:	d11b      	bne.n	80055aa <_strtod_l+0xa7a>
 8005572:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005576:	b9f3      	cbnz	r3, 80055b6 <_strtod_l+0xa86>
 8005578:	4b6b      	ldr	r3, [pc, #428]	; (8005728 <_strtod_l+0xbf8>)
 800557a:	2200      	movs	r2, #0
 800557c:	4640      	mov	r0, r8
 800557e:	4649      	mov	r1, r9
 8005580:	f7fb fab4 	bl	8000aec <__aeabi_dcmplt>
 8005584:	b9d0      	cbnz	r0, 80055bc <_strtod_l+0xa8c>
 8005586:	4640      	mov	r0, r8
 8005588:	4649      	mov	r1, r9
 800558a:	4b6b      	ldr	r3, [pc, #428]	; (8005738 <_strtod_l+0xc08>)
 800558c:	2200      	movs	r2, #0
 800558e:	f7fb f83b 	bl	8000608 <__aeabi_dmul>
 8005592:	4680      	mov	r8, r0
 8005594:	4689      	mov	r9, r1
 8005596:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800559a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800559e:	931b      	str	r3, [sp, #108]	; 0x6c
 80055a0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80055a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80055a8:	e79b      	b.n	80054e2 <_strtod_l+0x9b2>
 80055aa:	f1ba 0f01 	cmp.w	sl, #1
 80055ae:	d102      	bne.n	80055b6 <_strtod_l+0xa86>
 80055b0:	2f00      	cmp	r7, #0
 80055b2:	f43f ad7e 	beq.w	80050b2 <_strtod_l+0x582>
 80055b6:	4b61      	ldr	r3, [pc, #388]	; (800573c <_strtod_l+0xc0c>)
 80055b8:	2200      	movs	r2, #0
 80055ba:	e78c      	b.n	80054d6 <_strtod_l+0x9a6>
 80055bc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005738 <_strtod_l+0xc08>
 80055c0:	f04f 0800 	mov.w	r8, #0
 80055c4:	e7e7      	b.n	8005596 <_strtod_l+0xa66>
 80055c6:	4b5c      	ldr	r3, [pc, #368]	; (8005738 <_strtod_l+0xc08>)
 80055c8:	4640      	mov	r0, r8
 80055ca:	4649      	mov	r1, r9
 80055cc:	2200      	movs	r2, #0
 80055ce:	f7fb f81b 	bl	8000608 <__aeabi_dmul>
 80055d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055d4:	4680      	mov	r8, r0
 80055d6:	4689      	mov	r9, r1
 80055d8:	b933      	cbnz	r3, 80055e8 <_strtod_l+0xab8>
 80055da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80055de:	9012      	str	r0, [sp, #72]	; 0x48
 80055e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80055e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80055e6:	e7dd      	b.n	80055a4 <_strtod_l+0xa74>
 80055e8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80055ec:	e7f9      	b.n	80055e2 <_strtod_l+0xab2>
 80055ee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80055f2:	9b04      	ldr	r3, [sp, #16]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d1a8      	bne.n	800554a <_strtod_l+0xa1a>
 80055f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80055fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80055fe:	0d1b      	lsrs	r3, r3, #20
 8005600:	051b      	lsls	r3, r3, #20
 8005602:	429a      	cmp	r2, r3
 8005604:	d1a1      	bne.n	800554a <_strtod_l+0xa1a>
 8005606:	4640      	mov	r0, r8
 8005608:	4649      	mov	r1, r9
 800560a:	f7fb fb5d 	bl	8000cc8 <__aeabi_d2lz>
 800560e:	f7fa ffcd 	bl	80005ac <__aeabi_l2d>
 8005612:	4602      	mov	r2, r0
 8005614:	460b      	mov	r3, r1
 8005616:	4640      	mov	r0, r8
 8005618:	4649      	mov	r1, r9
 800561a:	f7fa fe3d 	bl	8000298 <__aeabi_dsub>
 800561e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005620:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005624:	ea43 030a 	orr.w	r3, r3, sl
 8005628:	4313      	orrs	r3, r2
 800562a:	4680      	mov	r8, r0
 800562c:	4689      	mov	r9, r1
 800562e:	d053      	beq.n	80056d8 <_strtod_l+0xba8>
 8005630:	a335      	add	r3, pc, #212	; (adr r3, 8005708 <_strtod_l+0xbd8>)
 8005632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005636:	f7fb fa59 	bl	8000aec <__aeabi_dcmplt>
 800563a:	2800      	cmp	r0, #0
 800563c:	f47f acce 	bne.w	8004fdc <_strtod_l+0x4ac>
 8005640:	a333      	add	r3, pc, #204	; (adr r3, 8005710 <_strtod_l+0xbe0>)
 8005642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005646:	4640      	mov	r0, r8
 8005648:	4649      	mov	r1, r9
 800564a:	f7fb fa6d 	bl	8000b28 <__aeabi_dcmpgt>
 800564e:	2800      	cmp	r0, #0
 8005650:	f43f af7b 	beq.w	800554a <_strtod_l+0xa1a>
 8005654:	e4c2      	b.n	8004fdc <_strtod_l+0x4ac>
 8005656:	9b04      	ldr	r3, [sp, #16]
 8005658:	b333      	cbz	r3, 80056a8 <_strtod_l+0xb78>
 800565a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800565c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005660:	d822      	bhi.n	80056a8 <_strtod_l+0xb78>
 8005662:	a32d      	add	r3, pc, #180	; (adr r3, 8005718 <_strtod_l+0xbe8>)
 8005664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005668:	4640      	mov	r0, r8
 800566a:	4649      	mov	r1, r9
 800566c:	f7fb fa48 	bl	8000b00 <__aeabi_dcmple>
 8005670:	b1a0      	cbz	r0, 800569c <_strtod_l+0xb6c>
 8005672:	4649      	mov	r1, r9
 8005674:	4640      	mov	r0, r8
 8005676:	f7fb fa9f 	bl	8000bb8 <__aeabi_d2uiz>
 800567a:	2801      	cmp	r0, #1
 800567c:	bf38      	it	cc
 800567e:	2001      	movcc	r0, #1
 8005680:	f7fa ff48 	bl	8000514 <__aeabi_ui2d>
 8005684:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005686:	4680      	mov	r8, r0
 8005688:	4689      	mov	r9, r1
 800568a:	bb13      	cbnz	r3, 80056d2 <_strtod_l+0xba2>
 800568c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005690:	9014      	str	r0, [sp, #80]	; 0x50
 8005692:	9315      	str	r3, [sp, #84]	; 0x54
 8005694:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005698:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800569c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800569e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80056a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80056a4:	1a9b      	subs	r3, r3, r2
 80056a6:	930d      	str	r3, [sp, #52]	; 0x34
 80056a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80056b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80056b4:	f001 fe54 	bl	8007360 <__ulp>
 80056b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056bc:	ec53 2b10 	vmov	r2, r3, d0
 80056c0:	f7fa ffa2 	bl	8000608 <__aeabi_dmul>
 80056c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80056c8:	f7fa fde8 	bl	800029c <__adddf3>
 80056cc:	4682      	mov	sl, r0
 80056ce:	468b      	mov	fp, r1
 80056d0:	e78f      	b.n	80055f2 <_strtod_l+0xac2>
 80056d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80056d6:	e7dd      	b.n	8005694 <_strtod_l+0xb64>
 80056d8:	a311      	add	r3, pc, #68	; (adr r3, 8005720 <_strtod_l+0xbf0>)
 80056da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056de:	f7fb fa05 	bl	8000aec <__aeabi_dcmplt>
 80056e2:	e7b4      	b.n	800564e <_strtod_l+0xb1e>
 80056e4:	2300      	movs	r3, #0
 80056e6:	930e      	str	r3, [sp, #56]	; 0x38
 80056e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80056ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80056ec:	6013      	str	r3, [r2, #0]
 80056ee:	f7ff ba65 	b.w	8004bbc <_strtod_l+0x8c>
 80056f2:	2b65      	cmp	r3, #101	; 0x65
 80056f4:	f43f ab5d 	beq.w	8004db2 <_strtod_l+0x282>
 80056f8:	2b45      	cmp	r3, #69	; 0x45
 80056fa:	f43f ab5a 	beq.w	8004db2 <_strtod_l+0x282>
 80056fe:	2201      	movs	r2, #1
 8005700:	f7ff bb92 	b.w	8004e28 <_strtod_l+0x2f8>
 8005704:	f3af 8000 	nop.w
 8005708:	94a03595 	.word	0x94a03595
 800570c:	3fdfffff 	.word	0x3fdfffff
 8005710:	35afe535 	.word	0x35afe535
 8005714:	3fe00000 	.word	0x3fe00000
 8005718:	ffc00000 	.word	0xffc00000
 800571c:	41dfffff 	.word	0x41dfffff
 8005720:	94a03595 	.word	0x94a03595
 8005724:	3fcfffff 	.word	0x3fcfffff
 8005728:	3ff00000 	.word	0x3ff00000
 800572c:	7ff00000 	.word	0x7ff00000
 8005730:	7fe00000 	.word	0x7fe00000
 8005734:	7c9fffff 	.word	0x7c9fffff
 8005738:	3fe00000 	.word	0x3fe00000
 800573c:	bff00000 	.word	0xbff00000
 8005740:	7fefffff 	.word	0x7fefffff

08005744 <_strtod_r>:
 8005744:	4b01      	ldr	r3, [pc, #4]	; (800574c <_strtod_r+0x8>)
 8005746:	f7ff b9f3 	b.w	8004b30 <_strtod_l>
 800574a:	bf00      	nop
 800574c:	20000074 	.word	0x20000074

08005750 <_strtol_l.isra.0>:
 8005750:	2b01      	cmp	r3, #1
 8005752:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005756:	d001      	beq.n	800575c <_strtol_l.isra.0+0xc>
 8005758:	2b24      	cmp	r3, #36	; 0x24
 800575a:	d906      	bls.n	800576a <_strtol_l.isra.0+0x1a>
 800575c:	f7fe faf8 	bl	8003d50 <__errno>
 8005760:	2316      	movs	r3, #22
 8005762:	6003      	str	r3, [r0, #0]
 8005764:	2000      	movs	r0, #0
 8005766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800576a:	4f3a      	ldr	r7, [pc, #232]	; (8005854 <_strtol_l.isra.0+0x104>)
 800576c:	468e      	mov	lr, r1
 800576e:	4676      	mov	r6, lr
 8005770:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8005774:	5de5      	ldrb	r5, [r4, r7]
 8005776:	f015 0508 	ands.w	r5, r5, #8
 800577a:	d1f8      	bne.n	800576e <_strtol_l.isra.0+0x1e>
 800577c:	2c2d      	cmp	r4, #45	; 0x2d
 800577e:	d134      	bne.n	80057ea <_strtol_l.isra.0+0x9a>
 8005780:	f89e 4000 	ldrb.w	r4, [lr]
 8005784:	f04f 0801 	mov.w	r8, #1
 8005788:	f106 0e02 	add.w	lr, r6, #2
 800578c:	2b00      	cmp	r3, #0
 800578e:	d05c      	beq.n	800584a <_strtol_l.isra.0+0xfa>
 8005790:	2b10      	cmp	r3, #16
 8005792:	d10c      	bne.n	80057ae <_strtol_l.isra.0+0x5e>
 8005794:	2c30      	cmp	r4, #48	; 0x30
 8005796:	d10a      	bne.n	80057ae <_strtol_l.isra.0+0x5e>
 8005798:	f89e 4000 	ldrb.w	r4, [lr]
 800579c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80057a0:	2c58      	cmp	r4, #88	; 0x58
 80057a2:	d14d      	bne.n	8005840 <_strtol_l.isra.0+0xf0>
 80057a4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80057a8:	2310      	movs	r3, #16
 80057aa:	f10e 0e02 	add.w	lr, lr, #2
 80057ae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80057b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80057b6:	2600      	movs	r6, #0
 80057b8:	fbbc f9f3 	udiv	r9, ip, r3
 80057bc:	4635      	mov	r5, r6
 80057be:	fb03 ca19 	mls	sl, r3, r9, ip
 80057c2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80057c6:	2f09      	cmp	r7, #9
 80057c8:	d818      	bhi.n	80057fc <_strtol_l.isra.0+0xac>
 80057ca:	463c      	mov	r4, r7
 80057cc:	42a3      	cmp	r3, r4
 80057ce:	dd24      	ble.n	800581a <_strtol_l.isra.0+0xca>
 80057d0:	2e00      	cmp	r6, #0
 80057d2:	db1f      	blt.n	8005814 <_strtol_l.isra.0+0xc4>
 80057d4:	45a9      	cmp	r9, r5
 80057d6:	d31d      	bcc.n	8005814 <_strtol_l.isra.0+0xc4>
 80057d8:	d101      	bne.n	80057de <_strtol_l.isra.0+0x8e>
 80057da:	45a2      	cmp	sl, r4
 80057dc:	db1a      	blt.n	8005814 <_strtol_l.isra.0+0xc4>
 80057de:	fb05 4503 	mla	r5, r5, r3, r4
 80057e2:	2601      	movs	r6, #1
 80057e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80057e8:	e7eb      	b.n	80057c2 <_strtol_l.isra.0+0x72>
 80057ea:	2c2b      	cmp	r4, #43	; 0x2b
 80057ec:	bf08      	it	eq
 80057ee:	f89e 4000 	ldrbeq.w	r4, [lr]
 80057f2:	46a8      	mov	r8, r5
 80057f4:	bf08      	it	eq
 80057f6:	f106 0e02 	addeq.w	lr, r6, #2
 80057fa:	e7c7      	b.n	800578c <_strtol_l.isra.0+0x3c>
 80057fc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005800:	2f19      	cmp	r7, #25
 8005802:	d801      	bhi.n	8005808 <_strtol_l.isra.0+0xb8>
 8005804:	3c37      	subs	r4, #55	; 0x37
 8005806:	e7e1      	b.n	80057cc <_strtol_l.isra.0+0x7c>
 8005808:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800580c:	2f19      	cmp	r7, #25
 800580e:	d804      	bhi.n	800581a <_strtol_l.isra.0+0xca>
 8005810:	3c57      	subs	r4, #87	; 0x57
 8005812:	e7db      	b.n	80057cc <_strtol_l.isra.0+0x7c>
 8005814:	f04f 36ff 	mov.w	r6, #4294967295
 8005818:	e7e4      	b.n	80057e4 <_strtol_l.isra.0+0x94>
 800581a:	2e00      	cmp	r6, #0
 800581c:	da05      	bge.n	800582a <_strtol_l.isra.0+0xda>
 800581e:	2322      	movs	r3, #34	; 0x22
 8005820:	6003      	str	r3, [r0, #0]
 8005822:	4665      	mov	r5, ip
 8005824:	b942      	cbnz	r2, 8005838 <_strtol_l.isra.0+0xe8>
 8005826:	4628      	mov	r0, r5
 8005828:	e79d      	b.n	8005766 <_strtol_l.isra.0+0x16>
 800582a:	f1b8 0f00 	cmp.w	r8, #0
 800582e:	d000      	beq.n	8005832 <_strtol_l.isra.0+0xe2>
 8005830:	426d      	negs	r5, r5
 8005832:	2a00      	cmp	r2, #0
 8005834:	d0f7      	beq.n	8005826 <_strtol_l.isra.0+0xd6>
 8005836:	b10e      	cbz	r6, 800583c <_strtol_l.isra.0+0xec>
 8005838:	f10e 31ff 	add.w	r1, lr, #4294967295
 800583c:	6011      	str	r1, [r2, #0]
 800583e:	e7f2      	b.n	8005826 <_strtol_l.isra.0+0xd6>
 8005840:	2430      	movs	r4, #48	; 0x30
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1b3      	bne.n	80057ae <_strtol_l.isra.0+0x5e>
 8005846:	2308      	movs	r3, #8
 8005848:	e7b1      	b.n	80057ae <_strtol_l.isra.0+0x5e>
 800584a:	2c30      	cmp	r4, #48	; 0x30
 800584c:	d0a4      	beq.n	8005798 <_strtol_l.isra.0+0x48>
 800584e:	230a      	movs	r3, #10
 8005850:	e7ad      	b.n	80057ae <_strtol_l.isra.0+0x5e>
 8005852:	bf00      	nop
 8005854:	080088a9 	.word	0x080088a9

08005858 <_strtol_r>:
 8005858:	f7ff bf7a 	b.w	8005750 <_strtol_l.isra.0>

0800585c <quorem>:
 800585c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005860:	6903      	ldr	r3, [r0, #16]
 8005862:	690c      	ldr	r4, [r1, #16]
 8005864:	42a3      	cmp	r3, r4
 8005866:	4607      	mov	r7, r0
 8005868:	f2c0 8081 	blt.w	800596e <quorem+0x112>
 800586c:	3c01      	subs	r4, #1
 800586e:	f101 0814 	add.w	r8, r1, #20
 8005872:	f100 0514 	add.w	r5, r0, #20
 8005876:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800587a:	9301      	str	r3, [sp, #4]
 800587c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005880:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005884:	3301      	adds	r3, #1
 8005886:	429a      	cmp	r2, r3
 8005888:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800588c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005890:	fbb2 f6f3 	udiv	r6, r2, r3
 8005894:	d331      	bcc.n	80058fa <quorem+0x9e>
 8005896:	f04f 0e00 	mov.w	lr, #0
 800589a:	4640      	mov	r0, r8
 800589c:	46ac      	mov	ip, r5
 800589e:	46f2      	mov	sl, lr
 80058a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80058a4:	b293      	uxth	r3, r2
 80058a6:	fb06 e303 	mla	r3, r6, r3, lr
 80058aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	ebaa 0303 	sub.w	r3, sl, r3
 80058b4:	0c12      	lsrs	r2, r2, #16
 80058b6:	f8dc a000 	ldr.w	sl, [ip]
 80058ba:	fb06 e202 	mla	r2, r6, r2, lr
 80058be:	fa13 f38a 	uxtah	r3, r3, sl
 80058c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80058c6:	fa1f fa82 	uxth.w	sl, r2
 80058ca:	f8dc 2000 	ldr.w	r2, [ip]
 80058ce:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80058d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058dc:	4581      	cmp	r9, r0
 80058de:	f84c 3b04 	str.w	r3, [ip], #4
 80058e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80058e6:	d2db      	bcs.n	80058a0 <quorem+0x44>
 80058e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80058ec:	b92b      	cbnz	r3, 80058fa <quorem+0x9e>
 80058ee:	9b01      	ldr	r3, [sp, #4]
 80058f0:	3b04      	subs	r3, #4
 80058f2:	429d      	cmp	r5, r3
 80058f4:	461a      	mov	r2, r3
 80058f6:	d32e      	bcc.n	8005956 <quorem+0xfa>
 80058f8:	613c      	str	r4, [r7, #16]
 80058fa:	4638      	mov	r0, r7
 80058fc:	f001 fc8c 	bl	8007218 <__mcmp>
 8005900:	2800      	cmp	r0, #0
 8005902:	db24      	blt.n	800594e <quorem+0xf2>
 8005904:	3601      	adds	r6, #1
 8005906:	4628      	mov	r0, r5
 8005908:	f04f 0c00 	mov.w	ip, #0
 800590c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005910:	f8d0 e000 	ldr.w	lr, [r0]
 8005914:	b293      	uxth	r3, r2
 8005916:	ebac 0303 	sub.w	r3, ip, r3
 800591a:	0c12      	lsrs	r2, r2, #16
 800591c:	fa13 f38e 	uxtah	r3, r3, lr
 8005920:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005924:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005928:	b29b      	uxth	r3, r3
 800592a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800592e:	45c1      	cmp	r9, r8
 8005930:	f840 3b04 	str.w	r3, [r0], #4
 8005934:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005938:	d2e8      	bcs.n	800590c <quorem+0xb0>
 800593a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800593e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005942:	b922      	cbnz	r2, 800594e <quorem+0xf2>
 8005944:	3b04      	subs	r3, #4
 8005946:	429d      	cmp	r5, r3
 8005948:	461a      	mov	r2, r3
 800594a:	d30a      	bcc.n	8005962 <quorem+0x106>
 800594c:	613c      	str	r4, [r7, #16]
 800594e:	4630      	mov	r0, r6
 8005950:	b003      	add	sp, #12
 8005952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005956:	6812      	ldr	r2, [r2, #0]
 8005958:	3b04      	subs	r3, #4
 800595a:	2a00      	cmp	r2, #0
 800595c:	d1cc      	bne.n	80058f8 <quorem+0x9c>
 800595e:	3c01      	subs	r4, #1
 8005960:	e7c7      	b.n	80058f2 <quorem+0x96>
 8005962:	6812      	ldr	r2, [r2, #0]
 8005964:	3b04      	subs	r3, #4
 8005966:	2a00      	cmp	r2, #0
 8005968:	d1f0      	bne.n	800594c <quorem+0xf0>
 800596a:	3c01      	subs	r4, #1
 800596c:	e7eb      	b.n	8005946 <quorem+0xea>
 800596e:	2000      	movs	r0, #0
 8005970:	e7ee      	b.n	8005950 <quorem+0xf4>
 8005972:	0000      	movs	r0, r0
 8005974:	0000      	movs	r0, r0
	...

08005978 <_dtoa_r>:
 8005978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800597c:	ed2d 8b02 	vpush	{d8}
 8005980:	ec57 6b10 	vmov	r6, r7, d0
 8005984:	b095      	sub	sp, #84	; 0x54
 8005986:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005988:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800598c:	9105      	str	r1, [sp, #20]
 800598e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005992:	4604      	mov	r4, r0
 8005994:	9209      	str	r2, [sp, #36]	; 0x24
 8005996:	930f      	str	r3, [sp, #60]	; 0x3c
 8005998:	b975      	cbnz	r5, 80059b8 <_dtoa_r+0x40>
 800599a:	2010      	movs	r0, #16
 800599c:	f001 f94c 	bl	8006c38 <malloc>
 80059a0:	4602      	mov	r2, r0
 80059a2:	6260      	str	r0, [r4, #36]	; 0x24
 80059a4:	b920      	cbnz	r0, 80059b0 <_dtoa_r+0x38>
 80059a6:	4bb2      	ldr	r3, [pc, #712]	; (8005c70 <_dtoa_r+0x2f8>)
 80059a8:	21ea      	movs	r1, #234	; 0xea
 80059aa:	48b2      	ldr	r0, [pc, #712]	; (8005c74 <_dtoa_r+0x2fc>)
 80059ac:	f002 f874 	bl	8007a98 <__assert_func>
 80059b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80059b4:	6005      	str	r5, [r0, #0]
 80059b6:	60c5      	str	r5, [r0, #12]
 80059b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059ba:	6819      	ldr	r1, [r3, #0]
 80059bc:	b151      	cbz	r1, 80059d4 <_dtoa_r+0x5c>
 80059be:	685a      	ldr	r2, [r3, #4]
 80059c0:	604a      	str	r2, [r1, #4]
 80059c2:	2301      	movs	r3, #1
 80059c4:	4093      	lsls	r3, r2
 80059c6:	608b      	str	r3, [r1, #8]
 80059c8:	4620      	mov	r0, r4
 80059ca:	f001 f99d 	bl	8006d08 <_Bfree>
 80059ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059d0:	2200      	movs	r2, #0
 80059d2:	601a      	str	r2, [r3, #0]
 80059d4:	1e3b      	subs	r3, r7, #0
 80059d6:	bfb9      	ittee	lt
 80059d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80059dc:	9303      	strlt	r3, [sp, #12]
 80059de:	2300      	movge	r3, #0
 80059e0:	f8c8 3000 	strge.w	r3, [r8]
 80059e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80059e8:	4ba3      	ldr	r3, [pc, #652]	; (8005c78 <_dtoa_r+0x300>)
 80059ea:	bfbc      	itt	lt
 80059ec:	2201      	movlt	r2, #1
 80059ee:	f8c8 2000 	strlt.w	r2, [r8]
 80059f2:	ea33 0309 	bics.w	r3, r3, r9
 80059f6:	d11b      	bne.n	8005a30 <_dtoa_r+0xb8>
 80059f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80059fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80059fe:	6013      	str	r3, [r2, #0]
 8005a00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a04:	4333      	orrs	r3, r6
 8005a06:	f000 857a 	beq.w	80064fe <_dtoa_r+0xb86>
 8005a0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a0c:	b963      	cbnz	r3, 8005a28 <_dtoa_r+0xb0>
 8005a0e:	4b9b      	ldr	r3, [pc, #620]	; (8005c7c <_dtoa_r+0x304>)
 8005a10:	e024      	b.n	8005a5c <_dtoa_r+0xe4>
 8005a12:	4b9b      	ldr	r3, [pc, #620]	; (8005c80 <_dtoa_r+0x308>)
 8005a14:	9300      	str	r3, [sp, #0]
 8005a16:	3308      	adds	r3, #8
 8005a18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a1a:	6013      	str	r3, [r2, #0]
 8005a1c:	9800      	ldr	r0, [sp, #0]
 8005a1e:	b015      	add	sp, #84	; 0x54
 8005a20:	ecbd 8b02 	vpop	{d8}
 8005a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a28:	4b94      	ldr	r3, [pc, #592]	; (8005c7c <_dtoa_r+0x304>)
 8005a2a:	9300      	str	r3, [sp, #0]
 8005a2c:	3303      	adds	r3, #3
 8005a2e:	e7f3      	b.n	8005a18 <_dtoa_r+0xa0>
 8005a30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005a34:	2200      	movs	r2, #0
 8005a36:	ec51 0b17 	vmov	r0, r1, d7
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005a40:	f7fb f84a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a44:	4680      	mov	r8, r0
 8005a46:	b158      	cbz	r0, 8005a60 <_dtoa_r+0xe8>
 8005a48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	6013      	str	r3, [r2, #0]
 8005a4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 8551 	beq.w	80064f8 <_dtoa_r+0xb80>
 8005a56:	488b      	ldr	r0, [pc, #556]	; (8005c84 <_dtoa_r+0x30c>)
 8005a58:	6018      	str	r0, [r3, #0]
 8005a5a:	1e43      	subs	r3, r0, #1
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	e7dd      	b.n	8005a1c <_dtoa_r+0xa4>
 8005a60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005a64:	aa12      	add	r2, sp, #72	; 0x48
 8005a66:	a913      	add	r1, sp, #76	; 0x4c
 8005a68:	4620      	mov	r0, r4
 8005a6a:	f001 fcf5 	bl	8007458 <__d2b>
 8005a6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005a72:	4683      	mov	fp, r0
 8005a74:	2d00      	cmp	r5, #0
 8005a76:	d07c      	beq.n	8005b72 <_dtoa_r+0x1fa>
 8005a78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005a7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005a86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005a8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005a8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005a92:	4b7d      	ldr	r3, [pc, #500]	; (8005c88 <_dtoa_r+0x310>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	4630      	mov	r0, r6
 8005a98:	4639      	mov	r1, r7
 8005a9a:	f7fa fbfd 	bl	8000298 <__aeabi_dsub>
 8005a9e:	a36e      	add	r3, pc, #440	; (adr r3, 8005c58 <_dtoa_r+0x2e0>)
 8005aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa4:	f7fa fdb0 	bl	8000608 <__aeabi_dmul>
 8005aa8:	a36d      	add	r3, pc, #436	; (adr r3, 8005c60 <_dtoa_r+0x2e8>)
 8005aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aae:	f7fa fbf5 	bl	800029c <__adddf3>
 8005ab2:	4606      	mov	r6, r0
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	460f      	mov	r7, r1
 8005ab8:	f7fa fd3c 	bl	8000534 <__aeabi_i2d>
 8005abc:	a36a      	add	r3, pc, #424	; (adr r3, 8005c68 <_dtoa_r+0x2f0>)
 8005abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac2:	f7fa fda1 	bl	8000608 <__aeabi_dmul>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	4630      	mov	r0, r6
 8005acc:	4639      	mov	r1, r7
 8005ace:	f7fa fbe5 	bl	800029c <__adddf3>
 8005ad2:	4606      	mov	r6, r0
 8005ad4:	460f      	mov	r7, r1
 8005ad6:	f7fb f847 	bl	8000b68 <__aeabi_d2iz>
 8005ada:	2200      	movs	r2, #0
 8005adc:	4682      	mov	sl, r0
 8005ade:	2300      	movs	r3, #0
 8005ae0:	4630      	mov	r0, r6
 8005ae2:	4639      	mov	r1, r7
 8005ae4:	f7fb f802 	bl	8000aec <__aeabi_dcmplt>
 8005ae8:	b148      	cbz	r0, 8005afe <_dtoa_r+0x186>
 8005aea:	4650      	mov	r0, sl
 8005aec:	f7fa fd22 	bl	8000534 <__aeabi_i2d>
 8005af0:	4632      	mov	r2, r6
 8005af2:	463b      	mov	r3, r7
 8005af4:	f7fa fff0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005af8:	b908      	cbnz	r0, 8005afe <_dtoa_r+0x186>
 8005afa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005afe:	f1ba 0f16 	cmp.w	sl, #22
 8005b02:	d854      	bhi.n	8005bae <_dtoa_r+0x236>
 8005b04:	4b61      	ldr	r3, [pc, #388]	; (8005c8c <_dtoa_r+0x314>)
 8005b06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b12:	f7fa ffeb 	bl	8000aec <__aeabi_dcmplt>
 8005b16:	2800      	cmp	r0, #0
 8005b18:	d04b      	beq.n	8005bb2 <_dtoa_r+0x23a>
 8005b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b1e:	2300      	movs	r3, #0
 8005b20:	930e      	str	r3, [sp, #56]	; 0x38
 8005b22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b24:	1b5d      	subs	r5, r3, r5
 8005b26:	1e6b      	subs	r3, r5, #1
 8005b28:	9304      	str	r3, [sp, #16]
 8005b2a:	bf43      	ittte	mi
 8005b2c:	2300      	movmi	r3, #0
 8005b2e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005b32:	9304      	strmi	r3, [sp, #16]
 8005b34:	f04f 0800 	movpl.w	r8, #0
 8005b38:	f1ba 0f00 	cmp.w	sl, #0
 8005b3c:	db3b      	blt.n	8005bb6 <_dtoa_r+0x23e>
 8005b3e:	9b04      	ldr	r3, [sp, #16]
 8005b40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005b44:	4453      	add	r3, sl
 8005b46:	9304      	str	r3, [sp, #16]
 8005b48:	2300      	movs	r3, #0
 8005b4a:	9306      	str	r3, [sp, #24]
 8005b4c:	9b05      	ldr	r3, [sp, #20]
 8005b4e:	2b09      	cmp	r3, #9
 8005b50:	d869      	bhi.n	8005c26 <_dtoa_r+0x2ae>
 8005b52:	2b05      	cmp	r3, #5
 8005b54:	bfc4      	itt	gt
 8005b56:	3b04      	subgt	r3, #4
 8005b58:	9305      	strgt	r3, [sp, #20]
 8005b5a:	9b05      	ldr	r3, [sp, #20]
 8005b5c:	f1a3 0302 	sub.w	r3, r3, #2
 8005b60:	bfcc      	ite	gt
 8005b62:	2500      	movgt	r5, #0
 8005b64:	2501      	movle	r5, #1
 8005b66:	2b03      	cmp	r3, #3
 8005b68:	d869      	bhi.n	8005c3e <_dtoa_r+0x2c6>
 8005b6a:	e8df f003 	tbb	[pc, r3]
 8005b6e:	4e2c      	.short	0x4e2c
 8005b70:	5a4c      	.short	0x5a4c
 8005b72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005b76:	441d      	add	r5, r3
 8005b78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005b7c:	2b20      	cmp	r3, #32
 8005b7e:	bfc1      	itttt	gt
 8005b80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005b84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005b88:	fa09 f303 	lslgt.w	r3, r9, r3
 8005b8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005b90:	bfda      	itte	le
 8005b92:	f1c3 0320 	rsble	r3, r3, #32
 8005b96:	fa06 f003 	lslle.w	r0, r6, r3
 8005b9a:	4318      	orrgt	r0, r3
 8005b9c:	f7fa fcba 	bl	8000514 <__aeabi_ui2d>
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	4606      	mov	r6, r0
 8005ba4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005ba8:	3d01      	subs	r5, #1
 8005baa:	9310      	str	r3, [sp, #64]	; 0x40
 8005bac:	e771      	b.n	8005a92 <_dtoa_r+0x11a>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e7b6      	b.n	8005b20 <_dtoa_r+0x1a8>
 8005bb2:	900e      	str	r0, [sp, #56]	; 0x38
 8005bb4:	e7b5      	b.n	8005b22 <_dtoa_r+0x1aa>
 8005bb6:	f1ca 0300 	rsb	r3, sl, #0
 8005bba:	9306      	str	r3, [sp, #24]
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	eba8 080a 	sub.w	r8, r8, sl
 8005bc2:	930d      	str	r3, [sp, #52]	; 0x34
 8005bc4:	e7c2      	b.n	8005b4c <_dtoa_r+0x1d4>
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	9308      	str	r3, [sp, #32]
 8005bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	dc39      	bgt.n	8005c44 <_dtoa_r+0x2cc>
 8005bd0:	f04f 0901 	mov.w	r9, #1
 8005bd4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005bd8:	464b      	mov	r3, r9
 8005bda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005bde:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005be0:	2200      	movs	r2, #0
 8005be2:	6042      	str	r2, [r0, #4]
 8005be4:	2204      	movs	r2, #4
 8005be6:	f102 0614 	add.w	r6, r2, #20
 8005bea:	429e      	cmp	r6, r3
 8005bec:	6841      	ldr	r1, [r0, #4]
 8005bee:	d92f      	bls.n	8005c50 <_dtoa_r+0x2d8>
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	f001 f849 	bl	8006c88 <_Balloc>
 8005bf6:	9000      	str	r0, [sp, #0]
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	d14b      	bne.n	8005c94 <_dtoa_r+0x31c>
 8005bfc:	4b24      	ldr	r3, [pc, #144]	; (8005c90 <_dtoa_r+0x318>)
 8005bfe:	4602      	mov	r2, r0
 8005c00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005c04:	e6d1      	b.n	80059aa <_dtoa_r+0x32>
 8005c06:	2301      	movs	r3, #1
 8005c08:	e7de      	b.n	8005bc8 <_dtoa_r+0x250>
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	9308      	str	r3, [sp, #32]
 8005c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c10:	eb0a 0903 	add.w	r9, sl, r3
 8005c14:	f109 0301 	add.w	r3, r9, #1
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	9301      	str	r3, [sp, #4]
 8005c1c:	bfb8      	it	lt
 8005c1e:	2301      	movlt	r3, #1
 8005c20:	e7dd      	b.n	8005bde <_dtoa_r+0x266>
 8005c22:	2301      	movs	r3, #1
 8005c24:	e7f2      	b.n	8005c0c <_dtoa_r+0x294>
 8005c26:	2501      	movs	r5, #1
 8005c28:	2300      	movs	r3, #0
 8005c2a:	9305      	str	r3, [sp, #20]
 8005c2c:	9508      	str	r5, [sp, #32]
 8005c2e:	f04f 39ff 	mov.w	r9, #4294967295
 8005c32:	2200      	movs	r2, #0
 8005c34:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c38:	2312      	movs	r3, #18
 8005c3a:	9209      	str	r2, [sp, #36]	; 0x24
 8005c3c:	e7cf      	b.n	8005bde <_dtoa_r+0x266>
 8005c3e:	2301      	movs	r3, #1
 8005c40:	9308      	str	r3, [sp, #32]
 8005c42:	e7f4      	b.n	8005c2e <_dtoa_r+0x2b6>
 8005c44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005c48:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c4c:	464b      	mov	r3, r9
 8005c4e:	e7c6      	b.n	8005bde <_dtoa_r+0x266>
 8005c50:	3101      	adds	r1, #1
 8005c52:	6041      	str	r1, [r0, #4]
 8005c54:	0052      	lsls	r2, r2, #1
 8005c56:	e7c6      	b.n	8005be6 <_dtoa_r+0x26e>
 8005c58:	636f4361 	.word	0x636f4361
 8005c5c:	3fd287a7 	.word	0x3fd287a7
 8005c60:	8b60c8b3 	.word	0x8b60c8b3
 8005c64:	3fc68a28 	.word	0x3fc68a28
 8005c68:	509f79fb 	.word	0x509f79fb
 8005c6c:	3fd34413 	.word	0x3fd34413
 8005c70:	080089b6 	.word	0x080089b6
 8005c74:	080089cd 	.word	0x080089cd
 8005c78:	7ff00000 	.word	0x7ff00000
 8005c7c:	080089b2 	.word	0x080089b2
 8005c80:	080089a9 	.word	0x080089a9
 8005c84:	08008829 	.word	0x08008829
 8005c88:	3ff80000 	.word	0x3ff80000
 8005c8c:	08008b48 	.word	0x08008b48
 8005c90:	08008a2c 	.word	0x08008a2c
 8005c94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c96:	9a00      	ldr	r2, [sp, #0]
 8005c98:	601a      	str	r2, [r3, #0]
 8005c9a:	9b01      	ldr	r3, [sp, #4]
 8005c9c:	2b0e      	cmp	r3, #14
 8005c9e:	f200 80ad 	bhi.w	8005dfc <_dtoa_r+0x484>
 8005ca2:	2d00      	cmp	r5, #0
 8005ca4:	f000 80aa 	beq.w	8005dfc <_dtoa_r+0x484>
 8005ca8:	f1ba 0f00 	cmp.w	sl, #0
 8005cac:	dd36      	ble.n	8005d1c <_dtoa_r+0x3a4>
 8005cae:	4ac3      	ldr	r2, [pc, #780]	; (8005fbc <_dtoa_r+0x644>)
 8005cb0:	f00a 030f 	and.w	r3, sl, #15
 8005cb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005cb8:	ed93 7b00 	vldr	d7, [r3]
 8005cbc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005cc0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005cc4:	eeb0 8a47 	vmov.f32	s16, s14
 8005cc8:	eef0 8a67 	vmov.f32	s17, s15
 8005ccc:	d016      	beq.n	8005cfc <_dtoa_r+0x384>
 8005cce:	4bbc      	ldr	r3, [pc, #752]	; (8005fc0 <_dtoa_r+0x648>)
 8005cd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005cd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005cd8:	f7fa fdc0 	bl	800085c <__aeabi_ddiv>
 8005cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ce0:	f007 070f 	and.w	r7, r7, #15
 8005ce4:	2503      	movs	r5, #3
 8005ce6:	4eb6      	ldr	r6, [pc, #728]	; (8005fc0 <_dtoa_r+0x648>)
 8005ce8:	b957      	cbnz	r7, 8005d00 <_dtoa_r+0x388>
 8005cea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cee:	ec53 2b18 	vmov	r2, r3, d8
 8005cf2:	f7fa fdb3 	bl	800085c <__aeabi_ddiv>
 8005cf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cfa:	e029      	b.n	8005d50 <_dtoa_r+0x3d8>
 8005cfc:	2502      	movs	r5, #2
 8005cfe:	e7f2      	b.n	8005ce6 <_dtoa_r+0x36e>
 8005d00:	07f9      	lsls	r1, r7, #31
 8005d02:	d508      	bpl.n	8005d16 <_dtoa_r+0x39e>
 8005d04:	ec51 0b18 	vmov	r0, r1, d8
 8005d08:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d0c:	f7fa fc7c 	bl	8000608 <__aeabi_dmul>
 8005d10:	ec41 0b18 	vmov	d8, r0, r1
 8005d14:	3501      	adds	r5, #1
 8005d16:	107f      	asrs	r7, r7, #1
 8005d18:	3608      	adds	r6, #8
 8005d1a:	e7e5      	b.n	8005ce8 <_dtoa_r+0x370>
 8005d1c:	f000 80a6 	beq.w	8005e6c <_dtoa_r+0x4f4>
 8005d20:	f1ca 0600 	rsb	r6, sl, #0
 8005d24:	4ba5      	ldr	r3, [pc, #660]	; (8005fbc <_dtoa_r+0x644>)
 8005d26:	4fa6      	ldr	r7, [pc, #664]	; (8005fc0 <_dtoa_r+0x648>)
 8005d28:	f006 020f 	and.w	r2, r6, #15
 8005d2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d38:	f7fa fc66 	bl	8000608 <__aeabi_dmul>
 8005d3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d40:	1136      	asrs	r6, r6, #4
 8005d42:	2300      	movs	r3, #0
 8005d44:	2502      	movs	r5, #2
 8005d46:	2e00      	cmp	r6, #0
 8005d48:	f040 8085 	bne.w	8005e56 <_dtoa_r+0x4de>
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1d2      	bne.n	8005cf6 <_dtoa_r+0x37e>
 8005d50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f000 808c 	beq.w	8005e70 <_dtoa_r+0x4f8>
 8005d58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005d5c:	4b99      	ldr	r3, [pc, #612]	; (8005fc4 <_dtoa_r+0x64c>)
 8005d5e:	2200      	movs	r2, #0
 8005d60:	4630      	mov	r0, r6
 8005d62:	4639      	mov	r1, r7
 8005d64:	f7fa fec2 	bl	8000aec <__aeabi_dcmplt>
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	f000 8081 	beq.w	8005e70 <_dtoa_r+0x4f8>
 8005d6e:	9b01      	ldr	r3, [sp, #4]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d07d      	beq.n	8005e70 <_dtoa_r+0x4f8>
 8005d74:	f1b9 0f00 	cmp.w	r9, #0
 8005d78:	dd3c      	ble.n	8005df4 <_dtoa_r+0x47c>
 8005d7a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005d7e:	9307      	str	r3, [sp, #28]
 8005d80:	2200      	movs	r2, #0
 8005d82:	4b91      	ldr	r3, [pc, #580]	; (8005fc8 <_dtoa_r+0x650>)
 8005d84:	4630      	mov	r0, r6
 8005d86:	4639      	mov	r1, r7
 8005d88:	f7fa fc3e 	bl	8000608 <__aeabi_dmul>
 8005d8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d90:	3501      	adds	r5, #1
 8005d92:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005d96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	f7fa fbca 	bl	8000534 <__aeabi_i2d>
 8005da0:	4632      	mov	r2, r6
 8005da2:	463b      	mov	r3, r7
 8005da4:	f7fa fc30 	bl	8000608 <__aeabi_dmul>
 8005da8:	4b88      	ldr	r3, [pc, #544]	; (8005fcc <_dtoa_r+0x654>)
 8005daa:	2200      	movs	r2, #0
 8005dac:	f7fa fa76 	bl	800029c <__adddf3>
 8005db0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005db4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005db8:	9303      	str	r3, [sp, #12]
 8005dba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d15c      	bne.n	8005e7a <_dtoa_r+0x502>
 8005dc0:	4b83      	ldr	r3, [pc, #524]	; (8005fd0 <_dtoa_r+0x658>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	4630      	mov	r0, r6
 8005dc6:	4639      	mov	r1, r7
 8005dc8:	f7fa fa66 	bl	8000298 <__aeabi_dsub>
 8005dcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005dd0:	4606      	mov	r6, r0
 8005dd2:	460f      	mov	r7, r1
 8005dd4:	f7fa fea8 	bl	8000b28 <__aeabi_dcmpgt>
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	f040 8296 	bne.w	800630a <_dtoa_r+0x992>
 8005dde:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005de2:	4630      	mov	r0, r6
 8005de4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005de8:	4639      	mov	r1, r7
 8005dea:	f7fa fe7f 	bl	8000aec <__aeabi_dcmplt>
 8005dee:	2800      	cmp	r0, #0
 8005df0:	f040 8288 	bne.w	8006304 <_dtoa_r+0x98c>
 8005df4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005df8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005dfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f2c0 8158 	blt.w	80060b4 <_dtoa_r+0x73c>
 8005e04:	f1ba 0f0e 	cmp.w	sl, #14
 8005e08:	f300 8154 	bgt.w	80060b4 <_dtoa_r+0x73c>
 8005e0c:	4b6b      	ldr	r3, [pc, #428]	; (8005fbc <_dtoa_r+0x644>)
 8005e0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005e12:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	f280 80e3 	bge.w	8005fe4 <_dtoa_r+0x66c>
 8005e1e:	9b01      	ldr	r3, [sp, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	f300 80df 	bgt.w	8005fe4 <_dtoa_r+0x66c>
 8005e26:	f040 826d 	bne.w	8006304 <_dtoa_r+0x98c>
 8005e2a:	4b69      	ldr	r3, [pc, #420]	; (8005fd0 <_dtoa_r+0x658>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	4640      	mov	r0, r8
 8005e30:	4649      	mov	r1, r9
 8005e32:	f7fa fbe9 	bl	8000608 <__aeabi_dmul>
 8005e36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e3a:	f7fa fe6b 	bl	8000b14 <__aeabi_dcmpge>
 8005e3e:	9e01      	ldr	r6, [sp, #4]
 8005e40:	4637      	mov	r7, r6
 8005e42:	2800      	cmp	r0, #0
 8005e44:	f040 8243 	bne.w	80062ce <_dtoa_r+0x956>
 8005e48:	9d00      	ldr	r5, [sp, #0]
 8005e4a:	2331      	movs	r3, #49	; 0x31
 8005e4c:	f805 3b01 	strb.w	r3, [r5], #1
 8005e50:	f10a 0a01 	add.w	sl, sl, #1
 8005e54:	e23f      	b.n	80062d6 <_dtoa_r+0x95e>
 8005e56:	07f2      	lsls	r2, r6, #31
 8005e58:	d505      	bpl.n	8005e66 <_dtoa_r+0x4ee>
 8005e5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e5e:	f7fa fbd3 	bl	8000608 <__aeabi_dmul>
 8005e62:	3501      	adds	r5, #1
 8005e64:	2301      	movs	r3, #1
 8005e66:	1076      	asrs	r6, r6, #1
 8005e68:	3708      	adds	r7, #8
 8005e6a:	e76c      	b.n	8005d46 <_dtoa_r+0x3ce>
 8005e6c:	2502      	movs	r5, #2
 8005e6e:	e76f      	b.n	8005d50 <_dtoa_r+0x3d8>
 8005e70:	9b01      	ldr	r3, [sp, #4]
 8005e72:	f8cd a01c 	str.w	sl, [sp, #28]
 8005e76:	930c      	str	r3, [sp, #48]	; 0x30
 8005e78:	e78d      	b.n	8005d96 <_dtoa_r+0x41e>
 8005e7a:	9900      	ldr	r1, [sp, #0]
 8005e7c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005e7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e80:	4b4e      	ldr	r3, [pc, #312]	; (8005fbc <_dtoa_r+0x644>)
 8005e82:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e86:	4401      	add	r1, r0
 8005e88:	9102      	str	r1, [sp, #8]
 8005e8a:	9908      	ldr	r1, [sp, #32]
 8005e8c:	eeb0 8a47 	vmov.f32	s16, s14
 8005e90:	eef0 8a67 	vmov.f32	s17, s15
 8005e94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e9c:	2900      	cmp	r1, #0
 8005e9e:	d045      	beq.n	8005f2c <_dtoa_r+0x5b4>
 8005ea0:	494c      	ldr	r1, [pc, #304]	; (8005fd4 <_dtoa_r+0x65c>)
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	f7fa fcda 	bl	800085c <__aeabi_ddiv>
 8005ea8:	ec53 2b18 	vmov	r2, r3, d8
 8005eac:	f7fa f9f4 	bl	8000298 <__aeabi_dsub>
 8005eb0:	9d00      	ldr	r5, [sp, #0]
 8005eb2:	ec41 0b18 	vmov	d8, r0, r1
 8005eb6:	4639      	mov	r1, r7
 8005eb8:	4630      	mov	r0, r6
 8005eba:	f7fa fe55 	bl	8000b68 <__aeabi_d2iz>
 8005ebe:	900c      	str	r0, [sp, #48]	; 0x30
 8005ec0:	f7fa fb38 	bl	8000534 <__aeabi_i2d>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	4630      	mov	r0, r6
 8005eca:	4639      	mov	r1, r7
 8005ecc:	f7fa f9e4 	bl	8000298 <__aeabi_dsub>
 8005ed0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ed2:	3330      	adds	r3, #48	; 0x30
 8005ed4:	f805 3b01 	strb.w	r3, [r5], #1
 8005ed8:	ec53 2b18 	vmov	r2, r3, d8
 8005edc:	4606      	mov	r6, r0
 8005ede:	460f      	mov	r7, r1
 8005ee0:	f7fa fe04 	bl	8000aec <__aeabi_dcmplt>
 8005ee4:	2800      	cmp	r0, #0
 8005ee6:	d165      	bne.n	8005fb4 <_dtoa_r+0x63c>
 8005ee8:	4632      	mov	r2, r6
 8005eea:	463b      	mov	r3, r7
 8005eec:	4935      	ldr	r1, [pc, #212]	; (8005fc4 <_dtoa_r+0x64c>)
 8005eee:	2000      	movs	r0, #0
 8005ef0:	f7fa f9d2 	bl	8000298 <__aeabi_dsub>
 8005ef4:	ec53 2b18 	vmov	r2, r3, d8
 8005ef8:	f7fa fdf8 	bl	8000aec <__aeabi_dcmplt>
 8005efc:	2800      	cmp	r0, #0
 8005efe:	f040 80b9 	bne.w	8006074 <_dtoa_r+0x6fc>
 8005f02:	9b02      	ldr	r3, [sp, #8]
 8005f04:	429d      	cmp	r5, r3
 8005f06:	f43f af75 	beq.w	8005df4 <_dtoa_r+0x47c>
 8005f0a:	4b2f      	ldr	r3, [pc, #188]	; (8005fc8 <_dtoa_r+0x650>)
 8005f0c:	ec51 0b18 	vmov	r0, r1, d8
 8005f10:	2200      	movs	r2, #0
 8005f12:	f7fa fb79 	bl	8000608 <__aeabi_dmul>
 8005f16:	4b2c      	ldr	r3, [pc, #176]	; (8005fc8 <_dtoa_r+0x650>)
 8005f18:	ec41 0b18 	vmov	d8, r0, r1
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	4630      	mov	r0, r6
 8005f20:	4639      	mov	r1, r7
 8005f22:	f7fa fb71 	bl	8000608 <__aeabi_dmul>
 8005f26:	4606      	mov	r6, r0
 8005f28:	460f      	mov	r7, r1
 8005f2a:	e7c4      	b.n	8005eb6 <_dtoa_r+0x53e>
 8005f2c:	ec51 0b17 	vmov	r0, r1, d7
 8005f30:	f7fa fb6a 	bl	8000608 <__aeabi_dmul>
 8005f34:	9b02      	ldr	r3, [sp, #8]
 8005f36:	9d00      	ldr	r5, [sp, #0]
 8005f38:	930c      	str	r3, [sp, #48]	; 0x30
 8005f3a:	ec41 0b18 	vmov	d8, r0, r1
 8005f3e:	4639      	mov	r1, r7
 8005f40:	4630      	mov	r0, r6
 8005f42:	f7fa fe11 	bl	8000b68 <__aeabi_d2iz>
 8005f46:	9011      	str	r0, [sp, #68]	; 0x44
 8005f48:	f7fa faf4 	bl	8000534 <__aeabi_i2d>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	460b      	mov	r3, r1
 8005f50:	4630      	mov	r0, r6
 8005f52:	4639      	mov	r1, r7
 8005f54:	f7fa f9a0 	bl	8000298 <__aeabi_dsub>
 8005f58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f5a:	3330      	adds	r3, #48	; 0x30
 8005f5c:	f805 3b01 	strb.w	r3, [r5], #1
 8005f60:	9b02      	ldr	r3, [sp, #8]
 8005f62:	429d      	cmp	r5, r3
 8005f64:	4606      	mov	r6, r0
 8005f66:	460f      	mov	r7, r1
 8005f68:	f04f 0200 	mov.w	r2, #0
 8005f6c:	d134      	bne.n	8005fd8 <_dtoa_r+0x660>
 8005f6e:	4b19      	ldr	r3, [pc, #100]	; (8005fd4 <_dtoa_r+0x65c>)
 8005f70:	ec51 0b18 	vmov	r0, r1, d8
 8005f74:	f7fa f992 	bl	800029c <__adddf3>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	460b      	mov	r3, r1
 8005f7c:	4630      	mov	r0, r6
 8005f7e:	4639      	mov	r1, r7
 8005f80:	f7fa fdd2 	bl	8000b28 <__aeabi_dcmpgt>
 8005f84:	2800      	cmp	r0, #0
 8005f86:	d175      	bne.n	8006074 <_dtoa_r+0x6fc>
 8005f88:	ec53 2b18 	vmov	r2, r3, d8
 8005f8c:	4911      	ldr	r1, [pc, #68]	; (8005fd4 <_dtoa_r+0x65c>)
 8005f8e:	2000      	movs	r0, #0
 8005f90:	f7fa f982 	bl	8000298 <__aeabi_dsub>
 8005f94:	4602      	mov	r2, r0
 8005f96:	460b      	mov	r3, r1
 8005f98:	4630      	mov	r0, r6
 8005f9a:	4639      	mov	r1, r7
 8005f9c:	f7fa fda6 	bl	8000aec <__aeabi_dcmplt>
 8005fa0:	2800      	cmp	r0, #0
 8005fa2:	f43f af27 	beq.w	8005df4 <_dtoa_r+0x47c>
 8005fa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005fa8:	1e6b      	subs	r3, r5, #1
 8005faa:	930c      	str	r3, [sp, #48]	; 0x30
 8005fac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005fb0:	2b30      	cmp	r3, #48	; 0x30
 8005fb2:	d0f8      	beq.n	8005fa6 <_dtoa_r+0x62e>
 8005fb4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005fb8:	e04a      	b.n	8006050 <_dtoa_r+0x6d8>
 8005fba:	bf00      	nop
 8005fbc:	08008b48 	.word	0x08008b48
 8005fc0:	08008b20 	.word	0x08008b20
 8005fc4:	3ff00000 	.word	0x3ff00000
 8005fc8:	40240000 	.word	0x40240000
 8005fcc:	401c0000 	.word	0x401c0000
 8005fd0:	40140000 	.word	0x40140000
 8005fd4:	3fe00000 	.word	0x3fe00000
 8005fd8:	4baf      	ldr	r3, [pc, #700]	; (8006298 <_dtoa_r+0x920>)
 8005fda:	f7fa fb15 	bl	8000608 <__aeabi_dmul>
 8005fde:	4606      	mov	r6, r0
 8005fe0:	460f      	mov	r7, r1
 8005fe2:	e7ac      	b.n	8005f3e <_dtoa_r+0x5c6>
 8005fe4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005fe8:	9d00      	ldr	r5, [sp, #0]
 8005fea:	4642      	mov	r2, r8
 8005fec:	464b      	mov	r3, r9
 8005fee:	4630      	mov	r0, r6
 8005ff0:	4639      	mov	r1, r7
 8005ff2:	f7fa fc33 	bl	800085c <__aeabi_ddiv>
 8005ff6:	f7fa fdb7 	bl	8000b68 <__aeabi_d2iz>
 8005ffa:	9002      	str	r0, [sp, #8]
 8005ffc:	f7fa fa9a 	bl	8000534 <__aeabi_i2d>
 8006000:	4642      	mov	r2, r8
 8006002:	464b      	mov	r3, r9
 8006004:	f7fa fb00 	bl	8000608 <__aeabi_dmul>
 8006008:	4602      	mov	r2, r0
 800600a:	460b      	mov	r3, r1
 800600c:	4630      	mov	r0, r6
 800600e:	4639      	mov	r1, r7
 8006010:	f7fa f942 	bl	8000298 <__aeabi_dsub>
 8006014:	9e02      	ldr	r6, [sp, #8]
 8006016:	9f01      	ldr	r7, [sp, #4]
 8006018:	3630      	adds	r6, #48	; 0x30
 800601a:	f805 6b01 	strb.w	r6, [r5], #1
 800601e:	9e00      	ldr	r6, [sp, #0]
 8006020:	1bae      	subs	r6, r5, r6
 8006022:	42b7      	cmp	r7, r6
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	d137      	bne.n	800609a <_dtoa_r+0x722>
 800602a:	f7fa f937 	bl	800029c <__adddf3>
 800602e:	4642      	mov	r2, r8
 8006030:	464b      	mov	r3, r9
 8006032:	4606      	mov	r6, r0
 8006034:	460f      	mov	r7, r1
 8006036:	f7fa fd77 	bl	8000b28 <__aeabi_dcmpgt>
 800603a:	b9c8      	cbnz	r0, 8006070 <_dtoa_r+0x6f8>
 800603c:	4642      	mov	r2, r8
 800603e:	464b      	mov	r3, r9
 8006040:	4630      	mov	r0, r6
 8006042:	4639      	mov	r1, r7
 8006044:	f7fa fd48 	bl	8000ad8 <__aeabi_dcmpeq>
 8006048:	b110      	cbz	r0, 8006050 <_dtoa_r+0x6d8>
 800604a:	9b02      	ldr	r3, [sp, #8]
 800604c:	07d9      	lsls	r1, r3, #31
 800604e:	d40f      	bmi.n	8006070 <_dtoa_r+0x6f8>
 8006050:	4620      	mov	r0, r4
 8006052:	4659      	mov	r1, fp
 8006054:	f000 fe58 	bl	8006d08 <_Bfree>
 8006058:	2300      	movs	r3, #0
 800605a:	702b      	strb	r3, [r5, #0]
 800605c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800605e:	f10a 0001 	add.w	r0, sl, #1
 8006062:	6018      	str	r0, [r3, #0]
 8006064:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006066:	2b00      	cmp	r3, #0
 8006068:	f43f acd8 	beq.w	8005a1c <_dtoa_r+0xa4>
 800606c:	601d      	str	r5, [r3, #0]
 800606e:	e4d5      	b.n	8005a1c <_dtoa_r+0xa4>
 8006070:	f8cd a01c 	str.w	sl, [sp, #28]
 8006074:	462b      	mov	r3, r5
 8006076:	461d      	mov	r5, r3
 8006078:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800607c:	2a39      	cmp	r2, #57	; 0x39
 800607e:	d108      	bne.n	8006092 <_dtoa_r+0x71a>
 8006080:	9a00      	ldr	r2, [sp, #0]
 8006082:	429a      	cmp	r2, r3
 8006084:	d1f7      	bne.n	8006076 <_dtoa_r+0x6fe>
 8006086:	9a07      	ldr	r2, [sp, #28]
 8006088:	9900      	ldr	r1, [sp, #0]
 800608a:	3201      	adds	r2, #1
 800608c:	9207      	str	r2, [sp, #28]
 800608e:	2230      	movs	r2, #48	; 0x30
 8006090:	700a      	strb	r2, [r1, #0]
 8006092:	781a      	ldrb	r2, [r3, #0]
 8006094:	3201      	adds	r2, #1
 8006096:	701a      	strb	r2, [r3, #0]
 8006098:	e78c      	b.n	8005fb4 <_dtoa_r+0x63c>
 800609a:	4b7f      	ldr	r3, [pc, #508]	; (8006298 <_dtoa_r+0x920>)
 800609c:	2200      	movs	r2, #0
 800609e:	f7fa fab3 	bl	8000608 <__aeabi_dmul>
 80060a2:	2200      	movs	r2, #0
 80060a4:	2300      	movs	r3, #0
 80060a6:	4606      	mov	r6, r0
 80060a8:	460f      	mov	r7, r1
 80060aa:	f7fa fd15 	bl	8000ad8 <__aeabi_dcmpeq>
 80060ae:	2800      	cmp	r0, #0
 80060b0:	d09b      	beq.n	8005fea <_dtoa_r+0x672>
 80060b2:	e7cd      	b.n	8006050 <_dtoa_r+0x6d8>
 80060b4:	9a08      	ldr	r2, [sp, #32]
 80060b6:	2a00      	cmp	r2, #0
 80060b8:	f000 80c4 	beq.w	8006244 <_dtoa_r+0x8cc>
 80060bc:	9a05      	ldr	r2, [sp, #20]
 80060be:	2a01      	cmp	r2, #1
 80060c0:	f300 80a8 	bgt.w	8006214 <_dtoa_r+0x89c>
 80060c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80060c6:	2a00      	cmp	r2, #0
 80060c8:	f000 80a0 	beq.w	800620c <_dtoa_r+0x894>
 80060cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80060d0:	9e06      	ldr	r6, [sp, #24]
 80060d2:	4645      	mov	r5, r8
 80060d4:	9a04      	ldr	r2, [sp, #16]
 80060d6:	2101      	movs	r1, #1
 80060d8:	441a      	add	r2, r3
 80060da:	4620      	mov	r0, r4
 80060dc:	4498      	add	r8, r3
 80060de:	9204      	str	r2, [sp, #16]
 80060e0:	f000 ff18 	bl	8006f14 <__i2b>
 80060e4:	4607      	mov	r7, r0
 80060e6:	2d00      	cmp	r5, #0
 80060e8:	dd0b      	ble.n	8006102 <_dtoa_r+0x78a>
 80060ea:	9b04      	ldr	r3, [sp, #16]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	dd08      	ble.n	8006102 <_dtoa_r+0x78a>
 80060f0:	42ab      	cmp	r3, r5
 80060f2:	9a04      	ldr	r2, [sp, #16]
 80060f4:	bfa8      	it	ge
 80060f6:	462b      	movge	r3, r5
 80060f8:	eba8 0803 	sub.w	r8, r8, r3
 80060fc:	1aed      	subs	r5, r5, r3
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	9304      	str	r3, [sp, #16]
 8006102:	9b06      	ldr	r3, [sp, #24]
 8006104:	b1fb      	cbz	r3, 8006146 <_dtoa_r+0x7ce>
 8006106:	9b08      	ldr	r3, [sp, #32]
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 809f 	beq.w	800624c <_dtoa_r+0x8d4>
 800610e:	2e00      	cmp	r6, #0
 8006110:	dd11      	ble.n	8006136 <_dtoa_r+0x7be>
 8006112:	4639      	mov	r1, r7
 8006114:	4632      	mov	r2, r6
 8006116:	4620      	mov	r0, r4
 8006118:	f000 ffb8 	bl	800708c <__pow5mult>
 800611c:	465a      	mov	r2, fp
 800611e:	4601      	mov	r1, r0
 8006120:	4607      	mov	r7, r0
 8006122:	4620      	mov	r0, r4
 8006124:	f000 ff0c 	bl	8006f40 <__multiply>
 8006128:	4659      	mov	r1, fp
 800612a:	9007      	str	r0, [sp, #28]
 800612c:	4620      	mov	r0, r4
 800612e:	f000 fdeb 	bl	8006d08 <_Bfree>
 8006132:	9b07      	ldr	r3, [sp, #28]
 8006134:	469b      	mov	fp, r3
 8006136:	9b06      	ldr	r3, [sp, #24]
 8006138:	1b9a      	subs	r2, r3, r6
 800613a:	d004      	beq.n	8006146 <_dtoa_r+0x7ce>
 800613c:	4659      	mov	r1, fp
 800613e:	4620      	mov	r0, r4
 8006140:	f000 ffa4 	bl	800708c <__pow5mult>
 8006144:	4683      	mov	fp, r0
 8006146:	2101      	movs	r1, #1
 8006148:	4620      	mov	r0, r4
 800614a:	f000 fee3 	bl	8006f14 <__i2b>
 800614e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006150:	2b00      	cmp	r3, #0
 8006152:	4606      	mov	r6, r0
 8006154:	dd7c      	ble.n	8006250 <_dtoa_r+0x8d8>
 8006156:	461a      	mov	r2, r3
 8006158:	4601      	mov	r1, r0
 800615a:	4620      	mov	r0, r4
 800615c:	f000 ff96 	bl	800708c <__pow5mult>
 8006160:	9b05      	ldr	r3, [sp, #20]
 8006162:	2b01      	cmp	r3, #1
 8006164:	4606      	mov	r6, r0
 8006166:	dd76      	ble.n	8006256 <_dtoa_r+0x8de>
 8006168:	2300      	movs	r3, #0
 800616a:	9306      	str	r3, [sp, #24]
 800616c:	6933      	ldr	r3, [r6, #16]
 800616e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006172:	6918      	ldr	r0, [r3, #16]
 8006174:	f000 fe7e 	bl	8006e74 <__hi0bits>
 8006178:	f1c0 0020 	rsb	r0, r0, #32
 800617c:	9b04      	ldr	r3, [sp, #16]
 800617e:	4418      	add	r0, r3
 8006180:	f010 001f 	ands.w	r0, r0, #31
 8006184:	f000 8086 	beq.w	8006294 <_dtoa_r+0x91c>
 8006188:	f1c0 0320 	rsb	r3, r0, #32
 800618c:	2b04      	cmp	r3, #4
 800618e:	dd7f      	ble.n	8006290 <_dtoa_r+0x918>
 8006190:	f1c0 001c 	rsb	r0, r0, #28
 8006194:	9b04      	ldr	r3, [sp, #16]
 8006196:	4403      	add	r3, r0
 8006198:	4480      	add	r8, r0
 800619a:	4405      	add	r5, r0
 800619c:	9304      	str	r3, [sp, #16]
 800619e:	f1b8 0f00 	cmp.w	r8, #0
 80061a2:	dd05      	ble.n	80061b0 <_dtoa_r+0x838>
 80061a4:	4659      	mov	r1, fp
 80061a6:	4642      	mov	r2, r8
 80061a8:	4620      	mov	r0, r4
 80061aa:	f000 ffc9 	bl	8007140 <__lshift>
 80061ae:	4683      	mov	fp, r0
 80061b0:	9b04      	ldr	r3, [sp, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	dd05      	ble.n	80061c2 <_dtoa_r+0x84a>
 80061b6:	4631      	mov	r1, r6
 80061b8:	461a      	mov	r2, r3
 80061ba:	4620      	mov	r0, r4
 80061bc:	f000 ffc0 	bl	8007140 <__lshift>
 80061c0:	4606      	mov	r6, r0
 80061c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d069      	beq.n	800629c <_dtoa_r+0x924>
 80061c8:	4631      	mov	r1, r6
 80061ca:	4658      	mov	r0, fp
 80061cc:	f001 f824 	bl	8007218 <__mcmp>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	da63      	bge.n	800629c <_dtoa_r+0x924>
 80061d4:	2300      	movs	r3, #0
 80061d6:	4659      	mov	r1, fp
 80061d8:	220a      	movs	r2, #10
 80061da:	4620      	mov	r0, r4
 80061dc:	f000 fdb6 	bl	8006d4c <__multadd>
 80061e0:	9b08      	ldr	r3, [sp, #32]
 80061e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80061e6:	4683      	mov	fp, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f000 818f 	beq.w	800650c <_dtoa_r+0xb94>
 80061ee:	4639      	mov	r1, r7
 80061f0:	2300      	movs	r3, #0
 80061f2:	220a      	movs	r2, #10
 80061f4:	4620      	mov	r0, r4
 80061f6:	f000 fda9 	bl	8006d4c <__multadd>
 80061fa:	f1b9 0f00 	cmp.w	r9, #0
 80061fe:	4607      	mov	r7, r0
 8006200:	f300 808e 	bgt.w	8006320 <_dtoa_r+0x9a8>
 8006204:	9b05      	ldr	r3, [sp, #20]
 8006206:	2b02      	cmp	r3, #2
 8006208:	dc50      	bgt.n	80062ac <_dtoa_r+0x934>
 800620a:	e089      	b.n	8006320 <_dtoa_r+0x9a8>
 800620c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800620e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006212:	e75d      	b.n	80060d0 <_dtoa_r+0x758>
 8006214:	9b01      	ldr	r3, [sp, #4]
 8006216:	1e5e      	subs	r6, r3, #1
 8006218:	9b06      	ldr	r3, [sp, #24]
 800621a:	42b3      	cmp	r3, r6
 800621c:	bfbf      	itttt	lt
 800621e:	9b06      	ldrlt	r3, [sp, #24]
 8006220:	9606      	strlt	r6, [sp, #24]
 8006222:	1af2      	sublt	r2, r6, r3
 8006224:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006226:	bfb6      	itet	lt
 8006228:	189b      	addlt	r3, r3, r2
 800622a:	1b9e      	subge	r6, r3, r6
 800622c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800622e:	9b01      	ldr	r3, [sp, #4]
 8006230:	bfb8      	it	lt
 8006232:	2600      	movlt	r6, #0
 8006234:	2b00      	cmp	r3, #0
 8006236:	bfb5      	itete	lt
 8006238:	eba8 0503 	sublt.w	r5, r8, r3
 800623c:	9b01      	ldrge	r3, [sp, #4]
 800623e:	2300      	movlt	r3, #0
 8006240:	4645      	movge	r5, r8
 8006242:	e747      	b.n	80060d4 <_dtoa_r+0x75c>
 8006244:	9e06      	ldr	r6, [sp, #24]
 8006246:	9f08      	ldr	r7, [sp, #32]
 8006248:	4645      	mov	r5, r8
 800624a:	e74c      	b.n	80060e6 <_dtoa_r+0x76e>
 800624c:	9a06      	ldr	r2, [sp, #24]
 800624e:	e775      	b.n	800613c <_dtoa_r+0x7c4>
 8006250:	9b05      	ldr	r3, [sp, #20]
 8006252:	2b01      	cmp	r3, #1
 8006254:	dc18      	bgt.n	8006288 <_dtoa_r+0x910>
 8006256:	9b02      	ldr	r3, [sp, #8]
 8006258:	b9b3      	cbnz	r3, 8006288 <_dtoa_r+0x910>
 800625a:	9b03      	ldr	r3, [sp, #12]
 800625c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006260:	b9a3      	cbnz	r3, 800628c <_dtoa_r+0x914>
 8006262:	9b03      	ldr	r3, [sp, #12]
 8006264:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006268:	0d1b      	lsrs	r3, r3, #20
 800626a:	051b      	lsls	r3, r3, #20
 800626c:	b12b      	cbz	r3, 800627a <_dtoa_r+0x902>
 800626e:	9b04      	ldr	r3, [sp, #16]
 8006270:	3301      	adds	r3, #1
 8006272:	9304      	str	r3, [sp, #16]
 8006274:	f108 0801 	add.w	r8, r8, #1
 8006278:	2301      	movs	r3, #1
 800627a:	9306      	str	r3, [sp, #24]
 800627c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800627e:	2b00      	cmp	r3, #0
 8006280:	f47f af74 	bne.w	800616c <_dtoa_r+0x7f4>
 8006284:	2001      	movs	r0, #1
 8006286:	e779      	b.n	800617c <_dtoa_r+0x804>
 8006288:	2300      	movs	r3, #0
 800628a:	e7f6      	b.n	800627a <_dtoa_r+0x902>
 800628c:	9b02      	ldr	r3, [sp, #8]
 800628e:	e7f4      	b.n	800627a <_dtoa_r+0x902>
 8006290:	d085      	beq.n	800619e <_dtoa_r+0x826>
 8006292:	4618      	mov	r0, r3
 8006294:	301c      	adds	r0, #28
 8006296:	e77d      	b.n	8006194 <_dtoa_r+0x81c>
 8006298:	40240000 	.word	0x40240000
 800629c:	9b01      	ldr	r3, [sp, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	dc38      	bgt.n	8006314 <_dtoa_r+0x99c>
 80062a2:	9b05      	ldr	r3, [sp, #20]
 80062a4:	2b02      	cmp	r3, #2
 80062a6:	dd35      	ble.n	8006314 <_dtoa_r+0x99c>
 80062a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80062ac:	f1b9 0f00 	cmp.w	r9, #0
 80062b0:	d10d      	bne.n	80062ce <_dtoa_r+0x956>
 80062b2:	4631      	mov	r1, r6
 80062b4:	464b      	mov	r3, r9
 80062b6:	2205      	movs	r2, #5
 80062b8:	4620      	mov	r0, r4
 80062ba:	f000 fd47 	bl	8006d4c <__multadd>
 80062be:	4601      	mov	r1, r0
 80062c0:	4606      	mov	r6, r0
 80062c2:	4658      	mov	r0, fp
 80062c4:	f000 ffa8 	bl	8007218 <__mcmp>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	f73f adbd 	bgt.w	8005e48 <_dtoa_r+0x4d0>
 80062ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062d0:	9d00      	ldr	r5, [sp, #0]
 80062d2:	ea6f 0a03 	mvn.w	sl, r3
 80062d6:	f04f 0800 	mov.w	r8, #0
 80062da:	4631      	mov	r1, r6
 80062dc:	4620      	mov	r0, r4
 80062de:	f000 fd13 	bl	8006d08 <_Bfree>
 80062e2:	2f00      	cmp	r7, #0
 80062e4:	f43f aeb4 	beq.w	8006050 <_dtoa_r+0x6d8>
 80062e8:	f1b8 0f00 	cmp.w	r8, #0
 80062ec:	d005      	beq.n	80062fa <_dtoa_r+0x982>
 80062ee:	45b8      	cmp	r8, r7
 80062f0:	d003      	beq.n	80062fa <_dtoa_r+0x982>
 80062f2:	4641      	mov	r1, r8
 80062f4:	4620      	mov	r0, r4
 80062f6:	f000 fd07 	bl	8006d08 <_Bfree>
 80062fa:	4639      	mov	r1, r7
 80062fc:	4620      	mov	r0, r4
 80062fe:	f000 fd03 	bl	8006d08 <_Bfree>
 8006302:	e6a5      	b.n	8006050 <_dtoa_r+0x6d8>
 8006304:	2600      	movs	r6, #0
 8006306:	4637      	mov	r7, r6
 8006308:	e7e1      	b.n	80062ce <_dtoa_r+0x956>
 800630a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800630c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006310:	4637      	mov	r7, r6
 8006312:	e599      	b.n	8005e48 <_dtoa_r+0x4d0>
 8006314:	9b08      	ldr	r3, [sp, #32]
 8006316:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800631a:	2b00      	cmp	r3, #0
 800631c:	f000 80fd 	beq.w	800651a <_dtoa_r+0xba2>
 8006320:	2d00      	cmp	r5, #0
 8006322:	dd05      	ble.n	8006330 <_dtoa_r+0x9b8>
 8006324:	4639      	mov	r1, r7
 8006326:	462a      	mov	r2, r5
 8006328:	4620      	mov	r0, r4
 800632a:	f000 ff09 	bl	8007140 <__lshift>
 800632e:	4607      	mov	r7, r0
 8006330:	9b06      	ldr	r3, [sp, #24]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d05c      	beq.n	80063f0 <_dtoa_r+0xa78>
 8006336:	6879      	ldr	r1, [r7, #4]
 8006338:	4620      	mov	r0, r4
 800633a:	f000 fca5 	bl	8006c88 <_Balloc>
 800633e:	4605      	mov	r5, r0
 8006340:	b928      	cbnz	r0, 800634e <_dtoa_r+0x9d6>
 8006342:	4b80      	ldr	r3, [pc, #512]	; (8006544 <_dtoa_r+0xbcc>)
 8006344:	4602      	mov	r2, r0
 8006346:	f240 21ea 	movw	r1, #746	; 0x2ea
 800634a:	f7ff bb2e 	b.w	80059aa <_dtoa_r+0x32>
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	3202      	adds	r2, #2
 8006352:	0092      	lsls	r2, r2, #2
 8006354:	f107 010c 	add.w	r1, r7, #12
 8006358:	300c      	adds	r0, #12
 800635a:	f000 fc87 	bl	8006c6c <memcpy>
 800635e:	2201      	movs	r2, #1
 8006360:	4629      	mov	r1, r5
 8006362:	4620      	mov	r0, r4
 8006364:	f000 feec 	bl	8007140 <__lshift>
 8006368:	9b00      	ldr	r3, [sp, #0]
 800636a:	3301      	adds	r3, #1
 800636c:	9301      	str	r3, [sp, #4]
 800636e:	9b00      	ldr	r3, [sp, #0]
 8006370:	444b      	add	r3, r9
 8006372:	9307      	str	r3, [sp, #28]
 8006374:	9b02      	ldr	r3, [sp, #8]
 8006376:	f003 0301 	and.w	r3, r3, #1
 800637a:	46b8      	mov	r8, r7
 800637c:	9306      	str	r3, [sp, #24]
 800637e:	4607      	mov	r7, r0
 8006380:	9b01      	ldr	r3, [sp, #4]
 8006382:	4631      	mov	r1, r6
 8006384:	3b01      	subs	r3, #1
 8006386:	4658      	mov	r0, fp
 8006388:	9302      	str	r3, [sp, #8]
 800638a:	f7ff fa67 	bl	800585c <quorem>
 800638e:	4603      	mov	r3, r0
 8006390:	3330      	adds	r3, #48	; 0x30
 8006392:	9004      	str	r0, [sp, #16]
 8006394:	4641      	mov	r1, r8
 8006396:	4658      	mov	r0, fp
 8006398:	9308      	str	r3, [sp, #32]
 800639a:	f000 ff3d 	bl	8007218 <__mcmp>
 800639e:	463a      	mov	r2, r7
 80063a0:	4681      	mov	r9, r0
 80063a2:	4631      	mov	r1, r6
 80063a4:	4620      	mov	r0, r4
 80063a6:	f000 ff53 	bl	8007250 <__mdiff>
 80063aa:	68c2      	ldr	r2, [r0, #12]
 80063ac:	9b08      	ldr	r3, [sp, #32]
 80063ae:	4605      	mov	r5, r0
 80063b0:	bb02      	cbnz	r2, 80063f4 <_dtoa_r+0xa7c>
 80063b2:	4601      	mov	r1, r0
 80063b4:	4658      	mov	r0, fp
 80063b6:	f000 ff2f 	bl	8007218 <__mcmp>
 80063ba:	9b08      	ldr	r3, [sp, #32]
 80063bc:	4602      	mov	r2, r0
 80063be:	4629      	mov	r1, r5
 80063c0:	4620      	mov	r0, r4
 80063c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80063c6:	f000 fc9f 	bl	8006d08 <_Bfree>
 80063ca:	9b05      	ldr	r3, [sp, #20]
 80063cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063ce:	9d01      	ldr	r5, [sp, #4]
 80063d0:	ea43 0102 	orr.w	r1, r3, r2
 80063d4:	9b06      	ldr	r3, [sp, #24]
 80063d6:	430b      	orrs	r3, r1
 80063d8:	9b08      	ldr	r3, [sp, #32]
 80063da:	d10d      	bne.n	80063f8 <_dtoa_r+0xa80>
 80063dc:	2b39      	cmp	r3, #57	; 0x39
 80063de:	d029      	beq.n	8006434 <_dtoa_r+0xabc>
 80063e0:	f1b9 0f00 	cmp.w	r9, #0
 80063e4:	dd01      	ble.n	80063ea <_dtoa_r+0xa72>
 80063e6:	9b04      	ldr	r3, [sp, #16]
 80063e8:	3331      	adds	r3, #49	; 0x31
 80063ea:	9a02      	ldr	r2, [sp, #8]
 80063ec:	7013      	strb	r3, [r2, #0]
 80063ee:	e774      	b.n	80062da <_dtoa_r+0x962>
 80063f0:	4638      	mov	r0, r7
 80063f2:	e7b9      	b.n	8006368 <_dtoa_r+0x9f0>
 80063f4:	2201      	movs	r2, #1
 80063f6:	e7e2      	b.n	80063be <_dtoa_r+0xa46>
 80063f8:	f1b9 0f00 	cmp.w	r9, #0
 80063fc:	db06      	blt.n	800640c <_dtoa_r+0xa94>
 80063fe:	9905      	ldr	r1, [sp, #20]
 8006400:	ea41 0909 	orr.w	r9, r1, r9
 8006404:	9906      	ldr	r1, [sp, #24]
 8006406:	ea59 0101 	orrs.w	r1, r9, r1
 800640a:	d120      	bne.n	800644e <_dtoa_r+0xad6>
 800640c:	2a00      	cmp	r2, #0
 800640e:	ddec      	ble.n	80063ea <_dtoa_r+0xa72>
 8006410:	4659      	mov	r1, fp
 8006412:	2201      	movs	r2, #1
 8006414:	4620      	mov	r0, r4
 8006416:	9301      	str	r3, [sp, #4]
 8006418:	f000 fe92 	bl	8007140 <__lshift>
 800641c:	4631      	mov	r1, r6
 800641e:	4683      	mov	fp, r0
 8006420:	f000 fefa 	bl	8007218 <__mcmp>
 8006424:	2800      	cmp	r0, #0
 8006426:	9b01      	ldr	r3, [sp, #4]
 8006428:	dc02      	bgt.n	8006430 <_dtoa_r+0xab8>
 800642a:	d1de      	bne.n	80063ea <_dtoa_r+0xa72>
 800642c:	07da      	lsls	r2, r3, #31
 800642e:	d5dc      	bpl.n	80063ea <_dtoa_r+0xa72>
 8006430:	2b39      	cmp	r3, #57	; 0x39
 8006432:	d1d8      	bne.n	80063e6 <_dtoa_r+0xa6e>
 8006434:	9a02      	ldr	r2, [sp, #8]
 8006436:	2339      	movs	r3, #57	; 0x39
 8006438:	7013      	strb	r3, [r2, #0]
 800643a:	462b      	mov	r3, r5
 800643c:	461d      	mov	r5, r3
 800643e:	3b01      	subs	r3, #1
 8006440:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006444:	2a39      	cmp	r2, #57	; 0x39
 8006446:	d050      	beq.n	80064ea <_dtoa_r+0xb72>
 8006448:	3201      	adds	r2, #1
 800644a:	701a      	strb	r2, [r3, #0]
 800644c:	e745      	b.n	80062da <_dtoa_r+0x962>
 800644e:	2a00      	cmp	r2, #0
 8006450:	dd03      	ble.n	800645a <_dtoa_r+0xae2>
 8006452:	2b39      	cmp	r3, #57	; 0x39
 8006454:	d0ee      	beq.n	8006434 <_dtoa_r+0xabc>
 8006456:	3301      	adds	r3, #1
 8006458:	e7c7      	b.n	80063ea <_dtoa_r+0xa72>
 800645a:	9a01      	ldr	r2, [sp, #4]
 800645c:	9907      	ldr	r1, [sp, #28]
 800645e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006462:	428a      	cmp	r2, r1
 8006464:	d02a      	beq.n	80064bc <_dtoa_r+0xb44>
 8006466:	4659      	mov	r1, fp
 8006468:	2300      	movs	r3, #0
 800646a:	220a      	movs	r2, #10
 800646c:	4620      	mov	r0, r4
 800646e:	f000 fc6d 	bl	8006d4c <__multadd>
 8006472:	45b8      	cmp	r8, r7
 8006474:	4683      	mov	fp, r0
 8006476:	f04f 0300 	mov.w	r3, #0
 800647a:	f04f 020a 	mov.w	r2, #10
 800647e:	4641      	mov	r1, r8
 8006480:	4620      	mov	r0, r4
 8006482:	d107      	bne.n	8006494 <_dtoa_r+0xb1c>
 8006484:	f000 fc62 	bl	8006d4c <__multadd>
 8006488:	4680      	mov	r8, r0
 800648a:	4607      	mov	r7, r0
 800648c:	9b01      	ldr	r3, [sp, #4]
 800648e:	3301      	adds	r3, #1
 8006490:	9301      	str	r3, [sp, #4]
 8006492:	e775      	b.n	8006380 <_dtoa_r+0xa08>
 8006494:	f000 fc5a 	bl	8006d4c <__multadd>
 8006498:	4639      	mov	r1, r7
 800649a:	4680      	mov	r8, r0
 800649c:	2300      	movs	r3, #0
 800649e:	220a      	movs	r2, #10
 80064a0:	4620      	mov	r0, r4
 80064a2:	f000 fc53 	bl	8006d4c <__multadd>
 80064a6:	4607      	mov	r7, r0
 80064a8:	e7f0      	b.n	800648c <_dtoa_r+0xb14>
 80064aa:	f1b9 0f00 	cmp.w	r9, #0
 80064ae:	9a00      	ldr	r2, [sp, #0]
 80064b0:	bfcc      	ite	gt
 80064b2:	464d      	movgt	r5, r9
 80064b4:	2501      	movle	r5, #1
 80064b6:	4415      	add	r5, r2
 80064b8:	f04f 0800 	mov.w	r8, #0
 80064bc:	4659      	mov	r1, fp
 80064be:	2201      	movs	r2, #1
 80064c0:	4620      	mov	r0, r4
 80064c2:	9301      	str	r3, [sp, #4]
 80064c4:	f000 fe3c 	bl	8007140 <__lshift>
 80064c8:	4631      	mov	r1, r6
 80064ca:	4683      	mov	fp, r0
 80064cc:	f000 fea4 	bl	8007218 <__mcmp>
 80064d0:	2800      	cmp	r0, #0
 80064d2:	dcb2      	bgt.n	800643a <_dtoa_r+0xac2>
 80064d4:	d102      	bne.n	80064dc <_dtoa_r+0xb64>
 80064d6:	9b01      	ldr	r3, [sp, #4]
 80064d8:	07db      	lsls	r3, r3, #31
 80064da:	d4ae      	bmi.n	800643a <_dtoa_r+0xac2>
 80064dc:	462b      	mov	r3, r5
 80064de:	461d      	mov	r5, r3
 80064e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064e4:	2a30      	cmp	r2, #48	; 0x30
 80064e6:	d0fa      	beq.n	80064de <_dtoa_r+0xb66>
 80064e8:	e6f7      	b.n	80062da <_dtoa_r+0x962>
 80064ea:	9a00      	ldr	r2, [sp, #0]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d1a5      	bne.n	800643c <_dtoa_r+0xac4>
 80064f0:	f10a 0a01 	add.w	sl, sl, #1
 80064f4:	2331      	movs	r3, #49	; 0x31
 80064f6:	e779      	b.n	80063ec <_dtoa_r+0xa74>
 80064f8:	4b13      	ldr	r3, [pc, #76]	; (8006548 <_dtoa_r+0xbd0>)
 80064fa:	f7ff baaf 	b.w	8005a5c <_dtoa_r+0xe4>
 80064fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006500:	2b00      	cmp	r3, #0
 8006502:	f47f aa86 	bne.w	8005a12 <_dtoa_r+0x9a>
 8006506:	4b11      	ldr	r3, [pc, #68]	; (800654c <_dtoa_r+0xbd4>)
 8006508:	f7ff baa8 	b.w	8005a5c <_dtoa_r+0xe4>
 800650c:	f1b9 0f00 	cmp.w	r9, #0
 8006510:	dc03      	bgt.n	800651a <_dtoa_r+0xba2>
 8006512:	9b05      	ldr	r3, [sp, #20]
 8006514:	2b02      	cmp	r3, #2
 8006516:	f73f aec9 	bgt.w	80062ac <_dtoa_r+0x934>
 800651a:	9d00      	ldr	r5, [sp, #0]
 800651c:	4631      	mov	r1, r6
 800651e:	4658      	mov	r0, fp
 8006520:	f7ff f99c 	bl	800585c <quorem>
 8006524:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006528:	f805 3b01 	strb.w	r3, [r5], #1
 800652c:	9a00      	ldr	r2, [sp, #0]
 800652e:	1aaa      	subs	r2, r5, r2
 8006530:	4591      	cmp	r9, r2
 8006532:	ddba      	ble.n	80064aa <_dtoa_r+0xb32>
 8006534:	4659      	mov	r1, fp
 8006536:	2300      	movs	r3, #0
 8006538:	220a      	movs	r2, #10
 800653a:	4620      	mov	r0, r4
 800653c:	f000 fc06 	bl	8006d4c <__multadd>
 8006540:	4683      	mov	fp, r0
 8006542:	e7eb      	b.n	800651c <_dtoa_r+0xba4>
 8006544:	08008a2c 	.word	0x08008a2c
 8006548:	08008828 	.word	0x08008828
 800654c:	080089a9 	.word	0x080089a9

08006550 <rshift>:
 8006550:	6903      	ldr	r3, [r0, #16]
 8006552:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006556:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800655a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800655e:	f100 0414 	add.w	r4, r0, #20
 8006562:	dd45      	ble.n	80065f0 <rshift+0xa0>
 8006564:	f011 011f 	ands.w	r1, r1, #31
 8006568:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800656c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006570:	d10c      	bne.n	800658c <rshift+0x3c>
 8006572:	f100 0710 	add.w	r7, r0, #16
 8006576:	4629      	mov	r1, r5
 8006578:	42b1      	cmp	r1, r6
 800657a:	d334      	bcc.n	80065e6 <rshift+0x96>
 800657c:	1a9b      	subs	r3, r3, r2
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	1eea      	subs	r2, r5, #3
 8006582:	4296      	cmp	r6, r2
 8006584:	bf38      	it	cc
 8006586:	2300      	movcc	r3, #0
 8006588:	4423      	add	r3, r4
 800658a:	e015      	b.n	80065b8 <rshift+0x68>
 800658c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006590:	f1c1 0820 	rsb	r8, r1, #32
 8006594:	40cf      	lsrs	r7, r1
 8006596:	f105 0e04 	add.w	lr, r5, #4
 800659a:	46a1      	mov	r9, r4
 800659c:	4576      	cmp	r6, lr
 800659e:	46f4      	mov	ip, lr
 80065a0:	d815      	bhi.n	80065ce <rshift+0x7e>
 80065a2:	1a9b      	subs	r3, r3, r2
 80065a4:	009a      	lsls	r2, r3, #2
 80065a6:	3a04      	subs	r2, #4
 80065a8:	3501      	adds	r5, #1
 80065aa:	42ae      	cmp	r6, r5
 80065ac:	bf38      	it	cc
 80065ae:	2200      	movcc	r2, #0
 80065b0:	18a3      	adds	r3, r4, r2
 80065b2:	50a7      	str	r7, [r4, r2]
 80065b4:	b107      	cbz	r7, 80065b8 <rshift+0x68>
 80065b6:	3304      	adds	r3, #4
 80065b8:	1b1a      	subs	r2, r3, r4
 80065ba:	42a3      	cmp	r3, r4
 80065bc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80065c0:	bf08      	it	eq
 80065c2:	2300      	moveq	r3, #0
 80065c4:	6102      	str	r2, [r0, #16]
 80065c6:	bf08      	it	eq
 80065c8:	6143      	streq	r3, [r0, #20]
 80065ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065ce:	f8dc c000 	ldr.w	ip, [ip]
 80065d2:	fa0c fc08 	lsl.w	ip, ip, r8
 80065d6:	ea4c 0707 	orr.w	r7, ip, r7
 80065da:	f849 7b04 	str.w	r7, [r9], #4
 80065de:	f85e 7b04 	ldr.w	r7, [lr], #4
 80065e2:	40cf      	lsrs	r7, r1
 80065e4:	e7da      	b.n	800659c <rshift+0x4c>
 80065e6:	f851 cb04 	ldr.w	ip, [r1], #4
 80065ea:	f847 cf04 	str.w	ip, [r7, #4]!
 80065ee:	e7c3      	b.n	8006578 <rshift+0x28>
 80065f0:	4623      	mov	r3, r4
 80065f2:	e7e1      	b.n	80065b8 <rshift+0x68>

080065f4 <__hexdig_fun>:
 80065f4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80065f8:	2b09      	cmp	r3, #9
 80065fa:	d802      	bhi.n	8006602 <__hexdig_fun+0xe>
 80065fc:	3820      	subs	r0, #32
 80065fe:	b2c0      	uxtb	r0, r0
 8006600:	4770      	bx	lr
 8006602:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006606:	2b05      	cmp	r3, #5
 8006608:	d801      	bhi.n	800660e <__hexdig_fun+0x1a>
 800660a:	3847      	subs	r0, #71	; 0x47
 800660c:	e7f7      	b.n	80065fe <__hexdig_fun+0xa>
 800660e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006612:	2b05      	cmp	r3, #5
 8006614:	d801      	bhi.n	800661a <__hexdig_fun+0x26>
 8006616:	3827      	subs	r0, #39	; 0x27
 8006618:	e7f1      	b.n	80065fe <__hexdig_fun+0xa>
 800661a:	2000      	movs	r0, #0
 800661c:	4770      	bx	lr
	...

08006620 <__gethex>:
 8006620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006624:	ed2d 8b02 	vpush	{d8}
 8006628:	b089      	sub	sp, #36	; 0x24
 800662a:	ee08 0a10 	vmov	s16, r0
 800662e:	9304      	str	r3, [sp, #16]
 8006630:	4bbc      	ldr	r3, [pc, #752]	; (8006924 <__gethex+0x304>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	9301      	str	r3, [sp, #4]
 8006636:	4618      	mov	r0, r3
 8006638:	468b      	mov	fp, r1
 800663a:	4690      	mov	r8, r2
 800663c:	f7f9 fdd0 	bl	80001e0 <strlen>
 8006640:	9b01      	ldr	r3, [sp, #4]
 8006642:	f8db 2000 	ldr.w	r2, [fp]
 8006646:	4403      	add	r3, r0
 8006648:	4682      	mov	sl, r0
 800664a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800664e:	9305      	str	r3, [sp, #20]
 8006650:	1c93      	adds	r3, r2, #2
 8006652:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006656:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800665a:	32fe      	adds	r2, #254	; 0xfe
 800665c:	18d1      	adds	r1, r2, r3
 800665e:	461f      	mov	r7, r3
 8006660:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006664:	9100      	str	r1, [sp, #0]
 8006666:	2830      	cmp	r0, #48	; 0x30
 8006668:	d0f8      	beq.n	800665c <__gethex+0x3c>
 800666a:	f7ff ffc3 	bl	80065f4 <__hexdig_fun>
 800666e:	4604      	mov	r4, r0
 8006670:	2800      	cmp	r0, #0
 8006672:	d13a      	bne.n	80066ea <__gethex+0xca>
 8006674:	9901      	ldr	r1, [sp, #4]
 8006676:	4652      	mov	r2, sl
 8006678:	4638      	mov	r0, r7
 800667a:	f001 f9ed 	bl	8007a58 <strncmp>
 800667e:	4605      	mov	r5, r0
 8006680:	2800      	cmp	r0, #0
 8006682:	d168      	bne.n	8006756 <__gethex+0x136>
 8006684:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006688:	eb07 060a 	add.w	r6, r7, sl
 800668c:	f7ff ffb2 	bl	80065f4 <__hexdig_fun>
 8006690:	2800      	cmp	r0, #0
 8006692:	d062      	beq.n	800675a <__gethex+0x13a>
 8006694:	4633      	mov	r3, r6
 8006696:	7818      	ldrb	r0, [r3, #0]
 8006698:	2830      	cmp	r0, #48	; 0x30
 800669a:	461f      	mov	r7, r3
 800669c:	f103 0301 	add.w	r3, r3, #1
 80066a0:	d0f9      	beq.n	8006696 <__gethex+0x76>
 80066a2:	f7ff ffa7 	bl	80065f4 <__hexdig_fun>
 80066a6:	2301      	movs	r3, #1
 80066a8:	fab0 f480 	clz	r4, r0
 80066ac:	0964      	lsrs	r4, r4, #5
 80066ae:	4635      	mov	r5, r6
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	463a      	mov	r2, r7
 80066b4:	4616      	mov	r6, r2
 80066b6:	3201      	adds	r2, #1
 80066b8:	7830      	ldrb	r0, [r6, #0]
 80066ba:	f7ff ff9b 	bl	80065f4 <__hexdig_fun>
 80066be:	2800      	cmp	r0, #0
 80066c0:	d1f8      	bne.n	80066b4 <__gethex+0x94>
 80066c2:	9901      	ldr	r1, [sp, #4]
 80066c4:	4652      	mov	r2, sl
 80066c6:	4630      	mov	r0, r6
 80066c8:	f001 f9c6 	bl	8007a58 <strncmp>
 80066cc:	b980      	cbnz	r0, 80066f0 <__gethex+0xd0>
 80066ce:	b94d      	cbnz	r5, 80066e4 <__gethex+0xc4>
 80066d0:	eb06 050a 	add.w	r5, r6, sl
 80066d4:	462a      	mov	r2, r5
 80066d6:	4616      	mov	r6, r2
 80066d8:	3201      	adds	r2, #1
 80066da:	7830      	ldrb	r0, [r6, #0]
 80066dc:	f7ff ff8a 	bl	80065f4 <__hexdig_fun>
 80066e0:	2800      	cmp	r0, #0
 80066e2:	d1f8      	bne.n	80066d6 <__gethex+0xb6>
 80066e4:	1bad      	subs	r5, r5, r6
 80066e6:	00ad      	lsls	r5, r5, #2
 80066e8:	e004      	b.n	80066f4 <__gethex+0xd4>
 80066ea:	2400      	movs	r4, #0
 80066ec:	4625      	mov	r5, r4
 80066ee:	e7e0      	b.n	80066b2 <__gethex+0x92>
 80066f0:	2d00      	cmp	r5, #0
 80066f2:	d1f7      	bne.n	80066e4 <__gethex+0xc4>
 80066f4:	7833      	ldrb	r3, [r6, #0]
 80066f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80066fa:	2b50      	cmp	r3, #80	; 0x50
 80066fc:	d13b      	bne.n	8006776 <__gethex+0x156>
 80066fe:	7873      	ldrb	r3, [r6, #1]
 8006700:	2b2b      	cmp	r3, #43	; 0x2b
 8006702:	d02c      	beq.n	800675e <__gethex+0x13e>
 8006704:	2b2d      	cmp	r3, #45	; 0x2d
 8006706:	d02e      	beq.n	8006766 <__gethex+0x146>
 8006708:	1c71      	adds	r1, r6, #1
 800670a:	f04f 0900 	mov.w	r9, #0
 800670e:	7808      	ldrb	r0, [r1, #0]
 8006710:	f7ff ff70 	bl	80065f4 <__hexdig_fun>
 8006714:	1e43      	subs	r3, r0, #1
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b18      	cmp	r3, #24
 800671a:	d82c      	bhi.n	8006776 <__gethex+0x156>
 800671c:	f1a0 0210 	sub.w	r2, r0, #16
 8006720:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006724:	f7ff ff66 	bl	80065f4 <__hexdig_fun>
 8006728:	1e43      	subs	r3, r0, #1
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b18      	cmp	r3, #24
 800672e:	d91d      	bls.n	800676c <__gethex+0x14c>
 8006730:	f1b9 0f00 	cmp.w	r9, #0
 8006734:	d000      	beq.n	8006738 <__gethex+0x118>
 8006736:	4252      	negs	r2, r2
 8006738:	4415      	add	r5, r2
 800673a:	f8cb 1000 	str.w	r1, [fp]
 800673e:	b1e4      	cbz	r4, 800677a <__gethex+0x15a>
 8006740:	9b00      	ldr	r3, [sp, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	bf14      	ite	ne
 8006746:	2700      	movne	r7, #0
 8006748:	2706      	moveq	r7, #6
 800674a:	4638      	mov	r0, r7
 800674c:	b009      	add	sp, #36	; 0x24
 800674e:	ecbd 8b02 	vpop	{d8}
 8006752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006756:	463e      	mov	r6, r7
 8006758:	4625      	mov	r5, r4
 800675a:	2401      	movs	r4, #1
 800675c:	e7ca      	b.n	80066f4 <__gethex+0xd4>
 800675e:	f04f 0900 	mov.w	r9, #0
 8006762:	1cb1      	adds	r1, r6, #2
 8006764:	e7d3      	b.n	800670e <__gethex+0xee>
 8006766:	f04f 0901 	mov.w	r9, #1
 800676a:	e7fa      	b.n	8006762 <__gethex+0x142>
 800676c:	230a      	movs	r3, #10
 800676e:	fb03 0202 	mla	r2, r3, r2, r0
 8006772:	3a10      	subs	r2, #16
 8006774:	e7d4      	b.n	8006720 <__gethex+0x100>
 8006776:	4631      	mov	r1, r6
 8006778:	e7df      	b.n	800673a <__gethex+0x11a>
 800677a:	1bf3      	subs	r3, r6, r7
 800677c:	3b01      	subs	r3, #1
 800677e:	4621      	mov	r1, r4
 8006780:	2b07      	cmp	r3, #7
 8006782:	dc0b      	bgt.n	800679c <__gethex+0x17c>
 8006784:	ee18 0a10 	vmov	r0, s16
 8006788:	f000 fa7e 	bl	8006c88 <_Balloc>
 800678c:	4604      	mov	r4, r0
 800678e:	b940      	cbnz	r0, 80067a2 <__gethex+0x182>
 8006790:	4b65      	ldr	r3, [pc, #404]	; (8006928 <__gethex+0x308>)
 8006792:	4602      	mov	r2, r0
 8006794:	21de      	movs	r1, #222	; 0xde
 8006796:	4865      	ldr	r0, [pc, #404]	; (800692c <__gethex+0x30c>)
 8006798:	f001 f97e 	bl	8007a98 <__assert_func>
 800679c:	3101      	adds	r1, #1
 800679e:	105b      	asrs	r3, r3, #1
 80067a0:	e7ee      	b.n	8006780 <__gethex+0x160>
 80067a2:	f100 0914 	add.w	r9, r0, #20
 80067a6:	f04f 0b00 	mov.w	fp, #0
 80067aa:	f1ca 0301 	rsb	r3, sl, #1
 80067ae:	f8cd 9008 	str.w	r9, [sp, #8]
 80067b2:	f8cd b000 	str.w	fp, [sp]
 80067b6:	9306      	str	r3, [sp, #24]
 80067b8:	42b7      	cmp	r7, r6
 80067ba:	d340      	bcc.n	800683e <__gethex+0x21e>
 80067bc:	9802      	ldr	r0, [sp, #8]
 80067be:	9b00      	ldr	r3, [sp, #0]
 80067c0:	f840 3b04 	str.w	r3, [r0], #4
 80067c4:	eba0 0009 	sub.w	r0, r0, r9
 80067c8:	1080      	asrs	r0, r0, #2
 80067ca:	0146      	lsls	r6, r0, #5
 80067cc:	6120      	str	r0, [r4, #16]
 80067ce:	4618      	mov	r0, r3
 80067d0:	f000 fb50 	bl	8006e74 <__hi0bits>
 80067d4:	1a30      	subs	r0, r6, r0
 80067d6:	f8d8 6000 	ldr.w	r6, [r8]
 80067da:	42b0      	cmp	r0, r6
 80067dc:	dd63      	ble.n	80068a6 <__gethex+0x286>
 80067de:	1b87      	subs	r7, r0, r6
 80067e0:	4639      	mov	r1, r7
 80067e2:	4620      	mov	r0, r4
 80067e4:	f000 feea 	bl	80075bc <__any_on>
 80067e8:	4682      	mov	sl, r0
 80067ea:	b1a8      	cbz	r0, 8006818 <__gethex+0x1f8>
 80067ec:	1e7b      	subs	r3, r7, #1
 80067ee:	1159      	asrs	r1, r3, #5
 80067f0:	f003 021f 	and.w	r2, r3, #31
 80067f4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80067f8:	f04f 0a01 	mov.w	sl, #1
 80067fc:	fa0a f202 	lsl.w	r2, sl, r2
 8006800:	420a      	tst	r2, r1
 8006802:	d009      	beq.n	8006818 <__gethex+0x1f8>
 8006804:	4553      	cmp	r3, sl
 8006806:	dd05      	ble.n	8006814 <__gethex+0x1f4>
 8006808:	1eb9      	subs	r1, r7, #2
 800680a:	4620      	mov	r0, r4
 800680c:	f000 fed6 	bl	80075bc <__any_on>
 8006810:	2800      	cmp	r0, #0
 8006812:	d145      	bne.n	80068a0 <__gethex+0x280>
 8006814:	f04f 0a02 	mov.w	sl, #2
 8006818:	4639      	mov	r1, r7
 800681a:	4620      	mov	r0, r4
 800681c:	f7ff fe98 	bl	8006550 <rshift>
 8006820:	443d      	add	r5, r7
 8006822:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006826:	42ab      	cmp	r3, r5
 8006828:	da4c      	bge.n	80068c4 <__gethex+0x2a4>
 800682a:	ee18 0a10 	vmov	r0, s16
 800682e:	4621      	mov	r1, r4
 8006830:	f000 fa6a 	bl	8006d08 <_Bfree>
 8006834:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006836:	2300      	movs	r3, #0
 8006838:	6013      	str	r3, [r2, #0]
 800683a:	27a3      	movs	r7, #163	; 0xa3
 800683c:	e785      	b.n	800674a <__gethex+0x12a>
 800683e:	1e73      	subs	r3, r6, #1
 8006840:	9a05      	ldr	r2, [sp, #20]
 8006842:	9303      	str	r3, [sp, #12]
 8006844:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006848:	4293      	cmp	r3, r2
 800684a:	d019      	beq.n	8006880 <__gethex+0x260>
 800684c:	f1bb 0f20 	cmp.w	fp, #32
 8006850:	d107      	bne.n	8006862 <__gethex+0x242>
 8006852:	9b02      	ldr	r3, [sp, #8]
 8006854:	9a00      	ldr	r2, [sp, #0]
 8006856:	f843 2b04 	str.w	r2, [r3], #4
 800685a:	9302      	str	r3, [sp, #8]
 800685c:	2300      	movs	r3, #0
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	469b      	mov	fp, r3
 8006862:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006866:	f7ff fec5 	bl	80065f4 <__hexdig_fun>
 800686a:	9b00      	ldr	r3, [sp, #0]
 800686c:	f000 000f 	and.w	r0, r0, #15
 8006870:	fa00 f00b 	lsl.w	r0, r0, fp
 8006874:	4303      	orrs	r3, r0
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	f10b 0b04 	add.w	fp, fp, #4
 800687c:	9b03      	ldr	r3, [sp, #12]
 800687e:	e00d      	b.n	800689c <__gethex+0x27c>
 8006880:	9b03      	ldr	r3, [sp, #12]
 8006882:	9a06      	ldr	r2, [sp, #24]
 8006884:	4413      	add	r3, r2
 8006886:	42bb      	cmp	r3, r7
 8006888:	d3e0      	bcc.n	800684c <__gethex+0x22c>
 800688a:	4618      	mov	r0, r3
 800688c:	9901      	ldr	r1, [sp, #4]
 800688e:	9307      	str	r3, [sp, #28]
 8006890:	4652      	mov	r2, sl
 8006892:	f001 f8e1 	bl	8007a58 <strncmp>
 8006896:	9b07      	ldr	r3, [sp, #28]
 8006898:	2800      	cmp	r0, #0
 800689a:	d1d7      	bne.n	800684c <__gethex+0x22c>
 800689c:	461e      	mov	r6, r3
 800689e:	e78b      	b.n	80067b8 <__gethex+0x198>
 80068a0:	f04f 0a03 	mov.w	sl, #3
 80068a4:	e7b8      	b.n	8006818 <__gethex+0x1f8>
 80068a6:	da0a      	bge.n	80068be <__gethex+0x29e>
 80068a8:	1a37      	subs	r7, r6, r0
 80068aa:	4621      	mov	r1, r4
 80068ac:	ee18 0a10 	vmov	r0, s16
 80068b0:	463a      	mov	r2, r7
 80068b2:	f000 fc45 	bl	8007140 <__lshift>
 80068b6:	1bed      	subs	r5, r5, r7
 80068b8:	4604      	mov	r4, r0
 80068ba:	f100 0914 	add.w	r9, r0, #20
 80068be:	f04f 0a00 	mov.w	sl, #0
 80068c2:	e7ae      	b.n	8006822 <__gethex+0x202>
 80068c4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80068c8:	42a8      	cmp	r0, r5
 80068ca:	dd72      	ble.n	80069b2 <__gethex+0x392>
 80068cc:	1b45      	subs	r5, r0, r5
 80068ce:	42ae      	cmp	r6, r5
 80068d0:	dc36      	bgt.n	8006940 <__gethex+0x320>
 80068d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d02a      	beq.n	8006930 <__gethex+0x310>
 80068da:	2b03      	cmp	r3, #3
 80068dc:	d02c      	beq.n	8006938 <__gethex+0x318>
 80068de:	2b01      	cmp	r3, #1
 80068e0:	d115      	bne.n	800690e <__gethex+0x2ee>
 80068e2:	42ae      	cmp	r6, r5
 80068e4:	d113      	bne.n	800690e <__gethex+0x2ee>
 80068e6:	2e01      	cmp	r6, #1
 80068e8:	d10b      	bne.n	8006902 <__gethex+0x2e2>
 80068ea:	9a04      	ldr	r2, [sp, #16]
 80068ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	2301      	movs	r3, #1
 80068f4:	6123      	str	r3, [r4, #16]
 80068f6:	f8c9 3000 	str.w	r3, [r9]
 80068fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80068fc:	2762      	movs	r7, #98	; 0x62
 80068fe:	601c      	str	r4, [r3, #0]
 8006900:	e723      	b.n	800674a <__gethex+0x12a>
 8006902:	1e71      	subs	r1, r6, #1
 8006904:	4620      	mov	r0, r4
 8006906:	f000 fe59 	bl	80075bc <__any_on>
 800690a:	2800      	cmp	r0, #0
 800690c:	d1ed      	bne.n	80068ea <__gethex+0x2ca>
 800690e:	ee18 0a10 	vmov	r0, s16
 8006912:	4621      	mov	r1, r4
 8006914:	f000 f9f8 	bl	8006d08 <_Bfree>
 8006918:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800691a:	2300      	movs	r3, #0
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	2750      	movs	r7, #80	; 0x50
 8006920:	e713      	b.n	800674a <__gethex+0x12a>
 8006922:	bf00      	nop
 8006924:	08008aa8 	.word	0x08008aa8
 8006928:	08008a2c 	.word	0x08008a2c
 800692c:	08008a3d 	.word	0x08008a3d
 8006930:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1eb      	bne.n	800690e <__gethex+0x2ee>
 8006936:	e7d8      	b.n	80068ea <__gethex+0x2ca>
 8006938:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1d5      	bne.n	80068ea <__gethex+0x2ca>
 800693e:	e7e6      	b.n	800690e <__gethex+0x2ee>
 8006940:	1e6f      	subs	r7, r5, #1
 8006942:	f1ba 0f00 	cmp.w	sl, #0
 8006946:	d131      	bne.n	80069ac <__gethex+0x38c>
 8006948:	b127      	cbz	r7, 8006954 <__gethex+0x334>
 800694a:	4639      	mov	r1, r7
 800694c:	4620      	mov	r0, r4
 800694e:	f000 fe35 	bl	80075bc <__any_on>
 8006952:	4682      	mov	sl, r0
 8006954:	117b      	asrs	r3, r7, #5
 8006956:	2101      	movs	r1, #1
 8006958:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800695c:	f007 071f 	and.w	r7, r7, #31
 8006960:	fa01 f707 	lsl.w	r7, r1, r7
 8006964:	421f      	tst	r7, r3
 8006966:	4629      	mov	r1, r5
 8006968:	4620      	mov	r0, r4
 800696a:	bf18      	it	ne
 800696c:	f04a 0a02 	orrne.w	sl, sl, #2
 8006970:	1b76      	subs	r6, r6, r5
 8006972:	f7ff fded 	bl	8006550 <rshift>
 8006976:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800697a:	2702      	movs	r7, #2
 800697c:	f1ba 0f00 	cmp.w	sl, #0
 8006980:	d048      	beq.n	8006a14 <__gethex+0x3f4>
 8006982:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006986:	2b02      	cmp	r3, #2
 8006988:	d015      	beq.n	80069b6 <__gethex+0x396>
 800698a:	2b03      	cmp	r3, #3
 800698c:	d017      	beq.n	80069be <__gethex+0x39e>
 800698e:	2b01      	cmp	r3, #1
 8006990:	d109      	bne.n	80069a6 <__gethex+0x386>
 8006992:	f01a 0f02 	tst.w	sl, #2
 8006996:	d006      	beq.n	80069a6 <__gethex+0x386>
 8006998:	f8d9 0000 	ldr.w	r0, [r9]
 800699c:	ea4a 0a00 	orr.w	sl, sl, r0
 80069a0:	f01a 0f01 	tst.w	sl, #1
 80069a4:	d10e      	bne.n	80069c4 <__gethex+0x3a4>
 80069a6:	f047 0710 	orr.w	r7, r7, #16
 80069aa:	e033      	b.n	8006a14 <__gethex+0x3f4>
 80069ac:	f04f 0a01 	mov.w	sl, #1
 80069b0:	e7d0      	b.n	8006954 <__gethex+0x334>
 80069b2:	2701      	movs	r7, #1
 80069b4:	e7e2      	b.n	800697c <__gethex+0x35c>
 80069b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069b8:	f1c3 0301 	rsb	r3, r3, #1
 80069bc:	9315      	str	r3, [sp, #84]	; 0x54
 80069be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d0f0      	beq.n	80069a6 <__gethex+0x386>
 80069c4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80069c8:	f104 0314 	add.w	r3, r4, #20
 80069cc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80069d0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80069d4:	f04f 0c00 	mov.w	ip, #0
 80069d8:	4618      	mov	r0, r3
 80069da:	f853 2b04 	ldr.w	r2, [r3], #4
 80069de:	f1b2 3fff 	cmp.w	r2, #4294967295
 80069e2:	d01c      	beq.n	8006a1e <__gethex+0x3fe>
 80069e4:	3201      	adds	r2, #1
 80069e6:	6002      	str	r2, [r0, #0]
 80069e8:	2f02      	cmp	r7, #2
 80069ea:	f104 0314 	add.w	r3, r4, #20
 80069ee:	d13f      	bne.n	8006a70 <__gethex+0x450>
 80069f0:	f8d8 2000 	ldr.w	r2, [r8]
 80069f4:	3a01      	subs	r2, #1
 80069f6:	42b2      	cmp	r2, r6
 80069f8:	d10a      	bne.n	8006a10 <__gethex+0x3f0>
 80069fa:	1171      	asrs	r1, r6, #5
 80069fc:	2201      	movs	r2, #1
 80069fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006a02:	f006 061f 	and.w	r6, r6, #31
 8006a06:	fa02 f606 	lsl.w	r6, r2, r6
 8006a0a:	421e      	tst	r6, r3
 8006a0c:	bf18      	it	ne
 8006a0e:	4617      	movne	r7, r2
 8006a10:	f047 0720 	orr.w	r7, r7, #32
 8006a14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a16:	601c      	str	r4, [r3, #0]
 8006a18:	9b04      	ldr	r3, [sp, #16]
 8006a1a:	601d      	str	r5, [r3, #0]
 8006a1c:	e695      	b.n	800674a <__gethex+0x12a>
 8006a1e:	4299      	cmp	r1, r3
 8006a20:	f843 cc04 	str.w	ip, [r3, #-4]
 8006a24:	d8d8      	bhi.n	80069d8 <__gethex+0x3b8>
 8006a26:	68a3      	ldr	r3, [r4, #8]
 8006a28:	459b      	cmp	fp, r3
 8006a2a:	db19      	blt.n	8006a60 <__gethex+0x440>
 8006a2c:	6861      	ldr	r1, [r4, #4]
 8006a2e:	ee18 0a10 	vmov	r0, s16
 8006a32:	3101      	adds	r1, #1
 8006a34:	f000 f928 	bl	8006c88 <_Balloc>
 8006a38:	4681      	mov	r9, r0
 8006a3a:	b918      	cbnz	r0, 8006a44 <__gethex+0x424>
 8006a3c:	4b1a      	ldr	r3, [pc, #104]	; (8006aa8 <__gethex+0x488>)
 8006a3e:	4602      	mov	r2, r0
 8006a40:	2184      	movs	r1, #132	; 0x84
 8006a42:	e6a8      	b.n	8006796 <__gethex+0x176>
 8006a44:	6922      	ldr	r2, [r4, #16]
 8006a46:	3202      	adds	r2, #2
 8006a48:	f104 010c 	add.w	r1, r4, #12
 8006a4c:	0092      	lsls	r2, r2, #2
 8006a4e:	300c      	adds	r0, #12
 8006a50:	f000 f90c 	bl	8006c6c <memcpy>
 8006a54:	4621      	mov	r1, r4
 8006a56:	ee18 0a10 	vmov	r0, s16
 8006a5a:	f000 f955 	bl	8006d08 <_Bfree>
 8006a5e:	464c      	mov	r4, r9
 8006a60:	6923      	ldr	r3, [r4, #16]
 8006a62:	1c5a      	adds	r2, r3, #1
 8006a64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006a68:	6122      	str	r2, [r4, #16]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	615a      	str	r2, [r3, #20]
 8006a6e:	e7bb      	b.n	80069e8 <__gethex+0x3c8>
 8006a70:	6922      	ldr	r2, [r4, #16]
 8006a72:	455a      	cmp	r2, fp
 8006a74:	dd0b      	ble.n	8006a8e <__gethex+0x46e>
 8006a76:	2101      	movs	r1, #1
 8006a78:	4620      	mov	r0, r4
 8006a7a:	f7ff fd69 	bl	8006550 <rshift>
 8006a7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006a82:	3501      	adds	r5, #1
 8006a84:	42ab      	cmp	r3, r5
 8006a86:	f6ff aed0 	blt.w	800682a <__gethex+0x20a>
 8006a8a:	2701      	movs	r7, #1
 8006a8c:	e7c0      	b.n	8006a10 <__gethex+0x3f0>
 8006a8e:	f016 061f 	ands.w	r6, r6, #31
 8006a92:	d0fa      	beq.n	8006a8a <__gethex+0x46a>
 8006a94:	449a      	add	sl, r3
 8006a96:	f1c6 0620 	rsb	r6, r6, #32
 8006a9a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006a9e:	f000 f9e9 	bl	8006e74 <__hi0bits>
 8006aa2:	42b0      	cmp	r0, r6
 8006aa4:	dbe7      	blt.n	8006a76 <__gethex+0x456>
 8006aa6:	e7f0      	b.n	8006a8a <__gethex+0x46a>
 8006aa8:	08008a2c 	.word	0x08008a2c

08006aac <L_shift>:
 8006aac:	f1c2 0208 	rsb	r2, r2, #8
 8006ab0:	0092      	lsls	r2, r2, #2
 8006ab2:	b570      	push	{r4, r5, r6, lr}
 8006ab4:	f1c2 0620 	rsb	r6, r2, #32
 8006ab8:	6843      	ldr	r3, [r0, #4]
 8006aba:	6804      	ldr	r4, [r0, #0]
 8006abc:	fa03 f506 	lsl.w	r5, r3, r6
 8006ac0:	432c      	orrs	r4, r5
 8006ac2:	40d3      	lsrs	r3, r2
 8006ac4:	6004      	str	r4, [r0, #0]
 8006ac6:	f840 3f04 	str.w	r3, [r0, #4]!
 8006aca:	4288      	cmp	r0, r1
 8006acc:	d3f4      	bcc.n	8006ab8 <L_shift+0xc>
 8006ace:	bd70      	pop	{r4, r5, r6, pc}

08006ad0 <__match>:
 8006ad0:	b530      	push	{r4, r5, lr}
 8006ad2:	6803      	ldr	r3, [r0, #0]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ada:	b914      	cbnz	r4, 8006ae2 <__match+0x12>
 8006adc:	6003      	str	r3, [r0, #0]
 8006ade:	2001      	movs	r0, #1
 8006ae0:	bd30      	pop	{r4, r5, pc}
 8006ae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ae6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006aea:	2d19      	cmp	r5, #25
 8006aec:	bf98      	it	ls
 8006aee:	3220      	addls	r2, #32
 8006af0:	42a2      	cmp	r2, r4
 8006af2:	d0f0      	beq.n	8006ad6 <__match+0x6>
 8006af4:	2000      	movs	r0, #0
 8006af6:	e7f3      	b.n	8006ae0 <__match+0x10>

08006af8 <__hexnan>:
 8006af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006afc:	680b      	ldr	r3, [r1, #0]
 8006afe:	6801      	ldr	r1, [r0, #0]
 8006b00:	115e      	asrs	r6, r3, #5
 8006b02:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006b06:	f013 031f 	ands.w	r3, r3, #31
 8006b0a:	b087      	sub	sp, #28
 8006b0c:	bf18      	it	ne
 8006b0e:	3604      	addne	r6, #4
 8006b10:	2500      	movs	r5, #0
 8006b12:	1f37      	subs	r7, r6, #4
 8006b14:	4682      	mov	sl, r0
 8006b16:	4690      	mov	r8, r2
 8006b18:	9301      	str	r3, [sp, #4]
 8006b1a:	f846 5c04 	str.w	r5, [r6, #-4]
 8006b1e:	46b9      	mov	r9, r7
 8006b20:	463c      	mov	r4, r7
 8006b22:	9502      	str	r5, [sp, #8]
 8006b24:	46ab      	mov	fp, r5
 8006b26:	784a      	ldrb	r2, [r1, #1]
 8006b28:	1c4b      	adds	r3, r1, #1
 8006b2a:	9303      	str	r3, [sp, #12]
 8006b2c:	b342      	cbz	r2, 8006b80 <__hexnan+0x88>
 8006b2e:	4610      	mov	r0, r2
 8006b30:	9105      	str	r1, [sp, #20]
 8006b32:	9204      	str	r2, [sp, #16]
 8006b34:	f7ff fd5e 	bl	80065f4 <__hexdig_fun>
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	d14f      	bne.n	8006bdc <__hexnan+0xe4>
 8006b3c:	9a04      	ldr	r2, [sp, #16]
 8006b3e:	9905      	ldr	r1, [sp, #20]
 8006b40:	2a20      	cmp	r2, #32
 8006b42:	d818      	bhi.n	8006b76 <__hexnan+0x7e>
 8006b44:	9b02      	ldr	r3, [sp, #8]
 8006b46:	459b      	cmp	fp, r3
 8006b48:	dd13      	ble.n	8006b72 <__hexnan+0x7a>
 8006b4a:	454c      	cmp	r4, r9
 8006b4c:	d206      	bcs.n	8006b5c <__hexnan+0x64>
 8006b4e:	2d07      	cmp	r5, #7
 8006b50:	dc04      	bgt.n	8006b5c <__hexnan+0x64>
 8006b52:	462a      	mov	r2, r5
 8006b54:	4649      	mov	r1, r9
 8006b56:	4620      	mov	r0, r4
 8006b58:	f7ff ffa8 	bl	8006aac <L_shift>
 8006b5c:	4544      	cmp	r4, r8
 8006b5e:	d950      	bls.n	8006c02 <__hexnan+0x10a>
 8006b60:	2300      	movs	r3, #0
 8006b62:	f1a4 0904 	sub.w	r9, r4, #4
 8006b66:	f844 3c04 	str.w	r3, [r4, #-4]
 8006b6a:	f8cd b008 	str.w	fp, [sp, #8]
 8006b6e:	464c      	mov	r4, r9
 8006b70:	461d      	mov	r5, r3
 8006b72:	9903      	ldr	r1, [sp, #12]
 8006b74:	e7d7      	b.n	8006b26 <__hexnan+0x2e>
 8006b76:	2a29      	cmp	r2, #41	; 0x29
 8006b78:	d156      	bne.n	8006c28 <__hexnan+0x130>
 8006b7a:	3102      	adds	r1, #2
 8006b7c:	f8ca 1000 	str.w	r1, [sl]
 8006b80:	f1bb 0f00 	cmp.w	fp, #0
 8006b84:	d050      	beq.n	8006c28 <__hexnan+0x130>
 8006b86:	454c      	cmp	r4, r9
 8006b88:	d206      	bcs.n	8006b98 <__hexnan+0xa0>
 8006b8a:	2d07      	cmp	r5, #7
 8006b8c:	dc04      	bgt.n	8006b98 <__hexnan+0xa0>
 8006b8e:	462a      	mov	r2, r5
 8006b90:	4649      	mov	r1, r9
 8006b92:	4620      	mov	r0, r4
 8006b94:	f7ff ff8a 	bl	8006aac <L_shift>
 8006b98:	4544      	cmp	r4, r8
 8006b9a:	d934      	bls.n	8006c06 <__hexnan+0x10e>
 8006b9c:	f1a8 0204 	sub.w	r2, r8, #4
 8006ba0:	4623      	mov	r3, r4
 8006ba2:	f853 1b04 	ldr.w	r1, [r3], #4
 8006ba6:	f842 1f04 	str.w	r1, [r2, #4]!
 8006baa:	429f      	cmp	r7, r3
 8006bac:	d2f9      	bcs.n	8006ba2 <__hexnan+0xaa>
 8006bae:	1b3b      	subs	r3, r7, r4
 8006bb0:	f023 0303 	bic.w	r3, r3, #3
 8006bb4:	3304      	adds	r3, #4
 8006bb6:	3401      	adds	r4, #1
 8006bb8:	3e03      	subs	r6, #3
 8006bba:	42b4      	cmp	r4, r6
 8006bbc:	bf88      	it	hi
 8006bbe:	2304      	movhi	r3, #4
 8006bc0:	4443      	add	r3, r8
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f843 2b04 	str.w	r2, [r3], #4
 8006bc8:	429f      	cmp	r7, r3
 8006bca:	d2fb      	bcs.n	8006bc4 <__hexnan+0xcc>
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	b91b      	cbnz	r3, 8006bd8 <__hexnan+0xe0>
 8006bd0:	4547      	cmp	r7, r8
 8006bd2:	d127      	bne.n	8006c24 <__hexnan+0x12c>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	603b      	str	r3, [r7, #0]
 8006bd8:	2005      	movs	r0, #5
 8006bda:	e026      	b.n	8006c2a <__hexnan+0x132>
 8006bdc:	3501      	adds	r5, #1
 8006bde:	2d08      	cmp	r5, #8
 8006be0:	f10b 0b01 	add.w	fp, fp, #1
 8006be4:	dd06      	ble.n	8006bf4 <__hexnan+0xfc>
 8006be6:	4544      	cmp	r4, r8
 8006be8:	d9c3      	bls.n	8006b72 <__hexnan+0x7a>
 8006bea:	2300      	movs	r3, #0
 8006bec:	f844 3c04 	str.w	r3, [r4, #-4]
 8006bf0:	2501      	movs	r5, #1
 8006bf2:	3c04      	subs	r4, #4
 8006bf4:	6822      	ldr	r2, [r4, #0]
 8006bf6:	f000 000f 	and.w	r0, r0, #15
 8006bfa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006bfe:	6022      	str	r2, [r4, #0]
 8006c00:	e7b7      	b.n	8006b72 <__hexnan+0x7a>
 8006c02:	2508      	movs	r5, #8
 8006c04:	e7b5      	b.n	8006b72 <__hexnan+0x7a>
 8006c06:	9b01      	ldr	r3, [sp, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d0df      	beq.n	8006bcc <__hexnan+0xd4>
 8006c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8006c10:	f1c3 0320 	rsb	r3, r3, #32
 8006c14:	fa22 f303 	lsr.w	r3, r2, r3
 8006c18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006c1c:	401a      	ands	r2, r3
 8006c1e:	f846 2c04 	str.w	r2, [r6, #-4]
 8006c22:	e7d3      	b.n	8006bcc <__hexnan+0xd4>
 8006c24:	3f04      	subs	r7, #4
 8006c26:	e7d1      	b.n	8006bcc <__hexnan+0xd4>
 8006c28:	2004      	movs	r0, #4
 8006c2a:	b007      	add	sp, #28
 8006c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c30 <_localeconv_r>:
 8006c30:	4800      	ldr	r0, [pc, #0]	; (8006c34 <_localeconv_r+0x4>)
 8006c32:	4770      	bx	lr
 8006c34:	20000164 	.word	0x20000164

08006c38 <malloc>:
 8006c38:	4b02      	ldr	r3, [pc, #8]	; (8006c44 <malloc+0xc>)
 8006c3a:	4601      	mov	r1, r0
 8006c3c:	6818      	ldr	r0, [r3, #0]
 8006c3e:	f000 bd3d 	b.w	80076bc <_malloc_r>
 8006c42:	bf00      	nop
 8006c44:	2000000c 	.word	0x2000000c

08006c48 <__ascii_mbtowc>:
 8006c48:	b082      	sub	sp, #8
 8006c4a:	b901      	cbnz	r1, 8006c4e <__ascii_mbtowc+0x6>
 8006c4c:	a901      	add	r1, sp, #4
 8006c4e:	b142      	cbz	r2, 8006c62 <__ascii_mbtowc+0x1a>
 8006c50:	b14b      	cbz	r3, 8006c66 <__ascii_mbtowc+0x1e>
 8006c52:	7813      	ldrb	r3, [r2, #0]
 8006c54:	600b      	str	r3, [r1, #0]
 8006c56:	7812      	ldrb	r2, [r2, #0]
 8006c58:	1e10      	subs	r0, r2, #0
 8006c5a:	bf18      	it	ne
 8006c5c:	2001      	movne	r0, #1
 8006c5e:	b002      	add	sp, #8
 8006c60:	4770      	bx	lr
 8006c62:	4610      	mov	r0, r2
 8006c64:	e7fb      	b.n	8006c5e <__ascii_mbtowc+0x16>
 8006c66:	f06f 0001 	mvn.w	r0, #1
 8006c6a:	e7f8      	b.n	8006c5e <__ascii_mbtowc+0x16>

08006c6c <memcpy>:
 8006c6c:	440a      	add	r2, r1
 8006c6e:	4291      	cmp	r1, r2
 8006c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c74:	d100      	bne.n	8006c78 <memcpy+0xc>
 8006c76:	4770      	bx	lr
 8006c78:	b510      	push	{r4, lr}
 8006c7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c82:	4291      	cmp	r1, r2
 8006c84:	d1f9      	bne.n	8006c7a <memcpy+0xe>
 8006c86:	bd10      	pop	{r4, pc}

08006c88 <_Balloc>:
 8006c88:	b570      	push	{r4, r5, r6, lr}
 8006c8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006c8c:	4604      	mov	r4, r0
 8006c8e:	460d      	mov	r5, r1
 8006c90:	b976      	cbnz	r6, 8006cb0 <_Balloc+0x28>
 8006c92:	2010      	movs	r0, #16
 8006c94:	f7ff ffd0 	bl	8006c38 <malloc>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	6260      	str	r0, [r4, #36]	; 0x24
 8006c9c:	b920      	cbnz	r0, 8006ca8 <_Balloc+0x20>
 8006c9e:	4b18      	ldr	r3, [pc, #96]	; (8006d00 <_Balloc+0x78>)
 8006ca0:	4818      	ldr	r0, [pc, #96]	; (8006d04 <_Balloc+0x7c>)
 8006ca2:	2166      	movs	r1, #102	; 0x66
 8006ca4:	f000 fef8 	bl	8007a98 <__assert_func>
 8006ca8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cac:	6006      	str	r6, [r0, #0]
 8006cae:	60c6      	str	r6, [r0, #12]
 8006cb0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006cb2:	68f3      	ldr	r3, [r6, #12]
 8006cb4:	b183      	cbz	r3, 8006cd8 <_Balloc+0x50>
 8006cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cbe:	b9b8      	cbnz	r0, 8006cf0 <_Balloc+0x68>
 8006cc0:	2101      	movs	r1, #1
 8006cc2:	fa01 f605 	lsl.w	r6, r1, r5
 8006cc6:	1d72      	adds	r2, r6, #5
 8006cc8:	0092      	lsls	r2, r2, #2
 8006cca:	4620      	mov	r0, r4
 8006ccc:	f000 fc97 	bl	80075fe <_calloc_r>
 8006cd0:	b160      	cbz	r0, 8006cec <_Balloc+0x64>
 8006cd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cd6:	e00e      	b.n	8006cf6 <_Balloc+0x6e>
 8006cd8:	2221      	movs	r2, #33	; 0x21
 8006cda:	2104      	movs	r1, #4
 8006cdc:	4620      	mov	r0, r4
 8006cde:	f000 fc8e 	bl	80075fe <_calloc_r>
 8006ce2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ce4:	60f0      	str	r0, [r6, #12]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1e4      	bne.n	8006cb6 <_Balloc+0x2e>
 8006cec:	2000      	movs	r0, #0
 8006cee:	bd70      	pop	{r4, r5, r6, pc}
 8006cf0:	6802      	ldr	r2, [r0, #0]
 8006cf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006cfc:	e7f7      	b.n	8006cee <_Balloc+0x66>
 8006cfe:	bf00      	nop
 8006d00:	080089b6 	.word	0x080089b6
 8006d04:	08008abc 	.word	0x08008abc

08006d08 <_Bfree>:
 8006d08:	b570      	push	{r4, r5, r6, lr}
 8006d0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006d0c:	4605      	mov	r5, r0
 8006d0e:	460c      	mov	r4, r1
 8006d10:	b976      	cbnz	r6, 8006d30 <_Bfree+0x28>
 8006d12:	2010      	movs	r0, #16
 8006d14:	f7ff ff90 	bl	8006c38 <malloc>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	6268      	str	r0, [r5, #36]	; 0x24
 8006d1c:	b920      	cbnz	r0, 8006d28 <_Bfree+0x20>
 8006d1e:	4b09      	ldr	r3, [pc, #36]	; (8006d44 <_Bfree+0x3c>)
 8006d20:	4809      	ldr	r0, [pc, #36]	; (8006d48 <_Bfree+0x40>)
 8006d22:	218a      	movs	r1, #138	; 0x8a
 8006d24:	f000 feb8 	bl	8007a98 <__assert_func>
 8006d28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d2c:	6006      	str	r6, [r0, #0]
 8006d2e:	60c6      	str	r6, [r0, #12]
 8006d30:	b13c      	cbz	r4, 8006d42 <_Bfree+0x3a>
 8006d32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006d34:	6862      	ldr	r2, [r4, #4]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d3c:	6021      	str	r1, [r4, #0]
 8006d3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d42:	bd70      	pop	{r4, r5, r6, pc}
 8006d44:	080089b6 	.word	0x080089b6
 8006d48:	08008abc 	.word	0x08008abc

08006d4c <__multadd>:
 8006d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d50:	690e      	ldr	r6, [r1, #16]
 8006d52:	4607      	mov	r7, r0
 8006d54:	4698      	mov	r8, r3
 8006d56:	460c      	mov	r4, r1
 8006d58:	f101 0014 	add.w	r0, r1, #20
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	6805      	ldr	r5, [r0, #0]
 8006d60:	b2a9      	uxth	r1, r5
 8006d62:	fb02 8101 	mla	r1, r2, r1, r8
 8006d66:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006d6a:	0c2d      	lsrs	r5, r5, #16
 8006d6c:	fb02 c505 	mla	r5, r2, r5, ip
 8006d70:	b289      	uxth	r1, r1
 8006d72:	3301      	adds	r3, #1
 8006d74:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006d78:	429e      	cmp	r6, r3
 8006d7a:	f840 1b04 	str.w	r1, [r0], #4
 8006d7e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006d82:	dcec      	bgt.n	8006d5e <__multadd+0x12>
 8006d84:	f1b8 0f00 	cmp.w	r8, #0
 8006d88:	d022      	beq.n	8006dd0 <__multadd+0x84>
 8006d8a:	68a3      	ldr	r3, [r4, #8]
 8006d8c:	42b3      	cmp	r3, r6
 8006d8e:	dc19      	bgt.n	8006dc4 <__multadd+0x78>
 8006d90:	6861      	ldr	r1, [r4, #4]
 8006d92:	4638      	mov	r0, r7
 8006d94:	3101      	adds	r1, #1
 8006d96:	f7ff ff77 	bl	8006c88 <_Balloc>
 8006d9a:	4605      	mov	r5, r0
 8006d9c:	b928      	cbnz	r0, 8006daa <__multadd+0x5e>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	4b0d      	ldr	r3, [pc, #52]	; (8006dd8 <__multadd+0x8c>)
 8006da2:	480e      	ldr	r0, [pc, #56]	; (8006ddc <__multadd+0x90>)
 8006da4:	21b5      	movs	r1, #181	; 0xb5
 8006da6:	f000 fe77 	bl	8007a98 <__assert_func>
 8006daa:	6922      	ldr	r2, [r4, #16]
 8006dac:	3202      	adds	r2, #2
 8006dae:	f104 010c 	add.w	r1, r4, #12
 8006db2:	0092      	lsls	r2, r2, #2
 8006db4:	300c      	adds	r0, #12
 8006db6:	f7ff ff59 	bl	8006c6c <memcpy>
 8006dba:	4621      	mov	r1, r4
 8006dbc:	4638      	mov	r0, r7
 8006dbe:	f7ff ffa3 	bl	8006d08 <_Bfree>
 8006dc2:	462c      	mov	r4, r5
 8006dc4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006dc8:	3601      	adds	r6, #1
 8006dca:	f8c3 8014 	str.w	r8, [r3, #20]
 8006dce:	6126      	str	r6, [r4, #16]
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dd6:	bf00      	nop
 8006dd8:	08008a2c 	.word	0x08008a2c
 8006ddc:	08008abc 	.word	0x08008abc

08006de0 <__s2b>:
 8006de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006de4:	460c      	mov	r4, r1
 8006de6:	4615      	mov	r5, r2
 8006de8:	461f      	mov	r7, r3
 8006dea:	2209      	movs	r2, #9
 8006dec:	3308      	adds	r3, #8
 8006dee:	4606      	mov	r6, r0
 8006df0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006df4:	2100      	movs	r1, #0
 8006df6:	2201      	movs	r2, #1
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	db09      	blt.n	8006e10 <__s2b+0x30>
 8006dfc:	4630      	mov	r0, r6
 8006dfe:	f7ff ff43 	bl	8006c88 <_Balloc>
 8006e02:	b940      	cbnz	r0, 8006e16 <__s2b+0x36>
 8006e04:	4602      	mov	r2, r0
 8006e06:	4b19      	ldr	r3, [pc, #100]	; (8006e6c <__s2b+0x8c>)
 8006e08:	4819      	ldr	r0, [pc, #100]	; (8006e70 <__s2b+0x90>)
 8006e0a:	21ce      	movs	r1, #206	; 0xce
 8006e0c:	f000 fe44 	bl	8007a98 <__assert_func>
 8006e10:	0052      	lsls	r2, r2, #1
 8006e12:	3101      	adds	r1, #1
 8006e14:	e7f0      	b.n	8006df8 <__s2b+0x18>
 8006e16:	9b08      	ldr	r3, [sp, #32]
 8006e18:	6143      	str	r3, [r0, #20]
 8006e1a:	2d09      	cmp	r5, #9
 8006e1c:	f04f 0301 	mov.w	r3, #1
 8006e20:	6103      	str	r3, [r0, #16]
 8006e22:	dd16      	ble.n	8006e52 <__s2b+0x72>
 8006e24:	f104 0909 	add.w	r9, r4, #9
 8006e28:	46c8      	mov	r8, r9
 8006e2a:	442c      	add	r4, r5
 8006e2c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006e30:	4601      	mov	r1, r0
 8006e32:	3b30      	subs	r3, #48	; 0x30
 8006e34:	220a      	movs	r2, #10
 8006e36:	4630      	mov	r0, r6
 8006e38:	f7ff ff88 	bl	8006d4c <__multadd>
 8006e3c:	45a0      	cmp	r8, r4
 8006e3e:	d1f5      	bne.n	8006e2c <__s2b+0x4c>
 8006e40:	f1a5 0408 	sub.w	r4, r5, #8
 8006e44:	444c      	add	r4, r9
 8006e46:	1b2d      	subs	r5, r5, r4
 8006e48:	1963      	adds	r3, r4, r5
 8006e4a:	42bb      	cmp	r3, r7
 8006e4c:	db04      	blt.n	8006e58 <__s2b+0x78>
 8006e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e52:	340a      	adds	r4, #10
 8006e54:	2509      	movs	r5, #9
 8006e56:	e7f6      	b.n	8006e46 <__s2b+0x66>
 8006e58:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e5c:	4601      	mov	r1, r0
 8006e5e:	3b30      	subs	r3, #48	; 0x30
 8006e60:	220a      	movs	r2, #10
 8006e62:	4630      	mov	r0, r6
 8006e64:	f7ff ff72 	bl	8006d4c <__multadd>
 8006e68:	e7ee      	b.n	8006e48 <__s2b+0x68>
 8006e6a:	bf00      	nop
 8006e6c:	08008a2c 	.word	0x08008a2c
 8006e70:	08008abc 	.word	0x08008abc

08006e74 <__hi0bits>:
 8006e74:	0c03      	lsrs	r3, r0, #16
 8006e76:	041b      	lsls	r3, r3, #16
 8006e78:	b9d3      	cbnz	r3, 8006eb0 <__hi0bits+0x3c>
 8006e7a:	0400      	lsls	r0, r0, #16
 8006e7c:	2310      	movs	r3, #16
 8006e7e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006e82:	bf04      	itt	eq
 8006e84:	0200      	lsleq	r0, r0, #8
 8006e86:	3308      	addeq	r3, #8
 8006e88:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006e8c:	bf04      	itt	eq
 8006e8e:	0100      	lsleq	r0, r0, #4
 8006e90:	3304      	addeq	r3, #4
 8006e92:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006e96:	bf04      	itt	eq
 8006e98:	0080      	lsleq	r0, r0, #2
 8006e9a:	3302      	addeq	r3, #2
 8006e9c:	2800      	cmp	r0, #0
 8006e9e:	db05      	blt.n	8006eac <__hi0bits+0x38>
 8006ea0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006ea4:	f103 0301 	add.w	r3, r3, #1
 8006ea8:	bf08      	it	eq
 8006eaa:	2320      	moveq	r3, #32
 8006eac:	4618      	mov	r0, r3
 8006eae:	4770      	bx	lr
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	e7e4      	b.n	8006e7e <__hi0bits+0xa>

08006eb4 <__lo0bits>:
 8006eb4:	6803      	ldr	r3, [r0, #0]
 8006eb6:	f013 0207 	ands.w	r2, r3, #7
 8006eba:	4601      	mov	r1, r0
 8006ebc:	d00b      	beq.n	8006ed6 <__lo0bits+0x22>
 8006ebe:	07da      	lsls	r2, r3, #31
 8006ec0:	d424      	bmi.n	8006f0c <__lo0bits+0x58>
 8006ec2:	0798      	lsls	r0, r3, #30
 8006ec4:	bf49      	itett	mi
 8006ec6:	085b      	lsrmi	r3, r3, #1
 8006ec8:	089b      	lsrpl	r3, r3, #2
 8006eca:	2001      	movmi	r0, #1
 8006ecc:	600b      	strmi	r3, [r1, #0]
 8006ece:	bf5c      	itt	pl
 8006ed0:	600b      	strpl	r3, [r1, #0]
 8006ed2:	2002      	movpl	r0, #2
 8006ed4:	4770      	bx	lr
 8006ed6:	b298      	uxth	r0, r3
 8006ed8:	b9b0      	cbnz	r0, 8006f08 <__lo0bits+0x54>
 8006eda:	0c1b      	lsrs	r3, r3, #16
 8006edc:	2010      	movs	r0, #16
 8006ede:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006ee2:	bf04      	itt	eq
 8006ee4:	0a1b      	lsreq	r3, r3, #8
 8006ee6:	3008      	addeq	r0, #8
 8006ee8:	071a      	lsls	r2, r3, #28
 8006eea:	bf04      	itt	eq
 8006eec:	091b      	lsreq	r3, r3, #4
 8006eee:	3004      	addeq	r0, #4
 8006ef0:	079a      	lsls	r2, r3, #30
 8006ef2:	bf04      	itt	eq
 8006ef4:	089b      	lsreq	r3, r3, #2
 8006ef6:	3002      	addeq	r0, #2
 8006ef8:	07da      	lsls	r2, r3, #31
 8006efa:	d403      	bmi.n	8006f04 <__lo0bits+0x50>
 8006efc:	085b      	lsrs	r3, r3, #1
 8006efe:	f100 0001 	add.w	r0, r0, #1
 8006f02:	d005      	beq.n	8006f10 <__lo0bits+0x5c>
 8006f04:	600b      	str	r3, [r1, #0]
 8006f06:	4770      	bx	lr
 8006f08:	4610      	mov	r0, r2
 8006f0a:	e7e8      	b.n	8006ede <__lo0bits+0x2a>
 8006f0c:	2000      	movs	r0, #0
 8006f0e:	4770      	bx	lr
 8006f10:	2020      	movs	r0, #32
 8006f12:	4770      	bx	lr

08006f14 <__i2b>:
 8006f14:	b510      	push	{r4, lr}
 8006f16:	460c      	mov	r4, r1
 8006f18:	2101      	movs	r1, #1
 8006f1a:	f7ff feb5 	bl	8006c88 <_Balloc>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	b928      	cbnz	r0, 8006f2e <__i2b+0x1a>
 8006f22:	4b05      	ldr	r3, [pc, #20]	; (8006f38 <__i2b+0x24>)
 8006f24:	4805      	ldr	r0, [pc, #20]	; (8006f3c <__i2b+0x28>)
 8006f26:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006f2a:	f000 fdb5 	bl	8007a98 <__assert_func>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	6144      	str	r4, [r0, #20]
 8006f32:	6103      	str	r3, [r0, #16]
 8006f34:	bd10      	pop	{r4, pc}
 8006f36:	bf00      	nop
 8006f38:	08008a2c 	.word	0x08008a2c
 8006f3c:	08008abc 	.word	0x08008abc

08006f40 <__multiply>:
 8006f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f44:	4614      	mov	r4, r2
 8006f46:	690a      	ldr	r2, [r1, #16]
 8006f48:	6923      	ldr	r3, [r4, #16]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	bfb8      	it	lt
 8006f4e:	460b      	movlt	r3, r1
 8006f50:	460d      	mov	r5, r1
 8006f52:	bfbc      	itt	lt
 8006f54:	4625      	movlt	r5, r4
 8006f56:	461c      	movlt	r4, r3
 8006f58:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006f5c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006f60:	68ab      	ldr	r3, [r5, #8]
 8006f62:	6869      	ldr	r1, [r5, #4]
 8006f64:	eb0a 0709 	add.w	r7, sl, r9
 8006f68:	42bb      	cmp	r3, r7
 8006f6a:	b085      	sub	sp, #20
 8006f6c:	bfb8      	it	lt
 8006f6e:	3101      	addlt	r1, #1
 8006f70:	f7ff fe8a 	bl	8006c88 <_Balloc>
 8006f74:	b930      	cbnz	r0, 8006f84 <__multiply+0x44>
 8006f76:	4602      	mov	r2, r0
 8006f78:	4b42      	ldr	r3, [pc, #264]	; (8007084 <__multiply+0x144>)
 8006f7a:	4843      	ldr	r0, [pc, #268]	; (8007088 <__multiply+0x148>)
 8006f7c:	f240 115d 	movw	r1, #349	; 0x15d
 8006f80:	f000 fd8a 	bl	8007a98 <__assert_func>
 8006f84:	f100 0614 	add.w	r6, r0, #20
 8006f88:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006f8c:	4633      	mov	r3, r6
 8006f8e:	2200      	movs	r2, #0
 8006f90:	4543      	cmp	r3, r8
 8006f92:	d31e      	bcc.n	8006fd2 <__multiply+0x92>
 8006f94:	f105 0c14 	add.w	ip, r5, #20
 8006f98:	f104 0314 	add.w	r3, r4, #20
 8006f9c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006fa0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006fa4:	9202      	str	r2, [sp, #8]
 8006fa6:	ebac 0205 	sub.w	r2, ip, r5
 8006faa:	3a15      	subs	r2, #21
 8006fac:	f022 0203 	bic.w	r2, r2, #3
 8006fb0:	3204      	adds	r2, #4
 8006fb2:	f105 0115 	add.w	r1, r5, #21
 8006fb6:	458c      	cmp	ip, r1
 8006fb8:	bf38      	it	cc
 8006fba:	2204      	movcc	r2, #4
 8006fbc:	9201      	str	r2, [sp, #4]
 8006fbe:	9a02      	ldr	r2, [sp, #8]
 8006fc0:	9303      	str	r3, [sp, #12]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d808      	bhi.n	8006fd8 <__multiply+0x98>
 8006fc6:	2f00      	cmp	r7, #0
 8006fc8:	dc55      	bgt.n	8007076 <__multiply+0x136>
 8006fca:	6107      	str	r7, [r0, #16]
 8006fcc:	b005      	add	sp, #20
 8006fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fd2:	f843 2b04 	str.w	r2, [r3], #4
 8006fd6:	e7db      	b.n	8006f90 <__multiply+0x50>
 8006fd8:	f8b3 a000 	ldrh.w	sl, [r3]
 8006fdc:	f1ba 0f00 	cmp.w	sl, #0
 8006fe0:	d020      	beq.n	8007024 <__multiply+0xe4>
 8006fe2:	f105 0e14 	add.w	lr, r5, #20
 8006fe6:	46b1      	mov	r9, r6
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006fee:	f8d9 b000 	ldr.w	fp, [r9]
 8006ff2:	b2a1      	uxth	r1, r4
 8006ff4:	fa1f fb8b 	uxth.w	fp, fp
 8006ff8:	fb0a b101 	mla	r1, sl, r1, fp
 8006ffc:	4411      	add	r1, r2
 8006ffe:	f8d9 2000 	ldr.w	r2, [r9]
 8007002:	0c24      	lsrs	r4, r4, #16
 8007004:	0c12      	lsrs	r2, r2, #16
 8007006:	fb0a 2404 	mla	r4, sl, r4, r2
 800700a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800700e:	b289      	uxth	r1, r1
 8007010:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007014:	45f4      	cmp	ip, lr
 8007016:	f849 1b04 	str.w	r1, [r9], #4
 800701a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800701e:	d8e4      	bhi.n	8006fea <__multiply+0xaa>
 8007020:	9901      	ldr	r1, [sp, #4]
 8007022:	5072      	str	r2, [r6, r1]
 8007024:	9a03      	ldr	r2, [sp, #12]
 8007026:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800702a:	3304      	adds	r3, #4
 800702c:	f1b9 0f00 	cmp.w	r9, #0
 8007030:	d01f      	beq.n	8007072 <__multiply+0x132>
 8007032:	6834      	ldr	r4, [r6, #0]
 8007034:	f105 0114 	add.w	r1, r5, #20
 8007038:	46b6      	mov	lr, r6
 800703a:	f04f 0a00 	mov.w	sl, #0
 800703e:	880a      	ldrh	r2, [r1, #0]
 8007040:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007044:	fb09 b202 	mla	r2, r9, r2, fp
 8007048:	4492      	add	sl, r2
 800704a:	b2a4      	uxth	r4, r4
 800704c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007050:	f84e 4b04 	str.w	r4, [lr], #4
 8007054:	f851 4b04 	ldr.w	r4, [r1], #4
 8007058:	f8be 2000 	ldrh.w	r2, [lr]
 800705c:	0c24      	lsrs	r4, r4, #16
 800705e:	fb09 2404 	mla	r4, r9, r4, r2
 8007062:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007066:	458c      	cmp	ip, r1
 8007068:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800706c:	d8e7      	bhi.n	800703e <__multiply+0xfe>
 800706e:	9a01      	ldr	r2, [sp, #4]
 8007070:	50b4      	str	r4, [r6, r2]
 8007072:	3604      	adds	r6, #4
 8007074:	e7a3      	b.n	8006fbe <__multiply+0x7e>
 8007076:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1a5      	bne.n	8006fca <__multiply+0x8a>
 800707e:	3f01      	subs	r7, #1
 8007080:	e7a1      	b.n	8006fc6 <__multiply+0x86>
 8007082:	bf00      	nop
 8007084:	08008a2c 	.word	0x08008a2c
 8007088:	08008abc 	.word	0x08008abc

0800708c <__pow5mult>:
 800708c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007090:	4615      	mov	r5, r2
 8007092:	f012 0203 	ands.w	r2, r2, #3
 8007096:	4606      	mov	r6, r0
 8007098:	460f      	mov	r7, r1
 800709a:	d007      	beq.n	80070ac <__pow5mult+0x20>
 800709c:	4c25      	ldr	r4, [pc, #148]	; (8007134 <__pow5mult+0xa8>)
 800709e:	3a01      	subs	r2, #1
 80070a0:	2300      	movs	r3, #0
 80070a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070a6:	f7ff fe51 	bl	8006d4c <__multadd>
 80070aa:	4607      	mov	r7, r0
 80070ac:	10ad      	asrs	r5, r5, #2
 80070ae:	d03d      	beq.n	800712c <__pow5mult+0xa0>
 80070b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80070b2:	b97c      	cbnz	r4, 80070d4 <__pow5mult+0x48>
 80070b4:	2010      	movs	r0, #16
 80070b6:	f7ff fdbf 	bl	8006c38 <malloc>
 80070ba:	4602      	mov	r2, r0
 80070bc:	6270      	str	r0, [r6, #36]	; 0x24
 80070be:	b928      	cbnz	r0, 80070cc <__pow5mult+0x40>
 80070c0:	4b1d      	ldr	r3, [pc, #116]	; (8007138 <__pow5mult+0xac>)
 80070c2:	481e      	ldr	r0, [pc, #120]	; (800713c <__pow5mult+0xb0>)
 80070c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80070c8:	f000 fce6 	bl	8007a98 <__assert_func>
 80070cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070d0:	6004      	str	r4, [r0, #0]
 80070d2:	60c4      	str	r4, [r0, #12]
 80070d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80070d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80070dc:	b94c      	cbnz	r4, 80070f2 <__pow5mult+0x66>
 80070de:	f240 2171 	movw	r1, #625	; 0x271
 80070e2:	4630      	mov	r0, r6
 80070e4:	f7ff ff16 	bl	8006f14 <__i2b>
 80070e8:	2300      	movs	r3, #0
 80070ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80070ee:	4604      	mov	r4, r0
 80070f0:	6003      	str	r3, [r0, #0]
 80070f2:	f04f 0900 	mov.w	r9, #0
 80070f6:	07eb      	lsls	r3, r5, #31
 80070f8:	d50a      	bpl.n	8007110 <__pow5mult+0x84>
 80070fa:	4639      	mov	r1, r7
 80070fc:	4622      	mov	r2, r4
 80070fe:	4630      	mov	r0, r6
 8007100:	f7ff ff1e 	bl	8006f40 <__multiply>
 8007104:	4639      	mov	r1, r7
 8007106:	4680      	mov	r8, r0
 8007108:	4630      	mov	r0, r6
 800710a:	f7ff fdfd 	bl	8006d08 <_Bfree>
 800710e:	4647      	mov	r7, r8
 8007110:	106d      	asrs	r5, r5, #1
 8007112:	d00b      	beq.n	800712c <__pow5mult+0xa0>
 8007114:	6820      	ldr	r0, [r4, #0]
 8007116:	b938      	cbnz	r0, 8007128 <__pow5mult+0x9c>
 8007118:	4622      	mov	r2, r4
 800711a:	4621      	mov	r1, r4
 800711c:	4630      	mov	r0, r6
 800711e:	f7ff ff0f 	bl	8006f40 <__multiply>
 8007122:	6020      	str	r0, [r4, #0]
 8007124:	f8c0 9000 	str.w	r9, [r0]
 8007128:	4604      	mov	r4, r0
 800712a:	e7e4      	b.n	80070f6 <__pow5mult+0x6a>
 800712c:	4638      	mov	r0, r7
 800712e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007132:	bf00      	nop
 8007134:	08008c10 	.word	0x08008c10
 8007138:	080089b6 	.word	0x080089b6
 800713c:	08008abc 	.word	0x08008abc

08007140 <__lshift>:
 8007140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007144:	460c      	mov	r4, r1
 8007146:	6849      	ldr	r1, [r1, #4]
 8007148:	6923      	ldr	r3, [r4, #16]
 800714a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800714e:	68a3      	ldr	r3, [r4, #8]
 8007150:	4607      	mov	r7, r0
 8007152:	4691      	mov	r9, r2
 8007154:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007158:	f108 0601 	add.w	r6, r8, #1
 800715c:	42b3      	cmp	r3, r6
 800715e:	db0b      	blt.n	8007178 <__lshift+0x38>
 8007160:	4638      	mov	r0, r7
 8007162:	f7ff fd91 	bl	8006c88 <_Balloc>
 8007166:	4605      	mov	r5, r0
 8007168:	b948      	cbnz	r0, 800717e <__lshift+0x3e>
 800716a:	4602      	mov	r2, r0
 800716c:	4b28      	ldr	r3, [pc, #160]	; (8007210 <__lshift+0xd0>)
 800716e:	4829      	ldr	r0, [pc, #164]	; (8007214 <__lshift+0xd4>)
 8007170:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007174:	f000 fc90 	bl	8007a98 <__assert_func>
 8007178:	3101      	adds	r1, #1
 800717a:	005b      	lsls	r3, r3, #1
 800717c:	e7ee      	b.n	800715c <__lshift+0x1c>
 800717e:	2300      	movs	r3, #0
 8007180:	f100 0114 	add.w	r1, r0, #20
 8007184:	f100 0210 	add.w	r2, r0, #16
 8007188:	4618      	mov	r0, r3
 800718a:	4553      	cmp	r3, sl
 800718c:	db33      	blt.n	80071f6 <__lshift+0xb6>
 800718e:	6920      	ldr	r0, [r4, #16]
 8007190:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007194:	f104 0314 	add.w	r3, r4, #20
 8007198:	f019 091f 	ands.w	r9, r9, #31
 800719c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071a4:	d02b      	beq.n	80071fe <__lshift+0xbe>
 80071a6:	f1c9 0e20 	rsb	lr, r9, #32
 80071aa:	468a      	mov	sl, r1
 80071ac:	2200      	movs	r2, #0
 80071ae:	6818      	ldr	r0, [r3, #0]
 80071b0:	fa00 f009 	lsl.w	r0, r0, r9
 80071b4:	4302      	orrs	r2, r0
 80071b6:	f84a 2b04 	str.w	r2, [sl], #4
 80071ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80071be:	459c      	cmp	ip, r3
 80071c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80071c4:	d8f3      	bhi.n	80071ae <__lshift+0x6e>
 80071c6:	ebac 0304 	sub.w	r3, ip, r4
 80071ca:	3b15      	subs	r3, #21
 80071cc:	f023 0303 	bic.w	r3, r3, #3
 80071d0:	3304      	adds	r3, #4
 80071d2:	f104 0015 	add.w	r0, r4, #21
 80071d6:	4584      	cmp	ip, r0
 80071d8:	bf38      	it	cc
 80071da:	2304      	movcc	r3, #4
 80071dc:	50ca      	str	r2, [r1, r3]
 80071de:	b10a      	cbz	r2, 80071e4 <__lshift+0xa4>
 80071e0:	f108 0602 	add.w	r6, r8, #2
 80071e4:	3e01      	subs	r6, #1
 80071e6:	4638      	mov	r0, r7
 80071e8:	612e      	str	r6, [r5, #16]
 80071ea:	4621      	mov	r1, r4
 80071ec:	f7ff fd8c 	bl	8006d08 <_Bfree>
 80071f0:	4628      	mov	r0, r5
 80071f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80071fa:	3301      	adds	r3, #1
 80071fc:	e7c5      	b.n	800718a <__lshift+0x4a>
 80071fe:	3904      	subs	r1, #4
 8007200:	f853 2b04 	ldr.w	r2, [r3], #4
 8007204:	f841 2f04 	str.w	r2, [r1, #4]!
 8007208:	459c      	cmp	ip, r3
 800720a:	d8f9      	bhi.n	8007200 <__lshift+0xc0>
 800720c:	e7ea      	b.n	80071e4 <__lshift+0xa4>
 800720e:	bf00      	nop
 8007210:	08008a2c 	.word	0x08008a2c
 8007214:	08008abc 	.word	0x08008abc

08007218 <__mcmp>:
 8007218:	b530      	push	{r4, r5, lr}
 800721a:	6902      	ldr	r2, [r0, #16]
 800721c:	690c      	ldr	r4, [r1, #16]
 800721e:	1b12      	subs	r2, r2, r4
 8007220:	d10e      	bne.n	8007240 <__mcmp+0x28>
 8007222:	f100 0314 	add.w	r3, r0, #20
 8007226:	3114      	adds	r1, #20
 8007228:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800722c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007230:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007234:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007238:	42a5      	cmp	r5, r4
 800723a:	d003      	beq.n	8007244 <__mcmp+0x2c>
 800723c:	d305      	bcc.n	800724a <__mcmp+0x32>
 800723e:	2201      	movs	r2, #1
 8007240:	4610      	mov	r0, r2
 8007242:	bd30      	pop	{r4, r5, pc}
 8007244:	4283      	cmp	r3, r0
 8007246:	d3f3      	bcc.n	8007230 <__mcmp+0x18>
 8007248:	e7fa      	b.n	8007240 <__mcmp+0x28>
 800724a:	f04f 32ff 	mov.w	r2, #4294967295
 800724e:	e7f7      	b.n	8007240 <__mcmp+0x28>

08007250 <__mdiff>:
 8007250:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007254:	460c      	mov	r4, r1
 8007256:	4606      	mov	r6, r0
 8007258:	4611      	mov	r1, r2
 800725a:	4620      	mov	r0, r4
 800725c:	4617      	mov	r7, r2
 800725e:	f7ff ffdb 	bl	8007218 <__mcmp>
 8007262:	1e05      	subs	r5, r0, #0
 8007264:	d110      	bne.n	8007288 <__mdiff+0x38>
 8007266:	4629      	mov	r1, r5
 8007268:	4630      	mov	r0, r6
 800726a:	f7ff fd0d 	bl	8006c88 <_Balloc>
 800726e:	b930      	cbnz	r0, 800727e <__mdiff+0x2e>
 8007270:	4b39      	ldr	r3, [pc, #228]	; (8007358 <__mdiff+0x108>)
 8007272:	4602      	mov	r2, r0
 8007274:	f240 2132 	movw	r1, #562	; 0x232
 8007278:	4838      	ldr	r0, [pc, #224]	; (800735c <__mdiff+0x10c>)
 800727a:	f000 fc0d 	bl	8007a98 <__assert_func>
 800727e:	2301      	movs	r3, #1
 8007280:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007284:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007288:	bfa4      	itt	ge
 800728a:	463b      	movge	r3, r7
 800728c:	4627      	movge	r7, r4
 800728e:	4630      	mov	r0, r6
 8007290:	6879      	ldr	r1, [r7, #4]
 8007292:	bfa6      	itte	ge
 8007294:	461c      	movge	r4, r3
 8007296:	2500      	movge	r5, #0
 8007298:	2501      	movlt	r5, #1
 800729a:	f7ff fcf5 	bl	8006c88 <_Balloc>
 800729e:	b920      	cbnz	r0, 80072aa <__mdiff+0x5a>
 80072a0:	4b2d      	ldr	r3, [pc, #180]	; (8007358 <__mdiff+0x108>)
 80072a2:	4602      	mov	r2, r0
 80072a4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80072a8:	e7e6      	b.n	8007278 <__mdiff+0x28>
 80072aa:	693e      	ldr	r6, [r7, #16]
 80072ac:	60c5      	str	r5, [r0, #12]
 80072ae:	6925      	ldr	r5, [r4, #16]
 80072b0:	f107 0114 	add.w	r1, r7, #20
 80072b4:	f104 0914 	add.w	r9, r4, #20
 80072b8:	f100 0e14 	add.w	lr, r0, #20
 80072bc:	f107 0210 	add.w	r2, r7, #16
 80072c0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80072c4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80072c8:	46f2      	mov	sl, lr
 80072ca:	2700      	movs	r7, #0
 80072cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80072d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80072d4:	fa1f f883 	uxth.w	r8, r3
 80072d8:	fa17 f78b 	uxtah	r7, r7, fp
 80072dc:	0c1b      	lsrs	r3, r3, #16
 80072de:	eba7 0808 	sub.w	r8, r7, r8
 80072e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80072e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80072ea:	fa1f f888 	uxth.w	r8, r8
 80072ee:	141f      	asrs	r7, r3, #16
 80072f0:	454d      	cmp	r5, r9
 80072f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80072f6:	f84a 3b04 	str.w	r3, [sl], #4
 80072fa:	d8e7      	bhi.n	80072cc <__mdiff+0x7c>
 80072fc:	1b2b      	subs	r3, r5, r4
 80072fe:	3b15      	subs	r3, #21
 8007300:	f023 0303 	bic.w	r3, r3, #3
 8007304:	3304      	adds	r3, #4
 8007306:	3415      	adds	r4, #21
 8007308:	42a5      	cmp	r5, r4
 800730a:	bf38      	it	cc
 800730c:	2304      	movcc	r3, #4
 800730e:	4419      	add	r1, r3
 8007310:	4473      	add	r3, lr
 8007312:	469e      	mov	lr, r3
 8007314:	460d      	mov	r5, r1
 8007316:	4565      	cmp	r5, ip
 8007318:	d30e      	bcc.n	8007338 <__mdiff+0xe8>
 800731a:	f10c 0203 	add.w	r2, ip, #3
 800731e:	1a52      	subs	r2, r2, r1
 8007320:	f022 0203 	bic.w	r2, r2, #3
 8007324:	3903      	subs	r1, #3
 8007326:	458c      	cmp	ip, r1
 8007328:	bf38      	it	cc
 800732a:	2200      	movcc	r2, #0
 800732c:	441a      	add	r2, r3
 800732e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007332:	b17b      	cbz	r3, 8007354 <__mdiff+0x104>
 8007334:	6106      	str	r6, [r0, #16]
 8007336:	e7a5      	b.n	8007284 <__mdiff+0x34>
 8007338:	f855 8b04 	ldr.w	r8, [r5], #4
 800733c:	fa17 f488 	uxtah	r4, r7, r8
 8007340:	1422      	asrs	r2, r4, #16
 8007342:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007346:	b2a4      	uxth	r4, r4
 8007348:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800734c:	f84e 4b04 	str.w	r4, [lr], #4
 8007350:	1417      	asrs	r7, r2, #16
 8007352:	e7e0      	b.n	8007316 <__mdiff+0xc6>
 8007354:	3e01      	subs	r6, #1
 8007356:	e7ea      	b.n	800732e <__mdiff+0xde>
 8007358:	08008a2c 	.word	0x08008a2c
 800735c:	08008abc 	.word	0x08008abc

08007360 <__ulp>:
 8007360:	b082      	sub	sp, #8
 8007362:	ed8d 0b00 	vstr	d0, [sp]
 8007366:	9b01      	ldr	r3, [sp, #4]
 8007368:	4912      	ldr	r1, [pc, #72]	; (80073b4 <__ulp+0x54>)
 800736a:	4019      	ands	r1, r3
 800736c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007370:	2900      	cmp	r1, #0
 8007372:	dd05      	ble.n	8007380 <__ulp+0x20>
 8007374:	2200      	movs	r2, #0
 8007376:	460b      	mov	r3, r1
 8007378:	ec43 2b10 	vmov	d0, r2, r3
 800737c:	b002      	add	sp, #8
 800737e:	4770      	bx	lr
 8007380:	4249      	negs	r1, r1
 8007382:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007386:	ea4f 5021 	mov.w	r0, r1, asr #20
 800738a:	f04f 0200 	mov.w	r2, #0
 800738e:	f04f 0300 	mov.w	r3, #0
 8007392:	da04      	bge.n	800739e <__ulp+0x3e>
 8007394:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007398:	fa41 f300 	asr.w	r3, r1, r0
 800739c:	e7ec      	b.n	8007378 <__ulp+0x18>
 800739e:	f1a0 0114 	sub.w	r1, r0, #20
 80073a2:	291e      	cmp	r1, #30
 80073a4:	bfda      	itte	le
 80073a6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80073aa:	fa20 f101 	lsrle.w	r1, r0, r1
 80073ae:	2101      	movgt	r1, #1
 80073b0:	460a      	mov	r2, r1
 80073b2:	e7e1      	b.n	8007378 <__ulp+0x18>
 80073b4:	7ff00000 	.word	0x7ff00000

080073b8 <__b2d>:
 80073b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ba:	6905      	ldr	r5, [r0, #16]
 80073bc:	f100 0714 	add.w	r7, r0, #20
 80073c0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80073c4:	1f2e      	subs	r6, r5, #4
 80073c6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80073ca:	4620      	mov	r0, r4
 80073cc:	f7ff fd52 	bl	8006e74 <__hi0bits>
 80073d0:	f1c0 0320 	rsb	r3, r0, #32
 80073d4:	280a      	cmp	r0, #10
 80073d6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007454 <__b2d+0x9c>
 80073da:	600b      	str	r3, [r1, #0]
 80073dc:	dc14      	bgt.n	8007408 <__b2d+0x50>
 80073de:	f1c0 0e0b 	rsb	lr, r0, #11
 80073e2:	fa24 f10e 	lsr.w	r1, r4, lr
 80073e6:	42b7      	cmp	r7, r6
 80073e8:	ea41 030c 	orr.w	r3, r1, ip
 80073ec:	bf34      	ite	cc
 80073ee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80073f2:	2100      	movcs	r1, #0
 80073f4:	3015      	adds	r0, #21
 80073f6:	fa04 f000 	lsl.w	r0, r4, r0
 80073fa:	fa21 f10e 	lsr.w	r1, r1, lr
 80073fe:	ea40 0201 	orr.w	r2, r0, r1
 8007402:	ec43 2b10 	vmov	d0, r2, r3
 8007406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007408:	42b7      	cmp	r7, r6
 800740a:	bf3a      	itte	cc
 800740c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007410:	f1a5 0608 	subcc.w	r6, r5, #8
 8007414:	2100      	movcs	r1, #0
 8007416:	380b      	subs	r0, #11
 8007418:	d017      	beq.n	800744a <__b2d+0x92>
 800741a:	f1c0 0c20 	rsb	ip, r0, #32
 800741e:	fa04 f500 	lsl.w	r5, r4, r0
 8007422:	42be      	cmp	r6, r7
 8007424:	fa21 f40c 	lsr.w	r4, r1, ip
 8007428:	ea45 0504 	orr.w	r5, r5, r4
 800742c:	bf8c      	ite	hi
 800742e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007432:	2400      	movls	r4, #0
 8007434:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007438:	fa01 f000 	lsl.w	r0, r1, r0
 800743c:	fa24 f40c 	lsr.w	r4, r4, ip
 8007440:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007444:	ea40 0204 	orr.w	r2, r0, r4
 8007448:	e7db      	b.n	8007402 <__b2d+0x4a>
 800744a:	ea44 030c 	orr.w	r3, r4, ip
 800744e:	460a      	mov	r2, r1
 8007450:	e7d7      	b.n	8007402 <__b2d+0x4a>
 8007452:	bf00      	nop
 8007454:	3ff00000 	.word	0x3ff00000

08007458 <__d2b>:
 8007458:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800745c:	4689      	mov	r9, r1
 800745e:	2101      	movs	r1, #1
 8007460:	ec57 6b10 	vmov	r6, r7, d0
 8007464:	4690      	mov	r8, r2
 8007466:	f7ff fc0f 	bl	8006c88 <_Balloc>
 800746a:	4604      	mov	r4, r0
 800746c:	b930      	cbnz	r0, 800747c <__d2b+0x24>
 800746e:	4602      	mov	r2, r0
 8007470:	4b25      	ldr	r3, [pc, #148]	; (8007508 <__d2b+0xb0>)
 8007472:	4826      	ldr	r0, [pc, #152]	; (800750c <__d2b+0xb4>)
 8007474:	f240 310a 	movw	r1, #778	; 0x30a
 8007478:	f000 fb0e 	bl	8007a98 <__assert_func>
 800747c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007480:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007484:	bb35      	cbnz	r5, 80074d4 <__d2b+0x7c>
 8007486:	2e00      	cmp	r6, #0
 8007488:	9301      	str	r3, [sp, #4]
 800748a:	d028      	beq.n	80074de <__d2b+0x86>
 800748c:	4668      	mov	r0, sp
 800748e:	9600      	str	r6, [sp, #0]
 8007490:	f7ff fd10 	bl	8006eb4 <__lo0bits>
 8007494:	9900      	ldr	r1, [sp, #0]
 8007496:	b300      	cbz	r0, 80074da <__d2b+0x82>
 8007498:	9a01      	ldr	r2, [sp, #4]
 800749a:	f1c0 0320 	rsb	r3, r0, #32
 800749e:	fa02 f303 	lsl.w	r3, r2, r3
 80074a2:	430b      	orrs	r3, r1
 80074a4:	40c2      	lsrs	r2, r0
 80074a6:	6163      	str	r3, [r4, #20]
 80074a8:	9201      	str	r2, [sp, #4]
 80074aa:	9b01      	ldr	r3, [sp, #4]
 80074ac:	61a3      	str	r3, [r4, #24]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	bf14      	ite	ne
 80074b2:	2202      	movne	r2, #2
 80074b4:	2201      	moveq	r2, #1
 80074b6:	6122      	str	r2, [r4, #16]
 80074b8:	b1d5      	cbz	r5, 80074f0 <__d2b+0x98>
 80074ba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80074be:	4405      	add	r5, r0
 80074c0:	f8c9 5000 	str.w	r5, [r9]
 80074c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80074c8:	f8c8 0000 	str.w	r0, [r8]
 80074cc:	4620      	mov	r0, r4
 80074ce:	b003      	add	sp, #12
 80074d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80074d8:	e7d5      	b.n	8007486 <__d2b+0x2e>
 80074da:	6161      	str	r1, [r4, #20]
 80074dc:	e7e5      	b.n	80074aa <__d2b+0x52>
 80074de:	a801      	add	r0, sp, #4
 80074e0:	f7ff fce8 	bl	8006eb4 <__lo0bits>
 80074e4:	9b01      	ldr	r3, [sp, #4]
 80074e6:	6163      	str	r3, [r4, #20]
 80074e8:	2201      	movs	r2, #1
 80074ea:	6122      	str	r2, [r4, #16]
 80074ec:	3020      	adds	r0, #32
 80074ee:	e7e3      	b.n	80074b8 <__d2b+0x60>
 80074f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80074f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80074f8:	f8c9 0000 	str.w	r0, [r9]
 80074fc:	6918      	ldr	r0, [r3, #16]
 80074fe:	f7ff fcb9 	bl	8006e74 <__hi0bits>
 8007502:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007506:	e7df      	b.n	80074c8 <__d2b+0x70>
 8007508:	08008a2c 	.word	0x08008a2c
 800750c:	08008abc 	.word	0x08008abc

08007510 <__ratio>:
 8007510:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007514:	4688      	mov	r8, r1
 8007516:	4669      	mov	r1, sp
 8007518:	4681      	mov	r9, r0
 800751a:	f7ff ff4d 	bl	80073b8 <__b2d>
 800751e:	a901      	add	r1, sp, #4
 8007520:	4640      	mov	r0, r8
 8007522:	ec55 4b10 	vmov	r4, r5, d0
 8007526:	f7ff ff47 	bl	80073b8 <__b2d>
 800752a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800752e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007532:	eba3 0c02 	sub.w	ip, r3, r2
 8007536:	e9dd 3200 	ldrd	r3, r2, [sp]
 800753a:	1a9b      	subs	r3, r3, r2
 800753c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007540:	ec51 0b10 	vmov	r0, r1, d0
 8007544:	2b00      	cmp	r3, #0
 8007546:	bfd6      	itet	le
 8007548:	460a      	movle	r2, r1
 800754a:	462a      	movgt	r2, r5
 800754c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007550:	468b      	mov	fp, r1
 8007552:	462f      	mov	r7, r5
 8007554:	bfd4      	ite	le
 8007556:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800755a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800755e:	4620      	mov	r0, r4
 8007560:	ee10 2a10 	vmov	r2, s0
 8007564:	465b      	mov	r3, fp
 8007566:	4639      	mov	r1, r7
 8007568:	f7f9 f978 	bl	800085c <__aeabi_ddiv>
 800756c:	ec41 0b10 	vmov	d0, r0, r1
 8007570:	b003      	add	sp, #12
 8007572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007576 <__copybits>:
 8007576:	3901      	subs	r1, #1
 8007578:	b570      	push	{r4, r5, r6, lr}
 800757a:	1149      	asrs	r1, r1, #5
 800757c:	6914      	ldr	r4, [r2, #16]
 800757e:	3101      	adds	r1, #1
 8007580:	f102 0314 	add.w	r3, r2, #20
 8007584:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007588:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800758c:	1f05      	subs	r5, r0, #4
 800758e:	42a3      	cmp	r3, r4
 8007590:	d30c      	bcc.n	80075ac <__copybits+0x36>
 8007592:	1aa3      	subs	r3, r4, r2
 8007594:	3b11      	subs	r3, #17
 8007596:	f023 0303 	bic.w	r3, r3, #3
 800759a:	3211      	adds	r2, #17
 800759c:	42a2      	cmp	r2, r4
 800759e:	bf88      	it	hi
 80075a0:	2300      	movhi	r3, #0
 80075a2:	4418      	add	r0, r3
 80075a4:	2300      	movs	r3, #0
 80075a6:	4288      	cmp	r0, r1
 80075a8:	d305      	bcc.n	80075b6 <__copybits+0x40>
 80075aa:	bd70      	pop	{r4, r5, r6, pc}
 80075ac:	f853 6b04 	ldr.w	r6, [r3], #4
 80075b0:	f845 6f04 	str.w	r6, [r5, #4]!
 80075b4:	e7eb      	b.n	800758e <__copybits+0x18>
 80075b6:	f840 3b04 	str.w	r3, [r0], #4
 80075ba:	e7f4      	b.n	80075a6 <__copybits+0x30>

080075bc <__any_on>:
 80075bc:	f100 0214 	add.w	r2, r0, #20
 80075c0:	6900      	ldr	r0, [r0, #16]
 80075c2:	114b      	asrs	r3, r1, #5
 80075c4:	4298      	cmp	r0, r3
 80075c6:	b510      	push	{r4, lr}
 80075c8:	db11      	blt.n	80075ee <__any_on+0x32>
 80075ca:	dd0a      	ble.n	80075e2 <__any_on+0x26>
 80075cc:	f011 011f 	ands.w	r1, r1, #31
 80075d0:	d007      	beq.n	80075e2 <__any_on+0x26>
 80075d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80075d6:	fa24 f001 	lsr.w	r0, r4, r1
 80075da:	fa00 f101 	lsl.w	r1, r0, r1
 80075de:	428c      	cmp	r4, r1
 80075e0:	d10b      	bne.n	80075fa <__any_on+0x3e>
 80075e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d803      	bhi.n	80075f2 <__any_on+0x36>
 80075ea:	2000      	movs	r0, #0
 80075ec:	bd10      	pop	{r4, pc}
 80075ee:	4603      	mov	r3, r0
 80075f0:	e7f7      	b.n	80075e2 <__any_on+0x26>
 80075f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80075f6:	2900      	cmp	r1, #0
 80075f8:	d0f5      	beq.n	80075e6 <__any_on+0x2a>
 80075fa:	2001      	movs	r0, #1
 80075fc:	e7f6      	b.n	80075ec <__any_on+0x30>

080075fe <_calloc_r>:
 80075fe:	b513      	push	{r0, r1, r4, lr}
 8007600:	434a      	muls	r2, r1
 8007602:	4611      	mov	r1, r2
 8007604:	9201      	str	r2, [sp, #4]
 8007606:	f000 f859 	bl	80076bc <_malloc_r>
 800760a:	4604      	mov	r4, r0
 800760c:	b118      	cbz	r0, 8007616 <_calloc_r+0x18>
 800760e:	9a01      	ldr	r2, [sp, #4]
 8007610:	2100      	movs	r1, #0
 8007612:	f7fc fbc7 	bl	8003da4 <memset>
 8007616:	4620      	mov	r0, r4
 8007618:	b002      	add	sp, #8
 800761a:	bd10      	pop	{r4, pc}

0800761c <_free_r>:
 800761c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800761e:	2900      	cmp	r1, #0
 8007620:	d048      	beq.n	80076b4 <_free_r+0x98>
 8007622:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007626:	9001      	str	r0, [sp, #4]
 8007628:	2b00      	cmp	r3, #0
 800762a:	f1a1 0404 	sub.w	r4, r1, #4
 800762e:	bfb8      	it	lt
 8007630:	18e4      	addlt	r4, r4, r3
 8007632:	f000 fa7b 	bl	8007b2c <__malloc_lock>
 8007636:	4a20      	ldr	r2, [pc, #128]	; (80076b8 <_free_r+0x9c>)
 8007638:	9801      	ldr	r0, [sp, #4]
 800763a:	6813      	ldr	r3, [r2, #0]
 800763c:	4615      	mov	r5, r2
 800763e:	b933      	cbnz	r3, 800764e <_free_r+0x32>
 8007640:	6063      	str	r3, [r4, #4]
 8007642:	6014      	str	r4, [r2, #0]
 8007644:	b003      	add	sp, #12
 8007646:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800764a:	f000 ba75 	b.w	8007b38 <__malloc_unlock>
 800764e:	42a3      	cmp	r3, r4
 8007650:	d90b      	bls.n	800766a <_free_r+0x4e>
 8007652:	6821      	ldr	r1, [r4, #0]
 8007654:	1862      	adds	r2, r4, r1
 8007656:	4293      	cmp	r3, r2
 8007658:	bf04      	itt	eq
 800765a:	681a      	ldreq	r2, [r3, #0]
 800765c:	685b      	ldreq	r3, [r3, #4]
 800765e:	6063      	str	r3, [r4, #4]
 8007660:	bf04      	itt	eq
 8007662:	1852      	addeq	r2, r2, r1
 8007664:	6022      	streq	r2, [r4, #0]
 8007666:	602c      	str	r4, [r5, #0]
 8007668:	e7ec      	b.n	8007644 <_free_r+0x28>
 800766a:	461a      	mov	r2, r3
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	b10b      	cbz	r3, 8007674 <_free_r+0x58>
 8007670:	42a3      	cmp	r3, r4
 8007672:	d9fa      	bls.n	800766a <_free_r+0x4e>
 8007674:	6811      	ldr	r1, [r2, #0]
 8007676:	1855      	adds	r5, r2, r1
 8007678:	42a5      	cmp	r5, r4
 800767a:	d10b      	bne.n	8007694 <_free_r+0x78>
 800767c:	6824      	ldr	r4, [r4, #0]
 800767e:	4421      	add	r1, r4
 8007680:	1854      	adds	r4, r2, r1
 8007682:	42a3      	cmp	r3, r4
 8007684:	6011      	str	r1, [r2, #0]
 8007686:	d1dd      	bne.n	8007644 <_free_r+0x28>
 8007688:	681c      	ldr	r4, [r3, #0]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	6053      	str	r3, [r2, #4]
 800768e:	4421      	add	r1, r4
 8007690:	6011      	str	r1, [r2, #0]
 8007692:	e7d7      	b.n	8007644 <_free_r+0x28>
 8007694:	d902      	bls.n	800769c <_free_r+0x80>
 8007696:	230c      	movs	r3, #12
 8007698:	6003      	str	r3, [r0, #0]
 800769a:	e7d3      	b.n	8007644 <_free_r+0x28>
 800769c:	6825      	ldr	r5, [r4, #0]
 800769e:	1961      	adds	r1, r4, r5
 80076a0:	428b      	cmp	r3, r1
 80076a2:	bf04      	itt	eq
 80076a4:	6819      	ldreq	r1, [r3, #0]
 80076a6:	685b      	ldreq	r3, [r3, #4]
 80076a8:	6063      	str	r3, [r4, #4]
 80076aa:	bf04      	itt	eq
 80076ac:	1949      	addeq	r1, r1, r5
 80076ae:	6021      	streq	r1, [r4, #0]
 80076b0:	6054      	str	r4, [r2, #4]
 80076b2:	e7c7      	b.n	8007644 <_free_r+0x28>
 80076b4:	b003      	add	sp, #12
 80076b6:	bd30      	pop	{r4, r5, pc}
 80076b8:	2000fc08 	.word	0x2000fc08

080076bc <_malloc_r>:
 80076bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076be:	1ccd      	adds	r5, r1, #3
 80076c0:	f025 0503 	bic.w	r5, r5, #3
 80076c4:	3508      	adds	r5, #8
 80076c6:	2d0c      	cmp	r5, #12
 80076c8:	bf38      	it	cc
 80076ca:	250c      	movcc	r5, #12
 80076cc:	2d00      	cmp	r5, #0
 80076ce:	4606      	mov	r6, r0
 80076d0:	db01      	blt.n	80076d6 <_malloc_r+0x1a>
 80076d2:	42a9      	cmp	r1, r5
 80076d4:	d903      	bls.n	80076de <_malloc_r+0x22>
 80076d6:	230c      	movs	r3, #12
 80076d8:	6033      	str	r3, [r6, #0]
 80076da:	2000      	movs	r0, #0
 80076dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076de:	f000 fa25 	bl	8007b2c <__malloc_lock>
 80076e2:	4921      	ldr	r1, [pc, #132]	; (8007768 <_malloc_r+0xac>)
 80076e4:	680a      	ldr	r2, [r1, #0]
 80076e6:	4614      	mov	r4, r2
 80076e8:	b99c      	cbnz	r4, 8007712 <_malloc_r+0x56>
 80076ea:	4f20      	ldr	r7, [pc, #128]	; (800776c <_malloc_r+0xb0>)
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	b923      	cbnz	r3, 80076fa <_malloc_r+0x3e>
 80076f0:	4621      	mov	r1, r4
 80076f2:	4630      	mov	r0, r6
 80076f4:	f000 f9a0 	bl	8007a38 <_sbrk_r>
 80076f8:	6038      	str	r0, [r7, #0]
 80076fa:	4629      	mov	r1, r5
 80076fc:	4630      	mov	r0, r6
 80076fe:	f000 f99b 	bl	8007a38 <_sbrk_r>
 8007702:	1c43      	adds	r3, r0, #1
 8007704:	d123      	bne.n	800774e <_malloc_r+0x92>
 8007706:	230c      	movs	r3, #12
 8007708:	6033      	str	r3, [r6, #0]
 800770a:	4630      	mov	r0, r6
 800770c:	f000 fa14 	bl	8007b38 <__malloc_unlock>
 8007710:	e7e3      	b.n	80076da <_malloc_r+0x1e>
 8007712:	6823      	ldr	r3, [r4, #0]
 8007714:	1b5b      	subs	r3, r3, r5
 8007716:	d417      	bmi.n	8007748 <_malloc_r+0x8c>
 8007718:	2b0b      	cmp	r3, #11
 800771a:	d903      	bls.n	8007724 <_malloc_r+0x68>
 800771c:	6023      	str	r3, [r4, #0]
 800771e:	441c      	add	r4, r3
 8007720:	6025      	str	r5, [r4, #0]
 8007722:	e004      	b.n	800772e <_malloc_r+0x72>
 8007724:	6863      	ldr	r3, [r4, #4]
 8007726:	42a2      	cmp	r2, r4
 8007728:	bf0c      	ite	eq
 800772a:	600b      	streq	r3, [r1, #0]
 800772c:	6053      	strne	r3, [r2, #4]
 800772e:	4630      	mov	r0, r6
 8007730:	f000 fa02 	bl	8007b38 <__malloc_unlock>
 8007734:	f104 000b 	add.w	r0, r4, #11
 8007738:	1d23      	adds	r3, r4, #4
 800773a:	f020 0007 	bic.w	r0, r0, #7
 800773e:	1ac2      	subs	r2, r0, r3
 8007740:	d0cc      	beq.n	80076dc <_malloc_r+0x20>
 8007742:	1a1b      	subs	r3, r3, r0
 8007744:	50a3      	str	r3, [r4, r2]
 8007746:	e7c9      	b.n	80076dc <_malloc_r+0x20>
 8007748:	4622      	mov	r2, r4
 800774a:	6864      	ldr	r4, [r4, #4]
 800774c:	e7cc      	b.n	80076e8 <_malloc_r+0x2c>
 800774e:	1cc4      	adds	r4, r0, #3
 8007750:	f024 0403 	bic.w	r4, r4, #3
 8007754:	42a0      	cmp	r0, r4
 8007756:	d0e3      	beq.n	8007720 <_malloc_r+0x64>
 8007758:	1a21      	subs	r1, r4, r0
 800775a:	4630      	mov	r0, r6
 800775c:	f000 f96c 	bl	8007a38 <_sbrk_r>
 8007760:	3001      	adds	r0, #1
 8007762:	d1dd      	bne.n	8007720 <_malloc_r+0x64>
 8007764:	e7cf      	b.n	8007706 <_malloc_r+0x4a>
 8007766:	bf00      	nop
 8007768:	2000fc08 	.word	0x2000fc08
 800776c:	2000fc0c 	.word	0x2000fc0c

08007770 <__ssputs_r>:
 8007770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007774:	688e      	ldr	r6, [r1, #8]
 8007776:	429e      	cmp	r6, r3
 8007778:	4682      	mov	sl, r0
 800777a:	460c      	mov	r4, r1
 800777c:	4690      	mov	r8, r2
 800777e:	461f      	mov	r7, r3
 8007780:	d838      	bhi.n	80077f4 <__ssputs_r+0x84>
 8007782:	898a      	ldrh	r2, [r1, #12]
 8007784:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007788:	d032      	beq.n	80077f0 <__ssputs_r+0x80>
 800778a:	6825      	ldr	r5, [r4, #0]
 800778c:	6909      	ldr	r1, [r1, #16]
 800778e:	eba5 0901 	sub.w	r9, r5, r1
 8007792:	6965      	ldr	r5, [r4, #20]
 8007794:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007798:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800779c:	3301      	adds	r3, #1
 800779e:	444b      	add	r3, r9
 80077a0:	106d      	asrs	r5, r5, #1
 80077a2:	429d      	cmp	r5, r3
 80077a4:	bf38      	it	cc
 80077a6:	461d      	movcc	r5, r3
 80077a8:	0553      	lsls	r3, r2, #21
 80077aa:	d531      	bpl.n	8007810 <__ssputs_r+0xa0>
 80077ac:	4629      	mov	r1, r5
 80077ae:	f7ff ff85 	bl	80076bc <_malloc_r>
 80077b2:	4606      	mov	r6, r0
 80077b4:	b950      	cbnz	r0, 80077cc <__ssputs_r+0x5c>
 80077b6:	230c      	movs	r3, #12
 80077b8:	f8ca 3000 	str.w	r3, [sl]
 80077bc:	89a3      	ldrh	r3, [r4, #12]
 80077be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077c2:	81a3      	strh	r3, [r4, #12]
 80077c4:	f04f 30ff 	mov.w	r0, #4294967295
 80077c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077cc:	6921      	ldr	r1, [r4, #16]
 80077ce:	464a      	mov	r2, r9
 80077d0:	f7ff fa4c 	bl	8006c6c <memcpy>
 80077d4:	89a3      	ldrh	r3, [r4, #12]
 80077d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80077da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077de:	81a3      	strh	r3, [r4, #12]
 80077e0:	6126      	str	r6, [r4, #16]
 80077e2:	6165      	str	r5, [r4, #20]
 80077e4:	444e      	add	r6, r9
 80077e6:	eba5 0509 	sub.w	r5, r5, r9
 80077ea:	6026      	str	r6, [r4, #0]
 80077ec:	60a5      	str	r5, [r4, #8]
 80077ee:	463e      	mov	r6, r7
 80077f0:	42be      	cmp	r6, r7
 80077f2:	d900      	bls.n	80077f6 <__ssputs_r+0x86>
 80077f4:	463e      	mov	r6, r7
 80077f6:	4632      	mov	r2, r6
 80077f8:	6820      	ldr	r0, [r4, #0]
 80077fa:	4641      	mov	r1, r8
 80077fc:	f000 f97c 	bl	8007af8 <memmove>
 8007800:	68a3      	ldr	r3, [r4, #8]
 8007802:	6822      	ldr	r2, [r4, #0]
 8007804:	1b9b      	subs	r3, r3, r6
 8007806:	4432      	add	r2, r6
 8007808:	60a3      	str	r3, [r4, #8]
 800780a:	6022      	str	r2, [r4, #0]
 800780c:	2000      	movs	r0, #0
 800780e:	e7db      	b.n	80077c8 <__ssputs_r+0x58>
 8007810:	462a      	mov	r2, r5
 8007812:	f000 f997 	bl	8007b44 <_realloc_r>
 8007816:	4606      	mov	r6, r0
 8007818:	2800      	cmp	r0, #0
 800781a:	d1e1      	bne.n	80077e0 <__ssputs_r+0x70>
 800781c:	6921      	ldr	r1, [r4, #16]
 800781e:	4650      	mov	r0, sl
 8007820:	f7ff fefc 	bl	800761c <_free_r>
 8007824:	e7c7      	b.n	80077b6 <__ssputs_r+0x46>
	...

08007828 <_svfiprintf_r>:
 8007828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800782c:	4698      	mov	r8, r3
 800782e:	898b      	ldrh	r3, [r1, #12]
 8007830:	061b      	lsls	r3, r3, #24
 8007832:	b09d      	sub	sp, #116	; 0x74
 8007834:	4607      	mov	r7, r0
 8007836:	460d      	mov	r5, r1
 8007838:	4614      	mov	r4, r2
 800783a:	d50e      	bpl.n	800785a <_svfiprintf_r+0x32>
 800783c:	690b      	ldr	r3, [r1, #16]
 800783e:	b963      	cbnz	r3, 800785a <_svfiprintf_r+0x32>
 8007840:	2140      	movs	r1, #64	; 0x40
 8007842:	f7ff ff3b 	bl	80076bc <_malloc_r>
 8007846:	6028      	str	r0, [r5, #0]
 8007848:	6128      	str	r0, [r5, #16]
 800784a:	b920      	cbnz	r0, 8007856 <_svfiprintf_r+0x2e>
 800784c:	230c      	movs	r3, #12
 800784e:	603b      	str	r3, [r7, #0]
 8007850:	f04f 30ff 	mov.w	r0, #4294967295
 8007854:	e0d1      	b.n	80079fa <_svfiprintf_r+0x1d2>
 8007856:	2340      	movs	r3, #64	; 0x40
 8007858:	616b      	str	r3, [r5, #20]
 800785a:	2300      	movs	r3, #0
 800785c:	9309      	str	r3, [sp, #36]	; 0x24
 800785e:	2320      	movs	r3, #32
 8007860:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007864:	f8cd 800c 	str.w	r8, [sp, #12]
 8007868:	2330      	movs	r3, #48	; 0x30
 800786a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a14 <_svfiprintf_r+0x1ec>
 800786e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007872:	f04f 0901 	mov.w	r9, #1
 8007876:	4623      	mov	r3, r4
 8007878:	469a      	mov	sl, r3
 800787a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800787e:	b10a      	cbz	r2, 8007884 <_svfiprintf_r+0x5c>
 8007880:	2a25      	cmp	r2, #37	; 0x25
 8007882:	d1f9      	bne.n	8007878 <_svfiprintf_r+0x50>
 8007884:	ebba 0b04 	subs.w	fp, sl, r4
 8007888:	d00b      	beq.n	80078a2 <_svfiprintf_r+0x7a>
 800788a:	465b      	mov	r3, fp
 800788c:	4622      	mov	r2, r4
 800788e:	4629      	mov	r1, r5
 8007890:	4638      	mov	r0, r7
 8007892:	f7ff ff6d 	bl	8007770 <__ssputs_r>
 8007896:	3001      	adds	r0, #1
 8007898:	f000 80aa 	beq.w	80079f0 <_svfiprintf_r+0x1c8>
 800789c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800789e:	445a      	add	r2, fp
 80078a0:	9209      	str	r2, [sp, #36]	; 0x24
 80078a2:	f89a 3000 	ldrb.w	r3, [sl]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	f000 80a2 	beq.w	80079f0 <_svfiprintf_r+0x1c8>
 80078ac:	2300      	movs	r3, #0
 80078ae:	f04f 32ff 	mov.w	r2, #4294967295
 80078b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078b6:	f10a 0a01 	add.w	sl, sl, #1
 80078ba:	9304      	str	r3, [sp, #16]
 80078bc:	9307      	str	r3, [sp, #28]
 80078be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078c2:	931a      	str	r3, [sp, #104]	; 0x68
 80078c4:	4654      	mov	r4, sl
 80078c6:	2205      	movs	r2, #5
 80078c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078cc:	4851      	ldr	r0, [pc, #324]	; (8007a14 <_svfiprintf_r+0x1ec>)
 80078ce:	f7f8 fc8f 	bl	80001f0 <memchr>
 80078d2:	9a04      	ldr	r2, [sp, #16]
 80078d4:	b9d8      	cbnz	r0, 800790e <_svfiprintf_r+0xe6>
 80078d6:	06d0      	lsls	r0, r2, #27
 80078d8:	bf44      	itt	mi
 80078da:	2320      	movmi	r3, #32
 80078dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078e0:	0711      	lsls	r1, r2, #28
 80078e2:	bf44      	itt	mi
 80078e4:	232b      	movmi	r3, #43	; 0x2b
 80078e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078ea:	f89a 3000 	ldrb.w	r3, [sl]
 80078ee:	2b2a      	cmp	r3, #42	; 0x2a
 80078f0:	d015      	beq.n	800791e <_svfiprintf_r+0xf6>
 80078f2:	9a07      	ldr	r2, [sp, #28]
 80078f4:	4654      	mov	r4, sl
 80078f6:	2000      	movs	r0, #0
 80078f8:	f04f 0c0a 	mov.w	ip, #10
 80078fc:	4621      	mov	r1, r4
 80078fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007902:	3b30      	subs	r3, #48	; 0x30
 8007904:	2b09      	cmp	r3, #9
 8007906:	d94e      	bls.n	80079a6 <_svfiprintf_r+0x17e>
 8007908:	b1b0      	cbz	r0, 8007938 <_svfiprintf_r+0x110>
 800790a:	9207      	str	r2, [sp, #28]
 800790c:	e014      	b.n	8007938 <_svfiprintf_r+0x110>
 800790e:	eba0 0308 	sub.w	r3, r0, r8
 8007912:	fa09 f303 	lsl.w	r3, r9, r3
 8007916:	4313      	orrs	r3, r2
 8007918:	9304      	str	r3, [sp, #16]
 800791a:	46a2      	mov	sl, r4
 800791c:	e7d2      	b.n	80078c4 <_svfiprintf_r+0x9c>
 800791e:	9b03      	ldr	r3, [sp, #12]
 8007920:	1d19      	adds	r1, r3, #4
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	9103      	str	r1, [sp, #12]
 8007926:	2b00      	cmp	r3, #0
 8007928:	bfbb      	ittet	lt
 800792a:	425b      	neglt	r3, r3
 800792c:	f042 0202 	orrlt.w	r2, r2, #2
 8007930:	9307      	strge	r3, [sp, #28]
 8007932:	9307      	strlt	r3, [sp, #28]
 8007934:	bfb8      	it	lt
 8007936:	9204      	strlt	r2, [sp, #16]
 8007938:	7823      	ldrb	r3, [r4, #0]
 800793a:	2b2e      	cmp	r3, #46	; 0x2e
 800793c:	d10c      	bne.n	8007958 <_svfiprintf_r+0x130>
 800793e:	7863      	ldrb	r3, [r4, #1]
 8007940:	2b2a      	cmp	r3, #42	; 0x2a
 8007942:	d135      	bne.n	80079b0 <_svfiprintf_r+0x188>
 8007944:	9b03      	ldr	r3, [sp, #12]
 8007946:	1d1a      	adds	r2, r3, #4
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	9203      	str	r2, [sp, #12]
 800794c:	2b00      	cmp	r3, #0
 800794e:	bfb8      	it	lt
 8007950:	f04f 33ff 	movlt.w	r3, #4294967295
 8007954:	3402      	adds	r4, #2
 8007956:	9305      	str	r3, [sp, #20]
 8007958:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a24 <_svfiprintf_r+0x1fc>
 800795c:	7821      	ldrb	r1, [r4, #0]
 800795e:	2203      	movs	r2, #3
 8007960:	4650      	mov	r0, sl
 8007962:	f7f8 fc45 	bl	80001f0 <memchr>
 8007966:	b140      	cbz	r0, 800797a <_svfiprintf_r+0x152>
 8007968:	2340      	movs	r3, #64	; 0x40
 800796a:	eba0 000a 	sub.w	r0, r0, sl
 800796e:	fa03 f000 	lsl.w	r0, r3, r0
 8007972:	9b04      	ldr	r3, [sp, #16]
 8007974:	4303      	orrs	r3, r0
 8007976:	3401      	adds	r4, #1
 8007978:	9304      	str	r3, [sp, #16]
 800797a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800797e:	4826      	ldr	r0, [pc, #152]	; (8007a18 <_svfiprintf_r+0x1f0>)
 8007980:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007984:	2206      	movs	r2, #6
 8007986:	f7f8 fc33 	bl	80001f0 <memchr>
 800798a:	2800      	cmp	r0, #0
 800798c:	d038      	beq.n	8007a00 <_svfiprintf_r+0x1d8>
 800798e:	4b23      	ldr	r3, [pc, #140]	; (8007a1c <_svfiprintf_r+0x1f4>)
 8007990:	bb1b      	cbnz	r3, 80079da <_svfiprintf_r+0x1b2>
 8007992:	9b03      	ldr	r3, [sp, #12]
 8007994:	3307      	adds	r3, #7
 8007996:	f023 0307 	bic.w	r3, r3, #7
 800799a:	3308      	adds	r3, #8
 800799c:	9303      	str	r3, [sp, #12]
 800799e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079a0:	4433      	add	r3, r6
 80079a2:	9309      	str	r3, [sp, #36]	; 0x24
 80079a4:	e767      	b.n	8007876 <_svfiprintf_r+0x4e>
 80079a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80079aa:	460c      	mov	r4, r1
 80079ac:	2001      	movs	r0, #1
 80079ae:	e7a5      	b.n	80078fc <_svfiprintf_r+0xd4>
 80079b0:	2300      	movs	r3, #0
 80079b2:	3401      	adds	r4, #1
 80079b4:	9305      	str	r3, [sp, #20]
 80079b6:	4619      	mov	r1, r3
 80079b8:	f04f 0c0a 	mov.w	ip, #10
 80079bc:	4620      	mov	r0, r4
 80079be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079c2:	3a30      	subs	r2, #48	; 0x30
 80079c4:	2a09      	cmp	r2, #9
 80079c6:	d903      	bls.n	80079d0 <_svfiprintf_r+0x1a8>
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d0c5      	beq.n	8007958 <_svfiprintf_r+0x130>
 80079cc:	9105      	str	r1, [sp, #20]
 80079ce:	e7c3      	b.n	8007958 <_svfiprintf_r+0x130>
 80079d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80079d4:	4604      	mov	r4, r0
 80079d6:	2301      	movs	r3, #1
 80079d8:	e7f0      	b.n	80079bc <_svfiprintf_r+0x194>
 80079da:	ab03      	add	r3, sp, #12
 80079dc:	9300      	str	r3, [sp, #0]
 80079de:	462a      	mov	r2, r5
 80079e0:	4b0f      	ldr	r3, [pc, #60]	; (8007a20 <_svfiprintf_r+0x1f8>)
 80079e2:	a904      	add	r1, sp, #16
 80079e4:	4638      	mov	r0, r7
 80079e6:	f7fc fa85 	bl	8003ef4 <_printf_float>
 80079ea:	1c42      	adds	r2, r0, #1
 80079ec:	4606      	mov	r6, r0
 80079ee:	d1d6      	bne.n	800799e <_svfiprintf_r+0x176>
 80079f0:	89ab      	ldrh	r3, [r5, #12]
 80079f2:	065b      	lsls	r3, r3, #25
 80079f4:	f53f af2c 	bmi.w	8007850 <_svfiprintf_r+0x28>
 80079f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079fa:	b01d      	add	sp, #116	; 0x74
 80079fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a00:	ab03      	add	r3, sp, #12
 8007a02:	9300      	str	r3, [sp, #0]
 8007a04:	462a      	mov	r2, r5
 8007a06:	4b06      	ldr	r3, [pc, #24]	; (8007a20 <_svfiprintf_r+0x1f8>)
 8007a08:	a904      	add	r1, sp, #16
 8007a0a:	4638      	mov	r0, r7
 8007a0c:	f7fc fd16 	bl	800443c <_printf_i>
 8007a10:	e7eb      	b.n	80079ea <_svfiprintf_r+0x1c2>
 8007a12:	bf00      	nop
 8007a14:	08008c1c 	.word	0x08008c1c
 8007a18:	08008c26 	.word	0x08008c26
 8007a1c:	08003ef5 	.word	0x08003ef5
 8007a20:	08007771 	.word	0x08007771
 8007a24:	08008c22 	.word	0x08008c22

08007a28 <nan>:
 8007a28:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007a30 <nan+0x8>
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop
 8007a30:	00000000 	.word	0x00000000
 8007a34:	7ff80000 	.word	0x7ff80000

08007a38 <_sbrk_r>:
 8007a38:	b538      	push	{r3, r4, r5, lr}
 8007a3a:	4d06      	ldr	r5, [pc, #24]	; (8007a54 <_sbrk_r+0x1c>)
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	4604      	mov	r4, r0
 8007a40:	4608      	mov	r0, r1
 8007a42:	602b      	str	r3, [r5, #0]
 8007a44:	f7f9 ff2a 	bl	800189c <_sbrk>
 8007a48:	1c43      	adds	r3, r0, #1
 8007a4a:	d102      	bne.n	8007a52 <_sbrk_r+0x1a>
 8007a4c:	682b      	ldr	r3, [r5, #0]
 8007a4e:	b103      	cbz	r3, 8007a52 <_sbrk_r+0x1a>
 8007a50:	6023      	str	r3, [r4, #0]
 8007a52:	bd38      	pop	{r3, r4, r5, pc}
 8007a54:	2000fcf8 	.word	0x2000fcf8

08007a58 <strncmp>:
 8007a58:	b510      	push	{r4, lr}
 8007a5a:	b16a      	cbz	r2, 8007a78 <strncmp+0x20>
 8007a5c:	3901      	subs	r1, #1
 8007a5e:	1884      	adds	r4, r0, r2
 8007a60:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007a64:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d103      	bne.n	8007a74 <strncmp+0x1c>
 8007a6c:	42a0      	cmp	r0, r4
 8007a6e:	d001      	beq.n	8007a74 <strncmp+0x1c>
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d1f5      	bne.n	8007a60 <strncmp+0x8>
 8007a74:	1a98      	subs	r0, r3, r2
 8007a76:	bd10      	pop	{r4, pc}
 8007a78:	4610      	mov	r0, r2
 8007a7a:	e7fc      	b.n	8007a76 <strncmp+0x1e>

08007a7c <__ascii_wctomb>:
 8007a7c:	b149      	cbz	r1, 8007a92 <__ascii_wctomb+0x16>
 8007a7e:	2aff      	cmp	r2, #255	; 0xff
 8007a80:	bf85      	ittet	hi
 8007a82:	238a      	movhi	r3, #138	; 0x8a
 8007a84:	6003      	strhi	r3, [r0, #0]
 8007a86:	700a      	strbls	r2, [r1, #0]
 8007a88:	f04f 30ff 	movhi.w	r0, #4294967295
 8007a8c:	bf98      	it	ls
 8007a8e:	2001      	movls	r0, #1
 8007a90:	4770      	bx	lr
 8007a92:	4608      	mov	r0, r1
 8007a94:	4770      	bx	lr
	...

08007a98 <__assert_func>:
 8007a98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a9a:	4614      	mov	r4, r2
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	4b09      	ldr	r3, [pc, #36]	; (8007ac4 <__assert_func+0x2c>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4605      	mov	r5, r0
 8007aa4:	68d8      	ldr	r0, [r3, #12]
 8007aa6:	b14c      	cbz	r4, 8007abc <__assert_func+0x24>
 8007aa8:	4b07      	ldr	r3, [pc, #28]	; (8007ac8 <__assert_func+0x30>)
 8007aaa:	9100      	str	r1, [sp, #0]
 8007aac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ab0:	4906      	ldr	r1, [pc, #24]	; (8007acc <__assert_func+0x34>)
 8007ab2:	462b      	mov	r3, r5
 8007ab4:	f000 f80e 	bl	8007ad4 <fiprintf>
 8007ab8:	f000 fa84 	bl	8007fc4 <abort>
 8007abc:	4b04      	ldr	r3, [pc, #16]	; (8007ad0 <__assert_func+0x38>)
 8007abe:	461c      	mov	r4, r3
 8007ac0:	e7f3      	b.n	8007aaa <__assert_func+0x12>
 8007ac2:	bf00      	nop
 8007ac4:	2000000c 	.word	0x2000000c
 8007ac8:	08008c2d 	.word	0x08008c2d
 8007acc:	08008c3a 	.word	0x08008c3a
 8007ad0:	08008c68 	.word	0x08008c68

08007ad4 <fiprintf>:
 8007ad4:	b40e      	push	{r1, r2, r3}
 8007ad6:	b503      	push	{r0, r1, lr}
 8007ad8:	4601      	mov	r1, r0
 8007ada:	ab03      	add	r3, sp, #12
 8007adc:	4805      	ldr	r0, [pc, #20]	; (8007af4 <fiprintf+0x20>)
 8007ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ae2:	6800      	ldr	r0, [r0, #0]
 8007ae4:	9301      	str	r3, [sp, #4]
 8007ae6:	f000 f87d 	bl	8007be4 <_vfiprintf_r>
 8007aea:	b002      	add	sp, #8
 8007aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8007af0:	b003      	add	sp, #12
 8007af2:	4770      	bx	lr
 8007af4:	2000000c 	.word	0x2000000c

08007af8 <memmove>:
 8007af8:	4288      	cmp	r0, r1
 8007afa:	b510      	push	{r4, lr}
 8007afc:	eb01 0402 	add.w	r4, r1, r2
 8007b00:	d902      	bls.n	8007b08 <memmove+0x10>
 8007b02:	4284      	cmp	r4, r0
 8007b04:	4623      	mov	r3, r4
 8007b06:	d807      	bhi.n	8007b18 <memmove+0x20>
 8007b08:	1e43      	subs	r3, r0, #1
 8007b0a:	42a1      	cmp	r1, r4
 8007b0c:	d008      	beq.n	8007b20 <memmove+0x28>
 8007b0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b16:	e7f8      	b.n	8007b0a <memmove+0x12>
 8007b18:	4402      	add	r2, r0
 8007b1a:	4601      	mov	r1, r0
 8007b1c:	428a      	cmp	r2, r1
 8007b1e:	d100      	bne.n	8007b22 <memmove+0x2a>
 8007b20:	bd10      	pop	{r4, pc}
 8007b22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b2a:	e7f7      	b.n	8007b1c <memmove+0x24>

08007b2c <__malloc_lock>:
 8007b2c:	4801      	ldr	r0, [pc, #4]	; (8007b34 <__malloc_lock+0x8>)
 8007b2e:	f000 bc09 	b.w	8008344 <__retarget_lock_acquire_recursive>
 8007b32:	bf00      	nop
 8007b34:	2000fd00 	.word	0x2000fd00

08007b38 <__malloc_unlock>:
 8007b38:	4801      	ldr	r0, [pc, #4]	; (8007b40 <__malloc_unlock+0x8>)
 8007b3a:	f000 bc04 	b.w	8008346 <__retarget_lock_release_recursive>
 8007b3e:	bf00      	nop
 8007b40:	2000fd00 	.word	0x2000fd00

08007b44 <_realloc_r>:
 8007b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b46:	4607      	mov	r7, r0
 8007b48:	4614      	mov	r4, r2
 8007b4a:	460e      	mov	r6, r1
 8007b4c:	b921      	cbnz	r1, 8007b58 <_realloc_r+0x14>
 8007b4e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007b52:	4611      	mov	r1, r2
 8007b54:	f7ff bdb2 	b.w	80076bc <_malloc_r>
 8007b58:	b922      	cbnz	r2, 8007b64 <_realloc_r+0x20>
 8007b5a:	f7ff fd5f 	bl	800761c <_free_r>
 8007b5e:	4625      	mov	r5, r4
 8007b60:	4628      	mov	r0, r5
 8007b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b64:	f000 fc54 	bl	8008410 <_malloc_usable_size_r>
 8007b68:	42a0      	cmp	r0, r4
 8007b6a:	d20f      	bcs.n	8007b8c <_realloc_r+0x48>
 8007b6c:	4621      	mov	r1, r4
 8007b6e:	4638      	mov	r0, r7
 8007b70:	f7ff fda4 	bl	80076bc <_malloc_r>
 8007b74:	4605      	mov	r5, r0
 8007b76:	2800      	cmp	r0, #0
 8007b78:	d0f2      	beq.n	8007b60 <_realloc_r+0x1c>
 8007b7a:	4631      	mov	r1, r6
 8007b7c:	4622      	mov	r2, r4
 8007b7e:	f7ff f875 	bl	8006c6c <memcpy>
 8007b82:	4631      	mov	r1, r6
 8007b84:	4638      	mov	r0, r7
 8007b86:	f7ff fd49 	bl	800761c <_free_r>
 8007b8a:	e7e9      	b.n	8007b60 <_realloc_r+0x1c>
 8007b8c:	4635      	mov	r5, r6
 8007b8e:	e7e7      	b.n	8007b60 <_realloc_r+0x1c>

08007b90 <__sfputc_r>:
 8007b90:	6893      	ldr	r3, [r2, #8]
 8007b92:	3b01      	subs	r3, #1
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	b410      	push	{r4}
 8007b98:	6093      	str	r3, [r2, #8]
 8007b9a:	da08      	bge.n	8007bae <__sfputc_r+0x1e>
 8007b9c:	6994      	ldr	r4, [r2, #24]
 8007b9e:	42a3      	cmp	r3, r4
 8007ba0:	db01      	blt.n	8007ba6 <__sfputc_r+0x16>
 8007ba2:	290a      	cmp	r1, #10
 8007ba4:	d103      	bne.n	8007bae <__sfputc_r+0x1e>
 8007ba6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007baa:	f000 b94b 	b.w	8007e44 <__swbuf_r>
 8007bae:	6813      	ldr	r3, [r2, #0]
 8007bb0:	1c58      	adds	r0, r3, #1
 8007bb2:	6010      	str	r0, [r2, #0]
 8007bb4:	7019      	strb	r1, [r3, #0]
 8007bb6:	4608      	mov	r0, r1
 8007bb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bbc:	4770      	bx	lr

08007bbe <__sfputs_r>:
 8007bbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bc0:	4606      	mov	r6, r0
 8007bc2:	460f      	mov	r7, r1
 8007bc4:	4614      	mov	r4, r2
 8007bc6:	18d5      	adds	r5, r2, r3
 8007bc8:	42ac      	cmp	r4, r5
 8007bca:	d101      	bne.n	8007bd0 <__sfputs_r+0x12>
 8007bcc:	2000      	movs	r0, #0
 8007bce:	e007      	b.n	8007be0 <__sfputs_r+0x22>
 8007bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bd4:	463a      	mov	r2, r7
 8007bd6:	4630      	mov	r0, r6
 8007bd8:	f7ff ffda 	bl	8007b90 <__sfputc_r>
 8007bdc:	1c43      	adds	r3, r0, #1
 8007bde:	d1f3      	bne.n	8007bc8 <__sfputs_r+0xa>
 8007be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007be4 <_vfiprintf_r>:
 8007be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be8:	460d      	mov	r5, r1
 8007bea:	b09d      	sub	sp, #116	; 0x74
 8007bec:	4614      	mov	r4, r2
 8007bee:	4698      	mov	r8, r3
 8007bf0:	4606      	mov	r6, r0
 8007bf2:	b118      	cbz	r0, 8007bfc <_vfiprintf_r+0x18>
 8007bf4:	6983      	ldr	r3, [r0, #24]
 8007bf6:	b90b      	cbnz	r3, 8007bfc <_vfiprintf_r+0x18>
 8007bf8:	f000 fb06 	bl	8008208 <__sinit>
 8007bfc:	4b89      	ldr	r3, [pc, #548]	; (8007e24 <_vfiprintf_r+0x240>)
 8007bfe:	429d      	cmp	r5, r3
 8007c00:	d11b      	bne.n	8007c3a <_vfiprintf_r+0x56>
 8007c02:	6875      	ldr	r5, [r6, #4]
 8007c04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c06:	07d9      	lsls	r1, r3, #31
 8007c08:	d405      	bmi.n	8007c16 <_vfiprintf_r+0x32>
 8007c0a:	89ab      	ldrh	r3, [r5, #12]
 8007c0c:	059a      	lsls	r2, r3, #22
 8007c0e:	d402      	bmi.n	8007c16 <_vfiprintf_r+0x32>
 8007c10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c12:	f000 fb97 	bl	8008344 <__retarget_lock_acquire_recursive>
 8007c16:	89ab      	ldrh	r3, [r5, #12]
 8007c18:	071b      	lsls	r3, r3, #28
 8007c1a:	d501      	bpl.n	8007c20 <_vfiprintf_r+0x3c>
 8007c1c:	692b      	ldr	r3, [r5, #16]
 8007c1e:	b9eb      	cbnz	r3, 8007c5c <_vfiprintf_r+0x78>
 8007c20:	4629      	mov	r1, r5
 8007c22:	4630      	mov	r0, r6
 8007c24:	f000 f960 	bl	8007ee8 <__swsetup_r>
 8007c28:	b1c0      	cbz	r0, 8007c5c <_vfiprintf_r+0x78>
 8007c2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c2c:	07dc      	lsls	r4, r3, #31
 8007c2e:	d50e      	bpl.n	8007c4e <_vfiprintf_r+0x6a>
 8007c30:	f04f 30ff 	mov.w	r0, #4294967295
 8007c34:	b01d      	add	sp, #116	; 0x74
 8007c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c3a:	4b7b      	ldr	r3, [pc, #492]	; (8007e28 <_vfiprintf_r+0x244>)
 8007c3c:	429d      	cmp	r5, r3
 8007c3e:	d101      	bne.n	8007c44 <_vfiprintf_r+0x60>
 8007c40:	68b5      	ldr	r5, [r6, #8]
 8007c42:	e7df      	b.n	8007c04 <_vfiprintf_r+0x20>
 8007c44:	4b79      	ldr	r3, [pc, #484]	; (8007e2c <_vfiprintf_r+0x248>)
 8007c46:	429d      	cmp	r5, r3
 8007c48:	bf08      	it	eq
 8007c4a:	68f5      	ldreq	r5, [r6, #12]
 8007c4c:	e7da      	b.n	8007c04 <_vfiprintf_r+0x20>
 8007c4e:	89ab      	ldrh	r3, [r5, #12]
 8007c50:	0598      	lsls	r0, r3, #22
 8007c52:	d4ed      	bmi.n	8007c30 <_vfiprintf_r+0x4c>
 8007c54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c56:	f000 fb76 	bl	8008346 <__retarget_lock_release_recursive>
 8007c5a:	e7e9      	b.n	8007c30 <_vfiprintf_r+0x4c>
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c60:	2320      	movs	r3, #32
 8007c62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c66:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c6a:	2330      	movs	r3, #48	; 0x30
 8007c6c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007e30 <_vfiprintf_r+0x24c>
 8007c70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c74:	f04f 0901 	mov.w	r9, #1
 8007c78:	4623      	mov	r3, r4
 8007c7a:	469a      	mov	sl, r3
 8007c7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c80:	b10a      	cbz	r2, 8007c86 <_vfiprintf_r+0xa2>
 8007c82:	2a25      	cmp	r2, #37	; 0x25
 8007c84:	d1f9      	bne.n	8007c7a <_vfiprintf_r+0x96>
 8007c86:	ebba 0b04 	subs.w	fp, sl, r4
 8007c8a:	d00b      	beq.n	8007ca4 <_vfiprintf_r+0xc0>
 8007c8c:	465b      	mov	r3, fp
 8007c8e:	4622      	mov	r2, r4
 8007c90:	4629      	mov	r1, r5
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7ff ff93 	bl	8007bbe <__sfputs_r>
 8007c98:	3001      	adds	r0, #1
 8007c9a:	f000 80aa 	beq.w	8007df2 <_vfiprintf_r+0x20e>
 8007c9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ca0:	445a      	add	r2, fp
 8007ca2:	9209      	str	r2, [sp, #36]	; 0x24
 8007ca4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f000 80a2 	beq.w	8007df2 <_vfiprintf_r+0x20e>
 8007cae:	2300      	movs	r3, #0
 8007cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8007cb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cb8:	f10a 0a01 	add.w	sl, sl, #1
 8007cbc:	9304      	str	r3, [sp, #16]
 8007cbe:	9307      	str	r3, [sp, #28]
 8007cc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cc4:	931a      	str	r3, [sp, #104]	; 0x68
 8007cc6:	4654      	mov	r4, sl
 8007cc8:	2205      	movs	r2, #5
 8007cca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cce:	4858      	ldr	r0, [pc, #352]	; (8007e30 <_vfiprintf_r+0x24c>)
 8007cd0:	f7f8 fa8e 	bl	80001f0 <memchr>
 8007cd4:	9a04      	ldr	r2, [sp, #16]
 8007cd6:	b9d8      	cbnz	r0, 8007d10 <_vfiprintf_r+0x12c>
 8007cd8:	06d1      	lsls	r1, r2, #27
 8007cda:	bf44      	itt	mi
 8007cdc:	2320      	movmi	r3, #32
 8007cde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ce2:	0713      	lsls	r3, r2, #28
 8007ce4:	bf44      	itt	mi
 8007ce6:	232b      	movmi	r3, #43	; 0x2b
 8007ce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cec:	f89a 3000 	ldrb.w	r3, [sl]
 8007cf0:	2b2a      	cmp	r3, #42	; 0x2a
 8007cf2:	d015      	beq.n	8007d20 <_vfiprintf_r+0x13c>
 8007cf4:	9a07      	ldr	r2, [sp, #28]
 8007cf6:	4654      	mov	r4, sl
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	f04f 0c0a 	mov.w	ip, #10
 8007cfe:	4621      	mov	r1, r4
 8007d00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d04:	3b30      	subs	r3, #48	; 0x30
 8007d06:	2b09      	cmp	r3, #9
 8007d08:	d94e      	bls.n	8007da8 <_vfiprintf_r+0x1c4>
 8007d0a:	b1b0      	cbz	r0, 8007d3a <_vfiprintf_r+0x156>
 8007d0c:	9207      	str	r2, [sp, #28]
 8007d0e:	e014      	b.n	8007d3a <_vfiprintf_r+0x156>
 8007d10:	eba0 0308 	sub.w	r3, r0, r8
 8007d14:	fa09 f303 	lsl.w	r3, r9, r3
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	9304      	str	r3, [sp, #16]
 8007d1c:	46a2      	mov	sl, r4
 8007d1e:	e7d2      	b.n	8007cc6 <_vfiprintf_r+0xe2>
 8007d20:	9b03      	ldr	r3, [sp, #12]
 8007d22:	1d19      	adds	r1, r3, #4
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	9103      	str	r1, [sp, #12]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	bfbb      	ittet	lt
 8007d2c:	425b      	neglt	r3, r3
 8007d2e:	f042 0202 	orrlt.w	r2, r2, #2
 8007d32:	9307      	strge	r3, [sp, #28]
 8007d34:	9307      	strlt	r3, [sp, #28]
 8007d36:	bfb8      	it	lt
 8007d38:	9204      	strlt	r2, [sp, #16]
 8007d3a:	7823      	ldrb	r3, [r4, #0]
 8007d3c:	2b2e      	cmp	r3, #46	; 0x2e
 8007d3e:	d10c      	bne.n	8007d5a <_vfiprintf_r+0x176>
 8007d40:	7863      	ldrb	r3, [r4, #1]
 8007d42:	2b2a      	cmp	r3, #42	; 0x2a
 8007d44:	d135      	bne.n	8007db2 <_vfiprintf_r+0x1ce>
 8007d46:	9b03      	ldr	r3, [sp, #12]
 8007d48:	1d1a      	adds	r2, r3, #4
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	9203      	str	r2, [sp, #12]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	bfb8      	it	lt
 8007d52:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d56:	3402      	adds	r4, #2
 8007d58:	9305      	str	r3, [sp, #20]
 8007d5a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e40 <_vfiprintf_r+0x25c>
 8007d5e:	7821      	ldrb	r1, [r4, #0]
 8007d60:	2203      	movs	r2, #3
 8007d62:	4650      	mov	r0, sl
 8007d64:	f7f8 fa44 	bl	80001f0 <memchr>
 8007d68:	b140      	cbz	r0, 8007d7c <_vfiprintf_r+0x198>
 8007d6a:	2340      	movs	r3, #64	; 0x40
 8007d6c:	eba0 000a 	sub.w	r0, r0, sl
 8007d70:	fa03 f000 	lsl.w	r0, r3, r0
 8007d74:	9b04      	ldr	r3, [sp, #16]
 8007d76:	4303      	orrs	r3, r0
 8007d78:	3401      	adds	r4, #1
 8007d7a:	9304      	str	r3, [sp, #16]
 8007d7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d80:	482c      	ldr	r0, [pc, #176]	; (8007e34 <_vfiprintf_r+0x250>)
 8007d82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d86:	2206      	movs	r2, #6
 8007d88:	f7f8 fa32 	bl	80001f0 <memchr>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	d03f      	beq.n	8007e10 <_vfiprintf_r+0x22c>
 8007d90:	4b29      	ldr	r3, [pc, #164]	; (8007e38 <_vfiprintf_r+0x254>)
 8007d92:	bb1b      	cbnz	r3, 8007ddc <_vfiprintf_r+0x1f8>
 8007d94:	9b03      	ldr	r3, [sp, #12]
 8007d96:	3307      	adds	r3, #7
 8007d98:	f023 0307 	bic.w	r3, r3, #7
 8007d9c:	3308      	adds	r3, #8
 8007d9e:	9303      	str	r3, [sp, #12]
 8007da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007da2:	443b      	add	r3, r7
 8007da4:	9309      	str	r3, [sp, #36]	; 0x24
 8007da6:	e767      	b.n	8007c78 <_vfiprintf_r+0x94>
 8007da8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dac:	460c      	mov	r4, r1
 8007dae:	2001      	movs	r0, #1
 8007db0:	e7a5      	b.n	8007cfe <_vfiprintf_r+0x11a>
 8007db2:	2300      	movs	r3, #0
 8007db4:	3401      	adds	r4, #1
 8007db6:	9305      	str	r3, [sp, #20]
 8007db8:	4619      	mov	r1, r3
 8007dba:	f04f 0c0a 	mov.w	ip, #10
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dc4:	3a30      	subs	r2, #48	; 0x30
 8007dc6:	2a09      	cmp	r2, #9
 8007dc8:	d903      	bls.n	8007dd2 <_vfiprintf_r+0x1ee>
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d0c5      	beq.n	8007d5a <_vfiprintf_r+0x176>
 8007dce:	9105      	str	r1, [sp, #20]
 8007dd0:	e7c3      	b.n	8007d5a <_vfiprintf_r+0x176>
 8007dd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dd6:	4604      	mov	r4, r0
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e7f0      	b.n	8007dbe <_vfiprintf_r+0x1da>
 8007ddc:	ab03      	add	r3, sp, #12
 8007dde:	9300      	str	r3, [sp, #0]
 8007de0:	462a      	mov	r2, r5
 8007de2:	4b16      	ldr	r3, [pc, #88]	; (8007e3c <_vfiprintf_r+0x258>)
 8007de4:	a904      	add	r1, sp, #16
 8007de6:	4630      	mov	r0, r6
 8007de8:	f7fc f884 	bl	8003ef4 <_printf_float>
 8007dec:	4607      	mov	r7, r0
 8007dee:	1c78      	adds	r0, r7, #1
 8007df0:	d1d6      	bne.n	8007da0 <_vfiprintf_r+0x1bc>
 8007df2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007df4:	07d9      	lsls	r1, r3, #31
 8007df6:	d405      	bmi.n	8007e04 <_vfiprintf_r+0x220>
 8007df8:	89ab      	ldrh	r3, [r5, #12]
 8007dfa:	059a      	lsls	r2, r3, #22
 8007dfc:	d402      	bmi.n	8007e04 <_vfiprintf_r+0x220>
 8007dfe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e00:	f000 faa1 	bl	8008346 <__retarget_lock_release_recursive>
 8007e04:	89ab      	ldrh	r3, [r5, #12]
 8007e06:	065b      	lsls	r3, r3, #25
 8007e08:	f53f af12 	bmi.w	8007c30 <_vfiprintf_r+0x4c>
 8007e0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e0e:	e711      	b.n	8007c34 <_vfiprintf_r+0x50>
 8007e10:	ab03      	add	r3, sp, #12
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	462a      	mov	r2, r5
 8007e16:	4b09      	ldr	r3, [pc, #36]	; (8007e3c <_vfiprintf_r+0x258>)
 8007e18:	a904      	add	r1, sp, #16
 8007e1a:	4630      	mov	r0, r6
 8007e1c:	f7fc fb0e 	bl	800443c <_printf_i>
 8007e20:	e7e4      	b.n	8007dec <_vfiprintf_r+0x208>
 8007e22:	bf00      	nop
 8007e24:	08008c8c 	.word	0x08008c8c
 8007e28:	08008cac 	.word	0x08008cac
 8007e2c:	08008c6c 	.word	0x08008c6c
 8007e30:	08008c1c 	.word	0x08008c1c
 8007e34:	08008c26 	.word	0x08008c26
 8007e38:	08003ef5 	.word	0x08003ef5
 8007e3c:	08007bbf 	.word	0x08007bbf
 8007e40:	08008c22 	.word	0x08008c22

08007e44 <__swbuf_r>:
 8007e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e46:	460e      	mov	r6, r1
 8007e48:	4614      	mov	r4, r2
 8007e4a:	4605      	mov	r5, r0
 8007e4c:	b118      	cbz	r0, 8007e56 <__swbuf_r+0x12>
 8007e4e:	6983      	ldr	r3, [r0, #24]
 8007e50:	b90b      	cbnz	r3, 8007e56 <__swbuf_r+0x12>
 8007e52:	f000 f9d9 	bl	8008208 <__sinit>
 8007e56:	4b21      	ldr	r3, [pc, #132]	; (8007edc <__swbuf_r+0x98>)
 8007e58:	429c      	cmp	r4, r3
 8007e5a:	d12b      	bne.n	8007eb4 <__swbuf_r+0x70>
 8007e5c:	686c      	ldr	r4, [r5, #4]
 8007e5e:	69a3      	ldr	r3, [r4, #24]
 8007e60:	60a3      	str	r3, [r4, #8]
 8007e62:	89a3      	ldrh	r3, [r4, #12]
 8007e64:	071a      	lsls	r2, r3, #28
 8007e66:	d52f      	bpl.n	8007ec8 <__swbuf_r+0x84>
 8007e68:	6923      	ldr	r3, [r4, #16]
 8007e6a:	b36b      	cbz	r3, 8007ec8 <__swbuf_r+0x84>
 8007e6c:	6923      	ldr	r3, [r4, #16]
 8007e6e:	6820      	ldr	r0, [r4, #0]
 8007e70:	1ac0      	subs	r0, r0, r3
 8007e72:	6963      	ldr	r3, [r4, #20]
 8007e74:	b2f6      	uxtb	r6, r6
 8007e76:	4283      	cmp	r3, r0
 8007e78:	4637      	mov	r7, r6
 8007e7a:	dc04      	bgt.n	8007e86 <__swbuf_r+0x42>
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	4628      	mov	r0, r5
 8007e80:	f000 f92e 	bl	80080e0 <_fflush_r>
 8007e84:	bb30      	cbnz	r0, 8007ed4 <__swbuf_r+0x90>
 8007e86:	68a3      	ldr	r3, [r4, #8]
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	60a3      	str	r3, [r4, #8]
 8007e8c:	6823      	ldr	r3, [r4, #0]
 8007e8e:	1c5a      	adds	r2, r3, #1
 8007e90:	6022      	str	r2, [r4, #0]
 8007e92:	701e      	strb	r6, [r3, #0]
 8007e94:	6963      	ldr	r3, [r4, #20]
 8007e96:	3001      	adds	r0, #1
 8007e98:	4283      	cmp	r3, r0
 8007e9a:	d004      	beq.n	8007ea6 <__swbuf_r+0x62>
 8007e9c:	89a3      	ldrh	r3, [r4, #12]
 8007e9e:	07db      	lsls	r3, r3, #31
 8007ea0:	d506      	bpl.n	8007eb0 <__swbuf_r+0x6c>
 8007ea2:	2e0a      	cmp	r6, #10
 8007ea4:	d104      	bne.n	8007eb0 <__swbuf_r+0x6c>
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	4628      	mov	r0, r5
 8007eaa:	f000 f919 	bl	80080e0 <_fflush_r>
 8007eae:	b988      	cbnz	r0, 8007ed4 <__swbuf_r+0x90>
 8007eb0:	4638      	mov	r0, r7
 8007eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007eb4:	4b0a      	ldr	r3, [pc, #40]	; (8007ee0 <__swbuf_r+0x9c>)
 8007eb6:	429c      	cmp	r4, r3
 8007eb8:	d101      	bne.n	8007ebe <__swbuf_r+0x7a>
 8007eba:	68ac      	ldr	r4, [r5, #8]
 8007ebc:	e7cf      	b.n	8007e5e <__swbuf_r+0x1a>
 8007ebe:	4b09      	ldr	r3, [pc, #36]	; (8007ee4 <__swbuf_r+0xa0>)
 8007ec0:	429c      	cmp	r4, r3
 8007ec2:	bf08      	it	eq
 8007ec4:	68ec      	ldreq	r4, [r5, #12]
 8007ec6:	e7ca      	b.n	8007e5e <__swbuf_r+0x1a>
 8007ec8:	4621      	mov	r1, r4
 8007eca:	4628      	mov	r0, r5
 8007ecc:	f000 f80c 	bl	8007ee8 <__swsetup_r>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	d0cb      	beq.n	8007e6c <__swbuf_r+0x28>
 8007ed4:	f04f 37ff 	mov.w	r7, #4294967295
 8007ed8:	e7ea      	b.n	8007eb0 <__swbuf_r+0x6c>
 8007eda:	bf00      	nop
 8007edc:	08008c8c 	.word	0x08008c8c
 8007ee0:	08008cac 	.word	0x08008cac
 8007ee4:	08008c6c 	.word	0x08008c6c

08007ee8 <__swsetup_r>:
 8007ee8:	4b32      	ldr	r3, [pc, #200]	; (8007fb4 <__swsetup_r+0xcc>)
 8007eea:	b570      	push	{r4, r5, r6, lr}
 8007eec:	681d      	ldr	r5, [r3, #0]
 8007eee:	4606      	mov	r6, r0
 8007ef0:	460c      	mov	r4, r1
 8007ef2:	b125      	cbz	r5, 8007efe <__swsetup_r+0x16>
 8007ef4:	69ab      	ldr	r3, [r5, #24]
 8007ef6:	b913      	cbnz	r3, 8007efe <__swsetup_r+0x16>
 8007ef8:	4628      	mov	r0, r5
 8007efa:	f000 f985 	bl	8008208 <__sinit>
 8007efe:	4b2e      	ldr	r3, [pc, #184]	; (8007fb8 <__swsetup_r+0xd0>)
 8007f00:	429c      	cmp	r4, r3
 8007f02:	d10f      	bne.n	8007f24 <__swsetup_r+0x3c>
 8007f04:	686c      	ldr	r4, [r5, #4]
 8007f06:	89a3      	ldrh	r3, [r4, #12]
 8007f08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f0c:	0719      	lsls	r1, r3, #28
 8007f0e:	d42c      	bmi.n	8007f6a <__swsetup_r+0x82>
 8007f10:	06dd      	lsls	r5, r3, #27
 8007f12:	d411      	bmi.n	8007f38 <__swsetup_r+0x50>
 8007f14:	2309      	movs	r3, #9
 8007f16:	6033      	str	r3, [r6, #0]
 8007f18:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f1c:	81a3      	strh	r3, [r4, #12]
 8007f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f22:	e03e      	b.n	8007fa2 <__swsetup_r+0xba>
 8007f24:	4b25      	ldr	r3, [pc, #148]	; (8007fbc <__swsetup_r+0xd4>)
 8007f26:	429c      	cmp	r4, r3
 8007f28:	d101      	bne.n	8007f2e <__swsetup_r+0x46>
 8007f2a:	68ac      	ldr	r4, [r5, #8]
 8007f2c:	e7eb      	b.n	8007f06 <__swsetup_r+0x1e>
 8007f2e:	4b24      	ldr	r3, [pc, #144]	; (8007fc0 <__swsetup_r+0xd8>)
 8007f30:	429c      	cmp	r4, r3
 8007f32:	bf08      	it	eq
 8007f34:	68ec      	ldreq	r4, [r5, #12]
 8007f36:	e7e6      	b.n	8007f06 <__swsetup_r+0x1e>
 8007f38:	0758      	lsls	r0, r3, #29
 8007f3a:	d512      	bpl.n	8007f62 <__swsetup_r+0x7a>
 8007f3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f3e:	b141      	cbz	r1, 8007f52 <__swsetup_r+0x6a>
 8007f40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f44:	4299      	cmp	r1, r3
 8007f46:	d002      	beq.n	8007f4e <__swsetup_r+0x66>
 8007f48:	4630      	mov	r0, r6
 8007f4a:	f7ff fb67 	bl	800761c <_free_r>
 8007f4e:	2300      	movs	r3, #0
 8007f50:	6363      	str	r3, [r4, #52]	; 0x34
 8007f52:	89a3      	ldrh	r3, [r4, #12]
 8007f54:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f58:	81a3      	strh	r3, [r4, #12]
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	6063      	str	r3, [r4, #4]
 8007f5e:	6923      	ldr	r3, [r4, #16]
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	89a3      	ldrh	r3, [r4, #12]
 8007f64:	f043 0308 	orr.w	r3, r3, #8
 8007f68:	81a3      	strh	r3, [r4, #12]
 8007f6a:	6923      	ldr	r3, [r4, #16]
 8007f6c:	b94b      	cbnz	r3, 8007f82 <__swsetup_r+0x9a>
 8007f6e:	89a3      	ldrh	r3, [r4, #12]
 8007f70:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f78:	d003      	beq.n	8007f82 <__swsetup_r+0x9a>
 8007f7a:	4621      	mov	r1, r4
 8007f7c:	4630      	mov	r0, r6
 8007f7e:	f000 fa07 	bl	8008390 <__smakebuf_r>
 8007f82:	89a0      	ldrh	r0, [r4, #12]
 8007f84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f88:	f010 0301 	ands.w	r3, r0, #1
 8007f8c:	d00a      	beq.n	8007fa4 <__swsetup_r+0xbc>
 8007f8e:	2300      	movs	r3, #0
 8007f90:	60a3      	str	r3, [r4, #8]
 8007f92:	6963      	ldr	r3, [r4, #20]
 8007f94:	425b      	negs	r3, r3
 8007f96:	61a3      	str	r3, [r4, #24]
 8007f98:	6923      	ldr	r3, [r4, #16]
 8007f9a:	b943      	cbnz	r3, 8007fae <__swsetup_r+0xc6>
 8007f9c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fa0:	d1ba      	bne.n	8007f18 <__swsetup_r+0x30>
 8007fa2:	bd70      	pop	{r4, r5, r6, pc}
 8007fa4:	0781      	lsls	r1, r0, #30
 8007fa6:	bf58      	it	pl
 8007fa8:	6963      	ldrpl	r3, [r4, #20]
 8007faa:	60a3      	str	r3, [r4, #8]
 8007fac:	e7f4      	b.n	8007f98 <__swsetup_r+0xb0>
 8007fae:	2000      	movs	r0, #0
 8007fb0:	e7f7      	b.n	8007fa2 <__swsetup_r+0xba>
 8007fb2:	bf00      	nop
 8007fb4:	2000000c 	.word	0x2000000c
 8007fb8:	08008c8c 	.word	0x08008c8c
 8007fbc:	08008cac 	.word	0x08008cac
 8007fc0:	08008c6c 	.word	0x08008c6c

08007fc4 <abort>:
 8007fc4:	b508      	push	{r3, lr}
 8007fc6:	2006      	movs	r0, #6
 8007fc8:	f000 fa52 	bl	8008470 <raise>
 8007fcc:	2001      	movs	r0, #1
 8007fce:	f7f9 fbed 	bl	80017ac <_exit>
	...

08007fd4 <__sflush_r>:
 8007fd4:	898a      	ldrh	r2, [r1, #12]
 8007fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fda:	4605      	mov	r5, r0
 8007fdc:	0710      	lsls	r0, r2, #28
 8007fde:	460c      	mov	r4, r1
 8007fe0:	d458      	bmi.n	8008094 <__sflush_r+0xc0>
 8007fe2:	684b      	ldr	r3, [r1, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	dc05      	bgt.n	8007ff4 <__sflush_r+0x20>
 8007fe8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	dc02      	bgt.n	8007ff4 <__sflush_r+0x20>
 8007fee:	2000      	movs	r0, #0
 8007ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ff4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ff6:	2e00      	cmp	r6, #0
 8007ff8:	d0f9      	beq.n	8007fee <__sflush_r+0x1a>
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008000:	682f      	ldr	r7, [r5, #0]
 8008002:	602b      	str	r3, [r5, #0]
 8008004:	d032      	beq.n	800806c <__sflush_r+0x98>
 8008006:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008008:	89a3      	ldrh	r3, [r4, #12]
 800800a:	075a      	lsls	r2, r3, #29
 800800c:	d505      	bpl.n	800801a <__sflush_r+0x46>
 800800e:	6863      	ldr	r3, [r4, #4]
 8008010:	1ac0      	subs	r0, r0, r3
 8008012:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008014:	b10b      	cbz	r3, 800801a <__sflush_r+0x46>
 8008016:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008018:	1ac0      	subs	r0, r0, r3
 800801a:	2300      	movs	r3, #0
 800801c:	4602      	mov	r2, r0
 800801e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008020:	6a21      	ldr	r1, [r4, #32]
 8008022:	4628      	mov	r0, r5
 8008024:	47b0      	blx	r6
 8008026:	1c43      	adds	r3, r0, #1
 8008028:	89a3      	ldrh	r3, [r4, #12]
 800802a:	d106      	bne.n	800803a <__sflush_r+0x66>
 800802c:	6829      	ldr	r1, [r5, #0]
 800802e:	291d      	cmp	r1, #29
 8008030:	d82c      	bhi.n	800808c <__sflush_r+0xb8>
 8008032:	4a2a      	ldr	r2, [pc, #168]	; (80080dc <__sflush_r+0x108>)
 8008034:	40ca      	lsrs	r2, r1
 8008036:	07d6      	lsls	r6, r2, #31
 8008038:	d528      	bpl.n	800808c <__sflush_r+0xb8>
 800803a:	2200      	movs	r2, #0
 800803c:	6062      	str	r2, [r4, #4]
 800803e:	04d9      	lsls	r1, r3, #19
 8008040:	6922      	ldr	r2, [r4, #16]
 8008042:	6022      	str	r2, [r4, #0]
 8008044:	d504      	bpl.n	8008050 <__sflush_r+0x7c>
 8008046:	1c42      	adds	r2, r0, #1
 8008048:	d101      	bne.n	800804e <__sflush_r+0x7a>
 800804a:	682b      	ldr	r3, [r5, #0]
 800804c:	b903      	cbnz	r3, 8008050 <__sflush_r+0x7c>
 800804e:	6560      	str	r0, [r4, #84]	; 0x54
 8008050:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008052:	602f      	str	r7, [r5, #0]
 8008054:	2900      	cmp	r1, #0
 8008056:	d0ca      	beq.n	8007fee <__sflush_r+0x1a>
 8008058:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800805c:	4299      	cmp	r1, r3
 800805e:	d002      	beq.n	8008066 <__sflush_r+0x92>
 8008060:	4628      	mov	r0, r5
 8008062:	f7ff fadb 	bl	800761c <_free_r>
 8008066:	2000      	movs	r0, #0
 8008068:	6360      	str	r0, [r4, #52]	; 0x34
 800806a:	e7c1      	b.n	8007ff0 <__sflush_r+0x1c>
 800806c:	6a21      	ldr	r1, [r4, #32]
 800806e:	2301      	movs	r3, #1
 8008070:	4628      	mov	r0, r5
 8008072:	47b0      	blx	r6
 8008074:	1c41      	adds	r1, r0, #1
 8008076:	d1c7      	bne.n	8008008 <__sflush_r+0x34>
 8008078:	682b      	ldr	r3, [r5, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d0c4      	beq.n	8008008 <__sflush_r+0x34>
 800807e:	2b1d      	cmp	r3, #29
 8008080:	d001      	beq.n	8008086 <__sflush_r+0xb2>
 8008082:	2b16      	cmp	r3, #22
 8008084:	d101      	bne.n	800808a <__sflush_r+0xb6>
 8008086:	602f      	str	r7, [r5, #0]
 8008088:	e7b1      	b.n	8007fee <__sflush_r+0x1a>
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008090:	81a3      	strh	r3, [r4, #12]
 8008092:	e7ad      	b.n	8007ff0 <__sflush_r+0x1c>
 8008094:	690f      	ldr	r7, [r1, #16]
 8008096:	2f00      	cmp	r7, #0
 8008098:	d0a9      	beq.n	8007fee <__sflush_r+0x1a>
 800809a:	0793      	lsls	r3, r2, #30
 800809c:	680e      	ldr	r6, [r1, #0]
 800809e:	bf08      	it	eq
 80080a0:	694b      	ldreq	r3, [r1, #20]
 80080a2:	600f      	str	r7, [r1, #0]
 80080a4:	bf18      	it	ne
 80080a6:	2300      	movne	r3, #0
 80080a8:	eba6 0807 	sub.w	r8, r6, r7
 80080ac:	608b      	str	r3, [r1, #8]
 80080ae:	f1b8 0f00 	cmp.w	r8, #0
 80080b2:	dd9c      	ble.n	8007fee <__sflush_r+0x1a>
 80080b4:	6a21      	ldr	r1, [r4, #32]
 80080b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80080b8:	4643      	mov	r3, r8
 80080ba:	463a      	mov	r2, r7
 80080bc:	4628      	mov	r0, r5
 80080be:	47b0      	blx	r6
 80080c0:	2800      	cmp	r0, #0
 80080c2:	dc06      	bgt.n	80080d2 <__sflush_r+0xfe>
 80080c4:	89a3      	ldrh	r3, [r4, #12]
 80080c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080ca:	81a3      	strh	r3, [r4, #12]
 80080cc:	f04f 30ff 	mov.w	r0, #4294967295
 80080d0:	e78e      	b.n	8007ff0 <__sflush_r+0x1c>
 80080d2:	4407      	add	r7, r0
 80080d4:	eba8 0800 	sub.w	r8, r8, r0
 80080d8:	e7e9      	b.n	80080ae <__sflush_r+0xda>
 80080da:	bf00      	nop
 80080dc:	20400001 	.word	0x20400001

080080e0 <_fflush_r>:
 80080e0:	b538      	push	{r3, r4, r5, lr}
 80080e2:	690b      	ldr	r3, [r1, #16]
 80080e4:	4605      	mov	r5, r0
 80080e6:	460c      	mov	r4, r1
 80080e8:	b913      	cbnz	r3, 80080f0 <_fflush_r+0x10>
 80080ea:	2500      	movs	r5, #0
 80080ec:	4628      	mov	r0, r5
 80080ee:	bd38      	pop	{r3, r4, r5, pc}
 80080f0:	b118      	cbz	r0, 80080fa <_fflush_r+0x1a>
 80080f2:	6983      	ldr	r3, [r0, #24]
 80080f4:	b90b      	cbnz	r3, 80080fa <_fflush_r+0x1a>
 80080f6:	f000 f887 	bl	8008208 <__sinit>
 80080fa:	4b14      	ldr	r3, [pc, #80]	; (800814c <_fflush_r+0x6c>)
 80080fc:	429c      	cmp	r4, r3
 80080fe:	d11b      	bne.n	8008138 <_fflush_r+0x58>
 8008100:	686c      	ldr	r4, [r5, #4]
 8008102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d0ef      	beq.n	80080ea <_fflush_r+0xa>
 800810a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800810c:	07d0      	lsls	r0, r2, #31
 800810e:	d404      	bmi.n	800811a <_fflush_r+0x3a>
 8008110:	0599      	lsls	r1, r3, #22
 8008112:	d402      	bmi.n	800811a <_fflush_r+0x3a>
 8008114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008116:	f000 f915 	bl	8008344 <__retarget_lock_acquire_recursive>
 800811a:	4628      	mov	r0, r5
 800811c:	4621      	mov	r1, r4
 800811e:	f7ff ff59 	bl	8007fd4 <__sflush_r>
 8008122:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008124:	07da      	lsls	r2, r3, #31
 8008126:	4605      	mov	r5, r0
 8008128:	d4e0      	bmi.n	80080ec <_fflush_r+0xc>
 800812a:	89a3      	ldrh	r3, [r4, #12]
 800812c:	059b      	lsls	r3, r3, #22
 800812e:	d4dd      	bmi.n	80080ec <_fflush_r+0xc>
 8008130:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008132:	f000 f908 	bl	8008346 <__retarget_lock_release_recursive>
 8008136:	e7d9      	b.n	80080ec <_fflush_r+0xc>
 8008138:	4b05      	ldr	r3, [pc, #20]	; (8008150 <_fflush_r+0x70>)
 800813a:	429c      	cmp	r4, r3
 800813c:	d101      	bne.n	8008142 <_fflush_r+0x62>
 800813e:	68ac      	ldr	r4, [r5, #8]
 8008140:	e7df      	b.n	8008102 <_fflush_r+0x22>
 8008142:	4b04      	ldr	r3, [pc, #16]	; (8008154 <_fflush_r+0x74>)
 8008144:	429c      	cmp	r4, r3
 8008146:	bf08      	it	eq
 8008148:	68ec      	ldreq	r4, [r5, #12]
 800814a:	e7da      	b.n	8008102 <_fflush_r+0x22>
 800814c:	08008c8c 	.word	0x08008c8c
 8008150:	08008cac 	.word	0x08008cac
 8008154:	08008c6c 	.word	0x08008c6c

08008158 <std>:
 8008158:	2300      	movs	r3, #0
 800815a:	b510      	push	{r4, lr}
 800815c:	4604      	mov	r4, r0
 800815e:	e9c0 3300 	strd	r3, r3, [r0]
 8008162:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008166:	6083      	str	r3, [r0, #8]
 8008168:	8181      	strh	r1, [r0, #12]
 800816a:	6643      	str	r3, [r0, #100]	; 0x64
 800816c:	81c2      	strh	r2, [r0, #14]
 800816e:	6183      	str	r3, [r0, #24]
 8008170:	4619      	mov	r1, r3
 8008172:	2208      	movs	r2, #8
 8008174:	305c      	adds	r0, #92	; 0x5c
 8008176:	f7fb fe15 	bl	8003da4 <memset>
 800817a:	4b05      	ldr	r3, [pc, #20]	; (8008190 <std+0x38>)
 800817c:	6263      	str	r3, [r4, #36]	; 0x24
 800817e:	4b05      	ldr	r3, [pc, #20]	; (8008194 <std+0x3c>)
 8008180:	62a3      	str	r3, [r4, #40]	; 0x28
 8008182:	4b05      	ldr	r3, [pc, #20]	; (8008198 <std+0x40>)
 8008184:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008186:	4b05      	ldr	r3, [pc, #20]	; (800819c <std+0x44>)
 8008188:	6224      	str	r4, [r4, #32]
 800818a:	6323      	str	r3, [r4, #48]	; 0x30
 800818c:	bd10      	pop	{r4, pc}
 800818e:	bf00      	nop
 8008190:	080084a9 	.word	0x080084a9
 8008194:	080084cb 	.word	0x080084cb
 8008198:	08008503 	.word	0x08008503
 800819c:	08008527 	.word	0x08008527

080081a0 <_cleanup_r>:
 80081a0:	4901      	ldr	r1, [pc, #4]	; (80081a8 <_cleanup_r+0x8>)
 80081a2:	f000 b8af 	b.w	8008304 <_fwalk_reent>
 80081a6:	bf00      	nop
 80081a8:	080080e1 	.word	0x080080e1

080081ac <__sfmoreglue>:
 80081ac:	b570      	push	{r4, r5, r6, lr}
 80081ae:	1e4a      	subs	r2, r1, #1
 80081b0:	2568      	movs	r5, #104	; 0x68
 80081b2:	4355      	muls	r5, r2
 80081b4:	460e      	mov	r6, r1
 80081b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80081ba:	f7ff fa7f 	bl	80076bc <_malloc_r>
 80081be:	4604      	mov	r4, r0
 80081c0:	b140      	cbz	r0, 80081d4 <__sfmoreglue+0x28>
 80081c2:	2100      	movs	r1, #0
 80081c4:	e9c0 1600 	strd	r1, r6, [r0]
 80081c8:	300c      	adds	r0, #12
 80081ca:	60a0      	str	r0, [r4, #8]
 80081cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80081d0:	f7fb fde8 	bl	8003da4 <memset>
 80081d4:	4620      	mov	r0, r4
 80081d6:	bd70      	pop	{r4, r5, r6, pc}

080081d8 <__sfp_lock_acquire>:
 80081d8:	4801      	ldr	r0, [pc, #4]	; (80081e0 <__sfp_lock_acquire+0x8>)
 80081da:	f000 b8b3 	b.w	8008344 <__retarget_lock_acquire_recursive>
 80081de:	bf00      	nop
 80081e0:	2000fd04 	.word	0x2000fd04

080081e4 <__sfp_lock_release>:
 80081e4:	4801      	ldr	r0, [pc, #4]	; (80081ec <__sfp_lock_release+0x8>)
 80081e6:	f000 b8ae 	b.w	8008346 <__retarget_lock_release_recursive>
 80081ea:	bf00      	nop
 80081ec:	2000fd04 	.word	0x2000fd04

080081f0 <__sinit_lock_acquire>:
 80081f0:	4801      	ldr	r0, [pc, #4]	; (80081f8 <__sinit_lock_acquire+0x8>)
 80081f2:	f000 b8a7 	b.w	8008344 <__retarget_lock_acquire_recursive>
 80081f6:	bf00      	nop
 80081f8:	2000fcff 	.word	0x2000fcff

080081fc <__sinit_lock_release>:
 80081fc:	4801      	ldr	r0, [pc, #4]	; (8008204 <__sinit_lock_release+0x8>)
 80081fe:	f000 b8a2 	b.w	8008346 <__retarget_lock_release_recursive>
 8008202:	bf00      	nop
 8008204:	2000fcff 	.word	0x2000fcff

08008208 <__sinit>:
 8008208:	b510      	push	{r4, lr}
 800820a:	4604      	mov	r4, r0
 800820c:	f7ff fff0 	bl	80081f0 <__sinit_lock_acquire>
 8008210:	69a3      	ldr	r3, [r4, #24]
 8008212:	b11b      	cbz	r3, 800821c <__sinit+0x14>
 8008214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008218:	f7ff bff0 	b.w	80081fc <__sinit_lock_release>
 800821c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008220:	6523      	str	r3, [r4, #80]	; 0x50
 8008222:	4b13      	ldr	r3, [pc, #76]	; (8008270 <__sinit+0x68>)
 8008224:	4a13      	ldr	r2, [pc, #76]	; (8008274 <__sinit+0x6c>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	62a2      	str	r2, [r4, #40]	; 0x28
 800822a:	42a3      	cmp	r3, r4
 800822c:	bf04      	itt	eq
 800822e:	2301      	moveq	r3, #1
 8008230:	61a3      	streq	r3, [r4, #24]
 8008232:	4620      	mov	r0, r4
 8008234:	f000 f820 	bl	8008278 <__sfp>
 8008238:	6060      	str	r0, [r4, #4]
 800823a:	4620      	mov	r0, r4
 800823c:	f000 f81c 	bl	8008278 <__sfp>
 8008240:	60a0      	str	r0, [r4, #8]
 8008242:	4620      	mov	r0, r4
 8008244:	f000 f818 	bl	8008278 <__sfp>
 8008248:	2200      	movs	r2, #0
 800824a:	60e0      	str	r0, [r4, #12]
 800824c:	2104      	movs	r1, #4
 800824e:	6860      	ldr	r0, [r4, #4]
 8008250:	f7ff ff82 	bl	8008158 <std>
 8008254:	68a0      	ldr	r0, [r4, #8]
 8008256:	2201      	movs	r2, #1
 8008258:	2109      	movs	r1, #9
 800825a:	f7ff ff7d 	bl	8008158 <std>
 800825e:	68e0      	ldr	r0, [r4, #12]
 8008260:	2202      	movs	r2, #2
 8008262:	2112      	movs	r1, #18
 8008264:	f7ff ff78 	bl	8008158 <std>
 8008268:	2301      	movs	r3, #1
 800826a:	61a3      	str	r3, [r4, #24]
 800826c:	e7d2      	b.n	8008214 <__sinit+0xc>
 800826e:	bf00      	nop
 8008270:	08008814 	.word	0x08008814
 8008274:	080081a1 	.word	0x080081a1

08008278 <__sfp>:
 8008278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800827a:	4607      	mov	r7, r0
 800827c:	f7ff ffac 	bl	80081d8 <__sfp_lock_acquire>
 8008280:	4b1e      	ldr	r3, [pc, #120]	; (80082fc <__sfp+0x84>)
 8008282:	681e      	ldr	r6, [r3, #0]
 8008284:	69b3      	ldr	r3, [r6, #24]
 8008286:	b913      	cbnz	r3, 800828e <__sfp+0x16>
 8008288:	4630      	mov	r0, r6
 800828a:	f7ff ffbd 	bl	8008208 <__sinit>
 800828e:	3648      	adds	r6, #72	; 0x48
 8008290:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008294:	3b01      	subs	r3, #1
 8008296:	d503      	bpl.n	80082a0 <__sfp+0x28>
 8008298:	6833      	ldr	r3, [r6, #0]
 800829a:	b30b      	cbz	r3, 80082e0 <__sfp+0x68>
 800829c:	6836      	ldr	r6, [r6, #0]
 800829e:	e7f7      	b.n	8008290 <__sfp+0x18>
 80082a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082a4:	b9d5      	cbnz	r5, 80082dc <__sfp+0x64>
 80082a6:	4b16      	ldr	r3, [pc, #88]	; (8008300 <__sfp+0x88>)
 80082a8:	60e3      	str	r3, [r4, #12]
 80082aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80082ae:	6665      	str	r5, [r4, #100]	; 0x64
 80082b0:	f000 f847 	bl	8008342 <__retarget_lock_init_recursive>
 80082b4:	f7ff ff96 	bl	80081e4 <__sfp_lock_release>
 80082b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80082bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80082c0:	6025      	str	r5, [r4, #0]
 80082c2:	61a5      	str	r5, [r4, #24]
 80082c4:	2208      	movs	r2, #8
 80082c6:	4629      	mov	r1, r5
 80082c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80082cc:	f7fb fd6a 	bl	8003da4 <memset>
 80082d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80082d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80082d8:	4620      	mov	r0, r4
 80082da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082dc:	3468      	adds	r4, #104	; 0x68
 80082de:	e7d9      	b.n	8008294 <__sfp+0x1c>
 80082e0:	2104      	movs	r1, #4
 80082e2:	4638      	mov	r0, r7
 80082e4:	f7ff ff62 	bl	80081ac <__sfmoreglue>
 80082e8:	4604      	mov	r4, r0
 80082ea:	6030      	str	r0, [r6, #0]
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d1d5      	bne.n	800829c <__sfp+0x24>
 80082f0:	f7ff ff78 	bl	80081e4 <__sfp_lock_release>
 80082f4:	230c      	movs	r3, #12
 80082f6:	603b      	str	r3, [r7, #0]
 80082f8:	e7ee      	b.n	80082d8 <__sfp+0x60>
 80082fa:	bf00      	nop
 80082fc:	08008814 	.word	0x08008814
 8008300:	ffff0001 	.word	0xffff0001

08008304 <_fwalk_reent>:
 8008304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008308:	4606      	mov	r6, r0
 800830a:	4688      	mov	r8, r1
 800830c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008310:	2700      	movs	r7, #0
 8008312:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008316:	f1b9 0901 	subs.w	r9, r9, #1
 800831a:	d505      	bpl.n	8008328 <_fwalk_reent+0x24>
 800831c:	6824      	ldr	r4, [r4, #0]
 800831e:	2c00      	cmp	r4, #0
 8008320:	d1f7      	bne.n	8008312 <_fwalk_reent+0xe>
 8008322:	4638      	mov	r0, r7
 8008324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008328:	89ab      	ldrh	r3, [r5, #12]
 800832a:	2b01      	cmp	r3, #1
 800832c:	d907      	bls.n	800833e <_fwalk_reent+0x3a>
 800832e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008332:	3301      	adds	r3, #1
 8008334:	d003      	beq.n	800833e <_fwalk_reent+0x3a>
 8008336:	4629      	mov	r1, r5
 8008338:	4630      	mov	r0, r6
 800833a:	47c0      	blx	r8
 800833c:	4307      	orrs	r7, r0
 800833e:	3568      	adds	r5, #104	; 0x68
 8008340:	e7e9      	b.n	8008316 <_fwalk_reent+0x12>

08008342 <__retarget_lock_init_recursive>:
 8008342:	4770      	bx	lr

08008344 <__retarget_lock_acquire_recursive>:
 8008344:	4770      	bx	lr

08008346 <__retarget_lock_release_recursive>:
 8008346:	4770      	bx	lr

08008348 <__swhatbuf_r>:
 8008348:	b570      	push	{r4, r5, r6, lr}
 800834a:	460e      	mov	r6, r1
 800834c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008350:	2900      	cmp	r1, #0
 8008352:	b096      	sub	sp, #88	; 0x58
 8008354:	4614      	mov	r4, r2
 8008356:	461d      	mov	r5, r3
 8008358:	da07      	bge.n	800836a <__swhatbuf_r+0x22>
 800835a:	2300      	movs	r3, #0
 800835c:	602b      	str	r3, [r5, #0]
 800835e:	89b3      	ldrh	r3, [r6, #12]
 8008360:	061a      	lsls	r2, r3, #24
 8008362:	d410      	bmi.n	8008386 <__swhatbuf_r+0x3e>
 8008364:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008368:	e00e      	b.n	8008388 <__swhatbuf_r+0x40>
 800836a:	466a      	mov	r2, sp
 800836c:	f000 f902 	bl	8008574 <_fstat_r>
 8008370:	2800      	cmp	r0, #0
 8008372:	dbf2      	blt.n	800835a <__swhatbuf_r+0x12>
 8008374:	9a01      	ldr	r2, [sp, #4]
 8008376:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800837a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800837e:	425a      	negs	r2, r3
 8008380:	415a      	adcs	r2, r3
 8008382:	602a      	str	r2, [r5, #0]
 8008384:	e7ee      	b.n	8008364 <__swhatbuf_r+0x1c>
 8008386:	2340      	movs	r3, #64	; 0x40
 8008388:	2000      	movs	r0, #0
 800838a:	6023      	str	r3, [r4, #0]
 800838c:	b016      	add	sp, #88	; 0x58
 800838e:	bd70      	pop	{r4, r5, r6, pc}

08008390 <__smakebuf_r>:
 8008390:	898b      	ldrh	r3, [r1, #12]
 8008392:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008394:	079d      	lsls	r5, r3, #30
 8008396:	4606      	mov	r6, r0
 8008398:	460c      	mov	r4, r1
 800839a:	d507      	bpl.n	80083ac <__smakebuf_r+0x1c>
 800839c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083a0:	6023      	str	r3, [r4, #0]
 80083a2:	6123      	str	r3, [r4, #16]
 80083a4:	2301      	movs	r3, #1
 80083a6:	6163      	str	r3, [r4, #20]
 80083a8:	b002      	add	sp, #8
 80083aa:	bd70      	pop	{r4, r5, r6, pc}
 80083ac:	ab01      	add	r3, sp, #4
 80083ae:	466a      	mov	r2, sp
 80083b0:	f7ff ffca 	bl	8008348 <__swhatbuf_r>
 80083b4:	9900      	ldr	r1, [sp, #0]
 80083b6:	4605      	mov	r5, r0
 80083b8:	4630      	mov	r0, r6
 80083ba:	f7ff f97f 	bl	80076bc <_malloc_r>
 80083be:	b948      	cbnz	r0, 80083d4 <__smakebuf_r+0x44>
 80083c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083c4:	059a      	lsls	r2, r3, #22
 80083c6:	d4ef      	bmi.n	80083a8 <__smakebuf_r+0x18>
 80083c8:	f023 0303 	bic.w	r3, r3, #3
 80083cc:	f043 0302 	orr.w	r3, r3, #2
 80083d0:	81a3      	strh	r3, [r4, #12]
 80083d2:	e7e3      	b.n	800839c <__smakebuf_r+0xc>
 80083d4:	4b0d      	ldr	r3, [pc, #52]	; (800840c <__smakebuf_r+0x7c>)
 80083d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80083d8:	89a3      	ldrh	r3, [r4, #12]
 80083da:	6020      	str	r0, [r4, #0]
 80083dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083e0:	81a3      	strh	r3, [r4, #12]
 80083e2:	9b00      	ldr	r3, [sp, #0]
 80083e4:	6163      	str	r3, [r4, #20]
 80083e6:	9b01      	ldr	r3, [sp, #4]
 80083e8:	6120      	str	r0, [r4, #16]
 80083ea:	b15b      	cbz	r3, 8008404 <__smakebuf_r+0x74>
 80083ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083f0:	4630      	mov	r0, r6
 80083f2:	f000 f8d1 	bl	8008598 <_isatty_r>
 80083f6:	b128      	cbz	r0, 8008404 <__smakebuf_r+0x74>
 80083f8:	89a3      	ldrh	r3, [r4, #12]
 80083fa:	f023 0303 	bic.w	r3, r3, #3
 80083fe:	f043 0301 	orr.w	r3, r3, #1
 8008402:	81a3      	strh	r3, [r4, #12]
 8008404:	89a0      	ldrh	r0, [r4, #12]
 8008406:	4305      	orrs	r5, r0
 8008408:	81a5      	strh	r5, [r4, #12]
 800840a:	e7cd      	b.n	80083a8 <__smakebuf_r+0x18>
 800840c:	080081a1 	.word	0x080081a1

08008410 <_malloc_usable_size_r>:
 8008410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008414:	1f18      	subs	r0, r3, #4
 8008416:	2b00      	cmp	r3, #0
 8008418:	bfbc      	itt	lt
 800841a:	580b      	ldrlt	r3, [r1, r0]
 800841c:	18c0      	addlt	r0, r0, r3
 800841e:	4770      	bx	lr

08008420 <_raise_r>:
 8008420:	291f      	cmp	r1, #31
 8008422:	b538      	push	{r3, r4, r5, lr}
 8008424:	4604      	mov	r4, r0
 8008426:	460d      	mov	r5, r1
 8008428:	d904      	bls.n	8008434 <_raise_r+0x14>
 800842a:	2316      	movs	r3, #22
 800842c:	6003      	str	r3, [r0, #0]
 800842e:	f04f 30ff 	mov.w	r0, #4294967295
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008436:	b112      	cbz	r2, 800843e <_raise_r+0x1e>
 8008438:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800843c:	b94b      	cbnz	r3, 8008452 <_raise_r+0x32>
 800843e:	4620      	mov	r0, r4
 8008440:	f000 f830 	bl	80084a4 <_getpid_r>
 8008444:	462a      	mov	r2, r5
 8008446:	4601      	mov	r1, r0
 8008448:	4620      	mov	r0, r4
 800844a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800844e:	f000 b817 	b.w	8008480 <_kill_r>
 8008452:	2b01      	cmp	r3, #1
 8008454:	d00a      	beq.n	800846c <_raise_r+0x4c>
 8008456:	1c59      	adds	r1, r3, #1
 8008458:	d103      	bne.n	8008462 <_raise_r+0x42>
 800845a:	2316      	movs	r3, #22
 800845c:	6003      	str	r3, [r0, #0]
 800845e:	2001      	movs	r0, #1
 8008460:	e7e7      	b.n	8008432 <_raise_r+0x12>
 8008462:	2400      	movs	r4, #0
 8008464:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008468:	4628      	mov	r0, r5
 800846a:	4798      	blx	r3
 800846c:	2000      	movs	r0, #0
 800846e:	e7e0      	b.n	8008432 <_raise_r+0x12>

08008470 <raise>:
 8008470:	4b02      	ldr	r3, [pc, #8]	; (800847c <raise+0xc>)
 8008472:	4601      	mov	r1, r0
 8008474:	6818      	ldr	r0, [r3, #0]
 8008476:	f7ff bfd3 	b.w	8008420 <_raise_r>
 800847a:	bf00      	nop
 800847c:	2000000c 	.word	0x2000000c

08008480 <_kill_r>:
 8008480:	b538      	push	{r3, r4, r5, lr}
 8008482:	4d07      	ldr	r5, [pc, #28]	; (80084a0 <_kill_r+0x20>)
 8008484:	2300      	movs	r3, #0
 8008486:	4604      	mov	r4, r0
 8008488:	4608      	mov	r0, r1
 800848a:	4611      	mov	r1, r2
 800848c:	602b      	str	r3, [r5, #0]
 800848e:	f7f9 f97d 	bl	800178c <_kill>
 8008492:	1c43      	adds	r3, r0, #1
 8008494:	d102      	bne.n	800849c <_kill_r+0x1c>
 8008496:	682b      	ldr	r3, [r5, #0]
 8008498:	b103      	cbz	r3, 800849c <_kill_r+0x1c>
 800849a:	6023      	str	r3, [r4, #0]
 800849c:	bd38      	pop	{r3, r4, r5, pc}
 800849e:	bf00      	nop
 80084a0:	2000fcf8 	.word	0x2000fcf8

080084a4 <_getpid_r>:
 80084a4:	f7f9 b96a 	b.w	800177c <_getpid>

080084a8 <__sread>:
 80084a8:	b510      	push	{r4, lr}
 80084aa:	460c      	mov	r4, r1
 80084ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084b0:	f000 f894 	bl	80085dc <_read_r>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	bfab      	itete	ge
 80084b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80084ba:	89a3      	ldrhlt	r3, [r4, #12]
 80084bc:	181b      	addge	r3, r3, r0
 80084be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80084c2:	bfac      	ite	ge
 80084c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80084c6:	81a3      	strhlt	r3, [r4, #12]
 80084c8:	bd10      	pop	{r4, pc}

080084ca <__swrite>:
 80084ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084ce:	461f      	mov	r7, r3
 80084d0:	898b      	ldrh	r3, [r1, #12]
 80084d2:	05db      	lsls	r3, r3, #23
 80084d4:	4605      	mov	r5, r0
 80084d6:	460c      	mov	r4, r1
 80084d8:	4616      	mov	r6, r2
 80084da:	d505      	bpl.n	80084e8 <__swrite+0x1e>
 80084dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084e0:	2302      	movs	r3, #2
 80084e2:	2200      	movs	r2, #0
 80084e4:	f000 f868 	bl	80085b8 <_lseek_r>
 80084e8:	89a3      	ldrh	r3, [r4, #12]
 80084ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80084f2:	81a3      	strh	r3, [r4, #12]
 80084f4:	4632      	mov	r2, r6
 80084f6:	463b      	mov	r3, r7
 80084f8:	4628      	mov	r0, r5
 80084fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084fe:	f000 b817 	b.w	8008530 <_write_r>

08008502 <__sseek>:
 8008502:	b510      	push	{r4, lr}
 8008504:	460c      	mov	r4, r1
 8008506:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800850a:	f000 f855 	bl	80085b8 <_lseek_r>
 800850e:	1c43      	adds	r3, r0, #1
 8008510:	89a3      	ldrh	r3, [r4, #12]
 8008512:	bf15      	itete	ne
 8008514:	6560      	strne	r0, [r4, #84]	; 0x54
 8008516:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800851a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800851e:	81a3      	strheq	r3, [r4, #12]
 8008520:	bf18      	it	ne
 8008522:	81a3      	strhne	r3, [r4, #12]
 8008524:	bd10      	pop	{r4, pc}

08008526 <__sclose>:
 8008526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800852a:	f000 b813 	b.w	8008554 <_close_r>
	...

08008530 <_write_r>:
 8008530:	b538      	push	{r3, r4, r5, lr}
 8008532:	4d07      	ldr	r5, [pc, #28]	; (8008550 <_write_r+0x20>)
 8008534:	4604      	mov	r4, r0
 8008536:	4608      	mov	r0, r1
 8008538:	4611      	mov	r1, r2
 800853a:	2200      	movs	r2, #0
 800853c:	602a      	str	r2, [r5, #0]
 800853e:	461a      	mov	r2, r3
 8008540:	f7f9 f95b 	bl	80017fa <_write>
 8008544:	1c43      	adds	r3, r0, #1
 8008546:	d102      	bne.n	800854e <_write_r+0x1e>
 8008548:	682b      	ldr	r3, [r5, #0]
 800854a:	b103      	cbz	r3, 800854e <_write_r+0x1e>
 800854c:	6023      	str	r3, [r4, #0]
 800854e:	bd38      	pop	{r3, r4, r5, pc}
 8008550:	2000fcf8 	.word	0x2000fcf8

08008554 <_close_r>:
 8008554:	b538      	push	{r3, r4, r5, lr}
 8008556:	4d06      	ldr	r5, [pc, #24]	; (8008570 <_close_r+0x1c>)
 8008558:	2300      	movs	r3, #0
 800855a:	4604      	mov	r4, r0
 800855c:	4608      	mov	r0, r1
 800855e:	602b      	str	r3, [r5, #0]
 8008560:	f7f9 f967 	bl	8001832 <_close>
 8008564:	1c43      	adds	r3, r0, #1
 8008566:	d102      	bne.n	800856e <_close_r+0x1a>
 8008568:	682b      	ldr	r3, [r5, #0]
 800856a:	b103      	cbz	r3, 800856e <_close_r+0x1a>
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	bd38      	pop	{r3, r4, r5, pc}
 8008570:	2000fcf8 	.word	0x2000fcf8

08008574 <_fstat_r>:
 8008574:	b538      	push	{r3, r4, r5, lr}
 8008576:	4d07      	ldr	r5, [pc, #28]	; (8008594 <_fstat_r+0x20>)
 8008578:	2300      	movs	r3, #0
 800857a:	4604      	mov	r4, r0
 800857c:	4608      	mov	r0, r1
 800857e:	4611      	mov	r1, r2
 8008580:	602b      	str	r3, [r5, #0]
 8008582:	f7f9 f962 	bl	800184a <_fstat>
 8008586:	1c43      	adds	r3, r0, #1
 8008588:	d102      	bne.n	8008590 <_fstat_r+0x1c>
 800858a:	682b      	ldr	r3, [r5, #0]
 800858c:	b103      	cbz	r3, 8008590 <_fstat_r+0x1c>
 800858e:	6023      	str	r3, [r4, #0]
 8008590:	bd38      	pop	{r3, r4, r5, pc}
 8008592:	bf00      	nop
 8008594:	2000fcf8 	.word	0x2000fcf8

08008598 <_isatty_r>:
 8008598:	b538      	push	{r3, r4, r5, lr}
 800859a:	4d06      	ldr	r5, [pc, #24]	; (80085b4 <_isatty_r+0x1c>)
 800859c:	2300      	movs	r3, #0
 800859e:	4604      	mov	r4, r0
 80085a0:	4608      	mov	r0, r1
 80085a2:	602b      	str	r3, [r5, #0]
 80085a4:	f7f9 f961 	bl	800186a <_isatty>
 80085a8:	1c43      	adds	r3, r0, #1
 80085aa:	d102      	bne.n	80085b2 <_isatty_r+0x1a>
 80085ac:	682b      	ldr	r3, [r5, #0]
 80085ae:	b103      	cbz	r3, 80085b2 <_isatty_r+0x1a>
 80085b0:	6023      	str	r3, [r4, #0]
 80085b2:	bd38      	pop	{r3, r4, r5, pc}
 80085b4:	2000fcf8 	.word	0x2000fcf8

080085b8 <_lseek_r>:
 80085b8:	b538      	push	{r3, r4, r5, lr}
 80085ba:	4d07      	ldr	r5, [pc, #28]	; (80085d8 <_lseek_r+0x20>)
 80085bc:	4604      	mov	r4, r0
 80085be:	4608      	mov	r0, r1
 80085c0:	4611      	mov	r1, r2
 80085c2:	2200      	movs	r2, #0
 80085c4:	602a      	str	r2, [r5, #0]
 80085c6:	461a      	mov	r2, r3
 80085c8:	f7f9 f95a 	bl	8001880 <_lseek>
 80085cc:	1c43      	adds	r3, r0, #1
 80085ce:	d102      	bne.n	80085d6 <_lseek_r+0x1e>
 80085d0:	682b      	ldr	r3, [r5, #0]
 80085d2:	b103      	cbz	r3, 80085d6 <_lseek_r+0x1e>
 80085d4:	6023      	str	r3, [r4, #0]
 80085d6:	bd38      	pop	{r3, r4, r5, pc}
 80085d8:	2000fcf8 	.word	0x2000fcf8

080085dc <_read_r>:
 80085dc:	b538      	push	{r3, r4, r5, lr}
 80085de:	4d07      	ldr	r5, [pc, #28]	; (80085fc <_read_r+0x20>)
 80085e0:	4604      	mov	r4, r0
 80085e2:	4608      	mov	r0, r1
 80085e4:	4611      	mov	r1, r2
 80085e6:	2200      	movs	r2, #0
 80085e8:	602a      	str	r2, [r5, #0]
 80085ea:	461a      	mov	r2, r3
 80085ec:	f7f9 f8e8 	bl	80017c0 <_read>
 80085f0:	1c43      	adds	r3, r0, #1
 80085f2:	d102      	bne.n	80085fa <_read_r+0x1e>
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	b103      	cbz	r3, 80085fa <_read_r+0x1e>
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	bd38      	pop	{r3, r4, r5, pc}
 80085fc:	2000fcf8 	.word	0x2000fcf8

08008600 <sqrt>:
 8008600:	b538      	push	{r3, r4, r5, lr}
 8008602:	ed2d 8b02 	vpush	{d8}
 8008606:	ec55 4b10 	vmov	r4, r5, d0
 800860a:	f000 f82d 	bl	8008668 <__ieee754_sqrt>
 800860e:	4b15      	ldr	r3, [pc, #84]	; (8008664 <sqrt+0x64>)
 8008610:	eeb0 8a40 	vmov.f32	s16, s0
 8008614:	eef0 8a60 	vmov.f32	s17, s1
 8008618:	f993 3000 	ldrsb.w	r3, [r3]
 800861c:	3301      	adds	r3, #1
 800861e:	d019      	beq.n	8008654 <sqrt+0x54>
 8008620:	4622      	mov	r2, r4
 8008622:	462b      	mov	r3, r5
 8008624:	4620      	mov	r0, r4
 8008626:	4629      	mov	r1, r5
 8008628:	f7f8 fa88 	bl	8000b3c <__aeabi_dcmpun>
 800862c:	b990      	cbnz	r0, 8008654 <sqrt+0x54>
 800862e:	2200      	movs	r2, #0
 8008630:	2300      	movs	r3, #0
 8008632:	4620      	mov	r0, r4
 8008634:	4629      	mov	r1, r5
 8008636:	f7f8 fa59 	bl	8000aec <__aeabi_dcmplt>
 800863a:	b158      	cbz	r0, 8008654 <sqrt+0x54>
 800863c:	f7fb fb88 	bl	8003d50 <__errno>
 8008640:	2321      	movs	r3, #33	; 0x21
 8008642:	6003      	str	r3, [r0, #0]
 8008644:	2200      	movs	r2, #0
 8008646:	2300      	movs	r3, #0
 8008648:	4610      	mov	r0, r2
 800864a:	4619      	mov	r1, r3
 800864c:	f7f8 f906 	bl	800085c <__aeabi_ddiv>
 8008650:	ec41 0b18 	vmov	d8, r0, r1
 8008654:	eeb0 0a48 	vmov.f32	s0, s16
 8008658:	eef0 0a68 	vmov.f32	s1, s17
 800865c:	ecbd 8b02 	vpop	{d8}
 8008660:	bd38      	pop	{r3, r4, r5, pc}
 8008662:	bf00      	nop
 8008664:	200001e0 	.word	0x200001e0

08008668 <__ieee754_sqrt>:
 8008668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800866c:	ec55 4b10 	vmov	r4, r5, d0
 8008670:	4e56      	ldr	r6, [pc, #344]	; (80087cc <__ieee754_sqrt+0x164>)
 8008672:	43ae      	bics	r6, r5
 8008674:	ee10 0a10 	vmov	r0, s0
 8008678:	ee10 3a10 	vmov	r3, s0
 800867c:	4629      	mov	r1, r5
 800867e:	462a      	mov	r2, r5
 8008680:	d110      	bne.n	80086a4 <__ieee754_sqrt+0x3c>
 8008682:	ee10 2a10 	vmov	r2, s0
 8008686:	462b      	mov	r3, r5
 8008688:	f7f7 ffbe 	bl	8000608 <__aeabi_dmul>
 800868c:	4602      	mov	r2, r0
 800868e:	460b      	mov	r3, r1
 8008690:	4620      	mov	r0, r4
 8008692:	4629      	mov	r1, r5
 8008694:	f7f7 fe02 	bl	800029c <__adddf3>
 8008698:	4604      	mov	r4, r0
 800869a:	460d      	mov	r5, r1
 800869c:	ec45 4b10 	vmov	d0, r4, r5
 80086a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086a4:	2d00      	cmp	r5, #0
 80086a6:	dc10      	bgt.n	80086ca <__ieee754_sqrt+0x62>
 80086a8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80086ac:	4330      	orrs	r0, r6
 80086ae:	d0f5      	beq.n	800869c <__ieee754_sqrt+0x34>
 80086b0:	b15d      	cbz	r5, 80086ca <__ieee754_sqrt+0x62>
 80086b2:	ee10 2a10 	vmov	r2, s0
 80086b6:	462b      	mov	r3, r5
 80086b8:	ee10 0a10 	vmov	r0, s0
 80086bc:	f7f7 fdec 	bl	8000298 <__aeabi_dsub>
 80086c0:	4602      	mov	r2, r0
 80086c2:	460b      	mov	r3, r1
 80086c4:	f7f8 f8ca 	bl	800085c <__aeabi_ddiv>
 80086c8:	e7e6      	b.n	8008698 <__ieee754_sqrt+0x30>
 80086ca:	1509      	asrs	r1, r1, #20
 80086cc:	d076      	beq.n	80087bc <__ieee754_sqrt+0x154>
 80086ce:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80086d2:	07ce      	lsls	r6, r1, #31
 80086d4:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80086d8:	bf5e      	ittt	pl
 80086da:	0fda      	lsrpl	r2, r3, #31
 80086dc:	005b      	lslpl	r3, r3, #1
 80086de:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80086e2:	0fda      	lsrs	r2, r3, #31
 80086e4:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80086e8:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80086ec:	2000      	movs	r0, #0
 80086ee:	106d      	asrs	r5, r5, #1
 80086f0:	005b      	lsls	r3, r3, #1
 80086f2:	f04f 0e16 	mov.w	lr, #22
 80086f6:	4684      	mov	ip, r0
 80086f8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80086fc:	eb0c 0401 	add.w	r4, ip, r1
 8008700:	4294      	cmp	r4, r2
 8008702:	bfde      	ittt	le
 8008704:	1b12      	suble	r2, r2, r4
 8008706:	eb04 0c01 	addle.w	ip, r4, r1
 800870a:	1840      	addle	r0, r0, r1
 800870c:	0052      	lsls	r2, r2, #1
 800870e:	f1be 0e01 	subs.w	lr, lr, #1
 8008712:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008716:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800871a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800871e:	d1ed      	bne.n	80086fc <__ieee754_sqrt+0x94>
 8008720:	4671      	mov	r1, lr
 8008722:	2720      	movs	r7, #32
 8008724:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008728:	4562      	cmp	r2, ip
 800872a:	eb04 060e 	add.w	r6, r4, lr
 800872e:	dc02      	bgt.n	8008736 <__ieee754_sqrt+0xce>
 8008730:	d113      	bne.n	800875a <__ieee754_sqrt+0xf2>
 8008732:	429e      	cmp	r6, r3
 8008734:	d811      	bhi.n	800875a <__ieee754_sqrt+0xf2>
 8008736:	2e00      	cmp	r6, #0
 8008738:	eb06 0e04 	add.w	lr, r6, r4
 800873c:	da43      	bge.n	80087c6 <__ieee754_sqrt+0x15e>
 800873e:	f1be 0f00 	cmp.w	lr, #0
 8008742:	db40      	blt.n	80087c6 <__ieee754_sqrt+0x15e>
 8008744:	f10c 0801 	add.w	r8, ip, #1
 8008748:	eba2 020c 	sub.w	r2, r2, ip
 800874c:	429e      	cmp	r6, r3
 800874e:	bf88      	it	hi
 8008750:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008754:	1b9b      	subs	r3, r3, r6
 8008756:	4421      	add	r1, r4
 8008758:	46c4      	mov	ip, r8
 800875a:	0052      	lsls	r2, r2, #1
 800875c:	3f01      	subs	r7, #1
 800875e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008762:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008766:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800876a:	d1dd      	bne.n	8008728 <__ieee754_sqrt+0xc0>
 800876c:	4313      	orrs	r3, r2
 800876e:	d006      	beq.n	800877e <__ieee754_sqrt+0x116>
 8008770:	1c4c      	adds	r4, r1, #1
 8008772:	bf13      	iteet	ne
 8008774:	3101      	addne	r1, #1
 8008776:	3001      	addeq	r0, #1
 8008778:	4639      	moveq	r1, r7
 800877a:	f021 0101 	bicne.w	r1, r1, #1
 800877e:	1043      	asrs	r3, r0, #1
 8008780:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008784:	0849      	lsrs	r1, r1, #1
 8008786:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800878a:	07c2      	lsls	r2, r0, #31
 800878c:	bf48      	it	mi
 800878e:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8008792:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8008796:	460c      	mov	r4, r1
 8008798:	463d      	mov	r5, r7
 800879a:	e77f      	b.n	800869c <__ieee754_sqrt+0x34>
 800879c:	0ada      	lsrs	r2, r3, #11
 800879e:	3815      	subs	r0, #21
 80087a0:	055b      	lsls	r3, r3, #21
 80087a2:	2a00      	cmp	r2, #0
 80087a4:	d0fa      	beq.n	800879c <__ieee754_sqrt+0x134>
 80087a6:	02d7      	lsls	r7, r2, #11
 80087a8:	d50a      	bpl.n	80087c0 <__ieee754_sqrt+0x158>
 80087aa:	f1c1 0420 	rsb	r4, r1, #32
 80087ae:	fa23 f404 	lsr.w	r4, r3, r4
 80087b2:	1e4d      	subs	r5, r1, #1
 80087b4:	408b      	lsls	r3, r1
 80087b6:	4322      	orrs	r2, r4
 80087b8:	1b41      	subs	r1, r0, r5
 80087ba:	e788      	b.n	80086ce <__ieee754_sqrt+0x66>
 80087bc:	4608      	mov	r0, r1
 80087be:	e7f0      	b.n	80087a2 <__ieee754_sqrt+0x13a>
 80087c0:	0052      	lsls	r2, r2, #1
 80087c2:	3101      	adds	r1, #1
 80087c4:	e7ef      	b.n	80087a6 <__ieee754_sqrt+0x13e>
 80087c6:	46e0      	mov	r8, ip
 80087c8:	e7be      	b.n	8008748 <__ieee754_sqrt+0xe0>
 80087ca:	bf00      	nop
 80087cc:	7ff00000 	.word	0x7ff00000

080087d0 <_init>:
 80087d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d2:	bf00      	nop
 80087d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087d6:	bc08      	pop	{r3}
 80087d8:	469e      	mov	lr, r3
 80087da:	4770      	bx	lr

080087dc <_fini>:
 80087dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087de:	bf00      	nop
 80087e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087e2:	bc08      	pop	{r3}
 80087e4:	469e      	mov	lr, r3
 80087e6:	4770      	bx	lr
