<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.04.15.22:31:56"
 outputDirectory="D:/gbt_fpga/example_designs/altera_sv/core_sources/issp/gbt_bank2/alt_sv_issp_gbtBank2/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5SGXEA7N2F45C3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="3_H2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SOURCE_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SOURCE_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SOURCE_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="probes" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="probe" direction="input" role="probe" width="20" />
  </interface>
  <interface name="source_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="source_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sources" kind="conduit" start="0">
   <property name="associatedClock" value="source_clk" />
   <property name="associatedReset" value="" />
   <port name="source" direction="output" role="source" width="9" />
   <port name="source_ena" direction="input" role="source_ena" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="alt_sv_issp_gbtBank2:1.0:AUTO_DEVICE=5SGXEA7N2F45C3,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=3_H2,AUTO_GENERATION_ID=1460752315,AUTO_SOURCE_CLK_CLOCK_DOMAIN=-1,AUTO_SOURCE_CLK_CLOCK_RATE=-1,AUTO_SOURCE_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(altera_in_system_sources_probes:15.1:create_source_clock=true,create_source_clock_enable=true,device_family=Stratix V,enable_metastability=YES,gui_use_auto_index=true,instance_id=NONE,probe_width=20,sld_auto_instance_index=YES,sld_instance_index=0,source_initial_value=0,source_width=9)"
   instancePathKey="alt_sv_issp_gbtBank2"
   kind="alt_sv_issp_gbtBank2"
   version="1.0"
   name="alt_sv_issp_gbtBank2">
  <parameter name="AUTO_SOURCE_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_SOURCE_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SOURCE_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1460752315" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="3_H2" />
  <generatedFiles>
   <file
       path="D:/gbt_fpga/example_designs/altera_sv/core_sources/issp/gbt_bank2/alt_sv_issp_gbtBank2/synthesis/alt_sv_issp_gbtBank2.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/gbt_fpga/example_designs/altera_sv/core_sources/issp/gbt_bank2/alt_sv_issp_gbtBank2.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/15.1/ip/altera/sld/jtag/altera_in_system_sources_probes/altera_in_system_sources_probes_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="alt_sv_issp_gbtBank2">queue size: 0 starting:alt_sv_issp_gbtBank2 "alt_sv_issp_gbtBank2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_sv_issp_gbtBank2"><![CDATA["<b>alt_sv_issp_gbtBank2</b>" reuses <b>altera_in_system_sources_probes</b> "<b>submodules/altsource_probe</b>"]]></message>
   <message level="Debug" culprit="alt_sv_issp_gbtBank2">queue size: 0 starting:altera_in_system_sources_probes "submodules/altsource_probe"</message>
   <message level="Info" culprit="in_system_sources_probes_0"><![CDATA["<b>alt_sv_issp_gbtBank2</b>" instantiated <b>altera_in_system_sources_probes</b> "<b>in_system_sources_probes_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_in_system_sources_probes:15.1:create_source_clock=true,create_source_clock_enable=true,device_family=Stratix V,enable_metastability=YES,gui_use_auto_index=true,instance_id=NONE,probe_width=20,sld_auto_instance_index=YES,sld_instance_index=0,source_initial_value=0,source_width=9"
   instancePathKey="alt_sv_issp_gbtBank2:.:in_system_sources_probes_0"
   kind="altera_in_system_sources_probes"
   version="15.1"
   name="altsource_probe">
  <parameter name="create_source_clock" value="true" />
  <parameter name="instance_id" value="NONE" />
  <parameter name="source_initial_value" value="0" />
  <parameter name="sld_auto_instance_index" value="YES" />
  <parameter name="sld_instance_index" value="0" />
  <parameter name="probe_width" value="20" />
  <parameter name="source_width" value="9" />
  <parameter name="create_source_clock_enable" value="true" />
  <parameter name="device_family" value="Stratix V" />
  <parameter name="enable_metastability" value="YES" />
  <parameter name="gui_use_auto_index" value="true" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/15.1/ip/altera/sld/jtag/altera_in_system_sources_probes/altera_in_system_sources_probes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sv_issp_gbtBank2" as="in_system_sources_probes_0" />
  <messages>
   <message level="Debug" culprit="alt_sv_issp_gbtBank2">queue size: 0 starting:altera_in_system_sources_probes "submodules/altsource_probe"</message>
   <message level="Info" culprit="in_system_sources_probes_0"><![CDATA["<b>alt_sv_issp_gbtBank2</b>" instantiated <b>altera_in_system_sources_probes</b> "<b>in_system_sources_probes_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
