
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 21 14:46:31 2025
Host:		ieng6-ece-17.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16_160.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing [list $worst_timing_lib ./subckt/sram_w16_160_WC.lib ./subckt/sram_w16_WC.lib]
<CMD> create_library_set -name BC_LIB -timing [list $best_timing_lib ./subckt/sram_w16_160_BC.lib ./subckt/sram_w16_BC.lib]
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16_160.lef ...

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Fri Mar 21 14:46:43 2025
viaInitial ends at Fri Mar 21 14:46:43 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr2/subckt/sram_w16_160_WC.lib' ...
Read 1 cells in library 'sram_w16_160' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr2/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr2/subckt/sram_w16_160_BC.lib' ...
Read 1 cells in library 'sram_w16_160' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr2/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.17min, fe_real=0.23min, fe_mem=467.3M) ***
*** Begin netlist parsing (mem=467.3M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 813 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.out.v'

*** Memory Usage v#1 (Current mem = 479.332M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=479.3M) ***
Set top cell to core.
Hooked 1626 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 21384 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 551.164M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:11.5, real=0:00:15.0, peak res=304.4M, current mem=672.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=319.5M, current mem=689.5M)
Current (total cpu=0:00:11.6, real=0:00:15.0, peak res=319.5M, current mem=689.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          303  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          288  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1626  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 2227 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 0.5 0.70 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1028.82 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1028.8M) ***
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:00:23.5 mem=1028.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.684  | -0.684  | -0.165  |
|           TNS (ns):| -1420.9 | -1420.1 | -0.779  |
|    Violating Paths:|  2731   |  2725   |    6    |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.0 sec
Total Real time: 5.0 sec
Total Memory Usage: 945.363281 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
21387 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
21387 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 945.4M) ***
<CMD> addStripe -number_of_sets 30 -spacing 5 -layer M6 -width 2 -start_offset 20 -stop_offset 20 -nets { VSS VDD } -direction horizontal

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 60 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 945.4M) ***
<CMD> setObjFPlanBox Instance qmem_instance 75 240 300 340
<CMD> setObjFPlanBox Instance kmem_instance 415 240 700 340
<CMD> setObjFPlanBox Instance psum_mem_instance 200 50 500 200
<CMD> flipOrRotateObject -flip MY -name qmem_instance
<CMD> flipOrRotateObject -flip MY -name kmem_instance
<CMD> flipOrRotateObject -flip MY -name psum_mem_instance
<CMD> addHaloToBlock {3 3 3 3} qmem_instance
<CMD> addHaloToBlock {3 3 3 3} kmem_instance
<CMD> addHaloToBlock {3 3 3 3} psum_mem_instance
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar 21 14:48:08 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/aekeng/ECE260B_FP/ece260_project/step3/pnr2
SPECIAL ROUTE ran on machine: ieng6-ece-17.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1926.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 848 macros, 146 used
Read in 147 components
  144 core components: 144 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 331 logical pins
Read in 4 blockages
Read in 331 nets
Read in 2 special nets, 2 routed
Read in 294 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 4
  Number of Stripe ports routed: 0
  Number of Core ports routed: 392  open: 326
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 359
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1944.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 110 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar 21 14:48:08 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar 21 14:48:08 2025

sroute post-processing starts at Fri Mar 21 14:48:08 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar 21 14:48:08 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 17.06 megs
sroute: Total Peak Memory used = 962.42 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1.75 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 969.4M).
<CMD> editPin -fixedPin 1 -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 3.5 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 969.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> fit
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 326 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=969.4M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOPins false
<CMD> streamOut core.gds2 -merge {./subckt/sram_w16_160.gds2 ./subckt/sram_w16.gds2}
Finding the highest version number among the merge files
Merge file: ./subckt/sram_w16_160.gds2 has version number: 3
Merge file: ./subckt/sram_w16.gds2 has version number: 3

Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
No GDS was output for 21384 UNPLACED instances
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                              3

Ports/Pins                           306
    metal layer M3                   306

Nets                                   0

    Via Instances                      0

Special Nets                         819
    metal layer M1                   754
    metal layer M2                     3
    metal layer M5                     3
    metal layer M6                    59

    Via Instances                   1296

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 307
    metal layer M2                     1
    metal layer M3                   306


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ./subckt/sram_w16_160.gds2 to register cell name ......
Scanning GDS file ./subckt/sram_w16.gds2 to register cell name ......
Merging GDS file ./subckt/sram_w16_160.gds2 ......
	****** Merge file: ./subckt/sram_w16_160.gds2 has version number: 3.
	****** Merge file: ./subckt/sram_w16_160.gds2 has units: 2000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ./subckt/sram_w16.gds2 ......
	****** Merge file: ./subckt/sram_w16.gds2 has version number: 3.
	****** Merge file: ./subckt/sram_w16.gds2 has units: 2000 per micron.
	****** unit scaling factor = 1 ******
WARNING: Ignoring duplicate structure VIA34_2cut_S.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_2cut_N.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_HN.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_2cut_W.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_N.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_2cut_E.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_E.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA34_2cut_W.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA34_2cut_E.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_S.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_W.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_1cut_V.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA34_2cut_N.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_2cut_HS.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_2cut_S.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_1cut.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA23_1cut_V.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_C.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_1cut.
A structure with the same name already exists in one of the merging GDSII files.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_V.
A structure with the same name already exists in one of the merging GDSII files.
    There are 20 structures ignored in file ./subckt/sram_w16.gds2
######Streamout is finished!
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8084 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1087.6 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1087.6M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.4) (Real : 0:00:05.0) (mem : 1087.6M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 431 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD8' removed
*       :     27 instances of type 'INVD6' removed
*       :      6 instances of type 'INVD4' removed
*       :      5 instances of type 'INVD3' removed
*       :      8 instances of type 'INVD2' removed
*       :     18 instances of type 'INVD1' removed
*       :     57 instances of type 'INVD0' removed
*       :      4 instances of type 'CKND4' removed
*       :     35 instances of type 'CKND2' removed
*       :    147 instances of type 'CKBD4' removed
*       :      9 instances of type 'CKBD2' removed
*       :     33 instances of type 'CKBD1' removed
*       :      9 instances of type 'BUFFD8' removed
*       :      3 instances of type 'BUFFD6' removed
*       :      1 instance  of type 'BUFFD3' removed
*       :     47 instances of type 'BUFFD2' removed
*       :      4 instances of type 'BUFFD1' removed
*       :     17 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=20989 (0 fixed + 20989 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=23481 #term=78594 #term/net=3.35, #fixedIo=0, #floatIo=0, #fixedPin=307, #floatPin=0
stdCell: 20989 single + 0 double + 0 multi
Total standard cell length = 51.0570 (mm), area = 0.0919 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.580.
Density for the design = 0.580.
       = stdcell_area 255285 sites (91903 um^2) / alloc_area 439877 sites (158356 um^2).
Pin Density = 0.1140.
            = total # of pins 78594 / total area 689715.
=== lastAutoLevel = 10 
End delay calculation. (MEM=1087.6 CPU=0:00:02.3 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.371e+05 (6.30e+04 7.41e+04)
              Est.  stn bbox = 1.452e+05 (6.76e+04 7.76e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1087.6M
Iteration  2: Total net bbox = 1.371e+05 (6.30e+04 7.41e+04)
              Est.  stn bbox = 1.452e+05 (6.76e+04 7.76e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.6M
Iteration  3: Total net bbox = 1.336e+05 (5.80e+04 7.56e+04)
              Est.  stn bbox = 1.612e+05 (6.91e+04 9.22e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1087.6M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1187.68 CPU=0:00:02.3 REAL=0:00:02.0)
Iteration  4: Total net bbox = 2.367e+05 (1.35e+05 1.02e+05)
              Est.  stn bbox = 2.779e+05 (1.57e+05 1.21e+05)
              cpu = 0:00:25.7 real = 0:00:26.0 mem = 1234.1M
Iteration  5: Total net bbox = 2.367e+05 (1.35e+05 1.02e+05)
              Est.  stn bbox = 2.779e+05 (1.57e+05 1.21e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.1M
Iteration  6: Total net bbox = 3.744e+05 (1.84e+05 1.90e+05)
              Est.  stn bbox = 4.433e+05 (2.20e+05 2.23e+05)
              cpu = 0:00:17.3 real = 0:00:18.0 mem = 1234.1M
Iteration  7: Total net bbox = 5.106e+05 (2.89e+05 2.21e+05)
              Est.  stn bbox = 5.800e+05 (3.25e+05 2.55e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.1M
Iteration  8: Total net bbox = 5.106e+05 (2.89e+05 2.21e+05)
              Est.  stn bbox = 5.800e+05 (3.25e+05 2.55e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.1M
Iteration  9: Total net bbox = 5.606e+05 (3.16e+05 2.45e+05)
              Est.  stn bbox = 6.431e+05 (3.60e+05 2.83e+05)
              cpu = 0:00:36.4 real = 0:00:36.0 mem = 1234.1M
Iteration 10: Total net bbox = 5.606e+05 (3.16e+05 2.45e+05)
              Est.  stn bbox = 6.431e+05 (3.60e+05 2.83e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.1M
Iteration 11: Total net bbox = 5.514e+05 (3.13e+05 2.39e+05)
              Est.  stn bbox = 6.320e+05 (3.57e+05 2.75e+05)
              cpu = 0:00:23.4 real = 0:00:24.0 mem = 1234.1M
Iteration 12: Total net bbox = 5.514e+05 (3.13e+05 2.39e+05)
              Est.  stn bbox = 6.320e+05 (3.57e+05 2.75e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.1M
Iteration 13: Total net bbox = 5.429e+05 (3.12e+05 2.31e+05)
              Est.  stn bbox = 6.211e+05 (3.56e+05 2.65e+05)
              cpu = 0:00:37.6 real = 0:00:38.0 mem = 1260.6M
Iteration 14: Total net bbox = 5.429e+05 (3.12e+05 2.31e+05)
              Est.  stn bbox = 6.211e+05 (3.56e+05 2.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.6M
Iteration 15: Total net bbox = 5.404e+05 (3.16e+05 2.24e+05)
              Est.  stn bbox = 6.160e+05 (3.60e+05 2.56e+05)
              cpu = 0:00:28.3 real = 0:00:28.0 mem = 1260.6M
Iteration 16: Total net bbox = 5.404e+05 (3.16e+05 2.24e+05)
              Est.  stn bbox = 6.160e+05 (3.60e+05 2.56e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.6M
Finished Global Placement (cpu=0:02:50, real=0:02:51, mem=1260.6M)
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:03:27 mem=1098.7M) ***
Total net bbox length = 5.404e+05 (3.160e+05 2.244e+05) (ext = 7.867e+04)
Move report: Detail placement moves 20989 insts, mean move: 0.96 um, max move: 11.74 um
	Max move on inst (ofifo_inst/col_idx_5__fifo_instance/q14_reg_0_): (186.39, 22.85) --> (183.40, 31.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1104.0MB
Summary Report:
Instances move: 20989 (out of 20989 movable)
Mean displacement: 0.96 um
Max displacement: 11.74 um (Instance: ofifo_inst/col_idx_5__fifo_instance/q14_reg_0_) (186.393, 22.849) -> (183.4, 31.6)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 5.182e+05 (2.917e+05 2.265e+05) (ext = 7.867e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1104.0MB
*** Finished refinePlace (0:03:30 mem=1104.0M) ***
*** Finished Initial Placement (cpu=0:02:57, real=0:02:59, mem=1104.0M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=868 numPGBlocks=1364 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=23481  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 23481 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 23481 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.03% V. EstWL: 5.713128e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.14% H + 0.06% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 77562
[NR-eagl] Layer2(M2)(V) length: 1.613942e+05um, number of vias: 106328
[NR-eagl] Layer3(M3)(H) length: 1.979014e+05um, number of vias: 5679
[NR-eagl] Layer4(M4)(V) length: 6.134548e+04um, number of vias: 2351
[NR-eagl] Layer5(M5)(H) length: 8.449299e+04um, number of vias: 1417
[NR-eagl] Layer6(M6)(V) length: 5.474976e+03um, number of vias: 1166
[NR-eagl] Layer7(M7)(H) length: 3.577509e+04um, number of vias: 1151
[NR-eagl] Layer8(M8)(V) length: 3.641778e+04um, number of vias: 0
[NR-eagl] Total length: 5.828020e+05um, number of vias: 195654
[NR-eagl] End Peak syMemory usage = 1107.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.81 seconds
**placeDesign ... cpu = 0: 3: 3, real = 0: 3: 5, mem = 1103.6M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1113.6M, totSessionCpu=0:03:33 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1113.6M)
Extraction called for design 'core' of instances=20992 and nets=24628 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1113.594M)
** Profile ** Start :  cpu=0:00:00.0, mem=1113.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1113.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1207.52 CPU=0:00:02.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1207.5M) ***
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:03:37 mem=1207.5M)
** Profile ** Overall slacks :  cpu=0:00:03.8, mem=1207.5M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1207.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.121  |
|           TNS (ns):| -3956.7 |
|    Violating Paths:|  4742   |
|          All Paths:|  5626   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    251 (251)     |   -0.240   |    251 (251)     |
|   max_tran     |    258 (5809)    |   -3.865   |    258 (5809)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.103%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1207.5M
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1153.0M, totSessionCpu=0:03:38 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1154.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1154.0M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20992

Instance distribution across the VT partitions:

 LVT : inst = 6940 (33.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 6940 (33.1%)

 HVT : inst = 14049 (66.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 14049 (66.9%)

Reporting took 0 sec
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  23633
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.68MB/909.68MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.80MB/909.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.83MB/909.83MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT)
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 10%
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 20%
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 30%
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 40%
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 50%
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 60%
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 70%
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 80%
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 90%

Finished Levelizing
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT)

Starting Activity Propagation
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 10%
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 20%

Finished Activity Propagation
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.88MB/910.88MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT)
 ... Calculating leakage power
2025-Mar-21 14:51:40 (2025-Mar-21 21:51:40 GMT): 10%
2025-Mar-21 14:51:41 (2025-Mar-21 21:51:41 GMT): 20%
2025-Mar-21 14:51:41 (2025-Mar-21 21:51:41 GMT): 30%
2025-Mar-21 14:51:41 (2025-Mar-21 21:51:41 GMT): 40%

Finished Calculating power
2025-Mar-21 14:51:41 (2025-Mar-21 21:51:41 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=911.04MB/911.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=911.04MB/911.04MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=911.07MB/911.07MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 14:51:41 (2025-Mar-21 21:51:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16_160) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.83235485
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2216       26.62
Macro                                  0           0
IO                                     0           0
Combinational                     0.6108       73.38
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.8324         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8324         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U487 (FA1D4): 	 0.0002618
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U487 (FA1D4): 	 0.0002618
* 		Total Cap: 	1.54612e-10 F
* 		Total instances in design: 20992
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.832355 mW
Cell usage statistics:  
Library tcbn65gpluswc , 20989 cells ( 100.000000%) , 0.832355 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=911.08MB/911.08MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -2.221 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.828 mW
Resizable instances =  20989 (100.0%), leakage = 0.828 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   6940 (33.1%), lkg = 0.245 mW (29.6%)
   -ve slk =   6935 (33.0%), lkg = 0.244 mW (29.5%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  14049 (66.9%), lkg = 0.583 mW (70.4%)
   -ve slk =  13637 (65.0%), lkg = 0.577 mW (69.7%)

OptMgr: Begin forced downsizing
OptMgr: 6705 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1217.6 CPU=0:00:02.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1217.6M) ***
OptMgr: Design WNS: -2.363 ns
OptMgr: 2035 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -2.238 ns

Design leakage power (state independent) = 0.772 mW
Resizable instances =  20989 (100.0%), leakage = 0.772 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   3038 (14.5%), lkg = 0.126 mW (16.3%)
   -ve slk =   3036 (14.5%), lkg = 0.126 mW (16.3%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  17951 (85.5%), lkg = 0.646 mW (83.7%)
   -ve slk =  17561 (83.7%), lkg = 0.640 mW (83.0%)


Summary: cell sizing

 4670 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4670       4670

    2 instances changed cell type from        AN2D0   to    CKAN2D0
    4 instances changed cell type from        AN2D1   to    CKAN2D0
    5 instances changed cell type from       AN2XD1   to    CKAN2D0
   90 instances changed cell type from       AO21D1   to     AO21D0
   16 instances changed cell type from      AOI21D1   to    AOI21D0
    4 instances changed cell type from      CKAN2D1   to    CKAN2D0
  407 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  154 instances changed cell type from      CKND2D1   to    CKND2D0
    1 instances changed cell type from      CKND2D1   to      ND2D0
  204 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
   44 instances changed cell type from     CKXOR2D1   to     XOR2D0
   14 instances changed cell type from       IND2D1   to     IND2D0
    1 instances changed cell type from       IND3D1   to     IND3D0
   94 instances changed cell type from       INR2D1   to     INR2D0
   24 instances changed cell type from       INR2D2   to    INR2XD1
   17 instances changed cell type from      INR2XD0   to     INR2D0
  126 instances changed cell type from        INVD1   to      CKND0
   61 instances changed cell type from      IOA21D1   to    IOA21D0
    1 instances changed cell type from     MAOI22D1   to   MAOI22D0
   15 instances changed cell type from     MOAI22D1   to   MOAI22D0
   60 instances changed cell type from        ND2D0   to    CKND2D0
  147 instances changed cell type from        ND2D1   to    CKND2D0
    2 instances changed cell type from        ND2D1   to    CKND2D1
  109 instances changed cell type from        ND2D2   to    CKND2D2
   23 instances changed cell type from        ND2D3   to    CKND2D3
   32 instances changed cell type from        ND2D4   to    CKND2D4
    5 instances changed cell type from        ND2D8   to    CKND2D8
    1 instances changed cell type from        ND3D1   to      ND3D0
    1 instances changed cell type from        ND4D1   to      ND4D0
   40 instances changed cell type from        NR2D1   to      NR2D0
   86 instances changed cell type from        NR2D1   to     NR2XD0
   24 instances changed cell type from        NR2D2   to     NR2XD1
    3 instances changed cell type from        NR2D4   to     NR2XD2
    1 instances changed cell type from        NR2D8   to     NR2XD4
   43 instances changed cell type from       NR2XD0   to      NR2D0
   18 instances changed cell type from       OA21D1   to     OA21D0
    4 instances changed cell type from     OAI211D1   to   OAI211D0
   39 instances changed cell type from      OAI21D1   to    OAI21D0
 1039 instances changed cell type from      OAI22D1   to    OAI22D0
   25 instances changed cell type from        OR2D1   to      OR2D0
    5 instances changed cell type from       OR2XD1   to      OR2D0
 1625 instances changed cell type from       XNR2D1   to     XNR2D0
    2 instances changed cell type from       XNR3D1   to     XNR3D0
   52 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4670



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=930.59MB/930.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=930.59MB/930.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=930.59MB/930.59MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT)
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 10%
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 20%
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 30%
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 40%
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 50%
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 60%
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 70%
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 80%
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 90%

Finished Levelizing
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT)

Starting Activity Propagation
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT)
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 10%
2025-Mar-21 14:51:49 (2025-Mar-21 21:51:49 GMT): 20%

Finished Activity Propagation
2025-Mar-21 14:51:50 (2025-Mar-21 21:51:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.02MB/931.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 14:51:50 (2025-Mar-21 21:51:50 GMT)
 ... Calculating leakage power
2025-Mar-21 14:51:50 (2025-Mar-21 21:51:50 GMT): 10%
2025-Mar-21 14:51:50 (2025-Mar-21 21:51:50 GMT): 20%
2025-Mar-21 14:51:50 (2025-Mar-21 21:51:50 GMT): 30%
2025-Mar-21 14:51:50 (2025-Mar-21 21:51:50 GMT): 40%

Finished Calculating power
2025-Mar-21 14:51:50 (2025-Mar-21 21:51:50 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.02MB/931.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.02MB/931.02MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=931.02MB/931.02MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 14:51:50 (2025-Mar-21 21:51:50 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16_160) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.77608340
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2216       28.55
Macro                                  0           0
IO                                     0           0
Combinational                     0.5545       71.45
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.7761         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7761         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U487 (FA1D4): 	 0.0002618
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U487 (FA1D4): 	 0.0002618
* 		Total Cap: 	1.5092e-10 F
* 		Total instances in design: 20992
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.776083 mW
Cell usage statistics:  
Library tcbn65gpluswc , 20989 cells ( 100.000000%) , 0.776083 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=931.53MB/931.53MB)

OptMgr: Leakage power optimization took: 11 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1343.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1343.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1343.5M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1343.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1343.5M)
CPU of: netlist preparation :0:00:00.0 (mem :1343.5M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1343.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 1272 out of 20989 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 15348
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.808  TNS Slack -7778.900 Density 55.96
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    55.96%|        -|  -2.808|-7778.900|   0:00:00.0| 1424.8M|
|    55.96%|        0|  -2.808|-7778.900|   0:00:01.0| 1424.8M|
|    55.96%|        2|  -2.808|-7778.381|   0:00:01.0| 1424.8M|
|    55.56%|      702|  -2.808|-7676.220|   0:00:04.0| 1424.8M|
|    55.55%|        9|  -2.808|-7675.834|   0:00:00.0| 1424.8M|
|    55.55%|        0|  -2.808|-7675.834|   0:00:00.0| 1424.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.808  TNS Slack -7675.834 Density 55.55
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.1) (real = 0:00:07.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1270.36M, totSessionCpu=0:04:02).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    55.55%|        -|  -2.808|-7675.834|   0:00:00.0| 1403.9M|
|    55.55%|        -|  -2.808|-7675.834|   0:00:00.0| 1403.9M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1403.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   455   |  7689   |   408   |    408  |     0   |     0   |     0   |     0   | -2.81 |          0|          0|          0|  55.55  |            |           |
|     5   |   320   |     1   |      1  |     0   |     0   |     0   |     0   | -2.16 |         87|          0|        396|  55.85  |   0:00:04.0|    1430.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.16 |          1|          0|          4|  55.85  |   0:00:01.0|    1430.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:05.0 mem=1430.2M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1277.7M, totSessionCpu=0:04:12 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1019 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.161  TNS Slack -4150.287 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.161|-4150.287|    55.85%|   0:00:00.0| 1423.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -1.980|-3952.624|    56.04%|   0:00:11.0| 1491.4M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q11_reg_19_/D  |
|  -1.961|-3850.237|    56.44%|   0:00:08.0| 1491.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_/D   |
|  -1.961|-3850.237|    56.44%|   0:00:01.0| 1491.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_/D   |
|  -1.459|-2922.148|    57.23%|   0:00:30.0| 1491.4M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.459|-2919.155|    57.29%|   0:00:05.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.459|-2914.031|    57.36%|   0:00:04.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.459|-2914.031|    57.36%|   0:00:01.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.442|-2725.267|    57.77%|   0:00:11.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.442|-2725.062|    57.78%|   0:00:04.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.442|-2725.035|    57.78%|   0:00:01.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.442|-2725.035|    57.78%|   0:00:01.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.434|-2676.562|    58.19%|   0:00:06.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.434|-2676.562|    58.19%|   0:00:03.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.434|-2676.562|    58.19%|   0:00:01.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.434|-2676.562|    58.19%|   0:00:01.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.433|-2667.660|    58.26%|   0:00:03.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
|  -1.433|-2667.660|    58.26%|   0:00:03.0| 1491.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q10_reg_12_/D  |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:33 real=0:01:34 mem=1491.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:33 real=0:01:34 mem=1491.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.433  TNS Slack -2667.660 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.433
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.433  TNS Slack -2667.660 Density 58.26
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    58.26%|        -|  -1.433|-2667.660|   0:00:00.0| 1470.9M|
|    58.24%|       20|  -1.433|-2666.820|   0:00:02.0| 1470.9M|
|    58.24%|        0|  -1.433|-2666.820|   0:00:00.0| 1470.9M|
|    58.23%|        9|  -1.433|-2666.821|   0:00:01.0| 1470.9M|
|    57.89%|      849|  -1.431|-2670.552|   0:00:05.0| 1470.9M|
|    57.88%|       22|  -1.431|-2670.641|   0:00:01.0| 1470.9M|
|    57.88%|        2|  -1.431|-2670.641|   0:00:00.0| 1470.9M|
|    57.88%|        0|  -1.431|-2670.641|   0:00:00.0| 1470.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.431  TNS Slack -2670.641 Density 57.88
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.4) (real = 0:00:11.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:11, mem=1322.06M, totSessionCpu=0:06:02).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1322.1 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=868 numPGBlocks=1364 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=23813  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 23813 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 23813 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.04% V. EstWL: 5.795946e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.15% H + 0.07% V
[NR-eagl] End Peak syMemory usage = 1349.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.49 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:06:03 mem=1349.8M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 21096 insts, mean move: 4.68 um, max move: 59.60 um
	Max move on inst (mac_array_instance/FE_OFC728_q_temp_512_): (410.20, 229.60) --> (356.00, 224.20)
	Runtime: CPU: 0:00:53.7 REAL: 0:00:55.0 MEM: 1438.8MB
Move report: Detail placement moves 5951 insts, mean move: 1.19 um, max move: 12.80 um
	Max move on inst (mac_array_instance/FE_OFC546_q_temp_928_): (96.00, 190.00) --> (83.20, 190.00)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1438.8MB
Summary Report:
Instances move: 21094 (out of 21321 movable)
Mean displacement: 4.74 um
Max displacement: 59.60 um (Instance: mac_array_instance/FE_OFC728_q_temp_512_) (410.2, 229.6) -> (356, 224.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Runtime: CPU: 0:00:56.0 REAL: 0:00:58.0 MEM: 1438.8MB
*** Finished refinePlace (0:06:59 mem=1438.8M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=868 numPGBlocks=1364 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=23813  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 23813 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 23813 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.04% V. EstWL: 5.733558e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.15% H + 0.06% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 78221
[NR-eagl] Layer2(M2)(V) length: 1.603932e+05um, number of vias: 107144
[NR-eagl] Layer3(M3)(H) length: 1.967011e+05um, number of vias: 6415
[NR-eagl] Layer4(M4)(V) length: 6.440735e+04um, number of vias: 2533
[NR-eagl] Layer5(M5)(H) length: 8.881719e+04um, number of vias: 1438
[NR-eagl] Layer6(M6)(V) length: 5.643009e+03um, number of vias: 1197
[NR-eagl] Layer7(M7)(H) length: 3.294229e+04um, number of vias: 1160
[NR-eagl] Layer8(M8)(V) length: 3.586858e+04um, number of vias: 0
[NR-eagl] Total length: 5.847728e+05um, number of vias: 198108
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1303.4M)
Extraction called for design 'core' of instances=21324 and nets=24962 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1303.363M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:28, real = 0:03:31, mem = 1299.5M, totSessionCpu=0:07:01 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1378.19 CPU=0:00:02.6 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1378.2M) ***
*** Timing NOT met, worst failing slack is -1.362
*** Check timing (0:00:03.9)
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1021 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.363 TNS Slack -2664.773 Density 57.88
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.363|   -1.363|-2663.558|-2664.773|    57.88%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_/D   |
|  -1.349|   -1.349|-2658.178|-2659.392|    57.88%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
|  -1.322|   -1.322|-2642.015|-2643.229|    57.89%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -1.295|   -1.295|-2625.541|-2626.756|    57.89%|   0:00:01.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_16_/D  |
|  -1.265|   -1.265|-2595.536|-2596.751|    57.89%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -1.263|   -1.263|-2581.810|-2583.024|    57.92%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_5_/D   |
|  -1.240|   -1.240|-2571.847|-2573.061|    57.92%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -1.235|   -1.235|-2541.471|-2542.685|    57.94%|   0:00:01.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -1.220|   -1.220|-2527.527|-2528.741|    57.95%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -1.208|   -1.208|-2509.852|-2511.066|    57.97%|   0:00:01.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -1.198|   -1.198|-2489.420|-2490.635|    58.00%|   0:00:00.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -1.189|   -1.189|-2471.772|-2472.987|    58.01%|   0:00:01.0| 1476.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -1.183|   -1.183|-2449.555|-2450.769|    58.03%|   0:00:01.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_12_/D  |
|  -1.176|   -1.176|-2436.461|-2437.675|    58.04%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -1.172|   -1.172|-2422.950|-2424.165|    58.05%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_12_/D  |
|  -1.166|   -1.166|-2407.272|-2408.486|    58.07%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_12_/D  |
|  -1.157|   -1.157|-2396.190|-2397.405|    58.09%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -1.153|   -1.153|-2379.849|-2381.063|    58.11%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -1.144|   -1.144|-2364.500|-2365.715|    58.12%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_13_/D  |
|  -1.138|   -1.138|-2354.484|-2355.699|    58.13%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -1.136|   -1.136|-2337.677|-2338.892|    58.16%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -1.131|   -1.131|-2328.893|-2330.107|    58.18%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -1.126|   -1.126|-2319.165|-2320.380|    58.21%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -1.121|   -1.121|-2309.609|-2310.824|    58.22%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_15_/D   |
|  -1.115|   -1.115|-2299.234|-2300.448|    58.24%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_15_/D  |
|  -1.107|   -1.107|-2287.475|-2288.689|    58.26%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_19_/D   |
|  -1.102|   -1.102|-2277.083|-2278.297|    58.31%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_19_/D  |
|  -1.097|   -1.097|-2269.609|-2270.823|    58.34%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_13_/D  |
|  -1.093|   -1.093|-2260.346|-2261.560|    58.37%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_19_/D  |
|  -1.093|   -1.093|-2250.000|-2251.215|    58.39%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
|  -1.087|   -1.087|-2248.365|-2249.580|    58.40%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_12_/D  |
|  -1.084|   -1.084|-2239.685|-2240.900|    58.42%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.084|   -1.084|-2231.317|-2232.531|    58.45%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.084|   -1.084|-2230.382|-2231.597|    58.46%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.080|   -1.080|-2222.125|-2223.339|    58.49%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.073|   -1.073|-2216.877|-2218.092|    58.52%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.069|   -1.069|-2211.760|-2212.975|    58.56%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.069|   -1.069|-2205.350|-2206.565|    58.59%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.069|   -1.069|-2205.153|-2206.368|    58.59%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.066|   -1.066|-2196.133|-2197.347|    58.62%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
|  -1.061|   -1.061|-2192.503|-2193.718|    58.64%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.061|   -1.061|-2185.775|-2186.991|    58.68%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.061|   -1.061|-2184.918|-2186.133|    58.68%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -1.057|   -1.057|-2179.458|-2180.674|    58.70%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
|  -1.057|   -1.057|-2175.675|-2176.890|    58.74%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
|  -1.050|   -1.050|-2173.876|-2175.092|    58.76%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.050|   -1.050|-2169.559|-2170.775|    58.78%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.050|   -1.050|-2165.751|-2166.967|    58.81%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.050|   -1.050|-2165.285|-2166.501|    58.81%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.050|   -1.050|-2163.756|-2164.972|    58.81%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.050|   -1.050|-2162.597|-2163.813|    58.82%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.050|   -1.050|-2157.772|-2158.988|    58.87%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.050|   -1.050|-2157.301|-2158.517|    58.87%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.050|   -1.050|-2153.145|-2154.361|    58.90%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.050|   -1.050|-2152.827|-2154.042|    58.91%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.050|   -1.050|-2150.535|-2151.751|    58.92%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.050|   -1.050|-2149.751|-2150.967|    58.92%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.050|   -1.050|-2149.393|-2150.609|    58.93%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.050|   -1.050|-2143.406|-2144.624|    58.98%|   0:00:02.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_16_/D   |
|  -1.050|   -1.050|-2141.422|-2142.639|    59.00%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
|  -1.050|   -1.050|-2138.974|-2140.192|    59.03%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
|  -1.050|   -1.050|-2138.894|-2140.111|    59.03%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
|  -1.050|   -1.050|-2138.672|-2139.889|    59.04%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_15_/D   |
|  -1.050|   -1.050|-2135.098|-2136.315|    59.07%|   0:00:02.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_13_/D  |
|  -1.050|   -1.050|-2134.467|-2135.684|    59.07%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_13_/D  |
|  -1.050|   -1.050|-2132.121|-2133.338|    59.10%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_13_/D  |
|  -1.050|   -1.050|-2131.886|-2133.103|    59.10%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_13_/D  |
|  -1.050|   -1.050|-2130.929|-2132.146|    59.11%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_13_/D  |
|  -1.050|   -1.050|-2130.005|-2131.222|    59.12%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_13_/D  |
|  -1.050|   -1.050|-2123.080|-2124.297|    59.18%|   0:00:02.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-2122.162|-2123.379|    59.19%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-2119.406|-2120.623|    59.20%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-2118.167|-2119.384|    59.22%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-2116.703|-2117.921|    59.23%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-2116.453|-2117.670|    59.24%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.050|   -1.050|-2112.110|-2113.334|    59.28%|   0:00:02.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_15_/D   |
|  -1.050|   -1.050|-2111.525|-2112.749|    59.29%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_15_/D   |
|  -1.050|   -1.050|-2110.312|-2111.537|    59.31%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -1.050|   -1.050|-2109.150|-2110.375|    59.33%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -1.050|   -1.050|-2107.670|-2108.894|    59.34%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -1.050|   -1.050|-2107.572|-2108.796|    59.34%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -1.050|   -1.050|-2106.819|-2108.044|    59.36%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -1.050|   -1.050|-2106.758|-2107.983|    59.36%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -1.050|   -1.050|-2106.192|-2107.417|    59.36%|   0:00:01.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -1.050|   -1.050|-2106.033|-2107.258|    59.38%|   0:00:00.0| 1463.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
|  -1.050|   -1.050|-2097.277|-2098.501|    59.45%|   0:00:02.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
|  -1.050|   -1.050|-2096.205|-2097.429|    59.46%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_19_/D   |
|  -1.050|   -1.050|-2092.798|-2094.023|    59.48%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -1.050|   -1.050|-2092.496|-2093.720|    59.49%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -1.050|   -1.050|-2090.463|-2091.687|    59.50%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -1.050|   -1.050|-2090.315|-2091.540|    59.49%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -1.050|   -1.050|-2088.993|-2090.219|    59.55%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -1.050|   -1.050|-2088.680|-2089.907|    59.56%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -1.050|   -1.050|-2088.396|-2089.622|    59.57%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -1.050|   -1.050|-2088.118|-2089.344|    59.59%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -1.050|   -1.050|-2084.857|-2086.083|    59.61%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
|  -1.050|   -1.050|-2083.081|-2084.308|    59.62%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.050|   -1.050|-2081.590|-2082.816|    59.63%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.050|   -1.050|-2081.167|-2082.393|    59.63%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.050|   -1.050|-2079.635|-2080.861|    59.67%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.050|   -1.050|-2079.629|-2080.855|    59.67%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.050|   -1.050|-2079.431|-2080.657|    59.67%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.050|   -1.050|-2079.282|-2080.509|    59.69%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.050|   -1.050|-2079.201|-2080.427|    59.69%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_10_/D   |
|  -1.050|   -1.050|-2075.435|-2076.662|    59.74%|   0:00:02.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_/D   |
|  -1.050|   -1.050|-2075.051|-2076.277|    59.75%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_/D   |
|  -1.050|   -1.050|-2074.619|-2075.846|    59.76%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.050|   -1.050|-2073.424|-2074.651|    59.77%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.050|   -1.050|-2073.089|-2074.315|    59.78%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.050|   -1.050|-2072.387|-2073.614|    59.83%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_13_/D   |
|  -1.050|   -1.050|-2071.982|-2073.208|    59.84%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_13_/D   |
|  -1.050|   -1.050|-2071.406|-2072.632|    59.85%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_16_/D   |
|  -1.050|   -1.050|-2069.730|-2070.957|    59.86%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -1.050|   -1.050|-2068.597|-2069.823|    59.87%|   0:00:01.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -1.050|   -1.050|-2068.018|-2069.244|    59.88%|   0:00:00.0| 1465.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -1.050|   -1.050|-2064.946|-2066.172|    59.93%|   0:00:01.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
|  -1.050|   -1.050|-2064.226|-2065.452|    59.94%|   0:00:00.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
|  -1.050|   -1.050|-2061.887|-2063.113|    59.99%|   0:00:01.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
|  -1.050|   -1.050|-2060.580|-2061.806|    60.00%|   0:00:00.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
|  -1.050|   -1.050|-2056.022|-2057.248|    60.06%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
|  -1.050|   -1.050|-2055.814|-2057.041|    60.07%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
|  -1.050|   -1.050|-2054.435|-2055.662|    60.08%|   0:00:01.0| 1463.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
|  -1.050|   -1.050|-2053.001|-2054.227|    60.11%|   0:00:00.0| 1463.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
|  -1.051|   -1.051|-2050.638|-2051.865|    60.15%|   0:00:02.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_17_/D   |
|  -1.051|   -1.051|-2050.212|-2051.438|    60.17%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
|  -1.051|   -1.051|-2047.901|-2049.128|    60.21%|   0:00:01.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
|  -1.051|   -1.051|-2046.828|-2048.054|    60.23%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -1.051|   -1.051|-2044.878|-2046.105|    60.25%|   0:00:01.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -1.051|   -1.051|-2043.800|-2045.027|    60.28%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -1.051|   -1.051|-2043.658|-2044.885|    60.29%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -1.051|   -1.051|-2040.767|-2041.994|    60.30%|   0:00:01.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -1.051|   -1.051|-2040.500|-2041.726|    60.32%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -1.051|   -1.051|-2037.547|-2038.774|    60.35%|   0:00:01.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_/D   |
|  -1.051|   -1.051|-2037.168|-2038.395|    60.36%|   0:00:01.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_17_/D   |
|  -1.051|   -1.051|-2036.168|-2037.395|    60.38%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_17_/D   |
|  -1.051|   -1.051|-2035.948|-2037.175|    60.39%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_17_/D   |
|  -1.051|   -1.051|-2035.898|-2037.125|    60.39%|   0:00:01.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_17_/D   |
|  -1.051|   -1.051|-2035.560|-2036.787|    60.40%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_17_/D   |
|  -1.051|   -1.051|-2033.835|-2035.062|    60.42%|   0:00:01.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -1.051|   -1.051|-2033.155|-2034.382|    60.44%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -1.051|   -1.051|-2033.125|-2034.352|    60.45%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -1.051|   -1.051|-2032.577|-2033.803|    60.46%|   0:00:01.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -1.051|   -1.051|-2031.796|-2033.022|    60.47%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -1.051|   -1.051|-2031.248|-2032.474|    60.48%|   0:00:01.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -1.051|   -1.051|-2031.044|-2032.271|    60.48%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -1.051|   -1.051|-2030.899|-2032.126|    60.49%|   0:00:00.0| 1466.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
|  -1.051|   -1.051|-2029.184|-2030.411|    60.51%|   0:00:01.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_12_/D   |
|  -1.051|   -1.051|-2027.839|-2029.066|    60.53%|   0:00:01.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_10_/D   |
|  -1.051|   -1.051|-2027.370|-2028.597|    60.53%|   0:00:00.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_10_/D   |
|  -1.051|   -1.051|-2026.181|-2027.407|    60.56%|   0:00:01.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_10_/D   |
|  -1.051|   -1.051|-2026.102|-2027.329|    60.57%|   0:00:00.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_10_/D   |
|  -1.051|   -1.051|-2025.530|-2026.756|    60.60%|   0:00:00.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -1.051|   -1.051|-2025.524|-2026.751|    60.61%|   0:00:00.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -1.051|   -1.051|-2023.727|-2024.954|    60.62%|   0:00:01.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -1.051|   -1.051|-2023.559|-2024.786|    60.63%|   0:00:00.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -1.051|   -1.051|-2023.546|-2024.773|    60.63%|   0:00:00.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -1.051|   -1.051|-2018.885|-2020.112|    60.64%|   0:00:01.0| 1468.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_18_/D   |
|  -1.051|   -1.051|-2018.146|-2019.373|    60.65%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -1.051|   -1.051|-2015.861|-2017.088|    60.68%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -1.051|   -1.051|-2013.156|-2014.382|    60.70%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -1.051|   -1.051|-2012.963|-2014.190|    60.72%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -1.051|   -1.051|-2012.785|-2014.011|    60.72%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -1.051|   -1.051|-2012.311|-2013.538|    60.72%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -1.051|   -1.051|-2011.333|-2012.560|    60.74%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -1.051|   -1.051|-2011.027|-2012.254|    60.74%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -1.051|   -1.051|-2009.430|-2010.657|    60.78%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -1.051|   -1.051|-2008.521|-2009.747|    60.79%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -1.051|   -1.051|-2007.750|-2008.977|    60.81%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -1.051|   -1.051|-2007.688|-2008.914|    60.81%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -1.051|   -1.051|-2007.605|-2008.832|    60.82%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -1.051|   -1.051|-2007.593|-2008.820|    60.82%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
|  -1.051|   -1.051|-2006.479|-2007.706|    60.84%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-2006.029|-2007.255|    60.84%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-2005.331|-2006.558|    60.86%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-2005.113|-2006.339|    60.87%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-2000.832|-2002.059|    60.89%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-2000.251|-2001.478|    60.90%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-1998.324|-1999.550|    60.96%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-1998.065|-1999.292|    60.97%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-1997.700|-1998.927|    60.97%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-1996.741|-1997.967|    61.00%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-1996.586|-1997.813|    61.00%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
|  -1.051|   -1.051|-1995.443|-1996.670|    61.01%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
|  -1.051|   -1.051|-1995.410|-1996.637|    61.01%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
|  -1.051|   -1.051|-1994.968|-1996.195|    61.05%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
|  -1.051|   -1.051|-1994.464|-1995.691|    61.05%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
|  -1.051|   -1.051|-1994.254|-1995.480|    61.05%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
|  -1.051|   -1.051|-1993.875|-1995.102|    61.07%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
|  -1.051|   -1.051|-1991.337|-1992.563|    61.07%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_7_/D    |
|  -1.051|   -1.051|-1991.105|-1992.332|    61.08%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_7_/D    |
|  -1.051|   -1.051|-1990.490|-1991.717|    61.10%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_7_/D    |
|  -1.051|   -1.051|-1990.408|-1991.634|    61.11%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_7_/D    |
|  -1.051|   -1.051|-1990.232|-1991.459|    61.11%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_7_/D    |
|  -1.051|   -1.051|-1989.945|-1991.173|    61.12%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_6_/D    |
|  -1.051|   -1.051|-1989.890|-1991.118|    61.12%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_10_/D   |
|  -1.051|   -1.051|-1989.504|-1990.732|    61.13%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_/D   |
|  -1.051|   -1.051|-1989.424|-1990.652|    61.14%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -1.051|   -1.051|-1988.755|-1989.983|    61.16%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_13_/D   |
|  -1.051|   -1.051|-1988.169|-1989.397|    61.17%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.051|   -1.051|-1987.808|-1989.036|    61.19%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.051|   -1.051|-1987.496|-1988.724|    61.19%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.051|   -1.051|-1985.535|-1986.763|    61.24%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.051|   -1.051|-1985.289|-1986.517|    61.25%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.051|   -1.051|-1985.233|-1986.461|    61.26%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.051|   -1.051|-1985.079|-1986.307|    61.27%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -1.051|   -1.051|-1983.875|-1985.104|    61.28%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_8_/D    |
|  -1.051|   -1.051|-1983.863|-1985.092|    61.29%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_8_/D    |
|  -1.051|   -1.051|-1983.324|-1984.552|    61.32%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/D   |
|  -1.051|   -1.051|-1983.051|-1984.280|    61.32%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
|  -1.051|   -1.051|-1983.017|-1984.245|    61.32%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
|  -1.051|   -1.051|-1982.941|-1984.169|    61.34%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
|  -1.051|   -1.051|-1982.045|-1983.274|    61.35%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
|  -1.051|   -1.051|-1981.970|-1983.199|    61.35%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_8_/D   |
|  -1.051|   -1.051|-1981.142|-1982.370|    61.36%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_8_/D    |
|  -1.051|   -1.051|-1980.239|-1981.467|    61.36%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_8_/D    |
|  -1.051|   -1.051|-1979.857|-1981.087|    61.37%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_11_/D  |
|  -1.051|   -1.051|-1979.598|-1980.828|    61.37%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_11_/D  |
|  -1.051|   -1.051|-1978.607|-1979.843|    61.38%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/D    |
|  -1.051|   -1.051|-1978.507|-1979.743|    61.39%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/D    |
|  -1.051|   -1.051|-1978.124|-1979.360|    61.39%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -1.051|   -1.051|-1977.572|-1978.809|    61.42%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -1.051|   -1.051|-1977.205|-1978.442|    61.42%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -1.051|   -1.051|-1977.203|-1978.439|    61.43%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -1.051|   -1.051|-1977.179|-1978.415|    61.43%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -1.051|   -1.051|-1976.558|-1977.795|    61.44%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -1.051|   -1.051|-1976.485|-1977.722|    61.44%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -1.051|   -1.051|-1976.445|-1977.682|    61.45%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -1.051|   -1.051|-1975.880|-1977.116|    61.45%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -1.051|   -1.051|-1975.866|-1977.103|    61.45%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -1.051|   -1.051|-1975.854|-1977.090|    61.45%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -1.051|   -1.051|-1975.359|-1976.597|    61.45%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/D    |
|  -1.051|   -1.051|-1975.223|-1976.462|    61.46%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/D    |
|  -1.051|   -1.051|-1975.213|-1976.452|    61.46%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/D    |
|  -1.051|   -1.051|-1974.695|-1975.934|    61.46%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_7_/D    |
|  -1.051|   -1.051|-1974.682|-1975.921|    61.46%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_7_/D    |
|  -1.051|   -1.051|-1971.218|-1972.460|    61.46%|   0:00:01.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_6_/D   |
|  -1.051|   -1.051|-1971.052|-1972.294|    61.47%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_5_/D   |
|  -1.051|   -1.051|-1970.976|-1972.218|    61.47%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_5_/D   |
|  -1.051|   -1.051|-1970.952|-1972.194|    61.47%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_5_/D   |
|  -1.051|   -1.051|-1969.396|-1970.638|    61.48%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_5_/D    |
|  -1.051|   -1.051|-1969.388|-1970.630|    61.48%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_5_/D    |
|  -1.051|   -1.051|-1967.997|-1969.240|    61.48%|   0:00:01.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_6_/D    |
|  -1.051|   -1.051|-1967.565|-1968.808|    61.48%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_6_/D    |
|  -1.051|   -1.051|-1967.516|-1968.759|    61.49%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_6_/D    |
|  -1.051|   -1.051|-1966.278|-1967.521|    61.49%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_5_/D   |
|  -1.051|   -1.051|-1966.266|-1967.509|    61.49%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_5_/D   |
|  -1.051|   -1.051|-1966.191|-1967.434|    61.49%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_5_/D   |
|  -1.051|   -1.051|-1965.606|-1966.850|    61.50%|   0:00:01.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_5_/D    |
|  -1.051|   -1.051|-1965.584|-1966.827|    61.50%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_5_/D    |
|  -1.051|   -1.051|-1964.943|-1966.187|    61.50%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -1.051|   -1.051|-1964.830|-1966.073|    61.51%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_4_/D    |
|  -1.051|   -1.051|-1962.155|-1963.398|    61.51%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -1.051|   -1.051|-1961.743|-1962.987|    61.52%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -1.051|   -1.051|-1961.734|-1962.977|    61.52%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -1.051|   -1.051|-1961.437|-1962.680|    61.52%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -1.051|   -1.051|-1960.862|-1962.105|    61.52%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -1.051|   -1.051|-1960.555|-1961.798|    61.52%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -1.051|   -1.051|-1960.273|-1961.516|    61.53%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -1.051|   -1.051|-1960.232|-1961.475|    61.53%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -1.051|   -1.051|-1960.207|-1961.450|    61.53%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -1.051|   -1.051|-1960.084|-1961.327|    61.53%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -1.051|   -1.051|-1960.010|-1961.254|    61.53%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -1.051|   -1.051|-1959.840|-1961.084|    61.54%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
|  -1.051|   -1.051|-1959.714|-1960.957|    61.54%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
|  -1.051|   -1.051|-1959.682|-1960.925|    61.55%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
|  -1.051|   -1.051|-1959.545|-1960.788|    61.55%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
|  -1.051|   -1.051|-1959.318|-1960.561|    61.56%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
|  -1.051|   -1.051|-1959.142|-1960.385|    61.56%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
|  -1.051|   -1.051|-1959.110|-1960.353|    61.56%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
|  -1.051|   -1.051|-1959.084|-1960.328|    61.57%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_5_/D   |
|  -1.051|   -1.051|-1958.489|-1959.732|    61.57%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -1.051|   -1.051|-1958.340|-1959.583|    61.57%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -1.051|   -1.051|-1958.223|-1959.466|    61.57%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -1.051|   -1.051|-1955.057|-1956.300|    61.57%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -1.051|   -1.051|-1954.124|-1955.368|    61.58%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D    |
|  -1.051|   -1.051|-1953.785|-1955.028|    61.58%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D    |
|  -1.051|   -1.051|-1953.278|-1954.522|    61.58%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D    |
|  -1.051|   -1.051|-1953.251|-1954.495|    61.58%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D    |
|  -1.051|   -1.051|-1952.518|-1953.762|    61.58%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_3_/D    |
|  -1.051|   -1.051|-1952.362|-1953.605|    61.58%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_3_/D    |
|  -1.051|   -1.051|-1951.725|-1952.969|    61.59%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_3_/D   |
|  -1.051|   -1.051|-1951.554|-1952.797|    61.59%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_3_/D   |
|  -1.051|   -1.051|-1950.910|-1952.156|    61.59%|   0:00:01.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_3_/D   |
|  -1.051|   -1.051|-1950.157|-1951.409|    61.59%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
|  -1.051|   -1.051|-1949.999|-1951.250|    61.60%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
|  -1.051|   -1.051|-1949.883|-1951.135|    61.60%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
|  -1.051|   -1.051|-1949.854|-1951.106|    61.60%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
|  -1.051|   -1.051|-1949.333|-1950.584|    61.61%|   0:00:01.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -1.051|   -1.051|-1949.173|-1950.416|    61.61%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -1.051|   -1.051|-1949.067|-1950.310|    61.62%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -1.051|   -1.051|-1949.002|-1950.245|    61.63%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -1.051|   -1.051|-1948.842|-1950.085|    61.64%|   0:00:01.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -1.051|   -1.051|-1948.827|-1950.070|    61.64%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -1.051|   -1.051|-1948.072|-1949.315|    61.65%|   0:00:00.0| 1466.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -1.051|   -1.051|-1947.813|-1949.057|    61.65%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
|  -1.051|   -1.051|-1947.775|-1949.018|    61.65%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -1.051|   -1.051|-1947.466|-1948.709|    61.65%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
|  -1.051|   -1.051|-1947.106|-1948.349|    61.65%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -1.051|   -1.051|-1945.834|-1947.077|    61.66%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/D    |
|  -1.051|   -1.051|-1945.741|-1946.984|    61.66%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/D    |
|  -1.051|   -1.051|-1945.673|-1946.917|    61.66%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/D    |
|  -1.051|   -1.051|-1942.790|-1944.033|    61.66%|   0:00:01.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
|  -1.051|   -1.051|-1942.357|-1943.605|    61.66%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -1.051|   -1.051|-1941.835|-1943.091|    61.67%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -1.051|   -1.051|-1941.780|-1943.036|    61.68%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -1.051|   -1.051|-1941.751|-1943.006|    61.68%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -1.051|   -1.051|-1941.612|-1942.868|    61.68%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_2_/D   |
|  -1.051|   -1.051|-1941.598|-1942.853|    61.68%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_2_/D   |
|  -1.051|   -1.051|-1941.591|-1942.846|    61.68%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_2_/D   |
|  -1.051|   -1.051|-1941.171|-1942.433|    61.69%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -1.051|   -1.051|-1941.143|-1942.405|    61.69%|   0:00:01.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -1.051|   -1.051|-1940.996|-1942.258|    61.69%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_2_/D    |
|  -1.051|   -1.051|-1940.559|-1941.822|    61.69%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -1.051|   -1.051|-1940.424|-1941.686|    61.70%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -1.051|   -1.051|-1940.347|-1941.609|    61.70%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -1.051|   -1.051|-1940.183|-1941.446|    61.71%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -1.051|   -1.051|-1939.619|-1940.881|    61.71%|   0:00:01.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
|  -1.051|   -1.051|-1939.616|-1940.878|    61.71%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
|  -1.051|   -1.051|-1939.084|-1940.347|    61.72%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_/D    |
|  -1.051|   -1.051|-1938.425|-1939.687|    61.72%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -1.051|   -1.051|-1938.370|-1939.632|    61.72%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -1.051|   -1.051|-1938.324|-1939.586|    61.72%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -1.051|   -1.051|-1938.223|-1939.486|    61.72%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -1.051|   -1.051|-1937.473|-1938.735|    61.72%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D    |
|  -1.051|   -1.051|-1937.131|-1938.394|    61.72%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -1.051|   -1.051|-1937.061|-1938.323|    61.73%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -1.051|   -1.051|-1937.026|-1938.288|    61.73%|   0:00:01.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D    |
|  -1.051|   -1.051|-1936.936|-1938.198|    61.73%|   0:00:00.0| 1469.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D    |
|  -1.051|   -1.051|-1936.928|-1938.191|    61.73%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -1.051|   -1.051|-1936.788|-1938.051|    61.73%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -1.051|   -1.051|-1936.750|-1938.012|    61.73%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -1.051|   -1.051|-1936.707|-1937.969|    61.73%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -1.051|   -1.051|-1936.619|-1937.881|    61.73%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -1.051|   -1.051|-1936.510|-1937.772|    61.73%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_1_/D    |
|  -1.051|   -1.051|-1935.923|-1937.186|    61.74%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_1_/D   |
|  -1.051|   -1.051|-1935.873|-1937.136|    61.74%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_1_/D   |
|  -1.051|   -1.051|-1935.544|-1936.806|    61.74%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.051|   -1.051|-1934.877|-1936.139|    61.75%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.051|   -1.051|-1934.756|-1936.023|    61.75%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_0_/D    |
|  -1.051|   -1.051|-1934.000|-1935.267|    61.75%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_0_/D    |
|  -1.051|   -1.051|-1933.708|-1934.983|    61.76%|   0:00:01.0| 1467.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[141]                           |
|  -1.051|   -1.051|-1933.631|-1934.907|    61.76%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[141]                           |
|  -1.051|   -1.051|-1933.622|-1934.898|    61.77%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[141]                           |
|  -1.051|   -1.051|-1933.588|-1934.863|    61.77%|   0:00:00.0| 1467.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.051|   -1.051|-1933.575|-1934.850|    61.77%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[109]                           |
|  -1.051|   -1.051|-1933.570|-1934.845|    61.77%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[116]                           |
|  -1.051|   -1.051|-1933.569|-1934.844|    61.77%|   0:00:00.0| 1468.7M|        NA|       NA| NA                                                 |
|  -1.051|   -1.051|-1933.569|-1934.844|    61.77%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:02 real=0:02:04 mem=1468.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:02 real=0:02:04 mem=1468.7M) ***
** GigaOpt Optimizer WNS Slack -1.051 TNS Slack -1934.844 Density 61.77
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.051  TNS Slack -1934.844 Density 61.77
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.77%|        -|  -1.051|-1934.844|   0:00:00.0| 1468.7M|
|    61.70%|       49|  -1.051|-1935.462|   0:00:02.0| 1468.7M|
|    61.34%|      518|  -1.052|-1937.261|   0:00:05.0| 1468.7M|
|    61.34%|        5|  -1.052|-1937.236|   0:00:00.0| 1468.7M|
|    61.34%|        0|  -1.052|-1937.236|   0:00:00.0| 1468.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.052  TNS Slack -1937.236 Density 61.34
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.2) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1468.71M, totSessionCpu=0:09:19).
** GigaOpt Optimizer WNS Slack -1.052 TNS Slack -1937.236 Density 61.34
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:10 real=0:02:11 mem=1468.7M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1333.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=868 numPGBlocks=1364 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24989  numIgnoredNets=3
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24985 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24985 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.07% V. EstWL: 5.795568e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.07% V
[NR-eagl] Overflow after earlyGlobalRoute 0.15% H + 0.11% V
[NR-eagl] End Peak syMemory usage = 1361.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.48 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (10.00 197.20 38.80 240.40)
*** Starting refinePlace (0:09:21 mem=1361.1M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 22380 insts, mean move: 10.59 um, max move: 120.40 um
	Max move on inst (mac_array_instance/FE_OFC496_q_temp_432_): (442.80, 235.00) --> (462.40, 335.80)
	Runtime: CPU: 0:01:04 REAL: 0:01:04 MEM: 1457.7MB
Move report: Detail placement moves 7176 insts, mean move: 1.14 um, max move: 16.40 um
	Max move on inst (ofifo_inst/col_idx_3__fifo_instance/FE_OFC248_n299): (477.20, 22.60) --> (460.80, 22.60)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 1457.7MB
Summary Report:
Instances move: 22377 (out of 22522 movable)
Mean displacement: 10.62 um
Max displacement: 120.40 um (Instance: mac_array_instance/FE_OFC496_q_temp_432_) (442.8, 235) -> (462.4, 335.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Runtime: CPU: 0:01:06 REAL: 0:01:07 MEM: 1457.7MB
*** Finished refinePlace (0:10:27 mem=1457.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=868 numPGBlocks=1364 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24989  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24989 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24989 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.04% V. EstWL: 5.898366e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.18% H + 0.07% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 81004
[NR-eagl] Layer2(M2)(V) length: 1.670081e+05um, number of vias: 110392
[NR-eagl] Layer3(M3)(H) length: 1.986090e+05um, number of vias: 6448
[NR-eagl] Layer4(M4)(V) length: 6.966760e+04um, number of vias: 2502
[NR-eagl] Layer5(M5)(H) length: 8.581989e+04um, number of vias: 1497
[NR-eagl] Layer6(M6)(V) length: 5.074008e+03um, number of vias: 1268
[NR-eagl] Layer7(M7)(H) length: 3.716839e+04um, number of vias: 1217
[NR-eagl] Layer8(M8)(V) length: 3.794118e+04um, number of vias: 0
[NR-eagl] Total length: 6.012882e+05um, number of vias: 204328
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1320.5M)
Extraction called for design 'core' of instances=22525 and nets=26138 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1320.535M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:56, real = 0:07:02, mem = 1313.0M, totSessionCpu=0:10:29 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1388.18 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1388.2M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |    38   |     3   |      3  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  61.34  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |         19|          0|          8|  61.36  |   0:00:02.0|    1483.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  61.36  |   0:00:00.0|    1483.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1483.6M) ***

*** Starting refinePlace (0:10:40 mem=1515.6M) ***
Total net bbox length = 5.365e+05 (2.950e+05 2.415e+05) (ext = 7.863e+04)
Move report: Detail placement moves 15 insts, mean move: 2.45 um, max move: 5.40 um
	Max move on inst (ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/FE_OFC1505_rd_ptr_0_): (631.20, 55.00) --> (629.40, 51.40)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1515.6MB
Summary Report:
Instances move: 15 (out of 22541 movable)
Mean displacement: 2.45 um
Max displacement: 5.40 um (Instance: ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/FE_OFC1505_rd_ptr_0_) (631.2, 55) -> (629.4, 51.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 5.365e+05 (2.950e+05 2.415e+05) (ext = 7.863e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1515.6MB
*** Finished refinePlace (0:10:40 mem=1515.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1515.6M)


Density : 0.6136
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1515.6M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1335.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1335.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1345.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1345.0M

------------------------------------------------------------
     Summary (cpu=0.10min real=0.10min mem=1335.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.082  | -1.082  | -0.226  |
|           TNS (ns):| -2106.3 | -2105.0 | -1.312  |
|    Violating Paths:|  2659   |  2645   |   20    |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.360%
Routing Overflow: 0.18% H and 0.07% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1345.0M
**optDesign ... cpu = 0:07:08, real = 0:07:14, mem = 1335.0M, totSessionCpu=0:10:41 **
*** Timing NOT met, worst failing slack is -1.082
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1021 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.082 TNS Slack -2106.278 Density 61.36
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.082|   -1.082|-2105.018|-2106.278|    61.36%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -1.075|   -1.075|-2096.127|-2097.387|    61.36%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.066|   -1.066|-2085.186|-2086.446|    61.36%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.059|   -1.059|-2084.629|-2085.889|    61.36%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.055|   -1.055|-2079.535|-2080.795|    61.36%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.048|   -1.048|-2078.566|-2079.826|    61.36%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_17_/D   |
|  -1.038|   -1.038|-2074.226|-2075.486|    61.37%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.031|   -1.031|-2068.064|-2069.324|    61.37%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
|  -1.023|   -1.023|-2062.477|-2063.737|    61.38%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_18_/D   |
|  -1.020|   -1.020|-2055.927|-2057.187|    61.38%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
|  -1.013|   -1.013|-2052.258|-2053.518|    61.39%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -1.010|   -1.010|-2047.621|-2048.881|    61.40%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -1.003|   -1.003|-2044.635|-2045.895|    61.41%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_19_/D   |
|  -0.999|   -0.999|-2036.714|-2037.974|    61.43%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.992|   -0.992|-2031.979|-2033.239|    61.44%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
|  -0.993|   -0.993|-2023.994|-2025.254|    61.48%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
|  -0.986|   -0.986|-2022.051|-2023.312|    61.49%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.987|   -0.987|-2015.869|-2017.129|    61.51%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.983|   -0.983|-2015.186|-2016.446|    61.51%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.983|   -0.983|-2011.560|-2012.820|    61.53%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.983|   -0.983|-2011.308|-2012.568|    61.53%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.976|   -0.976|-2010.754|-2012.015|    61.53%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.975|   -0.975|-2005.412|-2006.673|    61.57%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_19_/D  |
|  -0.974|   -0.974|-2001.460|-2002.721|    61.59%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_19_/D  |
|  -0.971|   -0.971|-2000.931|-2002.192|    61.59%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.971|   -0.971|-1997.069|-1998.330|    61.62%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.971|   -0.971|-1996.546|-1997.807|    61.62%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.964|   -0.964|-1995.429|-1996.690|    61.62%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_19_/D  |
|  -0.964|   -0.964|-1989.489|-1990.750|    61.66%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.963|   -0.963|-1988.047|-1989.308|    61.67%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.963|   -0.963|-1987.411|-1988.671|    61.67%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.958|   -0.958|-1985.632|-1986.892|    61.69%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.958|   -0.958|-1974.252|-1975.513|    61.73%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -0.958|   -0.958|-1974.066|-1975.327|    61.73%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -0.955|   -0.955|-1973.283|-1974.543|    61.74%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.956|   -0.956|-1970.281|-1971.542|    61.76%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.956|   -0.956|-1968.717|-1969.978|    61.77%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.948|   -0.948|-1967.459|-1968.720|    61.77%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.949|   -0.949|-1960.868|-1962.129|    61.83%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.949|   -0.949|-1958.478|-1959.738|    61.84%|   0:00:01.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.946|   -0.946|-1956.157|-1957.418|    61.87%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.945|   -0.945|-1955.345|-1956.606|    61.88%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.945|   -0.945|-1952.562|-1953.823|    61.89%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.945|   -0.945|-1952.506|-1953.767|    61.89%|   0:00:00.0| 1468.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.944|   -0.944|-1951.535|-1952.796|    61.90%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|  -0.941|   -0.941|-1950.355|-1951.616|    61.91%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.941|   -0.941|-1942.415|-1943.676|    61.94%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
|  -0.937|   -0.937|-1939.932|-1941.192|    61.99%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.937|   -0.937|-1938.861|-1940.121|    62.02%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.937|   -0.937|-1938.575|-1939.836|    62.02%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.934|   -0.934|-1936.440|-1937.701|    62.06%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.934|   -0.934|-1934.439|-1935.699|    62.08%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.934|   -0.934|-1934.225|-1935.486|    62.09%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.933|   -0.933|-1933.458|-1934.719|    62.11%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.933|   -0.933|-1932.751|-1934.012|    62.12%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.933|   -0.933|-1932.272|-1933.533|    62.12%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.930|   -0.930|-1931.453|-1932.714|    62.13%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.930|   -0.930|-1929.285|-1930.545|    62.17%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.930|   -0.930|-1928.923|-1930.184|    62.17%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.929|   -0.929|-1928.300|-1929.561|    62.20%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.928|   -0.928|-1927.379|-1928.639|    62.22%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.927|   -0.927|-1925.874|-1927.135|    62.23%|   0:00:02.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.927|   -0.927|-1920.288|-1921.549|    62.25%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.925|   -0.925|-1919.588|-1920.849|    62.27%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
|  -0.925|   -0.925|-1918.934|-1920.195|    62.28%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
|  -0.924|   -0.924|-1918.428|-1919.689|    62.29%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.923|   -0.923|-1915.609|-1916.870|    62.31%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_12_/D  |
|  -0.923|   -0.923|-1914.625|-1915.886|    62.33%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_12_/D  |
|  -0.923|   -0.923|-1914.545|-1915.806|    62.33%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_12_/D  |
|  -0.921|   -0.921|-1914.128|-1915.388|    62.34%|   0:00:01.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -0.921|   -0.921|-1913.708|-1914.969|    62.35%|   0:00:00.0| 1470.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
|  -0.922|   -0.922|-1912.959|-1914.219|    62.36%|   0:00:01.0| 1471.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.921|   -0.921|-1912.154|-1913.415|    62.37%|   0:00:00.0| 1471.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.922|   -0.922|-1912.060|-1913.321|    62.37%|   0:00:01.0| 1471.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.921|   -0.921|-1911.527|-1912.788|    62.40%|   0:00:00.0| 1471.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.922|   -0.922|-1910.495|-1911.756|    62.43%|   0:00:01.0| 1471.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.919|   -0.919|-1910.336|-1911.597|    62.43%|   0:00:00.0| 1471.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.918|   -0.918|-1907.846|-1909.107|    62.44%|   0:00:00.0| 1471.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
|  -0.918|   -0.918|-1907.285|-1908.546|    62.46%|   0:00:01.0| 1473.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.916|   -0.916|-1907.138|-1908.399|    62.46%|   0:00:00.0| 1473.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
|  -0.915|   -0.915|-1905.630|-1906.890|    62.48%|   0:00:02.0| 1473.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
|  -0.914|   -0.914|-1905.278|-1906.539|    62.48%|   0:00:01.0| 1473.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
|  -0.912|   -0.912|-1902.583|-1903.844|    62.49%|   0:00:00.0| 1473.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/D  |
|  -0.911|   -0.911|-1899.878|-1901.139|    62.50%|   0:00:02.0| 1474.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_15_/D   |
|  -0.909|   -0.909|-1899.286|-1900.547|    62.50%|   0:00:00.0| 1474.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
|  -0.906|   -0.906|-1895.203|-1896.464|    62.54%|   0:00:02.0| 1475.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_15_/D  |
|  -0.905|   -0.905|-1893.356|-1894.617|    62.55%|   0:00:01.0| 1475.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_18_/D  |
|  -0.902|   -0.902|-1890.402|-1891.663|    62.56%|   0:00:03.0| 1477.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_13_/D   |
|  -0.901|   -0.901|-1888.384|-1889.645|    62.58%|   0:00:01.0| 1477.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_15_/D   |
|  -0.902|   -0.902|-1885.497|-1886.758|    62.60%|   0:00:02.0| 1477.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.899|   -0.899|-1885.073|-1886.333|    62.60%|   0:00:00.0| 1477.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
|  -0.896|   -0.896|-1881.126|-1882.387|    62.62%|   0:00:02.0| 1477.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.895|   -0.895|-1877.344|-1878.604|    62.66%|   0:00:04.0| 1477.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.893|   -0.893|-1876.567|-1877.828|    62.67%|   0:00:02.0| 1477.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.893|   -0.893|-1873.976|-1875.237|    62.69%|   0:00:01.0| 1477.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.889|   -0.889|-1872.643|-1873.903|    62.70%|   0:00:01.0| 1477.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.888|   -0.888|-1869.969|-1871.230|    62.74%|   0:00:04.0| 1478.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.887|   -0.887|-1868.238|-1869.499|    62.76%|   0:00:03.0| 1478.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.885|   -0.885|-1867.244|-1868.505|    62.77%|   0:00:01.0| 1479.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.883|   -0.883|-1863.872|-1865.132|    62.80%|   0:00:03.0| 1479.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.882|   -0.882|-1860.529|-1861.790|    62.83%|   0:00:05.0| 1482.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.880|   -0.880|-1857.714|-1858.975|    62.85%|   0:00:01.0| 1482.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.878|   -0.878|-1855.995|-1857.256|    62.87%|   0:00:01.0| 1482.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_15_/D   |
|  -0.877|   -0.877|-1853.723|-1854.984|    62.89%|   0:00:03.0| 1482.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.876|   -0.876|-1851.070|-1852.332|    62.92%|   0:00:02.0| 1482.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_/D   |
|  -0.876|   -0.876|-1849.111|-1850.372|    62.94%|   0:00:03.0| 1482.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -0.874|   -0.874|-1848.435|-1849.697|    62.95%|   0:00:00.0| 1482.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.873|   -0.873|-1845.775|-1847.041|    62.97%|   0:00:03.0| 1483.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
|  -0.872|   -0.872|-1842.717|-1843.983|    63.00%|   0:00:03.0| 1483.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.871|   -0.871|-1841.530|-1842.796|    63.02%|   0:00:01.0| 1483.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.870|   -0.870|-1840.511|-1841.777|    63.04%|   0:00:02.0| 1483.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.868|   -0.868|-1838.068|-1839.334|    63.06%|   0:00:02.0| 1484.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.868|   -0.868|-1835.083|-1836.349|    63.12%|   0:00:04.0| 1488.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.867|   -0.867|-1833.224|-1834.490|    63.13%|   0:00:03.0| 1488.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.867|   -0.867|-1831.072|-1832.338|    63.13%|   0:00:03.0| 1488.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.865|   -0.865|-1830.666|-1831.932|    63.13%|   0:00:00.0| 1488.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -0.864|   -0.864|-1829.885|-1831.151|    63.14%|   0:00:02.0| 1488.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.863|   -0.863|-1826.443|-1827.709|    63.15%|   0:00:03.0| 1488.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_12_/D  |
|  -0.862|   -0.862|-1824.636|-1825.902|    63.16%|   0:00:01.0| 1488.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.861|   -0.861|-1823.936|-1825.202|    63.19%|   0:00:03.0| 1488.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -0.861|   -0.861|-1820.451|-1821.717|    63.21%|   0:00:04.0| 1489.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -0.860|   -0.860|-1819.111|-1820.377|    63.22%|   0:00:01.0| 1489.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.859|   -0.859|-1814.092|-1815.358|    63.21%|   0:00:01.0| 1489.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.858|   -0.858|-1812.465|-1813.732|    63.22%|   0:00:02.0| 1491.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.857|   -0.857|-1811.301|-1812.568|    63.22%|   0:00:02.0| 1491.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
|  -0.856|   -0.856|-1810.426|-1811.693|    63.24%|   0:00:01.0| 1491.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.855|   -0.855|-1810.445|-1811.711|    63.25%|   0:00:02.0| 1491.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.854|   -0.854|-1808.444|-1809.711|    63.26%|   0:00:02.0| 1491.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.852|   -0.852|-1806.278|-1807.544|    63.27%|   0:00:02.0| 1491.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.851|   -0.851|-1803.896|-1805.162|    63.30%|   0:00:04.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.850|   -0.850|-1801.489|-1802.755|    63.32%|   0:00:04.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.849|   -0.849|-1800.224|-1801.491|    63.33%|   0:00:00.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.849|   -0.849|-1798.028|-1799.295|    63.35%|   0:00:03.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.848|   -0.848|-1797.198|-1798.464|    63.36%|   0:00:01.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.847|   -0.847|-1795.729|-1796.995|    63.38%|   0:00:04.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.846|   -0.846|-1794.354|-1795.620|    63.37%|   0:00:04.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.846|   -0.846|-1794.056|-1795.323|    63.39%|   0:00:02.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.846|   -0.846|-1793.946|-1795.213|    63.39%|   0:00:01.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.844|   -0.844|-1787.926|-1789.192|    63.57%|   0:00:01.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.840|   -0.840|-1784.850|-1786.116|    63.60%|   0:00:03.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.839|   -0.839|-1781.614|-1782.880|    63.65%|   0:00:05.0| 1493.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.839|   -0.839|-1780.442|-1781.708|    63.67%|   0:00:04.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.839|   -0.839|-1779.118|-1780.384|    63.68%|   0:00:02.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.839|   -0.839|-1778.900|-1780.166|    63.68%|   0:00:00.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.839|   -0.839|-1778.645|-1779.911|    63.68%|   0:00:01.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.837|   -0.837|-1776.045|-1777.317|    63.80%|   0:00:01.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -0.837|   -0.837|-1771.068|-1772.341|    63.83%|   0:00:05.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.837|   -0.837|-1770.630|-1771.902|    63.83%|   0:00:00.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.835|   -0.835|-1768.465|-1769.738|    63.92%|   0:00:01.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.834|   -0.834|-1767.918|-1769.190|    63.93%|   0:00:02.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.832|   -0.832|-1766.769|-1768.041|    63.95%|   0:00:02.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_12_/D  |
|  -0.831|   -0.831|-1764.262|-1765.534|    63.98%|   0:00:10.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.831|   -0.831|-1763.595|-1764.867|    64.00%|   0:00:08.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
|  -0.831|   -0.831|-1763.223|-1764.495|    64.01%|   0:00:00.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.830|   -0.830|-1762.757|-1764.029|    64.01%|   0:00:01.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.830|   -0.830|-1760.400|-1761.672|    64.02%|   0:00:08.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.830|   -0.830|-1760.370|-1761.642|    64.03%|   0:00:01.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.829|   -0.829|-1756.705|-1757.977|    64.22%|   0:00:02.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.829|   -0.829|-1755.919|-1757.191|    64.24%|   0:00:01.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.829|   -0.829|-1755.823|-1757.095|    64.24%|   0:00:01.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.827|   -0.827|-1754.210|-1755.482|    64.28%|   0:00:00.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.827|   -0.827|-1753.672|-1754.944|    64.30%|   0:00:03.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.826|   -0.826|-1753.372|-1754.644|    64.31%|   0:00:01.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.825|   -0.825|-1752.634|-1753.906|    64.32%|   0:00:02.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.826|   -0.826|-1750.833|-1752.105|    64.32%|   0:00:04.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.825|   -0.825|-1750.632|-1751.905|    64.32%|   0:00:00.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.824|   -0.824|-1749.189|-1750.461|    64.41%|   0:00:04.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.824|   -0.824|-1748.268|-1749.540|    64.43%|   0:00:01.0| 1514.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_18_/D  |
|  -0.823|   -0.823|-1747.849|-1749.121|    64.44%|   0:00:01.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.822|   -0.822|-1747.101|-1748.373|    64.45%|   0:00:02.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.822|   -0.822|-1746.771|-1748.043|    64.46%|   0:00:01.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.821|   -0.821|-1745.944|-1747.216|    64.56%|   0:00:01.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.820|   -0.820|-1743.270|-1744.542|    64.58%|   0:00:04.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.820|   -0.820|-1742.641|-1743.913|    64.59%|   0:00:02.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.819|   -0.819|-1742.020|-1743.292|    64.62%|   0:00:02.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.819|   -0.819|-1741.171|-1742.443|    64.65%|   0:00:04.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.819|   -0.819|-1740.841|-1742.113|    64.66%|   0:00:00.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.818|   -0.818|-1740.429|-1741.701|    64.75%|   0:00:01.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.818|   -0.818|-1738.887|-1740.159|    64.77%|   0:00:02.0| 1495.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.817|   -0.817|-1737.738|-1739.010|    64.78%|   0:00:02.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.817|   -0.817|-1737.116|-1738.389|    64.81%|   0:00:04.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.817|   -0.817|-1737.107|-1738.379|    64.81%|   0:00:00.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.819|   -0.819|-1736.049|-1737.321|    64.94%|   0:00:01.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.815|   -0.815|-1735.675|-1736.947|    64.94%|   0:00:00.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_14_/D  |
|  -0.815|   -0.815|-1735.068|-1736.340|    64.97%|   0:00:03.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_14_/D  |
|  -0.815|   -0.815|-1734.948|-1736.220|    64.97%|   0:00:01.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_14_/D  |
|  -0.814|   -0.814|-1734.770|-1736.042|    65.01%|   0:00:00.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.814|   -0.814|-1733.018|-1734.290|    65.04%|   0:00:09.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.814|   -0.814|-1731.373|-1732.645|    65.05%|   0:00:01.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.813|   -0.813|-1730.614|-1731.886|    65.09%|   0:00:00.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.813|   -0.813|-1730.558|-1731.830|    65.12%|   0:00:01.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.812|   -0.812|-1729.689|-1730.961|    65.13%|   0:00:01.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.811|   -0.811|-1729.050|-1730.322|    65.14%|   0:00:02.0| 1497.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.811|   -0.811|-1728.842|-1730.114|    65.16%|   0:00:03.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.811|   -0.811|-1728.456|-1729.728|    65.16%|   0:00:01.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.810|   -0.810|-1728.525|-1729.797|    65.26%|   0:00:00.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
|  -0.809|   -0.809|-1726.965|-1728.237|    65.29%|   0:00:05.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.809|   -0.809|-1726.641|-1727.914|    65.29%|   0:00:01.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.809|   -0.809|-1726.602|-1727.874|    65.29%|   0:00:00.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.808|   -0.808|-1725.268|-1726.540|    65.36%|   0:00:01.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.809|   -0.809|-1724.706|-1725.978|    65.38%|   0:00:02.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.808|   -0.808|-1724.564|-1725.837|    65.39%|   0:00:01.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.808|   -0.808|-1724.437|-1725.709|    65.42%|   0:00:00.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.808|   -0.808|-1723.908|-1725.180|    65.42%|   0:00:01.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.808|   -0.808|-1723.893|-1725.165|    65.43%|   0:00:00.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.808|   -0.808|-1723.750|-1725.022|    65.44%|   0:00:00.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.808|   -0.808|-1723.714|-1724.986|    65.50%|   0:00:02.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.807|   -0.807|-1721.837|-1723.109|    65.61%|   0:00:03.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.806|   -0.806|-1721.556|-1722.828|    65.61%|   0:00:02.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.806|   -0.806|-1721.060|-1722.332|    65.62%|   0:00:05.0| 1499.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.806|   -0.806|-1720.973|-1722.245|    65.63%|   0:00:01.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.806|   -0.806|-1720.507|-1721.779|    65.68%|   0:00:01.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.806|   -0.806|-1720.453|-1721.725|    65.69%|   0:00:00.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.805|   -0.805|-1720.345|-1721.617|    65.76%|   0:00:02.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.805|   -0.805|-1719.911|-1721.183|    65.77%|   0:00:04.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.805|   -0.805|-1719.859|-1721.131|    65.78%|   0:00:02.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.805|   -0.805|-1719.478|-1720.750|    65.83%|   0:00:00.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.804|   -0.804|-1719.308|-1720.580|    65.88%|   0:00:01.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.804|   -0.804|-1714.854|-1716.124|    66.16%|   0:00:09.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -0.803|   -0.803|-1714.238|-1715.509|    66.20%|   0:00:00.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -0.803|   -0.803|-1714.486|-1715.757|    66.22%|   0:00:07.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.802|   -0.802|-1714.146|-1715.416|    66.22%|   0:00:01.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.802|   -0.802|-1712.177|-1713.448|    66.24%|   0:00:07.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.802|   -0.802|-1712.120|-1713.391|    66.24%|   0:00:00.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.801|   -0.801|-1711.515|-1712.786|    66.31%|   0:00:01.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.801|   -0.801|-1711.407|-1712.678|    66.36%|   0:00:05.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.801|   -0.801|-1711.260|-1712.530|    66.38%|   0:00:01.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.801|   -0.801|-1710.975|-1712.246|    66.39%|   0:00:00.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.801|   -0.801|-1710.498|-1711.764|    66.46%|   0:00:02.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.801|   -0.801|-1710.360|-1711.626|    66.51%|   0:00:01.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.801|   -0.801|-1710.353|-1711.619|    66.51%|   0:00:01.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.801|   -0.801|-1710.387|-1711.654|    66.54%|   0:00:01.0| 1518.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.801|   -0.801|-1710.338|-1711.605|    66.60%|   0:00:02.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.801|   -0.801|-1710.338|-1711.605|    66.60%|   0:00:01.0| 1504.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:45 real=0:05:49 mem=1504.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.226|   -0.801|  -1.415|-1711.605|    66.60%|   0:00:00.0| 1504.4M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
|  -0.155|   -0.801|  -1.222|-1711.412|    66.60%|   0:00:01.0| 1504.4M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
|  -0.146|   -0.801|  -1.199|-1711.388|    66.60%|   0:00:00.0| 1504.4M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
|  -0.141|   -0.801|  -1.186|-1711.376|    66.60%|   0:00:00.0| 1504.4M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.141|   -0.801|  -1.186|-1711.376|    66.60%|   0:00:00.0| 1504.4M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1504.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:46 real=0:05:50 mem=1504.4M) ***
** GigaOpt Optimizer WNS Slack -0.801 TNS Slack -1711.376 Density 66.60
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.801  TNS Slack -1711.376 Density 66.60
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    66.60%|        -|  -0.801|-1711.376|   0:00:00.0| 1504.4M|
|    66.07%|      161|  -0.809|-1714.590|   0:00:02.0| 1504.4M|
|    65.61%|      774|  -0.806|-1711.300|   0:00:06.0| 1504.4M|
|    65.61%|        4|  -0.806|-1711.300|   0:00:00.0| 1504.4M|
|    65.61%|        0|  -0.806|-1711.300|   0:00:00.0| 1504.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.806  TNS Slack -1711.300 Density 65.61
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 181 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1502.15M, totSessionCpu=0:16:39).
*** Starting refinePlace (0:16:39 mem=1518.2M) ***
Total net bbox length = 5.463e+05 (3.035e+05 2.428e+05) (ext = 7.958e+04)
Move report: Timing Driven Placement moves 6056 insts, mean move: 3.39 um, max move: 17.60 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_): (482.60, 222.40) --> (475.80, 233.20)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1535.3MB
Move report: Detail placement moves 6378 insts, mean move: 0.66 um, max move: 7.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1094): (16.40, 280.00) --> (18.00, 274.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1535.3MB
Summary Report:
Instances move: 9680 (out of 23110 movable)
Mean displacement: 2.45 um
Max displacement: 17.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_) (482.6, 222.4) -> (475.8, 233.2)
	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
Total net bbox length = 5.577e+05 (3.119e+05 2.458e+05) (ext = 7.958e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1535.3MB
*** Finished refinePlace (0:16:42 mem=1535.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1535.3M)


Density : 0.6561
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:04.0 mem=1535.3M) ***
** GigaOpt Optimizer WNS Slack -0.820 TNS Slack -1720.538 Density 65.61
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.820|   -0.820|-1719.501|-1720.538|    65.61%|   0:00:00.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
|  -0.813|   -0.813|-1718.660|-1719.697|    65.62%|   0:00:01.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.815|   -0.815|-1713.586|-1714.623|    65.62%|   0:00:01.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.811|   -0.811|-1713.486|-1714.523|    65.63%|   0:00:01.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
|  -0.804|   -0.804|-1712.333|-1713.370|    65.63%|   0:00:01.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -0.803|   -0.803|-1709.186|-1710.223|    65.66%|   0:00:22.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
|  -0.802|   -0.802|-1707.135|-1708.172|    65.69%|   0:00:12.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -0.799|   -0.799|-1707.190|-1708.227|    65.70%|   0:00:11.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.799|   -0.799|-1705.843|-1706.910|    65.73%|   0:00:24.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.799|   -0.799|-1705.027|-1706.094|    65.74%|   0:00:05.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.798|   -0.798|-1702.450|-1703.516|    65.93%|   0:00:03.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -0.795|   -0.795|-1701.614|-1702.681|    65.95%|   0:00:05.0| 1535.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
|  -0.794|   -0.794|-1695.479|-1696.546|    66.00%|   0:00:23.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.794|   -0.794|-1694.358|-1695.434|    66.03%|   0:00:07.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.794|   -0.794|-1694.030|-1695.106|    66.03%|   0:00:01.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.794|   -0.794|-1693.458|-1694.530|    66.03%|   0:00:02.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.794|   -0.794|-1693.439|-1694.511|    66.03%|   0:00:00.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.791|   -0.791|-1692.667|-1693.739|    66.18%|   0:00:04.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.791|   -0.791|-1690.524|-1691.595|    66.20%|   0:00:13.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.791|   -0.791|-1689.958|-1691.029|    66.21%|   0:00:03.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.791|   -0.791|-1689.879|-1690.950|    66.21%|   0:00:00.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.789|   -0.789|-1688.745|-1689.816|    66.30%|   0:00:01.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.789|   -0.789|-1688.432|-1689.503|    66.32%|   0:00:01.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.789|   -0.789|-1688.286|-1689.358|    66.32%|   0:00:00.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -0.787|   -0.787|-1687.076|-1688.147|    66.40%|   0:00:02.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.787|   -0.787|-1686.728|-1687.799|    66.41%|   0:00:01.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.787|   -0.787|-1686.654|-1687.725|    66.42%|   0:00:01.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.786|   -0.786|-1685.386|-1686.458|    66.51%|   0:00:04.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.786|   -0.786|-1684.896|-1685.967|    66.53%|   0:00:01.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.786|   -0.786|-1684.570|-1685.641|    66.54%|   0:00:01.0| 1546.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.786|   -0.786|-1683.685|-1684.757|    66.62%|   0:00:05.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.785|   -0.785|-1683.607|-1684.678|    66.64%|   0:00:00.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.785|   -0.785|-1682.620|-1683.691|    66.66%|   0:00:01.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.785|   -0.785|-1682.252|-1683.323|    66.74%|   0:00:03.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.784|   -0.784|-1681.975|-1683.046|    66.77%|   0:00:01.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.785|   -0.785|-1681.265|-1682.336|    66.79%|   0:00:01.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
|  -0.784|   -0.784|-1680.475|-1681.546|    66.83%|   0:00:04.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.786|   -0.786|-1680.115|-1681.186|    66.88%|   0:00:02.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_19_/D   |
|  -0.784|   -0.784|-1679.867|-1680.938|    66.88%|   0:00:00.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.784|   -0.784|-1678.742|-1679.814|    66.89%|   0:00:01.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.784|   -0.784|-1678.740|-1679.811|    66.89%|   0:00:00.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.784|   -0.784|-1678.113|-1679.185|    66.94%|   0:00:02.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.784|   -0.784|-1677.729|-1678.800|    66.94%|   0:00:01.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.784|   -0.784|-1675.848|-1676.919|    67.05%|   0:00:03.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.785|   -0.785|-1676.260|-1677.331|    67.17%|   0:00:03.0| 1544.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:58 real=0:02:58 mem=1544.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.141|   -0.785|  -1.567|-1677.331|    67.17%|   0:00:01.0| 1544.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.141|   -0.785|  -1.567|-1677.331|    67.17%|   0:00:00.0| 1546.1M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1546.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:58 real=0:02:59 mem=1546.1M) ***
** GigaOpt Optimizer WNS Slack -0.785 TNS Slack -1677.331 Density 67.17
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.785  TNS Slack -1677.331 Density 67.17
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    67.17%|        -|  -0.785|-1677.331|   0:00:00.0| 1546.1M|
|    67.10%|       33|  -0.785|-1676.484|   0:00:02.0| 1546.1M|
|    66.77%|      506|  -0.784|-1675.440|   0:00:05.0| 1546.1M|
|    66.77%|        0|  -0.784|-1675.440|   0:00:00.0| 1546.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.784  TNS Slack -1675.440 Density 66.77
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 189 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.4) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1544.14M, totSessionCpu=0:19:48).
*** Starting refinePlace (0:19:48 mem=1544.1M) ***
Total net bbox length = 5.611e+05 (3.141e+05 2.470e+05) (ext = 7.958e+04)
Move report: Timing Driven Placement moves 2560 insts, mean move: 4.53 um, max move: 25.80 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2689_0): (58.00, 339.40) --> (41.20, 348.40)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1558.3MB
Move report: Detail placement moves 4383 insts, mean move: 0.67 um, max move: 4.40 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_2876_0): (364.20, 310.60) --> (361.60, 312.40)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1558.3MB
Summary Report:
Instances move: 5807 (out of 23405 movable)
Mean displacement: 2.42 um
Max displacement: 25.80 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2689_0) (58, 339.4) -> (41.2, 348.4)
	Length: 22 sites, height: 1 rows, site name: core, cell type: ND2D8
Total net bbox length = 5.649e+05 (3.165e+05 2.484e+05) (ext = 7.958e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1558.3MB
*** Finished refinePlace (0:19:51 mem=1558.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1558.3M)


Density : 0.6677
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1558.3M) ***
** GigaOpt Optimizer WNS Slack -0.798 TNS Slack -1681.206 Density 66.77
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.798|   -0.798|-1680.042|-1681.206|    66.77%|   0:00:00.0| 1558.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.797|   -0.797|-1678.877|-1680.041|    66.77%|   0:00:02.0| 1558.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/D  |
|  -0.793|   -0.793|-1678.491|-1679.655|    66.77%|   0:00:00.0| 1558.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/D  |
|  -0.789|   -0.789|-1677.672|-1678.836|    66.78%|   0:00:04.0| 1558.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/D  |
|  -0.787|   -0.787|-1676.770|-1677.935|    66.78%|   0:00:07.0| 1558.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.787|   -0.787|-1675.746|-1676.911|    66.79%|   0:00:06.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.787|   -0.787|-1675.682|-1676.846|    66.79%|   0:00:00.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.787|   -0.787|-1675.650|-1676.814|    66.79%|   0:00:00.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.782|   -0.782|-1675.034|-1676.199|    66.85%|   0:00:01.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.782|   -0.782|-1673.285|-1674.449|    66.87%|   0:00:34.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.782|   -0.782|-1672.711|-1673.875|    66.89%|   0:00:17.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.782|   -0.782|-1672.677|-1673.841|    66.89%|   0:00:01.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.782|   -0.782|-1672.633|-1673.797|    66.89%|   0:00:03.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.782|   -0.782|-1672.606|-1673.770|    66.89%|   0:00:00.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.777|   -0.777|-1670.134|-1671.299|    67.02%|   0:00:02.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
|  -0.777|   -0.777|-1668.854|-1670.019|    67.06%|   0:00:44.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
|  -0.777|   -0.777|-1668.626|-1669.799|    67.07%|   0:00:05.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
|  -0.777|   -0.777|-1668.347|-1669.519|    67.07%|   0:00:00.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
|  -0.778|   -0.778|-1666.810|-1667.982|    67.33%|   0:00:05.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.775|   -0.775|-1665.972|-1667.145|    67.39%|   0:00:05.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -0.775|   -0.775|-1665.190|-1666.362|    67.43%|   0:00:23.0| 1550.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.775|   -0.775|-1664.775|-1665.947|    67.44%|   0:00:03.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.775|   -0.775|-1664.549|-1665.721|    67.44%|   0:00:00.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.775|   -0.775|-1663.904|-1665.076|    67.57%|   0:00:02.0| 1547.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.776|   -0.776|-1663.684|-1664.857|    67.74%|   0:00:21.0| 1549.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.776|   -0.776|-1663.567|-1664.739|    67.79%|   0:00:03.0| 1549.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.776|   -0.776|-1663.591|-1664.764|    67.84%|   0:00:02.0| 1549.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:08 real=0:03:10 mem=1549.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.141|   -0.776|  -2.045|-1664.764|    67.84%|   0:00:00.0| 1549.7M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.141|   -0.776|  -2.044|-1664.763|    67.84%|   0:00:00.0| 1549.7M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1549.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:09 real=0:03:10 mem=1549.7M) ***
** GigaOpt Optimizer WNS Slack -0.776 TNS Slack -1664.763 Density 67.84
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.776  TNS Slack -1664.763 Density 67.84
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    67.84%|        -|  -0.776|-1664.763|   0:00:00.0| 1549.7M|
|    67.79%|       31|  -0.776|-1664.301|   0:00:01.0| 1549.7M|
|    67.52%|      485|  -0.772|-1663.648|   0:00:05.0| 1549.7M|
|    67.52%|        1|  -0.772|-1663.500|   0:00:00.0| 1549.7M|
|    67.52%|        0|  -0.772|-1663.500|   0:00:00.0| 1549.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.772  TNS Slack -1663.500 Density 67.52
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 189 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.6) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1547.67M, totSessionCpu=0:23:07).
*** Starting refinePlace (0:23:07 mem=1547.7M) ***
Total net bbox length = 5.688e+05 (3.186e+05 2.501e+05) (ext = 7.958e+04)
Move report: Timing Driven Placement moves 2080 insts, mean move: 3.86 um, max move: 20.60 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC1822_n1409): (329.60, 166.60) --> (319.80, 155.80)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1563.6MB
Move report: Detail placement moves 4028 insts, mean move: 0.65 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC1754_n1067): (31.80, 249.40) --> (35.40, 247.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1563.7MB
Summary Report:
Instances move: 4988 (out of 23833 movable)
Mean displacement: 2.03 um
Max displacement: 20.80 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC1822_n1409) (329.6, 166.6) -> (319.6, 155.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 5.706e+05 (3.199e+05 2.507e+05) (ext = 7.958e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1563.7MB
*** Finished refinePlace (0:23:09 mem=1563.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1563.7M)


Density : 0.6752
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=1563.7M) ***
** GigaOpt Optimizer WNS Slack -0.784 TNS Slack -1667.039 Density 67.52
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.784|   -0.784|-1665.866|-1667.039|    67.52%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/D  |
|  -0.778|   -0.778|-1664.855|-1666.028|    67.54%|   0:00:05.0| 1563.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.776|   -0.776|-1664.177|-1665.350|    67.55%|   0:00:17.0| 1559.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.775|   -0.775|-1663.084|-1664.256|    67.56%|   0:00:12.0| 1561.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.775|   -0.775|-1662.559|-1663.731|    67.56%|   0:00:12.0| 1561.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.772|   -0.772|-1662.355|-1663.528|    67.56%|   0:00:03.0| 1561.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.772|   -0.772|-1661.946|-1663.118|    67.60%|   0:00:37.0| 1561.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.772|   -0.772|-1661.791|-1662.964|    67.61%|   0:00:05.0| 1561.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.769|   -0.769|-1660.225|-1661.398|    67.77%|   0:00:04.0| 1561.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
|  -0.771|   -0.771|-1657.688|-1658.861|    67.80%|   0:00:36.0| 1561.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.771|   -0.771|-1657.492|-1658.665|    67.80%|   0:00:02.0| 1561.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
|  -0.769|   -0.769|-1656.014|-1657.186|    67.92%|   0:00:01.0| 1561.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.769|   -0.769|-1654.042|-1655.215|    68.07%|   0:00:08.0| 1570.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.769|   -0.769|-1653.988|-1655.161|    68.08%|   0:00:00.0| 1570.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.771|   -0.771|-1653.381|-1654.554|    68.13%|   0:00:16.0| 1569.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -0.770|   -0.770|-1653.349|-1654.521|    68.18%|   0:00:03.0| 1569.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.770|   -0.770|-1653.202|-1654.374|    68.18%|   0:00:01.0| 1569.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.763|   -0.763|-1650.472|-1651.660|    68.22%|   0:01:37.0| 1579.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.763|   -0.763|-1649.636|-1650.825|    68.24%|   0:00:14.0| 1579.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.763|   -0.763|-1647.865|-1649.055|    68.51%|   0:00:06.0| 1579.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.763|   -0.763|-1646.413|-1647.603|    68.59%|   0:00:03.0| 1579.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.763|   -0.763|-1646.173|-1647.363|    68.60%|   0:00:01.0| 1579.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.763|   -0.763|-1644.802|-1646.004|    68.64%|   0:00:15.0| 1576.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.763|   -0.763|-1644.492|-1645.705|    68.68%|   0:00:04.0| 1576.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.763|   -0.763|-1644.488|-1645.701|    68.70%|   0:00:00.0| 1576.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.757|   -0.757|-1640.586|-1641.830|    68.74%|   0:00:59.0| 1577.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.759|   -0.759|-1639.442|-1640.686|    68.75%|   0:00:15.0| 1577.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.759|   -0.759|-1639.275|-1640.519|    68.75%|   0:00:01.0| 1577.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.757|   -0.757|-1638.624|-1639.868|    68.96%|   0:00:02.0| 1577.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.757|   -0.757|-1638.381|-1639.625|    69.16%|   0:00:10.0| 1577.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.757|   -0.757|-1637.770|-1639.014|    69.17%|   0:00:10.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.757|   -0.757|-1637.646|-1638.889|    69.18%|   0:00:00.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.758|   -0.758|-1636.819|-1638.063|    69.29%|   0:00:01.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
|  -0.757|   -0.757|-1636.701|-1637.945|    69.30%|   0:00:01.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.758|   -0.758|-1635.498|-1636.742|    69.43%|   0:00:42.0| 1590.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.752|   -0.752|-1630.248|-1631.539|    69.60%|   0:00:59.0| 1590.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.751|   -0.751|-1629.870|-1631.160|    69.63%|   0:00:06.0| 1590.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.751|   -0.751|-1629.856|-1631.146|    69.64%|   0:00:03.0| 1590.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.751|   -0.751|-1627.729|-1629.021|    69.86%|   0:00:05.0| 1590.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
|  -0.751|   -0.751|-1627.160|-1628.458|    69.86%|   0:00:08.0| 1590.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.749|   -0.749|-1625.253|-1626.552|    69.98%|   0:00:04.0| 1590.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.749|   -0.749|-1624.541|-1625.839|    69.99%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.748|   -0.748|-1623.596|-1624.894|    70.08%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.748|   -0.748|-1623.527|-1624.825|    70.09%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.748|   -0.748|-1623.319|-1624.617|    70.18%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.749|   -0.749|-1622.941|-1624.252|    70.30%|   0:00:04.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.745|   -0.745|-1621.253|-1622.574|    70.41%|   0:00:11.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.745|   -0.745|-1621.124|-1622.445|    70.41%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.744|   -0.744|-1621.123|-1622.444|    70.55%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.744|   -0.744|-1620.163|-1621.485|    70.55%|   0:00:08.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.744|   -0.744|-1619.904|-1621.225|    70.55%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.743|   -0.743|-1619.570|-1620.891|    70.63%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.744|   -0.744|-1617.729|-1619.050|    70.65%|   0:00:11.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.743|   -0.743|-1617.682|-1619.003|    70.65%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.743|   -0.743|-1617.656|-1618.978|    70.65%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -0.742|   -0.742|-1616.960|-1618.281|    70.76%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -0.742|   -0.742|-1616.101|-1617.422|    70.78%|   0:00:07.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.742|   -0.742|-1614.956|-1616.277|    70.78%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -0.742|   -0.742|-1614.904|-1616.225|    70.78%|   0:00:04.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -0.742|   -0.742|-1614.082|-1615.403|    70.85%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.742|   -0.742|-1614.043|-1615.365|    70.86%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.742|   -0.742|-1613.903|-1615.224|    70.87%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.742|   -0.742|-1613.265|-1614.586|    71.08%|   0:00:06.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.742|   -0.742|-1612.681|-1614.002|    71.16%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.742|   -0.742|-1612.597|-1613.918|    71.16%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.742|   -0.742|-1611.401|-1612.850|    71.18%|   0:00:12.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.740|   -0.740|-1611.363|-1612.812|    71.18%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.740|   -0.740|-1610.959|-1612.407|    71.19%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.740|   -0.740|-1610.343|-1611.791|    71.33%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.740|   -0.740|-1610.236|-1611.685|    71.35%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.740|   -0.740|-1609.571|-1611.019|    71.50%|   0:00:05.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.738|   -0.738|-1608.768|-1610.330|    71.53%|   0:00:11.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.738|   -0.738|-1608.636|-1610.198|    71.53%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.738|   -0.738|-1608.636|-1610.198|    71.53%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.738|   -0.738|-1608.082|-1609.644|    71.60%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.736|   -0.736|-1608.953|-1610.576|    71.69%|   0:00:10.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.738|   -0.738|-1608.367|-1609.990|    71.75%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.736|   -0.736|-1608.217|-1609.840|    71.76%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.736|   -0.736|-1607.686|-1609.309|    71.78%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.736|   -0.736|-1606.880|-1608.504|    71.85%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.734|   -0.734|-1608.931|-1610.671|    71.95%|   0:00:11.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.734|   -0.734|-1608.053|-1609.793|    71.94%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.734|   -0.734|-1607.963|-1609.703|    71.94%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.734|   -0.734|-1607.807|-1609.547|    72.02%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.733|   -0.733|-1607.141|-1608.881|    72.04%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.733|   -0.733|-1607.115|-1608.854|    72.08%|   0:00:03.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.733|   -0.733|-1606.897|-1608.637|    72.08%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.733|   -0.733|-1606.839|-1608.579|    72.10%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.734|   -0.734|-1606.603|-1608.343|    72.17%|   0:00:03.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.734|   -0.734|-1606.296|-1608.036|    72.24%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.732|   -0.732|-1605.507|-1607.285|    72.23%|   0:00:09.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.731|   -0.731|-1605.381|-1607.159|    72.23%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.731|   -0.731|-1605.118|-1606.896|    72.23%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.732|   -0.732|-1604.097|-1605.875|    72.28%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.730|   -0.730|-1603.813|-1605.591|    72.29%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.730|   -0.730|-1602.389|-1604.167|    72.29%|   0:00:10.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.730|   -0.730|-1602.319|-1604.098|    72.29%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.730|   -0.730|-1602.207|-1603.985|    72.29%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.730|   -0.730|-1601.393|-1603.171|    72.36%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.730|   -0.730|-1601.301|-1603.080|    72.37%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.730|   -0.730|-1601.280|-1603.059|    72.45%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.730|   -0.730|-1600.993|-1602.773|    72.45%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.730|   -0.730|-1600.645|-1602.425|    72.45%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.730|   -0.730|-1600.551|-1602.331|    72.46%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.730|   -0.730|-1600.529|-1602.309|    72.47%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.730|   -0.730|-1600.192|-1601.971|    72.50%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.730|   -0.730|-1600.140|-1601.919|    72.53%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.727|   -0.727|-1600.259|-1602.072|    72.52%|   0:00:07.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.727|   -0.727|-1600.248|-1602.060|    72.52%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.727|   -0.727|-1599.356|-1601.169|    72.62%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.727|   -0.727|-1598.867|-1600.679|    72.66%|   0:00:03.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.727|   -0.727|-1598.864|-1600.676|    72.66%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.727|   -0.727|-1598.364|-1600.177|    72.68%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.726|   -0.726|-1598.479|-1600.291|    72.69%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.726|   -0.726|-1598.317|-1600.130|    72.72%|   0:00:02.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.726|   -0.726|-1598.076|-1599.889|    72.72%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.726|   -0.726|-1597.937|-1599.749|    72.73%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.726|   -0.726|-1597.917|-1599.730|    72.74%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.724|   -0.724|-1596.135|-1598.063|    72.80%|   0:00:11.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.724|   -0.724|-1595.964|-1597.891|    72.81%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.724|   -0.724|-1595.765|-1597.693|    72.81%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.724|   -0.724|-1594.680|-1596.608|    72.91%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.724|   -0.724|-1593.594|-1595.521|    72.95%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.724|   -0.724|-1593.382|-1595.310|    72.96%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.724|   -0.724|-1593.338|-1595.266|    72.99%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.720|   -0.720|-1591.346|-1593.370|    73.00%|   0:00:14.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.720|   -0.720|-1590.907|-1592.931|    73.01%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.720|   -0.720|-1590.863|-1592.887|    73.01%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.720|   -0.720|-1589.459|-1591.483|    73.14%|   0:00:02.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.720|   -0.720|-1588.993|-1591.017|    73.17%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.720|   -0.720|-1588.738|-1590.762|    73.20%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.720|   -0.720|-1588.690|-1590.714|    73.22%|   0:00:01.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.720|   -0.720|-1588.149|-1590.173|    73.25%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.720|   -0.720|-1588.076|-1590.100|    73.25%|   0:00:00.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.717|   -0.717|-1586.781|-1589.006|    73.27%|   0:00:15.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.717|   -0.717|-1586.360|-1588.586|    73.28%|   0:00:01.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.717|   -0.717|-1586.335|-1588.560|    73.28%|   0:00:00.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.716|   -0.716|-1584.577|-1586.802|    73.49%|   0:00:03.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.716|   -0.716|-1583.719|-1585.944|    73.57%|   0:00:03.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.716|   -0.716|-1583.484|-1585.709|    73.56%|   0:00:04.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1583.155|-1585.381|    73.61%|   0:00:01.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1583.119|-1585.344|    73.63%|   0:00:01.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1583.041|-1585.266|    73.64%|   0:00:00.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1582.876|-1585.102|    73.77%|   0:00:06.0| 1596.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1582.553|-1584.779|    73.93%|   0:00:04.0| 1597.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1582.532|-1584.757|    73.93%|   0:00:00.0| 1597.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1582.515|-1584.741|    73.95%|   0:00:01.0| 1597.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1582.366|-1584.592|    74.03%|   0:00:02.0| 1600.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1582.277|-1584.503|    74.07%|   0:00:02.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.715|   -0.715|-1582.262|-1584.488|    74.07%|   0:00:00.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.713|   -0.713|-1581.137|-1583.507|    74.08%|   0:00:08.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.712|   -0.712|-1580.593|-1582.963|    74.13%|   0:00:01.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.712|   -0.712|-1580.201|-1582.571|    74.15%|   0:00:02.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.712|   -0.712|-1580.165|-1582.534|    74.15%|   0:00:00.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.712|   -0.712|-1580.157|-1582.527|    74.20%|   0:00:03.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.712|   -0.712|-1579.757|-1582.126|    74.23%|   0:00:01.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.710|   -0.710|-1578.941|-1581.502|    74.25%|   0:00:06.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.710|   -0.710|-1578.858|-1581.419|    74.25%|   0:00:01.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.710|   -0.710|-1578.503|-1581.064|    74.30%|   0:00:01.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.710|   -0.710|-1578.435|-1580.997|    74.32%|   0:00:00.0| 1598.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
|  -0.710|   -0.710|-1578.306|-1580.868|    74.34%|   0:00:02.0| 1599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.707|   -0.707|-1576.113|-1578.886|    74.37%|   0:00:07.0| 1599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.707|   -0.707|-1576.062|-1578.835|    74.37%|   0:00:03.0| 1599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.707|   -0.707|-1575.345|-1578.119|    74.44%|   0:00:01.0| 1599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.707|   -0.707|-1575.255|-1578.028|    74.47%|   0:00:02.0| 1599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.707|   -0.707|-1574.990|-1577.763|    74.48%|   0:00:01.0| 1599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.707|   -0.707|-1574.872|-1577.645|    74.48%|   0:00:00.0| 1599.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.707|   -0.707|-1574.098|-1576.871|    74.63%|   0:00:08.0| 1600.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.707|   -0.707|-1574.058|-1576.832|    74.64%|   0:00:00.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.705|   -0.705|-1571.386|-1574.370|    74.64%|   0:00:10.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.705|   -0.705|-1570.337|-1573.321|    74.70%|   0:00:01.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.705|   -0.705|-1570.286|-1573.270|    74.71%|   0:00:01.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.705|   -0.705|-1570.176|-1573.160|    74.71%|   0:00:00.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.705|   -0.705|-1570.116|-1573.100|    74.74%|   0:00:02.0| 1600.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.702|   -0.702|-1568.768|-1571.918|    74.75%|   0:00:13.0| 1600.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.702|   -0.702|-1568.422|-1571.572|    74.76%|   0:00:00.0| 1600.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.702|   -0.702|-1567.909|-1571.060|    74.79%|   0:00:01.0| 1600.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.702|   -0.702|-1567.138|-1570.288|    74.81%|   0:00:02.0| 1600.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.702|   -0.702|-1566.962|-1570.113|    74.86%|   0:00:08.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.702|   -0.702|-1566.908|-1570.058|    74.89%|   0:00:02.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.702|   -0.702|-1566.904|-1570.055|    74.89%|   0:00:01.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.700|   -0.700|-1564.440|-1567.972|    74.88%|   0:00:07.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.700|   -0.700|-1564.423|-1567.954|    74.89%|   0:00:01.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.700|   -0.700|-1564.210|-1567.741|    74.91%|   0:00:00.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.700|   -0.700|-1564.147|-1567.678|    74.93%|   0:00:01.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.700|   -0.700|-1563.654|-1567.185|    74.97%|   0:00:04.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.698|   -0.698|-1562.127|-1565.798|    74.99%|   0:00:10.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.698|   -0.698|-1562.075|-1565.746|    74.99%|   0:00:01.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.697|   -0.697|-1561.021|-1564.691|    75.03%|   0:00:01.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.697|   -0.697|-1560.831|-1564.502|    75.03%|   0:00:02.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.698|   -0.698|-1560.502|-1564.173|    75.08%|   0:00:04.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.698|   -0.698|-1560.125|-1563.796|    75.11%|   0:00:02.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.695|   -0.695|-1557.700|-1561.716|    75.11%|   0:00:04.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.695|   -0.695|-1556.910|-1560.926|    75.12%|   0:00:00.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.695|   -0.695|-1556.156|-1560.171|    75.14%|   0:00:04.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.695|   -0.695|-1556.088|-1560.103|    75.14%|   0:00:01.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.695|   -0.695|-1555.120|-1559.136|    75.16%|   0:00:03.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.695|   -0.695|-1555.024|-1559.040|    75.18%|   0:00:01.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.695|   -0.695|-1554.862|-1558.878|    75.18%|   0:00:00.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.693|   -0.693|-1553.362|-1557.609|    75.18%|   0:00:07.0| 1602.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_12_/D  |
|  -0.693|   -0.693|-1553.160|-1557.407|    75.18%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_12_/D  |
|  -0.692|   -0.692|-1552.536|-1556.784|    75.20%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.692|   -0.692|-1552.182|-1556.429|    75.21%|   0:00:00.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.692|   -0.692|-1552.177|-1556.424|    75.21%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.690|   -0.690|-1549.757|-1554.272|    75.22%|   0:00:10.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.690|   -0.690|-1549.749|-1554.265|    75.22%|   0:00:00.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.690|   -0.690|-1548.795|-1553.310|    75.26%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.690|   -0.690|-1548.644|-1553.160|    75.26%|   0:00:00.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.690|   -0.690|-1548.543|-1553.058|    75.32%|   0:00:04.0| 1601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.688|   -0.688|-1543.922|-1548.631|    75.32%|   0:00:12.0| 1601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.688|   -0.688|-1543.797|-1548.506|    75.32%|   0:00:00.0| 1601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.688|   -0.688|-1543.535|-1548.245|    75.33%|   0:00:01.0| 1601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.688|   -0.688|-1543.511|-1548.221|    75.33%|   0:00:00.0| 1601.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.688|   -0.688|-1542.384|-1547.094|    75.38%|   0:00:04.0| 1602.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.688|   -0.688|-1542.195|-1546.905|    75.42%|   0:00:02.0| 1602.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.686|   -0.686|-1539.277|-1544.092|    75.41%|   0:00:07.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.686|   -0.686|-1539.260|-1544.076|    75.42%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.685|   -0.685|-1539.281|-1544.096|    75.46%|   0:00:00.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.685|   -0.685|-1538.819|-1543.635|    75.48%|   0:00:04.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.685|   -0.685|-1538.731|-1543.547|    75.48%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.683|   -0.683|-1537.357|-1542.474|    75.51%|   0:00:07.0| 1600.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.683|   -0.683|-1536.712|-1541.829|    75.54%|   0:00:00.0| 1600.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.683|   -0.683|-1536.690|-1541.807|    75.53%|   0:00:03.0| 1600.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.683|   -0.683|-1536.427|-1541.544|    75.55%|   0:00:02.0| 1602.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.680|   -0.680|-1529.760|-1535.164|    75.56%|   0:00:06.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.679|   -0.679|-1528.473|-1533.876|    75.57%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.679|   -0.679|-1527.156|-1532.560|    75.57%|   0:00:04.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.679|   -0.679|-1527.082|-1532.486|    75.58%|   0:00:00.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.679|   -0.679|-1526.697|-1532.101|    75.59%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.679|   -0.679|-1525.986|-1531.391|    75.61%|   0:00:01.0| 1600.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.679|   -0.679|-1525.983|-1531.387|    75.63%|   0:00:01.0| 1600.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.677|   -0.677|-1522.250|-1527.880|    75.63%|   0:00:07.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.677|   -0.677|-1520.670|-1526.299|    75.65%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.677|   -0.677|-1520.339|-1525.969|    75.67%|   0:00:01.0| 1599.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.677|   -0.677|-1519.482|-1525.112|    75.68%|   0:00:03.0| 1602.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.677|   -0.677|-1519.299|-1524.929|    75.70%|   0:00:01.0| 1602.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.677|   -0.677|-1519.192|-1524.821|    75.71%|   0:00:00.0| 1602.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.673|   -0.673|-1513.967|-1519.662|    75.71%|   0:00:03.0| 1602.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.673|   -0.673|-1513.206|-1518.901|    75.72%|   0:00:01.0| 1602.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.673|   -0.673|-1511.722|-1517.417|    75.74%|   0:00:04.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.673|   -0.673|-1511.023|-1516.718|    75.75%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.669|   -0.669|-1502.111|-1508.082|    75.73%|   0:00:07.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.669|   -0.669|-1501.883|-1507.853|    75.74%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.669|   -0.669|-1501.311|-1507.281|    75.75%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.669|   -0.669|-1501.062|-1507.033|    75.76%|   0:00:02.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.669|   -0.669|-1500.839|-1506.810|    75.76%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.664|   -0.664|-1482.384|-1488.610|    75.76%|   0:00:03.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.663|   -0.663|-1483.520|-1489.745|    75.78%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.663|   -0.663|-1480.275|-1486.500|    75.79%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.663|   -0.663|-1479.679|-1485.904|    75.79%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.663|   -0.663|-1479.661|-1485.887|    75.79%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.654|   -0.654|-1438.468|-1444.837|    75.79%|   0:00:02.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.653|   -0.653|-1438.218|-1444.587|    75.80%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.652|   -0.652|-1437.889|-1444.258|    75.80%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.652|   -0.652|-1437.683|-1444.052|    75.80%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.652|   -0.652|-1436.587|-1442.962|    75.81%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.652|   -0.652|-1436.457|-1442.833|    75.81%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
skewClock is  delaying: 200ps, psum_mem_instance/CLK
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.636|   -0.636|-1323.940|-1329.786|    75.81%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.636|   -0.636|-1322.932|-1328.778|    75.81%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.632|   -0.632|-1322.128|-1327.975|    75.81%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.632|   -0.632|-1318.471|-1324.318|    75.81%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.625|   -0.625|-1317.257|-1323.103|    75.81%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.624|   -0.624|-1316.309|-1322.156|    75.81%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.622|   -0.622|-1315.877|-1321.723|    75.81%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.620|   -0.620|-1313.252|-1319.098|    75.81%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.618|   -0.618|-1311.267|-1317.114|    75.81%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.617|   -0.617|-1307.616|-1313.462|    75.81%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.613|   -0.613|-1300.271|-1306.117|    75.81%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.613|   -0.613|-1298.019|-1303.865|    75.81%|   0:00:02.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.613|   -0.613|-1297.771|-1303.617|    75.82%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.611|   -0.611|-1296.395|-1302.241|    75.83%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.611|   -0.611|-1295.199|-1301.046|    75.83%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.611|   -0.611|-1294.898|-1300.744|    75.84%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.611|   -0.611|-1294.858|-1300.704|    75.84%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.611|   -0.611|-1294.851|-1300.698|    75.84%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.611|   -0.611|-1294.848|-1300.694|    75.84%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.611|   -0.611|-1288.272|-1294.118|    75.84%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.612|   -0.612|-1288.303|-1294.149|    75.85%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_19_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:17:13 real=0:17:51 mem=1601.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.148|   -0.612| -30.420|-1294.149|    75.85%|   0:00:00.0| 1601.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_43_/D                                         |
|  -0.148|   -0.612| -25.410|-1293.860|    75.85%|   0:00:00.0| 1601.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_43_/D                                         |
|  -0.135|   -0.612| -25.245|-1293.729|    75.85%|   0:00:00.0| 1601.4M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
|  -0.133|   -0.612| -23.960|-1293.740|    75.85%|   0:00:00.0| 1601.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
|  -0.101|   -0.612| -23.865|-1293.624|    75.85%|   0:00:00.0| 1601.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_0_/D                                            |
|  -0.082|   -0.612| -21.339|-1294.033|    75.85%|   0:00:00.0| 1601.4M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
|  -0.072|   -0.612| -21.318|-1294.076|    75.85%|   0:00:01.0| 1601.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_0_/D                                            |
|  -0.063|   -0.612| -14.107|-1289.385|    75.85%|   0:00:00.0| 1601.4M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
|  -0.055|   -0.612|  -9.326|-1285.925|    75.85%|   0:00:00.0| 1601.4M|   WC_VIEW|  default| kmem_instance/A[1]                                 |
|  -0.055|   -0.612|  -3.862|-1278.558|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| kmem_instance/A[1]                                 |
|  -0.053|   -0.612|  -3.764|-1278.461|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| kmem_instance/A[0]                                 |
|  -0.035|   -0.612|  -3.671|-1278.367|    75.86%|   0:00:01.0| 1603.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q8_reg_3_/D    |
|  -0.029|   -0.612|  -0.727|-1274.054|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| kmem_instance/A[2]                                 |
|  -0.029|   -0.612|  -0.173|-1264.850|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| kmem_instance/A[2]                                 |
|  -0.020|   -0.612|  -0.129|-1264.806|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_63_/D                                           |
|  -0.007|   -0.612|  -0.051|-1256.223|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
|   0.005|   -0.612|   0.000|-1255.966|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
|   0.009|   -0.612|   0.000|-1252.380|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| kmem_instance/CEN                                  |
|   0.017|   -0.612|   0.000|-1252.380|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| kmem_instance/A[1]                                 |
|   0.017|   -0.612|   0.000|-1252.380|    75.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  default| kmem_instance/A[1]                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1603.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:17:15 real=0:17:53 mem=1603.4M) ***
** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -1252.380 Density 75.86
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.612  TNS Slack -1252.380 Density 75.86
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    75.86%|        -|  -0.612|-1252.380|   0:00:00.0| 1603.4M|
|    75.44%|      258|  -0.612|-1251.752|   0:00:03.0| 1603.4M|
|    73.31%|     2430|  -0.598|-1227.861|   0:00:10.0| 1603.4M|
|    73.30%|        6|  -0.598|-1227.861|   0:00:01.0| 1603.4M|
|    73.30%|        0|  -0.598|-1227.861|   0:00:00.0| 1603.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.598  TNS Slack -1227.861 Density 73.30
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 477 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.3) (real = 0:00:14.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:14, mem=1601.36M, totSessionCpu=0:40:36).
*** Starting refinePlace (0:40:37 mem=1601.4M) ***
Total net bbox length = 6.081e+05 (3.444e+05 2.637e+05) (ext = 7.958e+04)
Move report: Timing Driven Placement moves 18712 insts, mean move: 6.19 um, max move: 52.00 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC2658_n1579): (223.00, 146.80) --> (196.20, 121.60)
	Runtime: CPU: 0:00:06.2 REAL: 0:00:07.0 MEM: 1626.0MB
Move report: Detail placement moves 10842 insts, mean move: 0.59 um, max move: 4.80 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_3586_0): (306.00, 182.80) --> (309.00, 181.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1626.0MB
Summary Report:
Instances move: 19082 (out of 26297 movable)
Mean displacement: 6.14 um
Max displacement: 52.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC2658_n1579) (223, 146.8) -> (196.2, 121.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 6.076e+05 (3.431e+05 2.645e+05) (ext = 7.955e+04)
Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 1626.0MB
*** Finished refinePlace (0:40:43 mem=1626.0M) ***
Finished re-routing un-routed nets (0:00:00.2 1626.0M)


Density : 0.7331
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:08.5 real=0:00:09.0 mem=1626.0M) ***
** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -1240.937 Density 73.31
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.612|   -0.612|-1240.937|-1240.937|    73.31%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.603|   -0.603|-1238.880|-1238.880|    73.32%|   0:00:01.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_/D   |
|  -0.596|   -0.596|-1235.108|-1235.108|    73.33%|   0:00:02.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.594|   -0.594|-1223.867|-1223.867|    73.36%|   0:00:07.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.590|   -0.590|-1222.344|-1222.344|    73.36%|   0:00:03.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.590|   -0.590|-1218.456|-1218.456|    73.39%|   0:00:07.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.590|   -0.590|-1218.432|-1218.432|    73.39%|   0:00:01.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.590|   -0.590|-1217.331|-1217.331|    73.41%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.588|   -0.588|-1216.722|-1216.722|    73.42%|   0:00:01.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.585|   -0.585|-1213.269|-1213.269|    73.43%|   0:00:02.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.585|   -0.585|-1211.629|-1211.629|    73.44%|   0:00:11.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.585|   -0.585|-1211.569|-1211.569|    73.44%|   0:00:02.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.582|   -0.582|-1209.405|-1209.405|    73.51%|   0:00:01.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.582|   -0.582|-1206.921|-1206.921|    73.51%|   0:00:05.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.578|   -0.578|-1205.429|-1205.429|    73.55%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.577|   -0.577|-1202.100|-1202.100|    73.58%|   0:00:13.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.577|   -0.577|-1201.135|-1201.135|    73.59%|   0:00:06.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.577|   -0.577|-1201.036|-1201.036|    73.59%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.577|   -0.577|-1199.850|-1199.850|    73.68%|   0:00:02.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.576|   -0.576|-1199.519|-1199.519|    73.69%|   0:00:01.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.576|   -0.576|-1198.870|-1198.870|    73.69%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.576|   -0.576|-1198.806|-1198.806|    73.71%|   0:00:01.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.575|   -0.575|-1198.785|-1198.785|    73.72%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.575|   -0.575|-1198.542|-1198.542|    73.72%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.573|   -0.573|-1198.426|-1198.426|    73.74%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.573|   -0.573|-1197.956|-1197.956|    73.75%|   0:00:01.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.573|   -0.573|-1197.839|-1197.839|    73.75%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.573|   -0.573|-1196.994|-1196.994|    73.79%|   0:00:07.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.572|   -0.572|-1196.211|-1196.211|    73.82%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.572|   -0.572|-1195.357|-1195.357|    73.82%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.571|   -0.571|-1194.698|-1194.698|    73.87%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.571|   -0.571|-1193.553|-1193.553|    73.89%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.571|   -0.571|-1192.636|-1192.636|    73.89%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.570|   -0.570|-1191.569|-1191.569|    73.97%|   0:00:05.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.570|   -0.570|-1190.850|-1190.850|    74.00%|   0:00:02.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.570|   -0.570|-1190.832|-1190.832|    74.00%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.570|   -0.570|-1190.609|-1190.609|    74.01%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.570|   -0.570|-1190.602|-1190.602|    74.02%|   0:00:01.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.570|   -0.570|-1189.951|-1189.951|    74.02%|   0:00:00.0| 1617.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.570|   -0.570|-1189.581|-1189.581|    74.10%|   0:00:02.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.571|   -0.571|-1189.568|-1189.568|    74.17%|   0:00:03.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.571|   -0.571|-1189.473|-1189.473|    74.18%|   0:00:00.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.571|   -0.571|-1189.473|-1189.473|    74.18%|   0:00:00.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:23 real=0:01:31 mem=1619.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.008|   -0.571|   0.000|-1189.473|    74.18%|   0:00:00.0| 1619.5M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
|   0.017|   -0.571|   0.000|-1189.465|    74.18%|   0:00:00.0| 1619.5M|   WC_VIEW|  default| kmem_instance/A[1]                                 |
|   0.017|   -0.571|   0.000|-1189.465|    74.18%|   0:00:00.0| 1619.5M|   WC_VIEW|  default| kmem_instance/A[1]                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1619.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:23 real=0:01:31 mem=1619.5M) ***
** GigaOpt Optimizer WNS Slack -0.571 TNS Slack -1189.465 Density 74.18
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.571  TNS Slack -1189.465 Density 74.18
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    74.18%|        -|  -0.571|-1189.465|   0:00:00.0| 1619.5M|
|    74.01%|       94|  -0.581|-1189.658|   0:00:03.0| 1619.5M|
|    73.14%|     1433|  -0.576|-1187.326|   0:00:09.0| 1619.5M|
|    73.14%|        2|  -0.576|-1187.333|   0:00:00.0| 1619.5M|
|    73.14%|        0|  -0.576|-1187.333|   0:00:00.0| 1619.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.576  TNS Slack -1187.333 Density 73.14
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 476 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.2) (real = 0:00:14.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:14, mem=1617.45M, totSessionCpu=0:42:19).
*** Starting refinePlace (0:42:19 mem=1617.5M) ***
Total net bbox length = 6.095e+05 (3.441e+05 2.655e+05) (ext = 7.955e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1617.5MB
Move report: Detail placement moves 3534 insts, mean move: 0.77 um, max move: 7.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7636_0): (14.20, 303.40) --> (19.40, 301.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1623.7MB
Summary Report:
Instances move: 3534 (out of 26491 movable)
Mean displacement: 0.77 um
Max displacement: 7.00 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7636_0) (14.2, 303.4) -> (19.4, 301.6)
	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
Total net bbox length = 6.111e+05 (3.451e+05 2.660e+05) (ext = 7.955e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1623.7MB
*** Finished refinePlace (0:42:20 mem=1623.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1623.7M)


Density : 0.7314
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1623.7M) ***
** GigaOpt Optimizer WNS Slack -0.581 TNS Slack -1188.917 Density 73.14
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.581|   -0.581|-1188.917|-1188.917|    73.14%|   0:00:05.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.573|   -0.573|-1187.324|-1187.324|    73.15%|   0:00:01.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.569|   -0.569|-1186.058|-1186.058|    73.14%|   0:00:07.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.567|   -0.567|-1185.419|-1185.419|    73.15%|   0:00:15.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.567|   -0.567|-1183.985|-1183.985|    73.14%|   0:00:20.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/D  |
|  -0.566|   -0.566|-1183.652|-1183.652|    73.15%|   0:00:04.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/D  |
|  -0.566|   -0.566|-1183.581|-1183.581|    73.15%|   0:00:01.0| 1619.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_15_/D  |
|  -0.564|   -0.564|-1181.470|-1181.470|    73.28%|   0:00:04.0| 1619.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.566|   -0.566|-1181.201|-1181.201|    73.28%|   0:00:11.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_14_/D  |
|  -0.564|   -0.564|-1180.765|-1180.765|    73.28%|   0:00:02.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.564|   -0.564|-1180.590|-1180.590|    73.28%|   0:00:02.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.564|   -0.564|-1180.513|-1180.513|    73.35%|   0:00:03.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.564|   -0.564|-1179.505|-1179.505|    73.40%|   0:00:04.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.564|   -0.564|-1179.378|-1179.378|    73.40%|   0:00:00.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.564|   -0.564|-1179.059|-1179.059|    73.41%|   0:00:01.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.564|   -0.564|-1178.969|-1178.969|    73.42%|   0:00:00.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.564|   -0.564|-1177.853|-1177.853|    73.47%|   0:00:12.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.566|   -0.566|-1177.563|-1177.563|    73.52%|   0:00:04.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.566|   -0.566|-1177.535|-1177.535|    73.52%|   0:00:01.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.567|   -0.567|-1177.757|-1177.757|    73.58%|   0:00:03.0| 1619.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:34 real=0:01:40 mem=1619.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.567|   0.000|-1177.757|    73.58%|   0:00:00.0| 1619.5M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q8_reg_3_/D    |
|   0.012|   -0.567|   0.000|-1177.751|    73.58%|   0:00:01.0| 1619.5M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_0_/D                                            |
|   0.017|   -0.567|   0.000|-1177.758|    73.58%|   0:00:00.0| 1619.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
|   0.017|   -0.567|   0.000|-1177.758|    73.58%|   0:00:00.0| 1619.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1619.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:34 real=0:01:41 mem=1619.5M) ***
** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -1177.758 Density 73.58
*** Starting refinePlace (0:43:55 mem=1619.5M) ***
Total net bbox length = 6.125e+05 (3.458e+05 2.667e+05) (ext = 7.955e+04)
Move report: Timing Driven Placement moves 4624 insts, mean move: 2.82 um, max move: 28.20 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC1680_n106): (509.00, 231.40) --> (480.80, 231.40)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1634.9MB
Move report: Detail placement moves 7807 insts, mean move: 1.49 um, max move: 9.00 um
	Max move on inst (mac_array_instance/FE_OCPC2419_q_temp_314_): (605.00, 222.40) --> (596.00, 222.40)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1629.0MB
Summary Report:
Instances move: 9254 (out of 26670 movable)
Mean displacement: 2.40 um
Max displacement: 32.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC2940_n1462) (517, 166.6) -> (497, 154)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 5.869e+05 (3.192e+05 2.677e+05) (ext = 7.955e+04)
Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1629.0MB
*** Finished refinePlace (0:43:59 mem=1629.0M) ***
Finished re-routing un-routed nets (0:00:00.1 1629.0M)


Density : 0.7358
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1629.0M) ***
** GigaOpt Optimizer WNS Slack -0.569 TNS Slack -1179.183 Density 73.58
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.569|   -0.569|-1179.183|-1179.183|    73.58%|   0:00:00.0| 1629.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.565|   -0.565|-1177.293|-1177.293|    73.58%|   0:00:01.0| 1629.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -0.565|   -0.565|-1177.106|-1177.106|    73.59%|   0:00:09.0| 1623.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -0.565|   -0.565|-1177.025|-1177.025|    73.59%|   0:00:00.0| 1623.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -0.565|   -0.565|-1177.024|-1177.024|    73.59%|   0:00:00.0| 1623.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.9 real=0:00:10.0 mem=1623.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.0 real=0:00:10.0 mem=1623.4M) ***
*** Starting refinePlace (0:44:10 mem=1623.4M) ***
Total net bbox length = 5.870e+05 (3.192e+05 2.678e+05) (ext = 7.955e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1623.4MB
Summary Report:
Instances move: 0 (out of 26674 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.870e+05 (3.192e+05 2.678e+05) (ext = 7.955e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1623.4MB
*** Finished refinePlace (0:44:11 mem=1623.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1623.4M)


Density : 0.7359
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1623.4M) ***
** GigaOpt Optimizer WNS Slack -0.565 TNS Slack -1177.024 Density 73.59
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 479 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:33:26 real=0:34:34 mem=1623.4M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.565
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.565 TNS Slack -1177.024 Density 73.59
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.565|   -0.565|-1177.024|-1177.024|    73.59%|   0:00:01.0| 1607.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -0.566|   -0.566|-1172.089|-1172.089|    73.66%|   0:00:53.0| 1613.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.566|   -0.566|-1170.833|-1170.833|    73.66%|   0:00:00.0| 1613.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.561|   -0.561|-1168.467|-1168.467|    73.77%|   0:00:09.0| 1613.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.561|   -0.561|-1166.577|-1166.577|    73.79%|   0:00:26.0| 1613.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.561|   -0.561|-1166.249|-1166.249|    73.80%|   0:00:05.0| 1613.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.559|   -0.559|-1165.257|-1165.257|    73.87%|   0:00:06.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.559|   -0.559|-1163.987|-1163.987|    73.89%|   0:00:08.0| 1623.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.559|   -0.559|-1163.967|-1163.967|    73.90%|   0:00:01.0| 1618.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.558|   -0.558|-1162.662|-1162.662|    73.96%|   0:00:03.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.558|   -0.558|-1162.233|-1162.233|    73.96%|   0:00:11.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.557|   -0.557|-1160.659|-1160.659|    74.00%|   0:00:03.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.557|   -0.557|-1160.464|-1160.464|    74.01%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.557|   -0.557|-1160.145|-1160.145|    74.01%|   0:00:13.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.557|   -0.557|-1158.556|-1158.556|    74.08%|   0:00:03.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.557|   -0.557|-1158.194|-1158.194|    74.09%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.557|   -0.557|-1157.956|-1157.956|    74.10%|   0:00:06.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
|  -0.557|   -0.557|-1156.230|-1156.230|    74.15%|   0:00:36.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
|  -0.557|   -0.557|-1155.479|-1155.479|    74.16%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/D   |
|  -0.557|   -0.557|-1154.636|-1154.636|    74.23%|   0:00:08.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -0.557|   -0.557|-1153.675|-1153.675|    74.24%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -0.557|   -0.557|-1153.093|-1153.093|    74.25%|   0:00:09.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -0.557|   -0.557|-1153.061|-1153.061|    74.25%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -0.557|   -0.557|-1153.056|-1153.056|    74.31%|   0:00:07.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -0.557|   -0.557|-1153.038|-1153.038|    74.31%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -0.557|   -0.557|-1150.306|-1150.306|    74.32%|   0:00:08.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
|  -0.557|   -0.557|-1149.936|-1149.936|    74.37%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -0.557|   -0.557|-1149.671|-1149.671|    74.37%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -0.557|   -0.557|-1149.152|-1149.152|    74.37%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -0.557|   -0.557|-1148.762|-1148.762|    74.40%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -0.557|   -0.557|-1148.595|-1148.595|    74.40%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -0.557|   -0.557|-1148.543|-1148.543|    74.41%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -0.557|   -0.557|-1146.281|-1146.281|    74.43%|   0:00:06.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -0.557|   -0.557|-1146.206|-1146.206|    74.43%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -0.557|   -0.557|-1145.641|-1145.641|    74.46%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -0.557|   -0.557|-1145.339|-1145.339|    74.46%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -0.557|   -0.557|-1145.297|-1145.297|    74.47%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -0.557|   -0.557|-1145.275|-1145.275|    74.47%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -0.557|   -0.557|-1145.221|-1145.221|    74.47%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -0.557|   -0.557|-1143.044|-1143.044|    74.48%|   0:00:05.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_16_/D   |
|  -0.557|   -0.557|-1142.936|-1142.936|    74.49%|   0:00:02.0| 1622.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_16_/D   |
|  -0.557|   -0.557|-1142.905|-1142.905|    74.49%|   0:00:00.0| 1622.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_16_/D   |
|  -0.557|   -0.557|-1142.879|-1142.879|    74.49%|   0:00:00.0| 1622.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_16_/D   |
|  -0.557|   -0.557|-1142.866|-1142.866|    74.49%|   0:00:01.0| 1622.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_16_/D   |
|  -0.557|   -0.557|-1141.625|-1141.625|    74.50%|   0:00:01.0| 1622.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_10_/D   |
|  -0.557|   -0.557|-1141.617|-1141.617|    74.50%|   0:00:00.0| 1622.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_10_/D   |
|  -0.557|   -0.557|-1141.140|-1141.140|    74.51%|   0:00:01.0| 1622.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_10_/D   |
|  -0.557|   -0.557|-1141.131|-1141.131|    74.51%|   0:00:01.0| 1622.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_10_/D   |
|  -0.557|   -0.557|-1140.661|-1140.661|    74.51%|   0:00:02.0| 1622.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_10_/D   |
|  -0.557|   -0.557|-1139.913|-1139.913|    74.52%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_10_/D  |
|  -0.557|   -0.557|-1139.902|-1139.902|    74.52%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_10_/D  |
|  -0.557|   -0.557|-1139.879|-1139.879|    74.52%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_10_/D  |
|  -0.557|   -0.557|-1137.554|-1137.554|    74.52%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
|  -0.557|   -0.557|-1137.454|-1137.454|    74.52%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
|  -0.557|   -0.557|-1137.411|-1137.411|    74.53%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
|  -0.557|   -0.557|-1137.394|-1137.394|    74.53%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_8_/D   |
|  -0.557|   -0.557|-1136.648|-1136.648|    74.54%|   0:00:02.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -0.557|   -0.557|-1136.303|-1136.303|    74.55%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -0.557|   -0.557|-1136.278|-1136.278|    74.55%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -0.557|   -0.557|-1136.246|-1136.246|    74.55%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -0.557|   -0.557|-1136.237|-1136.237|    74.55%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -0.557|   -0.557|-1136.227|-1136.227|    74.56%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
|  -0.557|   -0.557|-1134.835|-1134.835|    74.57%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -0.557|   -0.557|-1134.624|-1134.624|    74.57%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -0.557|   -0.557|-1134.240|-1134.240|    74.60%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -0.557|   -0.557|-1134.221|-1134.221|    74.61%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D    |
|  -0.557|   -0.557|-1132.603|-1132.603|    74.62%|   0:00:03.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -0.557|   -0.557|-1132.418|-1132.418|    74.65%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -0.557|   -0.557|-1131.331|-1131.331|    74.66%|   0:00:03.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_/D    |
|  -0.557|   -0.557|-1131.139|-1131.139|    74.66%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_/D    |
|  -0.557|   -0.557|-1131.051|-1131.051|    74.66%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_/D    |
|  -0.557|   -0.557|-1129.985|-1129.985|    74.67%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_6_/D   |
|  -0.557|   -0.557|-1129.734|-1129.734|    74.67%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_8_/D   |
|  -0.557|   -0.557|-1129.627|-1129.627|    74.67%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_8_/D   |
|  -0.557|   -0.557|-1129.571|-1129.571|    74.69%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
|  -0.557|   -0.557|-1129.356|-1129.356|    74.70%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
|  -0.557|   -0.557|-1129.041|-1129.041|    74.70%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_/D    |
|  -0.557|   -0.557|-1128.843|-1128.843|    74.70%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_5_/D    |
|  -0.557|   -0.557|-1128.250|-1128.250|    74.70%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.557|   -0.557|-1126.090|-1126.090|    74.70%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.557|   -0.557|-1126.045|-1126.045|    74.70%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.557|   -0.557|-1126.036|-1126.036|    74.71%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.557|   -0.557|-1124.373|-1124.373|    74.71%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_6_/D    |
|  -0.557|   -0.557|-1123.458|-1123.458|    74.71%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
|  -0.557|   -0.557|-1122.769|-1122.769|    74.72%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
|  -0.557|   -0.557|-1118.904|-1118.904|    74.74%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -0.557|   -0.557|-1117.901|-1117.901|    74.74%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -0.557|   -0.557|-1117.625|-1117.625|    74.76%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -0.557|   -0.557|-1117.613|-1117.613|    74.76%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -0.557|   -0.557|-1117.606|-1117.606|    74.76%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
|  -0.557|   -0.557|-1113.859|-1113.859|    74.77%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_7_/D    |
|  -0.557|   -0.557|-1113.537|-1113.537|    74.77%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_7_/D    |
|  -0.557|   -0.557|-1113.348|-1113.348|    74.77%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
|  -0.557|   -0.557|-1112.345|-1112.345|    74.78%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_7_/D    |
|  -0.557|   -0.557|-1112.224|-1112.224|    74.78%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_7_/D    |
|  -0.557|   -0.557|-1112.157|-1112.157|    74.78%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_7_/D    |
|  -0.557|   -0.557|-1111.524|-1111.524|    74.78%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/D    |
|  -0.557|   -0.557|-1110.758|-1110.758|    74.78%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_7_/D    |
|  -0.557|   -0.557|-1108.724|-1108.724|    74.80%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_7_/D   |
|  -0.557|   -0.557|-1107.598|-1107.598|    74.81%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_7_/D   |
|  -0.557|   -0.557|-1107.029|-1107.029|    74.81%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -0.557|   -0.557|-1106.837|-1106.837|    74.81%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -0.557|   -0.557|-1106.691|-1106.691|    74.82%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -0.557|   -0.557|-1105.544|-1105.544|    74.83%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/D    |
|  -0.557|   -0.557|-1104.323|-1104.323|    74.84%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/D    |
|  -0.557|   -0.557|-1104.299|-1104.299|    74.84%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/D    |
|  -0.557|   -0.557|-1103.952|-1103.952|    74.86%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/D    |
|  -0.557|   -0.557|-1102.355|-1102.355|    74.88%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
|  -0.557|   -0.557|-1101.578|-1101.578|    74.88%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
|  -0.557|   -0.557|-1101.515|-1101.515|    74.89%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
|  -0.557|   -0.557|-1100.849|-1100.849|    74.89%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
|  -0.557|   -0.557|-1100.766|-1100.766|    74.89%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
|  -0.557|   -0.557|-1100.238|-1100.238|    74.89%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
|  -0.557|   -0.557|-1100.054|-1100.054|    74.90%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
|  -0.557|   -0.557|-1097.318|-1097.318|    74.91%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_6_/D    |
|  -0.557|   -0.557|-1096.964|-1096.964|    74.91%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_6_/D    |
|  -0.557|   -0.557|-1096.806|-1096.806|    74.92%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_6_/D    |
|  -0.557|   -0.557|-1096.762|-1096.762|    74.92%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_6_/D    |
|  -0.557|   -0.557|-1096.381|-1096.381|    74.92%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -0.557|   -0.557|-1096.367|-1096.367|    74.92%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -0.557|   -0.557|-1096.360|-1096.360|    74.92%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -0.557|   -0.557|-1094.884|-1094.884|    74.93%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_5_/D   |
|  -0.557|   -0.557|-1094.569|-1094.569|    74.93%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -0.557|   -0.557|-1094.046|-1094.046|    74.94%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_5_/D   |
|  -0.557|   -0.557|-1093.950|-1093.950|    74.94%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_4_/D   |
|  -0.557|   -0.557|-1093.778|-1093.778|    74.95%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1093.424|-1093.424|    74.95%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1093.408|-1093.408|    74.95%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1093.403|-1093.403|    74.95%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1093.402|-1093.402|    74.95%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1092.551|-1092.551|    74.96%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.557|   -0.557|-1092.550|-1092.550|    74.96%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.557|   -0.557|-1092.544|-1092.544|    74.96%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -0.557|   -0.557|-1091.768|-1091.768|    74.97%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_5_/D   |
|  -0.557|   -0.557|-1091.709|-1091.709|    74.97%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_5_/D   |
|  -0.557|   -0.557|-1091.707|-1091.707|    74.97%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_5_/D   |
|  -0.557|   -0.557|-1089.390|-1089.390|    74.97%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
|  -0.557|   -0.557|-1089.273|-1089.273|    74.98%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.557|   -0.557|-1083.720|-1083.720|    75.00%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -0.557|   -0.557|-1083.388|-1083.388|    75.00%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.557|   -0.557|-1083.071|-1083.071|    75.00%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.557|   -0.557|-1083.009|-1083.009|    75.00%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -0.557|   -0.557|-1082.752|-1082.752|    75.01%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.557|   -0.557|-1082.745|-1082.745|    75.01%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.557|   -0.557|-1082.735|-1082.735|    75.01%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.557|   -0.557|-1082.734|-1082.734|    75.01%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.557|   -0.557|-1078.789|-1078.789|    75.01%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_4_/D   |
|  -0.557|   -0.557|-1078.692|-1078.692|    75.01%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_4_/D   |
|  -0.557|   -0.557|-1078.558|-1078.558|    75.01%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_4_/D   |
|  -0.557|   -0.557|-1077.431|-1077.431|    75.02%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1077.410|-1077.410|    75.03%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1077.292|-1077.292|    75.03%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1077.286|-1077.286|    75.03%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1077.281|-1077.281|    75.03%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_4_/D    |
|  -0.557|   -0.557|-1075.988|-1075.988|    75.04%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1075.808|-1075.808|    75.04%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1074.953|-1074.953|    75.04%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1074.873|-1074.873|    75.04%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1074.686|-1074.686|    75.04%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1073.995|-1073.995|    75.05%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
|  -0.557|   -0.557|-1069.166|-1069.166|    75.05%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1068.782|-1068.783|    75.05%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1068.670|-1068.671|    75.06%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
|  -0.557|   -0.557|-1061.004|-1061.004|    75.07%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1060.035|-1060.036|    75.07%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1059.956|-1059.957|    75.07%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1059.286|-1059.287|    75.08%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1059.213|-1059.214|    75.08%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.557|   -0.557|-1058.130|-1058.131|    75.09%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
|  -0.557|   -0.557|-1058.004|-1058.004|    75.09%|   0:00:00.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
|  -0.557|   -0.557|-1057.619|-1057.619|    75.11%|   0:00:00.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
|  -0.557|   -0.557|-1056.573|-1056.577|    75.12%|   0:00:01.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -0.557|   -0.557|-1055.919|-1055.922|    75.13%|   0:00:00.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.557|   -0.557|-1055.417|-1055.420|    75.13%|   0:00:01.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.557|   -0.557|-1047.800|-1047.803|    75.14%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.557|   -0.557|-1047.640|-1047.643|    75.15%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.557|   -0.557|-1047.570|-1047.575|    75.16%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1047.107|-1047.113|    75.18%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.557|   -0.557|-1047.045|-1047.051|    75.19%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.557|   -0.557|-1040.853|-1040.858|    75.20%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -0.557|   -0.557|-1040.120|-1040.125|    75.21%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1040.019|-1040.024|    75.22%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
|  -0.557|   -0.557|-1039.278|-1039.283|    75.23%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1039.139|-1039.144|    75.23%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1038.931|-1038.936|    75.24%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1038.866|-1038.872|    75.25%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1038.853|-1038.858|    75.25%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1038.770|-1038.776|    75.25%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1037.520|-1037.525|    75.26%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.557|   -0.557|-1037.440|-1037.444|    75.26%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.557|   -0.557|-1037.283|-1037.288|    75.27%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.557|   -0.557|-1037.023|-1037.027|    75.29%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_3_/D    |
|  -0.557|   -0.557|-1036.838|-1036.843|    75.29%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1036.333|-1036.338|    75.29%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1036.246|-1036.251|    75.31%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1036.244|-1036.249|    75.31%|   0:00:02.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.557|   -0.557|-1036.220|-1036.224|    75.31%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.557|   -0.557|-1036.180|-1036.185|    75.31%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_3_/D    |
|  -0.557|   -0.557|-1030.048|-1030.052|    75.32%|   0:00:02.0| 1621.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_49_/D                                           |
|  -0.557|   -0.557|-1029.955|-1029.959|    75.33%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |         |         |          |            |        |          |         | _reg_15_/D                                         |
|  -0.557|   -0.557|-1029.808|-1029.813|    75.33%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1029.621|-1029.626|    75.34%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1029.568|-1029.573|    75.34%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1028.373|-1028.378|    75.35%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1028.281|-1028.286|    75.35%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1022.303|-1022.308|    75.39%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1018.882|-1018.887|    75.40%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.557|   -0.557|-1014.497|-1014.502|    75.45%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D    |
|  -0.557|   -0.557|-1010.754|-1010.759|    75.45%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557|-1010.167|-1010.172|    75.46%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_2_/D   |
|  -0.557|   -0.557|-1009.635|-1009.640|    75.46%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_2_/D   |
|  -0.557|   -0.557|-1009.360|-1009.365|    75.47%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.557|   -0.557|-1009.250|-1009.255|    75.47%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.557|   -0.557|-1009.236|-1009.241|    75.47%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.557|   -0.557|-1009.163|-1009.168|    75.48%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.557|   -0.557|-1006.334|-1006.339|    75.49%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.557|   -0.557|-1005.756|-1005.769|    75.51%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.557|   -0.557|-1005.713|-1005.726|    75.51%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -0.557|   -0.557|-1000.543|-1000.556|    75.55%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -0.557|   -0.557|-1000.292|-1000.305|    75.56%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
|  -0.557|   -0.557| -999.774| -999.787|    75.56%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -0.557|   -0.557| -999.457| -999.470|    75.57%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -999.337| -999.350|    75.57%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -999.319| -999.332|    75.57%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -999.283| -999.296|    75.57%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -999.260| -999.273|    75.57%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -999.202| -999.215|    75.57%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -999.135| -999.148|    75.57%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -999.124| -999.137|    75.57%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -998.934| -998.947|    75.58%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.557|   -0.557| -998.418| -998.431|    75.58%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -0.557|   -0.557| -998.360| -998.373|    75.58%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -0.557|   -0.557| -998.351| -998.364|    75.58%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -0.557|   -0.557| -997.761| -997.775|    75.60%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_2_/D    |
|  -0.557|   -0.557| -997.641| -997.656|    75.60%|   0:00:01.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_2_/D    |
|  -0.557|   -0.557| -997.621| -997.636|    75.60%|   0:00:00.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_2_/D    |
|  -0.557|   -0.557| -997.536| -997.553|    75.61%|   0:00:01.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_2_/D   |
|  -0.557|   -0.557| -997.515| -997.532|    75.61%|   0:00:00.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -0.557|   -0.557| -997.446| -997.463|    75.62%|   0:00:01.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -0.557|   -0.557| -997.213| -997.253|    75.64%|   0:00:02.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -997.204| -997.244|    75.64%|   0:00:00.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -997.202| -997.242|    75.64%|   0:00:00.0| 1638.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -997.152| -997.192|    75.67%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_2_/D   |
|  -0.557|   -0.557| -997.107| -997.148|    75.67%|   0:00:01.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -0.557|   -0.557| -997.101| -997.141|    75.67%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -0.557|   -0.557| -997.203| -997.244|    75.68%|   0:00:02.0| 1619.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
|  -0.557|   -0.557| -997.178| -997.219|    75.69%|   0:00:02.0| 1621.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |         |         |          |            |        |          |         | _reg_27_/D                                         |
|  -0.557|   -0.557| -997.158| -997.199|    75.69%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
|  -0.557|   -0.557| -997.115| -997.155|    75.70%|   0:00:00.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_1_/D   |
|  -0.557|   -0.557| -997.115| -997.155|    75.70%|   0:00:01.0| 1621.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:01 real=0:06:07 mem=1621.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.009|   -0.557|  -0.041| -997.155|    75.70%|   0:00:00.0| 1621.7M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q8_reg_1_/D    |
|   0.016|   -0.557|   0.000| -997.057|    75.70%|   0:00:00.0| 1621.7M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q9_reg_0_/D    |
|   0.016|   -0.557|   0.000| -997.057|    75.70%|   0:00:00.0| 1621.7M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q9_reg_0_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1621.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:01 real=0:06:07 mem=1621.7M) ***
** GigaOpt Optimizer WNS Slack -0.557 TNS Slack -997.057 Density 75.70
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.557  TNS Slack -997.057 Density 75.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.70%|        -|  -0.557|-997.057|   0:00:00.0| 1621.7M|
|    75.57%|       77|  -0.557|-996.594|   0:00:02.0| 1621.7M|
|    74.72%|     1443|  -0.555|-1002.791|   0:00:08.0| 1621.7M|
|    74.71%|       24|  -0.555|-1002.791|   0:00:00.0| 1621.7M|
|    74.71%|        2|  -0.555|-1002.791|   0:00:00.0| 1621.7M|
|    74.71%|        0|  -0.555|-1002.791|   0:00:00.0| 1621.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.555  TNS Slack -1002.791 Density 74.71
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.4) (real = 0:00:10.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1619.66M, totSessionCpu=0:50:26).
*** Starting refinePlace (0:50:27 mem=1635.7M) ***
Total net bbox length = 5.969e+05 (3.258e+05 2.711e+05) (ext = 7.896e+04)
Move report: Timing Driven Placement moves 8506 insts, mean move: 2.63 um, max move: 30.20 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_9083_0): (415.40, 172.00) --> (427.60, 154.00)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1652.2MB
Move report: Detail placement moves 12168 insts, mean move: 1.08 um, max move: 9.00 um
	Max move on inst (mac_array_instance/FE_OCPC2350_q_temp_689_): (281.80, 233.20) --> (272.80, 233.20)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 1652.2MB
Summary Report:
Instances move: 14714 (out of 27580 movable)
Mean displacement: 2.10 um
Max displacement: 30.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_9083_0) (415.4, 172) -> (427.8, 154)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Total net bbox length = 5.957e+05 (3.233e+05 2.724e+05) (ext = 7.897e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1652.2MB
*** Finished refinePlace (0:50:32 mem=1652.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1652.2M)


Density : 0.7471
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:05.9 real=0:00:06.0 mem=1652.2M) ***
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -1004.903 Density 74.71
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:06:18 real=0:06:23 mem=1652.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.561  TNS Slack -1004.903 Density 74.71
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    74.71%|        -|  -0.561|-1004.903|   0:00:00.0| 1631.9M|
|    74.71%|        0|  -0.561|-1004.903|   0:00:01.0| 1631.9M|
|    74.59%|      160|  -0.561|-1004.921|   0:00:00.0| 1631.9M|
|    74.59%|       20|  -0.561|-1004.921|   0:00:01.0| 1631.9M|
|    74.59%|        0|  -0.561|-1004.921|   0:00:00.0| 1631.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.561  TNS Slack -1004.921 Density 74.59
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** Starting refinePlace (0:50:35 mem=1631.9M) ***
Total net bbox length = 5.958e+05 (3.234e+05 2.724e+05) (ext = 7.897e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1631.9MB
Summary Report:
Instances move: 0 (out of 27580 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.958e+05 (3.234e+05 2.724e+05) (ext = 7.897e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1631.9MB
*** Finished refinePlace (0:50:35 mem=1631.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1631.9M)


Density : 0.7459
Max route overflow : 0.0018


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1631.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=1483.13M, totSessionCpu=0:50:35).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=868 numPGBlocks=1364 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29882  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29882 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 584 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.12% V. EstWL: 3.832020e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 29298 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.15% H + 0.03% V. EstWL: 6.087564e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.21% H + 0.06% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 95718
[NR-eagl] Layer2(M2)(V) length: 1.628095e+05um, number of vias: 126561
[NR-eagl] Layer3(M3)(H) length: 2.069014e+05um, number of vias: 10797
[NR-eagl] Layer4(M4)(V) length: 7.985644e+04um, number of vias: 5969
[NR-eagl] Layer5(M5)(H) length: 1.022832e+05um, number of vias: 4792
[NR-eagl] Layer6(M6)(V) length: 6.953564e+03um, number of vias: 4525
[NR-eagl] Layer7(M7)(H) length: 4.159629e+04um, number of vias: 4797
[NR-eagl] Layer8(M8)(V) length: 6.148350e+04um, number of vias: 0
[NR-eagl] Total length: 6.618839e+05um, number of vias: 253159
[NR-eagl] End Peak syMemory usage = 1469.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.16 seconds
Extraction called for design 'core' of instances=27583 and nets=31032 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1464.848M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (355.60 211.60 398.80 254.80)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1555.75 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1555.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |     6   |     2   |      2  |     0   |     0   |     0   |     0   | -0.67 |          0|          0|          0|  74.59  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.67 |          3|          0|          0|  74.59  |   0:00:00.0|    1632.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.67 |          0|          0|          0|  74.59  |   0:00:00.0|    1632.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 202 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1632.1M) ***

*** Starting refinePlace (0:50:45 mem=1664.1M) ***
Total net bbox length = 5.958e+05 (3.234e+05 2.724e+05) (ext = 7.897e+04)
Move report: Detail placement moves 3 insts, mean move: 1.33 um, max move: 2.00 um
	Max move on inst (FE_OFC3146_qmem_out_57_): (380.00, 332.20) --> (380.20, 334.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1664.1MB
Summary Report:
Instances move: 3 (out of 27583 movable)
Mean displacement: 1.33 um
Max displacement: 2.00 um (Instance: FE_OFC3146_qmem_out_57_) (380, 332.2) -> (380.2, 334)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 5.958e+05 (3.234e+05 2.724e+05) (ext = 7.897e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1664.1MB
*** Finished refinePlace (0:50:46 mem=1664.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1664.1M)


Density : 0.7459
Max route overflow : 0.0021


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1664.1M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.561 -> -0.667 (bump = 0.106)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.667 TNS Slack -1090.594 Density 74.59
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.667|   -0.667|-1090.594|-1090.594|    74.59%|   0:00:00.0| 1647.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.653|   -0.653|-1089.136|-1089.136|    74.59%|   0:00:00.0| 1647.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.648|   -0.648|-1089.101|-1089.101|    74.59%|   0:00:00.0| 1647.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.646|   -0.646|-1088.889|-1088.889|    74.59%|   0:00:00.0| 1647.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.636|   -0.636|-1087.792|-1087.792|    74.60%|   0:00:01.0| 1647.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.633|   -0.633|-1087.586|-1087.586|    74.60%|   0:00:00.0| 1647.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.630|   -0.630|-1086.985|-1086.985|    74.60%|   0:00:02.0| 1634.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.626|   -0.626|-1086.783|-1086.783|    74.61%|   0:00:00.0| 1634.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
|  -0.626|   -0.626|-1086.402|-1086.402|    74.61%|   0:00:01.0| 1634.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.624|   -0.624|-1086.051|-1086.051|    74.61%|   0:00:00.0| 1634.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.622|   -0.622|-1085.926|-1085.926|    74.61%|   0:00:00.0| 1634.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.622|   -0.622|-1085.300|-1085.300|    74.62%|   0:00:01.0| 1634.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.622|   -0.622|-1085.203|-1085.203|    74.62%|   0:00:00.0| 1634.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.622|   -0.622|-1085.203|-1085.203|    74.62%|   0:00:00.0| 1634.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.7 real=0:00:05.0 mem=1634.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.8 real=0:00:05.0 mem=1634.0M) ***
** GigaOpt Optimizer WNS Slack -0.622 TNS Slack -1085.203 Density 74.62
*** Starting refinePlace (0:50:54 mem=1634.0M) ***
Total net bbox length = 5.963e+05 (3.235e+05 2.728e+05) (ext = 7.897e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1634.0MB
Summary Report:
Instances move: 0 (out of 27598 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.963e+05 (3.235e+05 2.728e+05) (ext = 7.897e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1634.0MB
*** Finished refinePlace (0:50:54 mem=1634.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1634.0M)


Density : 0.7462
Max route overflow : 0.0021


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1634.0M) ***
** GigaOpt Optimizer WNS Slack -0.622 TNS Slack -1085.203 Density 74.62
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 204 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.8 real=0:00:05.0 mem=1634.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.561 -> -0.622 (bump = 0.061)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.622 TNS Slack -1085.203 Density 74.62
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.622|   -0.622|-1085.203|-1085.203|    74.62%|   0:00:00.0| 1634.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.615|   -0.615|-1084.344|-1084.344|    74.63%|   0:00:00.0| 1635.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_12_/D  |
|  -0.614|   -0.614|-1083.012|-1083.012|    74.64%|   0:00:03.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_12_/D  |
|  -0.610|   -0.610|-1081.935|-1081.935|    74.64%|   0:00:00.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.610|   -0.610|-1081.771|-1081.771|    74.65%|   0:00:01.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.610|   -0.610|-1081.420|-1081.420|    74.66%|   0:00:00.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.610|   -0.610|-1080.950|-1080.950|    74.70%|   0:00:03.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.610|   -0.610|-1080.337|-1080.337|    74.70%|   0:00:02.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.610|   -0.610|-1080.188|-1080.188|    74.72%|   0:00:00.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.610|   -0.610|-1080.620|-1080.620|    74.72%|   0:00:01.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.2 real=0:00:10.0 mem=1639.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.2 real=0:00:10.0 mem=1639.8M) ***
** GigaOpt Optimizer WNS Slack -0.610 TNS Slack -1080.620 Density 74.72
*** Starting refinePlace (0:51:08 mem=1639.8M) ***
Total net bbox length = 5.966e+05 (3.237e+05 2.729e+05) (ext = 7.897e+04)
Move report: Detail placement moves 709 insts, mean move: 0.53 um, max move: 3.60 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U957): (381.60, 179.20) --> (383.40, 177.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1639.8MB
Summary Report:
Instances move: 709 (out of 27620 movable)
Mean displacement: 0.53 um
Max displacement: 3.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U957) (381.6, 179.2) -> (383.4, 177.4)
	Length: 11 sites, height: 1 rows, site name: core, cell type: XNR2D2
Total net bbox length = 5.968e+05 (3.238e+05 2.730e+05) (ext = 7.897e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1639.8MB
*** Finished refinePlace (0:51:09 mem=1639.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1639.8M)


Density : 0.7472
Max route overflow : 0.0021


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1639.8M) ***
** GigaOpt Optimizer WNS Slack -0.610 TNS Slack -1080.620 Density 74.72
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.610|   -0.610|-1080.620|-1080.620|    74.72%|   0:00:00.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_17_/D  |
|  -0.601|   -0.601|-1079.259|-1079.259|    74.73%|   0:00:00.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -0.599|   -0.599|-1076.148|-1076.148|    74.74%|   0:00:03.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -0.595|   -0.595|-1073.593|-1073.593|    74.74%|   0:00:04.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.595|   -0.595|-1073.500|-1073.500|    74.75%|   0:00:03.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.593|   -0.593|-1071.472|-1071.472|    74.81%|   0:00:01.0| 1635.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_12_/D  |
|  -0.593|   -0.593|-1068.317|-1068.317|    74.82%|   0:00:01.0| 1635.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_12_/D  |
|  -0.593|   -0.593|-1067.976|-1067.976|    74.83%|   0:00:00.0| 1635.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_12_/D  |
|  -0.593|   -0.593|-1067.836|-1067.836|    74.89%|   0:00:08.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
|  -0.593|   -0.593|-1067.808|-1067.808|    74.93%|   0:00:05.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.593|   -0.593|-1067.794|-1067.794|    74.96%|   0:00:02.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.593|   -0.593|-1067.965|-1067.965|    74.98%|   0:00:01.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.8 real=0:00:28.0 mem=1637.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.9 real=0:00:28.0 mem=1637.8M) ***
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -1067.965 Density 74.98
*** Starting refinePlace (0:51:37 mem=1637.8M) ***
Total net bbox length = 5.977e+05 (3.244e+05 2.733e+05) (ext = 7.897e+04)
Move report: Detail placement moves 2192 insts, mean move: 0.69 um, max move: 5.60 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1467): (390.60, 175.60) --> (392.60, 172.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1637.8MB
Summary Report:
Instances move: 2192 (out of 27695 movable)
Mean displacement: 0.69 um
Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1467) (390.6, 175.6) -> (392.6, 172)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 5.985e+05 (3.250e+05 2.735e+05) (ext = 7.897e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1637.8MB
*** Finished refinePlace (0:51:38 mem=1637.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1637.8M)


Density : 0.7498
Max route overflow : 0.0021


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1637.8M) ***
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -1067.965 Density 74.98
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:40.8 real=0:00:41.0 mem=1637.8M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -1004.821 -> -1067.865
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -1067.965 Density 74.98
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.593|   -0.593|-1067.965|-1067.965|    74.98%|   0:00:00.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.593|   -0.593|-1066.032|-1066.032|    74.99%|   0:00:05.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.593|   -0.593|-1064.265|-1064.265|    75.01%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.593|   -0.593|-1064.101|-1064.101|    75.01%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.593|   -0.593|-1063.959|-1063.959|    75.01%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.593|   -0.593|-1062.146|-1062.146|    75.02%|   0:00:05.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.593|   -0.593|-1061.642|-1061.642|    75.03%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.593|   -0.593|-1061.562|-1061.562|    75.03%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_13_/D  |
|  -0.593|   -0.593|-1060.914|-1060.914|    75.03%|   0:00:04.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.593|   -0.593|-1060.044|-1060.044|    75.04%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.593|   -0.593|-1060.010|-1060.010|    75.04%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.593|   -0.593|-1058.482|-1058.482|    75.05%|   0:00:04.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_13_/D  |
|  -0.593|   -0.593|-1057.942|-1057.942|    75.06%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_13_/D  |
|  -0.593|   -0.593|-1057.635|-1057.635|    75.07%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_13_/D  |
|  -0.593|   -0.593|-1056.914|-1056.914|    75.07%|   0:00:02.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.593|   -0.593|-1056.330|-1056.330|    75.07%|   0:00:02.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -0.593|   -0.593|-1054.452|-1054.452|    75.09%|   0:00:02.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_13_/D   |
|  -0.593|   -0.593|-1054.401|-1054.401|    75.09%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_13_/D   |
|  -0.593|   -0.593|-1054.312|-1054.312|    75.08%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.593|   -0.593|-1054.281|-1054.281|    75.09%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.593|   -0.593|-1054.207|-1054.207|    75.09%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_9_/D    |
|  -0.593|   -0.593|-1053.807|-1053.807|    75.09%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.593|   -0.593|-1053.755|-1053.755|    75.09%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.593|   -0.593|-1053.493|-1053.493|    75.10%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_9_/D   |
|  -0.593|   -0.593|-1053.487|-1053.487|    75.11%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_9_/D   |
|  -0.593|   -0.593|-1053.293|-1053.293|    75.11%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -0.593|   -0.593|-1053.288|-1053.288|    75.11%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -0.593|   -0.593|-1051.976|-1051.976|    75.11%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
|  -0.593|   -0.593|-1051.877|-1051.877|    75.12%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_8_/D    |
|  -0.593|   -0.593|-1051.814|-1051.814|    75.12%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_8_/D    |
|  -0.593|   -0.593|-1051.529|-1051.529|    75.13%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_6_/D    |
|  -0.593|   -0.593|-1051.447|-1051.447|    75.13%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_6_/D    |
|  -0.593|   -0.593|-1051.438|-1051.438|    75.13%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_6_/D    |
|  -0.593|   -0.593|-1051.432|-1051.432|    75.14%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_6_/D    |
|  -0.593|   -0.593|-1051.157|-1051.157|    75.14%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
|  -0.593|   -0.593|-1051.131|-1051.131|    75.15%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
|  -0.593|   -0.593|-1051.126|-1051.126|    75.15%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
|  -0.593|   -0.593|-1051.094|-1051.094|    75.15%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.593|   -0.593|-1051.088|-1051.088|    75.15%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.593|   -0.593|-1050.789|-1050.789|    75.16%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
|  -0.593|   -0.593|-1050.775|-1050.775|    75.16%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
|  -0.593|   -0.593|-1050.719|-1050.719|    75.16%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_7_/D   |
|  -0.593|   -0.593|-1050.588|-1050.588|    75.16%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_7_/D   |
|  -0.593|   -0.593|-1050.233|-1050.233|    75.16%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_7_/D   |
|  -0.593|   -0.593|-1050.228|-1050.228|    75.16%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_7_/D   |
|  -0.593|   -0.593|-1050.053|-1050.053|    75.17%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_6_/D   |
|  -0.593|   -0.593|-1049.975|-1049.975|    75.17%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_6_/D   |
|  -0.593|   -0.593|-1049.948|-1049.948|    75.17%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_6_/D   |
|  -0.593|   -0.593|-1049.939|-1049.939|    75.17%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.593|   -0.593|-1049.928|-1049.928|    75.17%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.593|   -0.593|-1049.925|-1049.925|    75.17%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.593|   -0.593|-1049.788|-1049.788|    75.18%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_7_/D    |
|  -0.593|   -0.593|-1049.641|-1049.641|    75.18%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_7_/D    |
|  -0.593|   -0.593|-1049.413|-1049.413|    75.18%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -0.593|   -0.593|-1049.404|-1049.404|    75.18%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -0.593|   -0.593|-1049.401|-1049.401|    75.18%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -0.593|   -0.593|-1049.046|-1049.046|    75.18%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_5_/D    |
|  -0.593|   -0.593|-1048.811|-1048.811|    75.19%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_5_/D    |
|  -0.593|   -0.593|-1048.235|-1048.235|    75.19%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -0.593|   -0.593|-1047.764|-1047.764|    75.19%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_5_/D   |
|  -0.593|   -0.593|-1047.716|-1047.716|    75.20%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
|  -0.593|   -0.593|-1047.704|-1047.704|    75.20%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
|  -0.593|   -0.593|-1047.667|-1047.667|    75.20%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_5_/D    |
|  -0.593|   -0.593|-1047.654|-1047.654|    75.20%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_5_/D    |
|  -0.593|   -0.593|-1047.595|-1047.595|    75.21%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -0.593|   -0.593|-1047.443|-1047.443|    75.21%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
|  -0.593|   -0.593|-1047.296|-1047.296|    75.21%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
|  -0.593|   -0.593|-1047.293|-1047.293|    75.21%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
|  -0.593|   -0.593|-1046.840|-1046.840|    75.22%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_3_/D   |
|  -0.593|   -0.593|-1045.579|-1045.579|    75.22%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.593|   -0.593|-1045.445|-1045.445|    75.22%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.593|   -0.593|-1045.170|-1045.170|    75.22%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -0.593|   -0.593|-1044.889|-1044.889|    75.23%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_3_/D   |
|  -0.593|   -0.593|-1044.582|-1044.582|    75.23%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.593|   -0.593|-1044.064|-1044.064|    75.23%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.593|   -0.593|-1044.001|-1044.001|    75.23%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.593|   -0.593|-1043.991|-1043.991|    75.23%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.593|   -0.593|-1043.914|-1043.914|    75.23%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_3_/D   |
|  -0.593|   -0.593|-1043.908|-1043.908|    75.23%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_3_/D   |
|  -0.593|   -0.593|-1043.895|-1043.895|    75.24%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_3_/D   |
|  -0.593|   -0.593|-1043.891|-1043.891|    75.24%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.593|   -0.593|-1043.886|-1043.886|    75.24%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.593|   -0.593|-1043.878|-1043.878|    75.24%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -0.593|   -0.593|-1043.692|-1043.692|    75.24%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -0.593|   -0.593|-1043.599|-1043.599|    75.24%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
|  -0.593|   -0.593|-1043.069|-1043.069|    75.24%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
|  -0.593|   -0.593|-1042.917|-1042.917|    75.24%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
|  -0.593|   -0.593|-1042.862|-1042.862|    75.25%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_2_/D   |
|  -0.593|   -0.593|-1042.858|-1042.858|    75.25%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_2_/D   |
|  -0.593|   -0.593|-1042.730|-1042.730|    75.25%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -0.593|   -0.593|-1042.630|-1042.630|    75.26%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_2_/D   |
|  -0.593|   -0.593|-1042.129|-1042.129|    75.26%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D    |
|  -0.593|   -0.593|-1042.048|-1042.048|    75.27%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -0.593|   -0.593|-1042.018|-1042.018|    75.27%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
|  -0.593|   -0.593|-1041.919|-1041.919|    75.28%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -0.593|   -0.593|-1041.917|-1041.917|    75.28%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -0.593|   -0.593|-1041.913|-1041.913|    75.28%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
|  -0.593|   -0.593|-1041.913|-1041.913|    75.28%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.5 real=0:00:53.0 mem=1636.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.5 real=0:00:53.0 mem=1636.0M) ***
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -1041.913 Density 75.28
*** Starting refinePlace (0:52:34 mem=1636.0M) ***
Total net bbox length = 5.992e+05 (3.253e+05 2.739e+05) (ext = 7.897e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1636.0MB
Summary Report:
Instances move: 0 (out of 27742 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.992e+05 (3.253e+05 2.739e+05) (ext = 7.897e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1636.0MB
*** Finished refinePlace (0:52:35 mem=1636.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1636.0M)


Density : 0.7528
Max route overflow : 0.0021


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1636.0M) ***
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -1041.932 Density 75.28
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 192 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:53.6 real=0:00:54.0 mem=1636.0M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.561 -> -0.593 (bump = 0.032)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.593 TNS Slack -1041.932 Density 75.28
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.593|   -0.593|-1041.932|-1041.932|    75.28%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|  -0.592|   -0.592|-1042.433|-1042.433|    75.29%|   0:00:04.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_12_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=1636.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=1636.0M) ***
** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -1042.433 Density 75.29
*** Starting refinePlace (0:52:42 mem=1636.0M) ***
Total net bbox length = 5.992e+05 (3.253e+05 2.739e+05) (ext = 7.897e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1636.0MB
Summary Report:
Instances move: 0 (out of 27746 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.992e+05 (3.253e+05 2.739e+05) (ext = 7.897e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1636.0MB
*** Finished refinePlace (0:52:42 mem=1636.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1636.0M)


Density : 0.7529
Max route overflow : 0.0021


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1636.0M) ***
** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -1042.433 Density 75.29
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 192 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.6 real=0:00:05.0 mem=1636.0M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.200%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1601.7M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -1042.433 Density 75.29
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.592|   -0.592|-1042.433|-1042.433|    75.29%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_12_/D  |
|  -0.592|   -0.592|-1042.250|-1042.250|    75.29%|   0:00:02.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D    |
|  -0.592|   -0.592|-1042.229|-1042.229|    75.29%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_8_/D    |
|  -0.592|   -0.592|-1042.229|-1042.229|    75.29%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
|  -0.592|   -0.592|-1042.197|-1042.197|    75.29%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_6_/D    |
|  -0.592|   -0.592|-1042.197|-1042.197|    75.29%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
|  -0.592|   -0.592|-1042.197|-1042.197|    75.29%|   0:00:01.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -0.592|   -0.592|-1042.197|-1042.197|    75.29%|   0:00:00.0| 1636.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_12_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=1636.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:03.0 mem=1636.0M) ***
** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -1042.197 Density 75.29
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 192 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=1636.0M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:49:16, real = 0:50:37, mem = 1487.2M, totSessionCpu=0:52:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=1487.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1487.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1495.2M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1495.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.592  | -0.592  |  0.003  |
|           TNS (ns):| -1042.2 | -1042.2 |  0.000  |
|    Violating Paths:|  2299   |  2299   |    0    |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.291%
Routing Overflow: 0.21% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1495.2M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1166.03MB/1166.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1166.03MB/1166.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1166.03MB/1166.03MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT)
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 10%
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 20%
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 30%
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 40%
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 50%
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 60%
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 70%
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 80%
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 90%

Finished Levelizing
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT)

Starting Activity Propagation
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT)
2025-Mar-21 15:42:13 (2025-Mar-21 22:42:13 GMT): 10%
2025-Mar-21 15:42:14 (2025-Mar-21 22:42:14 GMT): 20%

Finished Activity Propagation
2025-Mar-21 15:42:14 (2025-Mar-21 22:42:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1167.11MB/1167.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 15:42:14 (2025-Mar-21 22:42:14 GMT)
 ... Calculating switching power
2025-Mar-21 15:42:14 (2025-Mar-21 22:42:14 GMT): 10%
2025-Mar-21 15:42:14 (2025-Mar-21 22:42:14 GMT): 20%
2025-Mar-21 15:42:14 (2025-Mar-21 22:42:14 GMT): 30%
2025-Mar-21 15:42:14 (2025-Mar-21 22:42:14 GMT): 40%
2025-Mar-21 15:42:14 (2025-Mar-21 22:42:14 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 15:42:15 (2025-Mar-21 22:42:15 GMT): 60%
2025-Mar-21 15:42:15 (2025-Mar-21 22:42:15 GMT): 70%
2025-Mar-21 15:42:16 (2025-Mar-21 22:42:16 GMT): 80%
2025-Mar-21 15:42:16 (2025-Mar-21 22:42:16 GMT): 90%

Finished Calculating power
2025-Mar-21 15:42:17 (2025-Mar-21 22:42:17 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1167.20MB/1167.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.20MB/1167.20MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1167.20MB/1167.20MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 15:42:17 (2025-Mar-21 22:42:17 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       73.80873779 	   63.5564%
Total Switching Power:      41.01598404 	   35.3187%
Total Leakage Power:         1.30640243 	    1.1249%
Total Power:               116.13112477
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         35.86       2.473      0.2503       38.59       33.23
Macro                                  0       1.522           0       1.522       1.311
IO                                     0           0           0           0           0
Combinational                      37.95       37.02       1.056       76.02       65.46
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              73.81       41.02       1.306       116.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      73.81       41.02       1.306       116.1         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	     1.358
* 		Highest Leakage Power: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U255 (FA1D4): 	 0.0002647
* 		Total Cap: 	2.16798e-10 F
* 		Total instances in design: 27749
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1167.20MB/1167.20MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.592  TNS Slack -1042.197 Density 75.29
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    75.29%|        -|  -0.592|-1042.197|   0:00:00.0| 1644.0M|
|    75.29%|        0|  -0.592|-1042.197|   0:00:03.0| 1644.0M|
|    75.29%|       24|  -0.592|-1042.169|   0:00:12.0| 1644.0M|
|    75.18%|      105|  -0.589|-1039.533|   0:00:23.0| 1640.1M|
|    75.18%|        2|  -0.589|-1039.533|   0:00:00.0| 1640.1M|
|    75.09%|     1987|  -0.590|-1038.625|   0:00:11.0| 1644.6M|
|    75.09%|       25|  -0.590|-1038.604|   0:00:01.0| 1644.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.590  TNS Slack -1038.604 Density 75.09
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 192 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:49.3) (real = 0:00:51.0) **
Executing incremental physical updates
*** Starting refinePlace (0:53:44 mem=1610.2M) ***
Total net bbox length = 5.990e+05 (3.254e+05 2.736e+05) (ext = 7.897e+04)
Move report: Detail placement moves 469 insts, mean move: 0.43 um, max move: 3.60 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC2928_key_q_41_): (60.60, 215.20) --> (62.40, 217.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1610.2MB
Summary Report:
Instances move: 469 (out of 27604 movable)
Mean displacement: 0.43 um
Max displacement: 3.60 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC2928_key_q_41_) (60.6, 215.2) -> (62.4, 217)
	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
Total net bbox length = 5.991e+05 (3.255e+05 2.736e+05) (ext = 7.897e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1610.2MB
*** Finished refinePlace (0:53:45 mem=1610.2M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.590|   -0.590|-1038.604|-1038.604|    75.09%|   0:00:02.0| 1644.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_18_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.9 real=0:00:03.0 mem=1644.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:04.0 mem=1644.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 192 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.19MB/1235.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.19MB/1235.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.19MB/1235.19MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT)
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT): 10%
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT): 20%
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT): 30%
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT): 40%
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT): 50%
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT): 60%
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT): 70%
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT): 80%
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT): 90%

Finished Levelizing
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT)

Starting Activity Propagation
2025-Mar-21 15:43:18 (2025-Mar-21 22:43:18 GMT)
2025-Mar-21 15:43:19 (2025-Mar-21 22:43:19 GMT): 10%
2025-Mar-21 15:43:19 (2025-Mar-21 22:43:19 GMT): 20%

Finished Activity Propagation
2025-Mar-21 15:43:20 (2025-Mar-21 22:43:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1235.67MB/1235.67MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 15:43:20 (2025-Mar-21 22:43:20 GMT)
 ... Calculating switching power
2025-Mar-21 15:43:20 (2025-Mar-21 22:43:20 GMT): 10%
2025-Mar-21 15:43:20 (2025-Mar-21 22:43:20 GMT): 20%
2025-Mar-21 15:43:20 (2025-Mar-21 22:43:20 GMT): 30%
2025-Mar-21 15:43:20 (2025-Mar-21 22:43:20 GMT): 40%
2025-Mar-21 15:43:20 (2025-Mar-21 22:43:20 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 15:43:20 (2025-Mar-21 22:43:20 GMT): 60%
2025-Mar-21 15:43:21 (2025-Mar-21 22:43:21 GMT): 70%
2025-Mar-21 15:43:22 (2025-Mar-21 22:43:22 GMT): 80%
2025-Mar-21 15:43:22 (2025-Mar-21 22:43:22 GMT): 90%

Finished Calculating power
2025-Mar-21 15:43:23 (2025-Mar-21 22:43:23 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1235.67MB/1235.67MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.67MB/1235.67MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total)=1235.67MB/1235.67MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 15:43:23 (2025-Mar-21 22:43:23 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       73.61611205 	   63.5945%
Total Switching Power:      40.84861257 	   35.2878%
Total Leakage Power:         1.29389639 	    1.1178%
Total Power:               115.75862151
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         35.86       2.458      0.2503       38.57       33.32
Macro                                  0       1.522           0       1.522       1.315
IO                                     0           0           0           0           0
Combinational                      37.75       36.87       1.044       75.67       65.37
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              73.62       40.85       1.294       115.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      73.62       40.85       1.294       115.8         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	     1.358
* 		Highest Leakage Power: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U255 (FA1D4): 	 0.0002647
* 		Total Cap: 	2.15713e-10 F
* 		Total instances in design: 27607
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1235.67MB/1235.67MB)

*** Finished Leakage Power Optimization (cpu=0:01:00, real=0:01:05, mem=1491.28M, totSessionCpu=0:53:54).
Extraction called for design 'core' of instances=27607 and nets=31056 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1472.668M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1550.73 CPU=0:00:03.1 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:07.0  mem= 1550.7M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.45MB/1185.45MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.45MB/1185.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.45MB/1185.45MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 15:43:33 (2025-Mar-21 22:43:33 GMT)
2025-Mar-21 15:43:33 (2025-Mar-21 22:43:33 GMT): 10%
2025-Mar-21 15:43:33 (2025-Mar-21 22:43:33 GMT): 20%

Finished Activity Propagation
2025-Mar-21 15:43:34 (2025-Mar-21 22:43:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1185.75MB/1185.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 15:43:34 (2025-Mar-21 22:43:34 GMT)
 ... Calculating switching power
2025-Mar-21 15:43:34 (2025-Mar-21 22:43:34 GMT): 10%
2025-Mar-21 15:43:34 (2025-Mar-21 22:43:34 GMT): 20%
2025-Mar-21 15:43:34 (2025-Mar-21 22:43:34 GMT): 30%
2025-Mar-21 15:43:34 (2025-Mar-21 22:43:34 GMT): 40%
2025-Mar-21 15:43:34 (2025-Mar-21 22:43:34 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 15:43:35 (2025-Mar-21 22:43:35 GMT): 60%
2025-Mar-21 15:43:35 (2025-Mar-21 22:43:35 GMT): 70%
2025-Mar-21 15:43:36 (2025-Mar-21 22:43:36 GMT): 80%
2025-Mar-21 15:43:37 (2025-Mar-21 22:43:37 GMT): 90%

Finished Calculating power
2025-Mar-21 15:43:37 (2025-Mar-21 22:43:37 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1185.75MB/1185.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.75MB/1185.75MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total)=1185.75MB/1185.75MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 15:43:37 (2025-Mar-21 22:43:37 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       73.61609076 	   63.5945%
Total Switching Power:      40.84861257 	   35.2878%
Total Leakage Power:         1.29389639 	    1.1178%
Total Power:               115.75860022
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         35.86       2.458      0.2503       38.57       33.32
Macro                                  0       1.522           0       1.522       1.315
IO                                     0           0           0           0           0
Combinational                      37.75       36.87       1.044       75.67       65.37
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              73.62       40.85       1.294       115.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      73.62       40.85       1.294       115.8         100
Total leakage power = 1.2939 mW
Cell usage statistics:  
Library tcbn65gpluswc , 27604 cells ( 100.000000%) , 1.2939 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1185.81MB/1185.81MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:50:31, real = 0:52:02, mem = 1489.3M, totSessionCpu=0:54:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=1489.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1489.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1499.3M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1491.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1491.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.590  | -0.590  |  0.007  |
|           TNS (ns):| -1038.4 | -1038.4 |  0.000  |
|    Violating Paths:|  2300   |  2300   |    0    |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.089%
Routing Overflow: 0.21% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1491.3M
**optDesign ... cpu = 0:50:33, real = 0:52:04, mem = 1489.3M, totSessionCpu=0:54:06 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.8084' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:53:37, real = 0:55:11, mem = 1420.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-7098         24  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 34 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 1465 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 637 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 1518 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 2728 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 8014 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 14362 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 14362 new insts, 14362 new pwr-pin connections were made to global net 'VDD'.
14362 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 41969 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.8084 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 326 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1420.8M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 3731 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1417.7M, init mem=1417.7M)
*info: Placed = 41969          (Fixed = 3)
*info: Unplaced = 0           
Placement Density:98.39%(158352/160943)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1417.7M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 194365.917um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       3731
    Delay constrained sinks:     3731
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=868 numPGBlocks=1364 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29906  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29906 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 192 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 2.528820e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 29714 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.14% H + 0.04% V. EstWL: 6.251328e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.19% H + 0.07% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 95796
[NR-eagl] Layer2(M2)(V) length: 1.667847e+05um, number of vias: 127659
[NR-eagl] Layer3(M3)(H) length: 2.123211e+05um, number of vias: 9832
[NR-eagl] Layer4(M4)(V) length: 8.502265e+04um, number of vias: 4654
[NR-eagl] Layer5(M5)(H) length: 9.978120e+04um, number of vias: 3435
[NR-eagl] Layer6(M6)(V) length: 6.647219e+03um, number of vias: 3189
[NR-eagl] Layer7(M7)(H) length: 4.062739e+04um, number of vias: 3493
[NR-eagl] Layer8(M8)(V) length: 5.380497e+04um, number of vias: 0
[NR-eagl] Total length: 6.649892e+05um, number of vias: 248058
[NR-eagl] End Peak syMemory usage = 1422.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.21 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 194365.917um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       3731
    Delay constrained sinks:     3731
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=73, i=0, cg=0, l=0, total=73
      cell areas     : b=735.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=735.840um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:54:22 mem=1490.5M) ***
Total net bbox length = 6.069e+05 (3.298e+05 2.771e+05) (ext = 7.931e+04)
Density distribution unevenness ratio = 0.372%
Move report: Detail placement moves 14356 insts, mean move: 1.08 um, max move: 12.00 um
	Max move on inst (FILLER_5739): (568.60, 89.20) --> (573.40, 82.00)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1490.5MB
Summary Report:
Instances move: 10054 (out of 27677 movable)
Mean displacement: 1.02 um
Max displacement: 10.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U455) (295.2, 195.4) -> (300, 190)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 6.114e+05 (3.334e+05 2.780e+05) (ext = 7.930e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1490.5MB
*** Finished refinePlace (0:54:23 mem=1490.5M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [1.6,2.16)              1
      [2.16,2.72)             0
      [2.72,3.28)             0
      [3.28,3.84)            12
      [3.84,4.4)              0
      [4.4,4.96)              0
      [4.96,5.52)             0
      [5.52,6.08)             0
      [6.08,6.64)             0
      [6.64,7.2)              2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (529.908,88.118)     (529.908,95.317)     ccl clock buffer, uid:A12c6e (a lib_cell CKBD16) at (527.400,94.600), in power domain auto-default
           7.2         (529.908,88.118)     (529.908,80.918)     ccl clock buffer, uid:A12d93 (a lib_cell CKBD16) at (527.400,80.200), in power domain auto-default
           3.6         (529.908,88.118)     (529.908,91.718)     ccl clock buffer, uid:A12c4b (a lib_cell CKBD16) at (527.400,91.000), in power domain auto-default
           3.6         (529.908,88.118)     (529.908,84.517)     ccl clock buffer, uid:A12c49 (a lib_cell CKBD16) at (527.400,83.800), in power domain auto-default
           3.6         (193.907,95.317)     (193.907,91.718)     ccl clock buffer, uid:A12d92 (a lib_cell CKBD16) at (191.400,91.000), in power domain auto-default
           3.6         (255.308,206.917)    (255.308,203.317)    ccl clock buffer, uid:A12d7c (a lib_cell CKBD16) at (252.800,202.600), in power domain auto-default
           3.6         (202.507,147.882)    (202.507,151.482)    ccl clock buffer, uid:A12d96 (a lib_cell CKBD16) at (200.000,150.400), in power domain auto-default
           3.6         (202.507,206.917)    (202.507,210.518)    ccl clock buffer, uid:A12d6d (a lib_cell CKBD16) at (200.000,209.800), in power domain auto-default
           3.6         (577.908,206.917)    (577.908,210.518)    ccl clock buffer, uid:A12d7a (a lib_cell CKBD16) at (575.400,209.800), in power domain auto-default
           3.6         (577.908,206.917)    (577.908,203.317)    ccl clock buffer, uid:A12d78 (a lib_cell CKBD16) at (575.400,202.600), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=73, i=0, cg=0, l=0, total=73
      cell areas     : b=735.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=735.840um^2
      gate capacitance : top=0.000pF, trunk=0.401pF, leaf=3.596pF, total=3.997pF
      wire capacitance : top=0.000pF, trunk=0.521pF, leaf=3.124pF, total=3.646pF
      wire lengths   : top=0.000um, trunk=3208.485um, leaf=16346.488um, total=19554.973um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.091),trunk(0.097),top(nil), margined worst slew is leaf(0.091),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.183, max=0.442, avg=0.409, sd=0.018], skew [0.258 vs 0.057*, 91.3% {0.378, 0.406, 0.435}] (wid=0.051 ws=0.035) (gid=0.412 gs=0.262)
    Clock network insertion delays are now [0.183ns, 0.442ns] average 0.409ns std.dev 0.018ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=42042 and nets=34650 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1425.223M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=73, i=0, cg=0, l=0, total=73
  Rebuilding timing graph   cell areas     : b=735.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=735.840um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.401pF, leaf=3.596pF, total=3.997pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.527pF, leaf=3.149pF, total=3.676pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3208.485um, leaf=16346.488um, total=19554.973um
  Rebuilding timing graph   sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.091),trunk(0.097),top(nil), margined worst slew is leaf(0.091),trunk(0.097),top(nil)
    skew_group clk/CON: insertion delay [min=0.185, max=0.442, avg=0.410, sd=0.017], skew [0.257 vs 0.057*, 94.3% {0.380, 0.408, 0.437}] (wid=0.052 ws=0.036) (gid=0.412 gs=0.261)
  Clock network insertion delays are now [0.185ns, 0.442ns] average 0.410ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=73, i=0, cg=0, l=0, total=73
      cell areas     : b=735.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=735.840um^2
      gate capacitance : top=0.000pF, trunk=0.401pF, leaf=3.596pF, total=3.997pF
      wire capacitance : top=0.000pF, trunk=0.527pF, leaf=3.149pF, total=3.676pF
      wire lengths   : top=0.000um, trunk=3208.485um, leaf=16346.488um, total=19554.973um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.091),trunk(0.097),top(nil), margined worst slew is leaf(0.091),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.185, max=0.442, avg=0.410, sd=0.017], skew [0.257 vs 0.057*, 94.3% {0.380, 0.408, 0.437}] (wid=0.052 ws=0.036) (gid=0.412 gs=0.261)
    Clock network insertion delays are now [0.185ns, 0.442ns] average 0.410ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=73, i=0, cg=0, l=0, total=73
      cell areas     : b=735.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=735.840um^2
      gate capacitance : top=0.000pF, trunk=0.401pF, leaf=3.596pF, total=3.997pF
      wire capacitance : top=0.000pF, trunk=0.527pF, leaf=3.149pF, total=3.676pF
      wire lengths   : top=0.000um, trunk=3208.485um, leaf=16346.488um, total=19554.973um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.091),trunk(0.097),top(nil), margined worst slew is leaf(0.091),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.185, max=0.442, avg=0.410, sd=0.017], skew [0.257 vs 0.057*, 94.3% {0.380, 0.408, 0.437}] (wid=0.052 ws=0.036) (gid=0.412 gs=0.261)
    Clock network insertion delays are now [0.185ns, 0.442ns] average 0.410ns std.dev 0.017ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=72, i=0, cg=0, l=0, total=72
      cell areas     : b=723.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=723.600um^2
      gate capacitance : top=0.000pF, trunk=0.395pF, leaf=3.596pF, total=3.991pF
      wire capacitance : top=0.000pF, trunk=0.552pF, leaf=3.149pF, total=3.701pF
      wire lengths   : top=0.000um, trunk=3373.123um, leaf=16346.488um, total=19719.611um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.091),trunk(0.105),top(nil), margined worst slew is leaf(0.091),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.411, avg=0.374, sd=0.016], skew [0.261 vs 0.057*, 91.7% {0.344, 0.372, 0.401}] (wid=0.062 ws=0.036) (gid=0.360 gs=0.254)
    Clock network insertion delays are now [0.150ns, 0.411ns] average 0.374ns std.dev 0.016ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=72, i=0, cg=0, l=0, total=72
      cell areas     : b=723.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=723.600um^2
      gate capacitance : top=0.000pF, trunk=0.395pF, leaf=3.596pF, total=3.991pF
      wire capacitance : top=0.000pF, trunk=0.552pF, leaf=3.149pF, total=3.701pF
      wire lengths   : top=0.000um, trunk=3373.123um, leaf=16346.488um, total=19719.611um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.091),trunk(0.105),top(nil), margined worst slew is leaf(0.091),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.411, avg=0.374, sd=0.016], skew [0.261 vs 0.057*, 91.7% {0.344, 0.372, 0.401}] (wid=0.062 ws=0.036) (gid=0.360 gs=0.254)
    Clock network insertion delays are now [0.150ns, 0.411ns] average 0.374ns std.dev 0.016ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=72, i=0, cg=0, l=0, total=72
      cell areas     : b=723.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=723.600um^2
      gate capacitance : top=0.000pF, trunk=0.395pF, leaf=3.596pF, total=3.991pF
      wire capacitance : top=0.000pF, trunk=0.552pF, leaf=3.149pF, total=3.701pF
      wire lengths   : top=0.000um, trunk=3373.123um, leaf=16346.488um, total=19719.611um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.091),trunk(0.105),top(nil), margined worst slew is leaf(0.091),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.411, avg=0.374, sd=0.016], skew [0.261 vs 0.057*, 91.7% {0.344, 0.372, 0.401}] (wid=0.062 ws=0.036) (gid=0.360 gs=0.254)
    Clock network insertion delays are now [0.150ns, 0.411ns] average 0.374ns std.dev 0.016ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=72, i=0, cg=0, l=0, total=72
      cell areas     : b=723.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=723.600um^2
      gate capacitance : top=0.000pF, trunk=0.395pF, leaf=3.596pF, total=3.991pF
      wire capacitance : top=0.000pF, trunk=0.552pF, leaf=3.149pF, total=3.701pF
      wire lengths   : top=0.000um, trunk=3373.123um, leaf=16346.488um, total=19719.611um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.091),trunk(0.105),top(nil), margined worst slew is leaf(0.091),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.411, avg=0.374, sd=0.016], skew [0.261 vs 0.057*, 91.7% {0.344, 0.372, 0.401}] (wid=0.062 ws=0.036) (gid=0.360 gs=0.254)
    Clock network insertion delays are now [0.150ns, 0.411ns] average 0.374ns std.dev 0.016ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=72, i=0, cg=0, l=0, total=72
      cell areas     : b=723.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=723.600um^2
      gate capacitance : top=0.000pF, trunk=0.395pF, leaf=3.596pF, total=3.991pF
      wire capacitance : top=0.000pF, trunk=0.552pF, leaf=3.149pF, total=3.701pF
      wire lengths   : top=0.000um, trunk=3373.123um, leaf=16346.488um, total=19719.611um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.091),trunk(0.105),top(nil), margined worst slew is leaf(0.091),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.411, avg=0.374, sd=0.016], skew [0.261 vs 0.057*, 91.7% {0.344, 0.372, 0.401}] (wid=0.062 ws=0.036) (gid=0.360 gs=0.254)
    Clock network insertion delays are now [0.150ns, 0.411ns] average 0.374ns std.dev 0.016ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 182 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=72, i=0, cg=0, l=0, total=72
      cell areas     : b=723.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=723.600um^2
      gate capacitance : top=0.000pF, trunk=0.395pF, leaf=3.596pF, total=3.991pF
      wire capacitance : top=0.000pF, trunk=0.550pF, leaf=3.157pF, total=3.707pF
      wire lengths   : top=0.000um, trunk=3362.323um, leaf=16397.116um, total=19759.438um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.093),trunk(0.101),top(nil), margined worst slew is leaf(0.093),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.406, avg=0.374, sd=0.016], skew [0.256 vs 0.057*, 93.3% {0.344, 0.372, 0.401}] (wid=0.062 ws=0.036) (gid=0.360 gs=0.254)
    Clock network insertion delays are now [0.150ns, 0.406ns] average 0.374ns std.dev 0.016ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=72, i=0, cg=0, l=0, total=72
      cell areas     : b=619.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=619.200um^2
      gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
      wire capacitance : top=0.000pF, trunk=0.550pF, leaf=3.156pF, total=3.707pF
      wire lengths   : top=0.000um, trunk=3362.982um, leaf=16393.411um, total=19756.393um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.097),top(nil), margined worst slew is leaf(0.103),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.185, max=0.404, avg=0.384, sd=0.011], skew [0.220 vs 0.057*, 99.5% {0.354, 0.383, 0.404}] (wid=0.062 ws=0.036) (gid=0.361 gs=0.219)
    Clock network insertion delays are now [0.185ns, 0.404ns] average 0.384ns std.dev 0.011ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 216 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=72, i=0, cg=0, l=0, total=72
      cell areas     : b=619.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=619.200um^2
      gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
      wire capacitance : top=0.000pF, trunk=0.560pF, leaf=3.161pF, total=3.721pF
      wire lengths   : top=0.000um, trunk=3422.660um, leaf=16424.156um, total=19846.816um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.097),top(nil), margined worst slew is leaf(0.103),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.199, max=0.404, avg=0.386, sd=0.011], skew [0.205 vs 0.057*, 99.5% {0.357, 0.386, 0.404}] (wid=0.063 ws=0.035) (gid=0.361 gs=0.210)
    Clock network insertion delays are now [0.199ns, 0.404ns] average 0.386ns std.dev 0.011ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=76, i=0, cg=0, l=0, total=76
          cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
          gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
          wire capacitance : top=0.000pF, trunk=0.569pF, leaf=3.161pF, total=3.731pF
          wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
          sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts    : b=76, i=0, cg=0, l=0, total=76
          cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
          gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
          wire capacitance : top=0.000pF, trunk=0.569pF, leaf=3.161pF, total=3.731pF
          wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
          sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
      gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
      wire capacitance : top=0.000pF, trunk=0.569pF, leaf=3.161pF, total=3.731pF
      wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
    Clock network insertion delays are now [0.351ns, 0.404ns] average 0.383ns std.dev 0.012ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=76, i=0, cg=0, l=0, total=76
    cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
    gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
    wire capacitance : top=0.000pF, trunk=0.569pF, leaf=3.161pF, total=3.731pF
    wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
    sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
    skew_group clk/CON: insertion delay [min=0.351, max=0.404, avg=0.383, sd=0.012], skew [0.053 vs 0.057, 99.8% {0.355, 0.384, 0.404}] (wid=0.063 ws=0.035) (gid=0.368 gs=0.063)
  Clock network insertion delays are now [0.351ns, 0.404ns] average 0.383ns std.dev 0.012ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
      gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
      wire capacitance : top=0.000pF, trunk=0.569pF, leaf=3.161pF, total=3.731pF
      wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.351, max=0.404, avg=0.383, sd=0.012], skew [0.053 vs 0.057, 99.8% {0.355, 0.384, 0.404}] (wid=0.063 ws=0.035) (gid=0.368 gs=0.063)
    Clock network insertion delays are now [0.351ns, 0.404ns] average 0.383ns std.dev 0.012ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 58 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=76, i=0, cg=0, l=0, total=76
          cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
          gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
          wire capacitance : top=0.000pF, trunk=0.569pF, leaf=3.161pF, total=3.731pF
          wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
          sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
      gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
      wire capacitance : top=0.000pF, trunk=0.569pF, leaf=3.161pF, total=3.731pF
      wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.351, max=0.404, avg=0.383, sd=0.012], skew [0.053 vs 0.057, 99.8% {0.355, 0.384, 0.404}] (wid=0.063 ws=0.035) (gid=0.368 gs=0.063)
    Clock network insertion delays are now [0.351ns, 0.404ns] average 0.383ns std.dev 0.012ns
BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
{clk/CON,WC: 4041 -> 4041.86}
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
      gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
      wire capacitance : top=0.000pF, trunk=0.569pF, leaf=3.161pF, total=3.731pF
      wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.351, max=0.404, avg=0.383, sd=0.012], skew [0.053 vs 0.057, 99.8% {0.355, 0.384, 0.404}] (wid=0.063 ws=0.035) (gid=0.368 gs=0.063)
    Clock network insertion delays are now [0.351ns, 0.404ns] average 0.383ns std.dev 0.012ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
      gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
      wire capacitance : top=0.000pF, trunk=0.569pF, leaf=3.161pF, total=3.731pF
      wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.351, max=0.404, avg=0.383, sd=0.012], skew [0.053 vs 0.057, 99.8% {0.355, 0.384, 0.404}] (wid=0.063 ws=0.035) (gid=0.368 gs=0.063)
    Clock network insertion delays are now [0.351ns, 0.404ns] average 0.383ns std.dev 0.012ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=42045 and nets=34653 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1425.227M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=76, i=0, cg=0, l=0, total=76
  Rebuilding timing graph   cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.570pF, leaf=3.161pF, total=3.731pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
  Rebuilding timing graph   sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
  Rebuilding timing graph Clock DAG net violations After congestion update:
  Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
    skew_group clk/CON: insertion delay [min=0.351, max=0.404, avg=0.383, sd=0.012], skew [0.052 vs 0.057, 99.9% {0.355, 0.384, 0.404}] (wid=0.063 ws=0.036) (gid=0.368 gs=0.062)
  Clock network insertion delays are now [0.351ns, 0.404ns] average 0.383ns std.dev 0.012ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=626.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=626.760um^2
      gate capacitance : top=0.000pF, trunk=0.346pF, leaf=3.596pF, total=3.942pF
      wire capacitance : top=0.000pF, trunk=0.570pF, leaf=3.161pF, total=3.731pF
      wire lengths   : top=0.000um, trunk=3475.612um, leaf=16424.156um, total=19899.768um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Improving clock skew':
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.103),top(nil), margined worst slew is leaf(0.103),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.351, max=0.404, avg=0.383, sd=0.012], skew [0.052 vs 0.057, 99.9% {0.355, 0.384, 0.404}] (wid=0.063 ws=0.036) (gid=0.368 gs=0.062)
    Clock network insertion delays are now [0.351ns, 0.404ns] average 0.383ns std.dev 0.012ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=3.942pF fall=3.929pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=3.937pF fall=3.923pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
      gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
      wire capacitance : top=0.000pF, trunk=0.570pF, leaf=3.162pF, total=3.732pF
      wire lengths   : top=0.000um, trunk=3477.972um, leaf=16423.926um, total=19901.898um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Reducing clock tree power 3':
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.096),top(nil), margined worst slew is leaf(0.103),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.351, max=0.409, avg=0.384, sd=0.013], skew [0.057 vs 0.057, 99.8% {0.355, 0.384, 0.409}] (wid=0.063 ws=0.036) (gid=0.368 gs=0.062)
    Clock network insertion delays are now [0.351ns, 0.409ns] average 0.384ns std.dev 0.013ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 4041.86 -> 4085}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
      gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
      wire capacitance : top=0.000pF, trunk=0.570pF, leaf=3.162pF, total=3.732pF
      wire lengths   : top=0.000um, trunk=3477.972um, leaf=16423.926um, total=19901.898um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after improving insertion delay:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.096),top(nil), margined worst slew is leaf(0.103),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.351, max=0.409, avg=0.384, sd=0.013], skew [0.057 vs 0.057, 99.8% {0.355, 0.384, 0.409}] (wid=0.063 ws=0.036) (gid=0.368 gs=0.062)
    Clock network insertion delays are now [0.351ns, 0.409ns] average 0.384ns std.dev 0.013ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
      gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
      wire capacitance : top=0.000pF, trunk=0.570pF, leaf=3.162pF, total=3.732pF
      wire lengths   : top=0.000um, trunk=3477.972um, leaf=16423.926um, total=19901.898um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after 'Improving insertion delay':
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.096),top(nil), margined worst slew is leaf(0.103),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.351, max=0.409, avg=0.384, sd=0.013], skew [0.057 vs 0.057, 99.8% {0.355, 0.384, 0.409}] (wid=0.063 ws=0.036) (gid=0.368 gs=0.062)
    Clock network insertion delays are now [0.351ns, 0.409ns] average 0.384ns std.dev 0.013ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 4041.86 -> 4085}
  Improving insertion delay done.
  Total capacitance is (rise=7.668pF fall=7.655pF), of which (rise=3.732pF fall=3.732pF) is wire, and (rise=3.937pF fall=3.923pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:54:41 mem=1490.5M) ***
Total net bbox length = 6.117e+05 (3.337e+05 2.781e+05) (ext = 7.911e+04)
Density distribution unevenness ratio = 0.487%
Move report: Detail placement moves 2082 insts, mean move: 5.04 um, max move: 61.20 um
	Max move on inst (FILLER_7193): (716.80, 119.80) --> (682.60, 146.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1490.5MB
Summary Report:
Instances move: 564 (out of 23876 movable)
Mean displacement: 5.37 um
Max displacement: 48.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1477_0) (716.8, 134.2) -> (681.4, 146.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 6.155e+05 (3.361e+05 2.793e+05) (ext = 7.911e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1490.5MB
*** Finished refinePlace (0:54:41 mem=1490.5M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:54:41 mem=1490.5M) ***
Total net bbox length = 6.155e+05 (3.361e+05 2.793e+05) (ext = 7.911e+04)
Density distribution unevenness ratio = 0.182%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1490.5MB
Summary Report:
Instances move: 0 (out of 27680 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.155e+05 (3.361e+05 2.793e+05) (ext = 7.911e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1490.5MB
*** Finished refinePlace (0:54:42 mem=1490.5M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        77 (unrouted=77, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 29905 (unrouted=0, trialRouted=29905, noStatus=0, routed=0, fixed=0)
(Not counting 4671 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=42045 and nets=34653 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1492.000M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 77 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 77 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 15:45:04 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 34651 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:23, elapsed time = 00:00:24, memory = 1178.53 (MB), peak = 1282.12 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 15:45:29 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 15:45:30 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1225         629       30008    89.54%
#  Metal 2        V        2479        1158       30008    29.95%
#  Metal 3        H        1312         542       30008    29.64%
#  Metal 4        V        2562        1075       30008    29.71%
#  Metal 5        H        1854           0       30008     0.35%
#  Metal 6        V        3637           0       30008    66.95%
#  Metal 7        H         461           0       30008     0.00%
#  Metal 8        V         909           0       30008     0.00%
#  --------------------------------------------------------------
#  Total                  14440      15.56%  240064    30.77%
#
#  77 nets (0.22%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1181.22 (MB), peak = 1282.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1215.04 (MB), peak = 1282.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.26 (MB), peak = 1282.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4671 (skipped).
#Total number of selected nets for routing = 77.
#Total number of unselected nets (but routable) for routing = 29905 (skipped).
#Total number of nets in the design = 34653.
#
#29905 skipped nets do not have any wires.
#77 routable nets have only global wires.
#77 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 77               0  
#------------------------------------------------
#        Total                 77               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 77                199           29706  
#-------------------------------------------------------------------
#        Total                 77                199           29706  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      0(0.00%)      0(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 77
#Total wire length = 20069 um.
#Total half perimeter of net bounding box = 9394 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 15 um.
#Total wire length on LAYER M3 = 12865 um.
#Total wire length on LAYER M4 = 7090 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 100 um.
#Total number of vias = 9452
#Up-Via Summary (total 9452):
#           
#-----------------------
#  Metal 1         3880
#  Metal 2         3401
#  Metal 3         2163
#  Metal 4            2
#  Metal 5            2
#  Metal 6            2
#  Metal 7            2
#-----------------------
#                  9452 
#
#Total number of involved priority nets 77
#Maximum src to sink distance for priority net 493.7
#Average of max src_to_sink distance for priority net 115.8
#Average of ave src_to_sink distance for priority net 71.6
#Max overcon = 4 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1215.91 (MB), peak = 1282.12 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.11 (MB), peak = 1282.12 (MB)
#Start Track Assignment.
#Done with 2625 horizontal wires in 1 hboxes and 1689 vertical wires in 2 hboxes.
#Done with 18 horizontal wires in 1 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 77
#Total wire length = 22094 um.
#Total half perimeter of net bounding box = 9394 um.
#Total wire length on LAYER M1 = 2121 um.
#Total wire length on LAYER M2 = 12 um.
#Total wire length on LAYER M3 = 12762 um.
#Total wire length on LAYER M4 = 7099 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 100 um.
#Total number of vias = 9452
#Up-Via Summary (total 9452):
#           
#-----------------------
#  Metal 1         3880
#  Metal 2         3401
#  Metal 3         2163
#  Metal 4            2
#  Metal 5            2
#  Metal 6            2
#  Metal 7            2
#-----------------------
#                  9452 
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1195.29 (MB), peak = 1282.12 (MB)
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:27
#Increased memory = 38.96 (MB)
#Total memory = 1195.32 (MB)
#Peak memory = 1282.12 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 10.5% of the total area was rechecked for DRC, and 45.5% required routing.
#    number of violations = 0
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1228.88 (MB), peak = 1282.12 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.96 (MB), peak = 1282.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 77
#Total wire length = 20653 um.
#Total half perimeter of net bounding box = 9394 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 912 um.
#Total wire length on LAYER M3 = 11789 um.
#Total wire length on LAYER M4 = 7848 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 1 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 10864
#Total number of multi-cut vias = 72 (  0.7%)
#Total number of single cut vias = 10792 ( 99.3%)
#Up-Via Summary (total 10864):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3797 ( 98.2%)        70 (  1.8%)       3867
#  Metal 2        3680 (100.0%)         0 (  0.0%)       3680
#  Metal 3        3309 (100.0%)         0 (  0.0%)       3309
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           0 (  0.0%)         2 (100.0%)          2
#  Metal 6           2 (100.0%)         0 (  0.0%)          2
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                10792 ( 99.3%)        72 (  0.7%)      10864 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = -2.08 (MB)
#Total memory = 1193.25 (MB)
#Peak memory = 1282.12 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = -2.08 (MB)
#Total memory = 1193.25 (MB)
#Peak memory = 1282.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:56
#Increased memory = 49.62 (MB)
#Total memory = 1179.80 (MB)
#Peak memory = 1282.12 (MB)
#Number of warnings = 70
#Total number of warnings = 70
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 15:46:00 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 77 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           9
        50.000     100.000          44
       100.000     150.000          12
       150.000     200.000           3
       200.000     250.000           1
       250.000     300.000           3
       300.000     350.000           1
       350.000     400.000           2
       400.000     450.000           1
       450.000     500.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          15
        0.000     10.000          20
       10.000     20.000          12
       20.000     30.000          14
       30.000     40.000           6
       40.000     50.000           1
       50.000     60.000           3
       60.000     70.000           3
       70.000     80.000           2
       80.000     90.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net ofifo_inst/CTS_59 (82 terminals)
    Guided length:  max path =    70.907um, total =   331.335um
    Routed length:  max path =   129.600um, total =   384.140um
    Deviation:      max path =    82.773%,  total =    15.937%

    Net ofifo_inst/col_idx_4__fifo_instance/CTS_10 (81 terminals)
    Guided length:  max path =    71.205um, total =   292.288um
    Routed length:  max path =   126.000um, total =   353.380um
    Deviation:      max path =    76.954%,  total =    20.902%

    Net ofifo_inst/col_idx_3__fifo_instance/CTS_13 (75 terminals)
    Guided length:  max path =    64.125um, total =   263.118um
    Routed length:  max path =   109.400um, total =   297.580um
    Deviation:      max path =    70.604%,  total =    13.098%

    Net ofifo_inst/col_idx_4__fifo_instance/CTS_12 (95 terminals)
    Guided length:  max path =    67.555um, total =   335.155um
    Routed length:  max path =   113.800um, total =   386.800um
    Deviation:      max path =    68.455%,  total =    15.409%

    Net ofifo_inst/col_idx_4__fifo_instance/CTS_11 (89 terminals)
    Guided length:  max path =    73.495um, total =   318.517um
    Routed length:  max path =   122.400um, total =   391.420um
    Deviation:      max path =    66.542%,  total =    22.888%

    Net ofifo_inst/col_idx_0__fifo_instance/CTS_11 (88 terminals)
    Guided length:  max path =    66.373um, total =   320.788um
    Routed length:  max path =   107.000um, total =   388.460um
    Deviation:      max path =    61.211%,  total =    21.096%

    Net ofifo_inst/CTS_63 (82 terminals)
    Guided length:  max path =    65.715um, total =   298.080um
    Routed length:  max path =   103.000um, total =   355.640um
    Deviation:      max path =    56.737%,  total =    19.310%

    Net ofifo_inst/col_idx_7__fifo_instance/CTS_7 (80 terminals)
    Guided length:  max path =    81.802um, total =   294.830um
    Routed length:  max path =   127.800um, total =   340.200um
    Deviation:      max path =    56.230%,  total =    15.389%

    Net mac_array_instance/CTS_50 (64 terminals)
    Guided length:  max path =    67.390um, total =   263.278um
    Routed length:  max path =   101.600um, total =   298.900um
    Deviation:      max path =    50.764%,  total =    13.530%

    Net CTS_60 (62 terminals)
    Guided length:  max path =    79.258um, total =   266.653um
    Routed length:  max path =   113.200um, total =   306.720um
    Deviation:      max path =    42.826%,  total =    15.026%

Set FIXED routing status on 77 net(s)
Set FIXED placed status on 76 instance(s)
Net route status summary:
  Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77)
  Non-clock: 29905 (unrouted=29905, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4671 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=868 numPGBlocks=1364 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 77  numPreroutedWires = 11261
[NR-eagl] Read numTotalNets=29982  numIgnoredNets=77
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 29905 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 184 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.520720e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 29721 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.15% H + 0.06% V. EstWL: 6.198174e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.19% H + 0.07% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 5.200000e+00um, number of vias: 95935
[NR-eagl] Layer2(M2)(V) length: 1.601938e+05um, number of vias: 125681
[NR-eagl] Layer3(M3)(H) length: 2.082507e+05um, number of vias: 14173
[NR-eagl] Layer4(M4)(V) length: 9.444627e+04um, number of vias: 5736
[NR-eagl] Layer5(M5)(H) length: 1.141159e+05um, number of vias: 3459
[NR-eagl] Layer6(M6)(V) length: 7.012414e+03um, number of vias: 3184
[NR-eagl] Layer7(M7)(H) length: 4.128139e+04um, number of vias: 3486
[NR-eagl] Layer8(M8)(V) length: 5.464391e+04um, number of vias: 0
[NR-eagl] Total length: 6.799496e+05um, number of vias: 251654
End of congRepair (cpu=0:00:01.2, real=0:00:02.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=42045 and nets=34653 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1447.980M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.081        0.080      0.990       0.010        0.010      0.997      0.987         1.008
    S->S Wire Len.       um        120.427      120.657      1.002     142.038      142.331      1.000      1.002         0.998
    S->S Wire Res.       Ohm       139.451      139.541      1.001     155.618      157.139      1.000      1.010         0.990
    S->S Wire Res./um    Ohm         1.505        1.401      0.931       1.029        0.780      0.992      0.753         1.308
    Total Wire Len.      um        154.261      154.686      1.003     207.346      208.307      1.000      1.005         0.995
    Trans. Time          ns          0.057        0.057      0.991       0.027        0.027      1.000      0.988         1.011
    Wire Cap.            fF         25.051       24.944      0.996      33.318       33.309      1.000      1.000         1.000
    Wire Cap./um         fF          0.155        0.148      0.959       0.076        0.068      0.988      0.892         1.094
    Wire Delay           ns          0.005        0.005      1.003       0.006        0.006      1.000      1.005         0.995
    Wire Skew            ns          0.004        0.004      1.004       0.007        0.007      1.000      1.010         0.990
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.072        0.073      1.015       0.015        0.015      0.992      1.002         0.983
    S->S Wire Len.       um        152.808      152.321      0.997     107.292      107.247      0.999      0.999         1.000
    S->S Wire Res.       Ohm       179.249      168.413      0.940     117.831      119.943      0.972      0.990         0.955
    S->S Wire Res./um    Ohm         1.309        1.241      0.949       0.358        0.452      0.872      1.100         0.691
    Total Wire Len.      um        399.691      404.167      1.011      90.179       88.595      0.999      0.982         1.017
    Trans. Time          ns          0.087        0.087      0.997       0.012        0.012      0.998      1.043         0.955
    Wire Cap.            fF         65.797       66.683      1.013      14.580       13.442      0.997      0.919         1.081
    Wire Cap./um         fF          0.165        0.166      1.006       0.001        0.005      0.432      1.602         0.116
    Wire Delay           ns          0.013        0.012      0.933       0.009        0.010      0.983      1.027         0.941
    Wire Skew            ns          0.010        0.009      0.893       0.003        0.004      0.748      0.788         0.709
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.091        0.089      0.987      0.008         0.008      0.989      0.980         0.999
    S->S Wire Len.       um         44.329       55.212      1.246     24.493        29.200      0.868      1.035         0.728
    S->S Wire Res.       Ohm        70.167       79.754      1.137     32.720        38.825      0.861      1.021         0.725
    S->S Wire Res./um    Ohm         1.689        1.505      0.891      0.371         0.222      0.827      0.495         1.380
    Total Wire Len.      um        252.676      263.766      1.044     66.995        71.749      0.992      1.062         0.926
    Trans. Time          ns          0.084        0.085      1.005      0.011         0.012      0.995      1.038         0.954
    Wire Cap.            fF         48.639       47.519      0.977     13.153        13.028      0.995      0.985         1.004
    Wire Cap./um         fF          0.192        0.180      0.937      0.010         0.006      0.923      0.608         1.399
    Wire Delay           ns          0.004        0.005      1.391      0.002         0.003      0.759      0.980         0.588
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                    Difference (%)
    ------------------------------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A12d92/I                                                   16.667
    CTS_cdb_BUF_CLOCK_NODE_UID_A12ffe/I                                                   -8.696
    mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A12c4d/I         6.250
    CTS_ccl_BUF_CLOCK_NODE_UID_A12da7/I                                                   -1.667
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A12da8/I                                -0.746
    ------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      6.400um        1.599         0.282         0.451
    M3                           810.190um    811.000um        1.599         0.282         0.451
    M4                           269.637um    265.400um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.409%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------------------------
    Route Sink Pin                                                             Difference (%)
    -----------------------------------------------------------------------------------------
    ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A12c52/I        80.769
    ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A12c62/I        79.487
    ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A12c48/I                                 65.263
    ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A12c6c/I        57.798
    ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A12c5d/I        53.846
    -----------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      13.800um       1.599         0.282         0.451
    M3                           1401.872um    1421.800um       1.599         0.282         0.451
    M4                            996.273um     890.600um       1.599         0.282         0.451
    M6                              0.000um       0.800um       1.599         0.277         0.442
    M7                              0.000um       0.400um       0.061         0.415         0.025
    M8                              0.000um      97.600um       0.061         0.406         0.025
    Preferred Layer Adherence     100.000%       95.357%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/CP       -620.000
    ofifo_inst/col_idx_2__fifo_instance/q5_reg_10_/CP       -614.286
    ofifo_inst/col_idx_4__fifo_instance/q5_reg_17_/CP       -581.250
    ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/CP       -541.176
    ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/CP       -505.556
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       5.200um       1.787         0.272         0.487
    M2                              0.000um     891.600um       1.599         0.282         0.451
    M3                           8238.811um    9556.400um       1.599         0.282         0.451
    M4                           8185.115um    6691.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       94.769%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       6          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    3712         98%       ER        79         91%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      45          1%        -         4          5%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      17          0%        -         4          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    3592        100%       ER        88        100%        ER         -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    3202        100%       ER       106         99%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089      -          -          -         1          1%          -        -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046      -          -          -         2        100%        ER         -          -         -
    M5-M6    VIA56_2cut_N        0.750    0.053    0.040      -          -          -         1         50%        R          -          -         -
    M5-M6    VIA56_2cut_S        0.750    0.053    0.040      -          -          -         1         50%          -        -          -         -
    M6-M7    VIA67_1cut          0.220    0.099    0.022      -          -          -         2        100%        ER         -          -         -
    M7-M8    VIA78_1cut          0.220    0.119    0.026      -          -          -         2        100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    The RC characteristics of the vias currently used for estimated routes are a poor match those for the vias used in routing.
    Consider setting the following to improve routing correlation:
    	set_ccopt_property generate_nanoroute_vias true
    	set_ccopt_property override_vias {{VIA12_1cut_V VIA23_1cut VIA34_1cut VIA45_1cut VIA56_2cut_N VIA67_1cut VIA78_1cut}}
    
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
      gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
      wire capacitance : top=0.000pF, trunk=0.575pF, leaf=3.089pF, total=3.663pF
      wire lengths   : top=0.000um, trunk=3507.800um, leaf=17144.800um, total=20652.600um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after routing clock trees:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.097),top(nil), margined worst slew is leaf(0.104),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.410, avg=0.383, sd=0.013], skew [0.063 vs 0.057*, 98.6% {0.355, 0.384, 0.410}] (wid=0.062 ws=0.036) (gid=0.372 gs=0.070)
    Clock network insertion delays are now [0.347ns, 0.410ns] average 0.383ns std.dev 0.013ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1586.57 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 1586.6M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=76, i=0, cg=0, l=0, total=76
      Rebuilding timing graph   cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.575pF, leaf=3.089pF, total=3.663pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3507.800um, leaf=17144.800um, total=20652.600um
      Rebuilding timing graph   sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=76, i=0, cg=0, l=0, total=76
        cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
        gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
        wire capacitance : top=0.000pF, trunk=0.575pF, leaf=3.089pF, total=3.663pF
        wire lengths   : top=0.000um, trunk=3507.800um, leaf=17144.800um, total=20652.600um
        sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
      Clock DAG net violations PostConditioning initial state:
        Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 58 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 77, tested: 77, violation detected: 1, cannot run: 1, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=76, i=0, cg=0, l=0, total=76
          cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
          gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
          wire capacitance : top=0.000pF, trunk=0.575pF, leaf=3.089pF, total=3.663pF
          wire lengths   : top=0.000um, trunk=3507.800um, leaf=17144.800um, total=20652.600um
          sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.104),trunk(0.097),top(nil), margined worst slew is leaf(0.104),trunk(0.097),top(nil)
          skew_group clk/CON: insertion delay [min=0.347, max=0.410, avg=0.383, sd=0.013], skew [0.063 vs 0.057*, 98.6% {0.355, 0.384, 0.410}] (wid=0.062 ws=0.036) (gid=0.372 gs=0.070)
        Clock network insertion delays are now [0.347ns, 0.410ns] average 0.383ns std.dev 0.013ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=42045 and nets=34653 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1457.770M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=76, i=0, cg=0, l=0, total=76
      Rebuilding timing graph   cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.575pF, leaf=3.089pF, total=3.663pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3507.800um, leaf=17144.800um, total=20652.600um
      Rebuilding timing graph   sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    PostConditioning done.
Net route status summary:
  Clock:        77 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=77)
  Non-clock: 29905 (unrouted=0, trialRouted=29905, noStatus=0, routed=0, fixed=0)
(Not counting 4671 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=76, i=0, cg=0, l=0, total=76
      cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
      gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
      wire capacitance : top=0.000pF, trunk=0.575pF, leaf=3.089pF, total=3.663pF
      wire lengths   : top=0.000um, trunk=3507.800um, leaf=17144.800um, total=20652.600um
      sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
    Clock DAG net violations after post-conditioning:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.097),top(nil), margined worst slew is leaf(0.104),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.347, max=0.410, avg=0.383, sd=0.013], skew [0.063 vs 0.057*, 98.6% {0.355, 0.384, 0.410}] (wid=0.062 ws=0.036) (gid=0.372 gs=0.070)
    Clock network insertion delays are now [0.347ns, 0.410ns] average 0.383ns std.dev 0.013ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         76      615.960
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             76      615.960
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3507.800
  Leaf      17144.800
  Total     20652.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.341    0.575    0.915
  Leaf     3.596    3.089    6.685
  Total    3.937    3.663    7.600
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  3731     3.596     0.001       0.001      0.001    0.037
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Top 10 violations
  --------------------------------------------------------------------------
  Capacitance    pF         1       0.000       0.000      [0.000]
  --------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.097               0.104
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.347     0.410     0.063    0.057*           0.036           0.012           0.383        0.013     98.6% {0.355, 0.384, 0.410}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  --------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.347    psum_mem_instance/CLK
  WC:setup.late    clk/CON       Max        0.410    mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
  --------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.347ns, 0.410ns] average 0.383ns std.dev 0.013ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=76, i=0, cg=0, l=0, total=76
  cell areas     : b=615.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=615.960um^2
  gate capacitance : top=0.000pF, trunk=0.341pF, leaf=3.596pF, total=3.937pF
  wire capacitance : top=0.000pF, trunk=0.575pF, leaf=3.089pF, total=3.663pF
  wire lengths   : top=0.000um, trunk=3507.800um, leaf=17144.800um, total=20652.600um
  sink capacitance : count=3731, total=3.596pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.037pF
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.104),trunk(0.097),top(nil), margined worst slew is leaf(0.104),trunk(0.097),top(nil)
  skew_group clk/CON: insertion delay [min=0.347, max=0.410, avg=0.383, sd=0.013], skew [0.063 vs 0.057*, 98.6% {0.355, 0.384, 0.410}] (wid=0.062 ws=0.036) (gid=0.372 gs=0.070)
Clock network insertion delays are now [0.347ns, 0.410ns] average 0.383ns std.dev 0.013ns
Logging CTS constraint violations... 
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,54.000), in power domain auto-default. Achieved capacitance of 0.084pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk/CON in half corner WC:setup.late. Achieved skew of 0.063ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1449.2M, totSessionCpu=0:55:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1449.2M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1642.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1642.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1656.96 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1657.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:55:58 mem=1657.0M)
** Profile ** Overall slacks :  cpu=0:00:04.4, mem=1657.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1657.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.642  |
|           TNS (ns):| -1109.2 |
|    Violating Paths:|  2546   |
|          All Paths:|  5626   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.472%
       (98.773% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1657.0M
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1529.4M, totSessionCpu=0:55:58 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27683

Instance distribution across the VT partitions:

 LVT : inst = 14292 (51.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14292 (51.6%)

 HVT : inst = 13388 (48.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 13388 (48.4%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1529.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1529.4M) ***
*** Starting optimizing excluded clock nets MEM= 1529.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1529.4M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.641
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in TNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 77 clock nets excluded from IPO operation.
*info: 77 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1109.186 Density 98.77
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.641|   -0.641|-1099.788|-1109.186|    98.77%|   0:00:00.0| 1681.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_14_/D  |
|  -0.641|   -0.641|-1095.284|-1104.682|    98.77%|   0:00:02.0| 1686.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_14_/D  |
|  -0.641|   -0.641|-1095.210|-1104.608|    98.77%|   0:00:01.0| 1688.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_14_/D  |
|  -0.641|   -0.641|-1095.084|-1104.482|    98.76%|   0:00:02.0| 1690.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_11_/D   |
|  -0.641|   -0.641|-1095.076|-1104.473|    98.76%|   0:00:02.0| 1690.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
|  -0.641|   -0.641|-1095.021|-1104.419|    98.76%|   0:00:01.0| 1690.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D   |
|  -0.641|   -0.641|-1094.988|-1104.385|    98.76%|   0:00:01.0| 1690.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
|  -0.641|   -0.641|-1094.887|-1104.285|    98.76%|   0:00:01.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_8_/D    |
|  -0.641|   -0.641|-1094.675|-1104.073|    98.75%|   0:00:01.0| 1693.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_7_/D    |
|  -0.641|   -0.641|-1094.428|-1103.826|    98.75%|   0:00:00.0| 1692.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
|  -0.641|   -0.641|-1094.428|-1103.826|    98.75%|   0:00:01.0| 1692.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_6_/D    |
|  -0.641|   -0.641|-1093.734|-1103.132|    98.75%|   0:00:01.0| 1692.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.641|   -0.641|-1093.731|-1103.129|    98.75%|   0:00:01.0| 1692.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_3_/D   |
|  -0.641|   -0.641|-1093.731|-1103.129|    98.75%|   0:00:00.0| 1692.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
|  -0.641|   -0.641|-1093.172|-1102.570|    98.75%|   0:00:01.0| 1730.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D    |
|  -0.641|   -0.641|-1093.106|-1102.504|    98.75%|   0:00:03.0| 1730.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[157]                           |
|  -0.641|   -0.641|-1093.106|-1102.504|    98.75%|   0:00:00.0| 1730.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_14_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.5 real=0:00:18.0 mem=1730.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.5 real=0:00:19.0 mem=1730.8M) ***
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1102.504 Density 98.75
*** Starting refinePlace (0:56:24 mem=1746.8M) ***
Total net bbox length = 6.153e+05 (3.360e+05 2.793e+05) (ext = 7.911e+04)
Density distribution unevenness ratio = 0.429%
Density distribution unevenness ratio = 0.361%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1746.8MB
Summary Report:
Instances move: 0 (out of 27594 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.153e+05 (3.360e+05 2.793e+05) (ext = 7.911e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1746.8MB
*** Finished refinePlace (0:56:24 mem=1746.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1746.8M)


Density : 0.9875
Max route overflow : 0.0019


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1746.8M) ***
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1102.504 Density 98.75
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 77 constrained nets 
Layer 7 has 184 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:20.4 real=0:00:21.0 mem=1746.8M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in WNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 77 clock nets excluded from IPO operation.
*info: 77 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.641 TNS Slack -1102.504 Density 98.75
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.641|   -0.641|-1093.106|-1102.504|    98.75%|   0:00:00.0| 1695.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_14_/D  |
|  -0.640|   -0.640|-1092.807|-1102.205|    98.74%|   0:00:04.0| 1699.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_14_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -7.273 } { -0.128 } { 133 } { 5030 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 39 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.429|   -0.429| -747.053| -789.977|    98.74%|   0:00:23.0| 1730.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -0.425|   -0.425| -746.952| -789.876|    98.73%|   0:00:00.0| 1730.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.425|   -0.425| -746.658| -789.583|    98.73%|   0:00:02.0| 1730.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.425|   -0.425| -746.626| -789.550|    98.73%|   0:00:00.0| 1730.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 31 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.303|   -0.473| -574.159| -635.372|    98.73%|   0:00:08.0| 1745.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.303|   -0.473| -574.159| -635.371|    98.73%|   0:00:00.0| 1745.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.0 real=0:00:37.0 mem=1745.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.473|   -0.473| -61.212| -635.371|    98.73%|   0:00:00.0| 1745.3M|   WC_VIEW|  default| out[149]                                           |
|  -0.473|   -0.473| -61.212| -635.371|    98.73%|   0:00:00.0| 1745.3M|   WC_VIEW|  default| out[149]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1745.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.3 real=0:00:37.0 mem=1745.3M) ***
** GigaOpt Optimizer WNS Slack -0.473 TNS Slack -635.371 Density 98.73
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.473  TNS Slack -635.371 Density 98.73
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.73%|        -|  -0.473|-635.371|   0:00:00.0| 1745.3M|
|    98.57%|       95|  -0.473|-635.004|   0:00:02.0| 1745.3M|
|    97.50%|     1883|  -0.473|-638.386|   0:00:12.0| 1745.3M|
|    97.50%|       16|  -0.473|-638.386|   0:00:00.0| 1745.3M|
|    97.50%|        1|  -0.473|-638.386|   0:00:00.0| 1745.3M|
|    97.50%|        0|  -0.473|-638.386|   0:00:00.0| 1745.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.473  TNS Slack -638.386 Density 97.50
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 147 constrained nets 
Layer 7 has 176 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.7) (real = 0:00:16.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:16, mem=1743.32M, totSessionCpu=0:57:19).
*** Starting refinePlace (0:57:19 mem=1759.3M) ***
Total net bbox length = 6.155e+05 (3.364e+05 2.791e+05) (ext = 7.911e+04)
Density distribution unevenness ratio = 0.808%
Density distribution unevenness ratio = 2.312%
Move report: Timing Driven Placement moves 41261 insts, mean move: 3.64 um, max move: 76.40 um
	Max move on inst (ofifo_inst/col_idx_4__fifo_instance/FE_USKC3316_CTS_10): (159.00, 73.00) --> (204.80, 42.40)
	Runtime: CPU: 0:00:09.1 REAL: 0:00:09.0 MEM: 1792.5MB
Density distribution unevenness ratio = 2.412%
Move report: Detail placement moves 37769 insts, mean move: 2.36 um, max move: 59.00 um
	Max move on inst (FILLER_11684): (70.00, 276.40) --> (84.00, 231.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1792.5MB
Summary Report:
Instances move: 27241 (out of 27564 movable)
Mean displacement: 4.37 um
Max displacement: 73.00 um (Instance: ofifo_inst/col_idx_4__fifo_instance/FE_USKC3316_CTS_10) (159, 73) -> (201.4, 42.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
Total net bbox length = 6.438e+05 (3.707e+05 2.732e+05) (ext = 7.913e+04)
Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 1792.5MB
*** Finished refinePlace (0:57:30 mem=1792.5M) ***
Finished re-routing un-routed nets (0:00:00.1 1792.5M)


Density : 0.9783
Max route overflow : 0.0019


*** Finish Physical Update (cpu=0:00:11.8 real=0:00:12.0 mem=1792.5M) ***
** GigaOpt Optimizer WNS Slack -0.473 TNS Slack -709.325 Density 97.83
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.373|   -0.473|-648.113| -709.325|    97.83%|   0:00:01.0| 1792.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.363|   -0.473|-643.742| -704.955|    97.83%|   0:00:00.0| 1792.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.352|   -0.473|-640.652| -701.864|    97.83%|   0:00:00.0| 1792.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.350|   -0.473|-639.939| -701.151|    97.83%|   0:00:02.0| 1778.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.349|   -0.473|-639.576| -700.788|    97.84%|   0:00:02.0| 1778.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
|  -0.349|   -0.473|-639.363| -700.575|    97.84%|   0:00:00.0| 1778.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_12_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 32 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.312|   -0.494|-556.377| -620.933|    97.83%|   0:00:08.0| 1779.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
|  -0.306|   -0.494|-561.626| -626.182|    97.81%|   0:00:01.0| 1779.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_10_/D   |
|  -0.306|   -0.494|-555.372| -619.928|    97.79%|   0:00:02.0| 1779.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_61_/D                                           |
|  -0.305|   -0.494|-553.417| -617.973|    97.79%|   0:00:01.0| 1781.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
|  -0.305|   -0.494|-553.321| -617.877|    97.79%|   0:00:00.0| 1781.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 30 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.300|   -0.494|-506.490| -571.046|    97.79%|   0:00:09.0| 1778.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_17_/D  |
|  -0.294|   -0.494|-505.825| -570.381|    97.79%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
|  -0.294|   -0.494|-503.355| -567.912|    97.78%|   0:00:05.0| 1778.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
|  -0.294|   -0.494|-503.241| -567.797|    97.78%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
|  -0.294|   -0.494|-502.567| -567.123|    97.73%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
|  -0.294|   -0.494|-502.481| -567.037|    97.72%|   0:00:01.0| 1778.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
|  -0.294|   -0.494|-502.475| -567.031|    97.72%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
|  -0.294|   -0.494|-502.475| -567.031|    97.72%|   0:00:00.0| 1778.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_51_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.4 real=0:00:33.0 mem=1778.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.494|   -0.494| -64.556| -567.031|    97.72%|   0:00:00.0| 1778.6M|   WC_VIEW|  default| out[149]                                           |
|  -0.494|   -0.494| -64.556| -567.031|    97.72%|   0:00:00.0| 1778.6M|   WC_VIEW|  default| out[149]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1778.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.8 real=0:00:33.0 mem=1778.6M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -567.031 Density 97.72
*** Starting refinePlace (0:58:03 mem=1778.6M) ***
Total net bbox length = 6.461e+05 (3.717e+05 2.744e+05) (ext = 7.913e+04)
Density distribution unevenness ratio = 1.301%
Density distribution unevenness ratio = 2.121%
Move report: Timing Driven Placement moves 40701 insts, mean move: 2.77 um, max move: 62.40 um
	Max move on inst (ofifo_inst/col_idx_3__fifo_instance/FE_USKC3388_CTS_13): (462.60, 11.80) --> (429.00, 40.60)
	Runtime: CPU: 0:00:08.9 REAL: 0:00:09.0 MEM: 1816.4MB
Density distribution unevenness ratio = 2.239%
Move report: Detail placement moves 38421 insts, mean move: 2.60 um, max move: 55.80 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7980_0): (13.80, 283.60) --> (21.00, 235.00)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1792.1MB
Summary Report:
Instances move: 26998 (out of 27619 movable)
Mean displacement: 3.64 um
Max displacement: 70.60 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U42) (18, 220.6) -> (12.2, 155.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 6.125e+05 (3.360e+05 2.765e+05) (ext = 7.917e+04)
Runtime: CPU: 0:00:12.1 REAL: 0:00:12.0 MEM: 1792.1MB
*** Finished refinePlace (0:58:15 mem=1792.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1792.1M)


Density : 0.9792
Max route overflow : 0.0019


*** Finish Physical Update (cpu=0:00:13.8 real=0:00:14.0 mem=1792.1M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -598.522 Density 97.92
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.399|   -0.494|-533.966| -598.522|    97.92%|   0:00:01.0| 1792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
|  -0.387|   -0.494|-532.446| -597.002|    97.92%|   0:00:00.0| 1792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
|  -0.379|   -0.494|-531.579| -596.135|    97.92%|   0:00:00.0| 1792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
|  -0.379|   -0.494|-540.549| -605.105|    97.92%|   0:00:01.0| 1792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1792.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.494|   -0.494| -64.556| -605.105|    97.92%|   0:00:00.0| 1792.1M|   WC_VIEW|  default| out[149]                                           |
|  -0.494|   -0.494| -64.556| -605.105|    97.92%|   0:00:00.0| 1792.1M|   WC_VIEW|  default| out[149]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1792.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1792.1M) ***
*** Starting refinePlace (0:58:19 mem=1792.1M) ***
Total net bbox length = 6.125e+05 (3.360e+05 2.765e+05) (ext = 7.917e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1792.1MB
Summary Report:
Instances move: 0 (out of 27620 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.125e+05 (3.360e+05 2.765e+05) (ext = 7.917e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1792.1MB
*** Finished refinePlace (0:58:19 mem=1792.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1792.1M)


Density : 0.9792
Max route overflow : 0.0019


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1792.1M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -605.105 Density 97.92
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 176 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:51 real=0:01:55 mem=1792.1M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in TNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -605.105 Density 97.92
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.379|   -0.494|-540.549| -605.105|    97.92%|   0:00:00.0| 1765.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
|  -0.371|   -0.494|-538.775| -603.331|    97.93%|   0:00:01.0| 1767.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
|  -0.371|   -0.494|-530.250| -594.806|    97.93%|   0:00:03.0| 1767.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_16_/D   |
|  -0.371|   -0.494|-530.240| -594.796|    97.93%|   0:00:00.0| 1767.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
|  -0.371|   -0.494|-529.613| -594.169|    97.93%|   0:00:01.0| 1767.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_12_/D  |
|  -0.371|   -0.494|-526.716| -591.272|    97.92%|   0:00:04.0| 1786.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.371|   -0.494|-526.697| -591.253|    97.92%|   0:00:01.0| 1786.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.371|   -0.494|-524.584| -589.140|    97.92%|   0:00:00.0| 1786.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.371|   -0.494|-523.438| -587.994|    97.85%|   0:00:03.0| 1786.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
|  -0.371|   -0.494|-522.737| -587.293|    97.79%|   0:00:06.0| 1786.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_27_/D                                           |
|  -0.371|   -0.494|-520.518| -585.074|    97.73%|   0:00:07.0| 1767.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.371|   -0.494|-520.345| -584.901|    97.72%|   0:00:00.0| 1767.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.371|   -0.494|-517.077| -581.633|    97.70%|   0:00:06.0| 1824.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.371|   -0.494|-517.002| -581.558|    97.69%|   0:00:01.0| 1824.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.371|   -0.494|-515.785| -580.341|    97.68%|   0:00:06.0| 1824.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
|  -0.371|   -0.494|-515.766| -580.323|    97.68%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
|  -0.371|   -0.494|-513.052| -577.608|    97.68%|   0:00:06.0| 1824.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -0.371|   -0.494|-513.036| -577.592|    97.68%|   0:00:00.0| 1824.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -0.371|   -0.494|-510.855| -575.411|    97.67%|   0:00:05.0| 1824.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -0.371|   -0.494|-510.244| -574.800|    97.67%|   0:00:04.0| 1824.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
|  -0.371|   -0.494|-510.115| -574.671|    97.68%|   0:00:04.0| 1824.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_27_/D                                           |
|  -0.371|   -0.494|-509.962| -574.518|    97.68%|   0:00:03.0| 1824.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_8_/D    |
|  -0.371|   -0.494|-509.278| -573.834|    97.68%|   0:00:02.0| 1824.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_12_/D   |
|  -0.371|   -0.494|-509.275| -573.831|    97.68%|   0:00:01.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_9_/D   |
|  -0.371|   -0.494|-509.065| -573.621|    97.68%|   0:00:01.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -0.371|   -0.494|-508.867| -573.423|    97.68%|   0:00:01.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_12_/D  |
|  -0.371|   -0.494|-508.824| -573.380|    97.68%|   0:00:01.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_/D    |
|  -0.371|   -0.494|-508.761| -573.317|    97.68%|   0:00:02.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_/D    |
|  -0.371|   -0.494|-508.757| -573.313|    97.68%|   0:00:02.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_18_/D  |
|  -0.371|   -0.494|-508.378| -572.934|    97.68%|   0:00:02.0| 1770.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_7_/D    |
|  -0.371|   -0.494|-508.175| -572.731|    97.68%|   0:00:08.0| 1770.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D   |
|  -0.371|   -0.494|-508.159| -572.715|    97.68%|   0:00:01.0| 1770.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D   |
|  -0.371|   -0.494|-507.965| -572.521|    97.68%|   0:00:04.0| 1789.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.371|   -0.494|-507.822| -572.378|    97.68%|   0:00:03.0| 1789.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
|  -0.371|   -0.494|-507.308| -571.864|    97.67%|   0:00:05.0| 1789.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_15_/D  |
|  -0.371|   -0.494|-507.299| -571.855|    97.67%|   0:00:00.0| 1789.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_15_/D  |
|  -0.371|   -0.494|-507.002| -571.558|    97.67%|   0:00:01.0| 1789.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_15_/D  |
|  -0.371|   -0.494|-507.001| -571.558|    97.67%|   0:00:02.0| 1789.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_/D   |
|  -0.371|   -0.494|-506.999| -571.555|    97.67%|   0:00:01.0| 1789.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_16_/D  |
|  -0.371|   -0.494|-506.896| -571.452|    97.67%|   0:00:06.0| 1789.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.371|   -0.494|-506.896| -571.452|    97.67%|   0:00:00.0| 1789.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:42 real=0:01:44 mem=1789.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:42 real=0:01:44 mem=1789.5M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -571.452 Density 97.67
*** Starting refinePlace (1:00:06 mem=1805.5M) ***
Total net bbox length = 6.124e+05 (3.360e+05 2.764e+05) (ext = 7.917e+04)
Density distribution unevenness ratio = 1.249%
Density distribution unevenness ratio = 2.162%
Move report: Timing Driven Placement moves 40651 insts, mean move: 2.82 um, max move: 54.20 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7979_0): (21.60, 235.00) --> (12.40, 280.00)
	Runtime: CPU: 0:00:08.3 REAL: 0:00:09.0 MEM: 1825.8MB
Density distribution unevenness ratio = 2.266%
Move report: Detail placement moves 38019 insts, mean move: 2.57 um, max move: 59.60 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7906_0): (56.00, 276.40) --> (74.20, 235.00)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 1825.8MB
Summary Report:
Instances move: 26908 (out of 27612 movable)
Mean displacement: 3.45 um
Max displacement: 88.60 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7980_0) (21, 235) -> (13.4, 316)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 6.080e+05 (3.348e+05 2.732e+05) (ext = 7.920e+04)
Runtime: CPU: 0:00:11.6 REAL: 0:00:12.0 MEM: 1825.8MB
*** Finished refinePlace (1:00:18 mem=1825.8M) ***
Finished re-routing un-routed nets (0:00:00.1 1825.8M)


Density : 0.9767
Max route overflow : 0.0019


*** Finish Physical Update (cpu=0:00:13.3 real=0:00:15.0 mem=1825.8M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -592.807 Density 97.67
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.419|   -0.494|-528.250| -592.807|    97.67%|   0:00:00.0| 1825.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
|  -0.413|   -0.494|-526.839| -591.395|    97.67%|   0:00:01.0| 1825.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
|  -0.405|   -0.494|-526.481| -591.037|    97.67%|   0:00:00.0| 1825.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
|  -0.405|   -0.494|-526.483| -591.039|    97.67%|   0:00:01.0| 1825.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
|  -0.405|   -0.494|-526.483| -591.039|    97.67%|   0:00:00.0| 1825.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_16_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:02.0 mem=1825.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:02.0 mem=1825.8M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -591.039 Density 97.67
*** Starting refinePlace (1:00:21 mem=1825.8M) ***
Total net bbox length = 6.080e+05 (3.348e+05 2.732e+05) (ext = 7.920e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1825.8MB
Summary Report:
Instances move: 0 (out of 27612 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.080e+05 (3.348e+05 2.732e+05) (ext = 7.920e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1825.8MB
*** Finished refinePlace (1:00:21 mem=1825.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1825.8M)


Density : 0.9767
Max route overflow : 0.0019


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1825.8M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -591.039 Density 97.67
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 184 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:58 real=0:02:02 mem=1825.8M) ***

End: GigaOpt Optimization in TNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=868 numPGBlocks=1364 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 77  numPreroutedWires = 11261
[NR-eagl] Read numTotalNets=29985  numIgnoredNets=77
[NR-eagl] There are 132 clock nets ( 132 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29776 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 132 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 184 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.547180e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 132 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.118000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 29592 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.25% H + 0.04% V. EstWL: 6.098364e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.22% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.31% H + 0.06% V
[NR-eagl] Layer1(M1)(F) length: 5.200000e+00um, number of vias: 95930
[NR-eagl] Layer2(M2)(V) length: 1.496098e+05um, number of vias: 121960
[NR-eagl] Layer3(M3)(H) length: 2.027265e+05um, number of vias: 15897
[NR-eagl] Layer4(M4)(V) length: 9.788392e+04um, number of vias: 6512
[NR-eagl] Layer5(M5)(H) length: 1.211683e+05um, number of vias: 3883
[NR-eagl] Layer6(M6)(V) length: 7.461104e+03um, number of vias: 3585
[NR-eagl] Layer7(M7)(H) length: 3.832679e+04um, number of vias: 3908
[NR-eagl] Layer8(M8)(V) length: 5.413836e+04um, number of vias: 0
[NR-eagl] Total length: 6.713200e+05um, number of vias: 251675
[NR-eagl] End Peak syMemory usage = 1623.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.36 seconds
Extraction called for design 'core' of instances=42048 and nets=31135 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1618.551M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1709.45 CPU=0:00:03.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1709.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6   |    22   |     6   |      6  |     0   |     0   |     0   |     0   | -0.48 |          0|          0|          0|  97.67  |            |           |
|     1   |     2   |     1   |      1  |     0   |     0   |     0   |     0   | -0.48 |          0|          0|          5|  97.67  |   0:00:00.0|    1785.8M|
|     1   |     2   |     1   |      1  |     0   |     0   |     0   |     0   | -0.48 |          0|          0|          0|  97.67  |   0:00:00.0|    1785.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 160 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1785.8M) ***

*** Starting refinePlace (1:00:34 mem=1817.8M) ***
Total net bbox length = 6.080e+05 (3.348e+05 2.732e+05) (ext = 7.920e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1817.8MB
Summary Report:
Instances move: 0 (out of 27612 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.080e+05 (3.348e+05 2.732e+05) (ext = 7.920e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1817.8MB
*** Finished refinePlace (1:00:34 mem=1817.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1817.8M)


Density : 0.9767
Max route overflow : 0.0031


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1817.8M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.413 -> -0.433 (bump = 0.02)
Begin: GigaOpt postEco optimization
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -605.454 Density 97.67
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.427|   -0.481|-540.393| -605.454|    97.67%|   0:00:00.0| 1801.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
|  -0.411|   -0.481|-540.414| -605.475|    97.67%|   0:00:02.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1799.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.481|   -0.481| -65.061| -605.475|    97.67%|   0:00:00.0| 1799.0M|   WC_VIEW|  default| out[149]                                           |
|  -0.481|   -0.481| -65.061| -605.475|    97.67%|   0:00:00.0| 1799.0M|   WC_VIEW|  default| out[149]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1799.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1799.0M) ***
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -605.475 Density 97.67
*** Starting refinePlace (1:00:40 mem=1799.0M) ***
Total net bbox length = 6.080e+05 (3.348e+05 2.732e+05) (ext = 7.920e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1799.0MB
Summary Report:
Instances move: 0 (out of 27612 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.080e+05 (3.348e+05 2.732e+05) (ext = 7.920e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1799.0MB
*** Finished refinePlace (1:00:40 mem=1799.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1799.0M)


Density : 0.9767
Max route overflow : 0.0031


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1799.0M) ***
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -605.475 Density 97.67
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 160 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1799.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.413 -> -0.418 (bump = 0.005)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -590.939 -> -605.375
Begin: GigaOpt TNS recovery
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -605.475 Density 97.67
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.411|   -0.481|-540.414| -605.475|    97.67%|   0:00:00.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
|  -0.411|   -0.481|-540.005| -605.066|    97.67%|   0:00:02.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_19_/D  |
|  -0.411|   -0.481|-538.273| -603.334|    97.67%|   0:00:00.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -0.411|   -0.481|-538.178| -603.240|    97.67%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
|  -0.411|   -0.481|-530.260| -595.322|    97.67%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
|  -0.411|   -0.481|-524.207| -589.269|    97.67%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_15_/D  |
|  -0.411|   -0.481|-522.102| -587.163|    97.68%|   0:00:02.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
|  -0.411|   -0.481|-521.001| -586.062|    97.68%|   0:00:02.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_10_/D  |
|  -0.411|   -0.481|-520.982| -586.044|    97.68%|   0:00:00.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_10_/D  |
|  -0.411|   -0.481|-517.742| -582.804|    97.68%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
|  -0.411|   -0.481|-517.424| -582.485|    97.68%|   0:00:02.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_19_/D                                           |
|  -0.411|   -0.481|-516.441| -581.502|    97.69%|   0:00:02.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_61_/D                                         |
|  -0.411|   -0.481|-513.818| -578.879|    97.69%|   0:00:02.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_58_/D                                         |
|  -0.411|   -0.481|-513.638| -578.700|    97.69%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
|  -0.411|   -0.481|-513.576| -578.637|    97.70%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
|  -0.411|   -0.481|-513.558| -578.619|    97.70%|   0:00:00.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_57_/D                                           |
|  -0.411|   -0.481|-513.521| -578.583|    97.70%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
|  -0.411|   -0.481|-513.480| -578.542|    97.70%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
|  -0.411|   -0.481|-513.410| -578.472|    97.70%|   0:00:00.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_48_/D                                         |
|  -0.411|   -0.481|-513.370| -578.431|    97.70%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -0.411|   -0.481|-513.331| -578.393|    97.70%|   0:00:00.0| 1799.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_45_/D                                           |
|  -0.411|   -0.481|-513.313| -578.375|    97.70%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
|  -0.411|   -0.481|-512.941| -578.002|    97.70%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_13_/D   |
|  -0.411|   -0.481|-512.896| -577.957|    97.70%|   0:00:00.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_7_/D    |
|  -0.411|   -0.481|-512.783| -577.844|    97.70%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_12_/D   |
|  -0.411|   -0.481|-512.453| -577.514|    97.71%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_16_/D   |
|  -0.411|   -0.481|-511.664| -576.725|    97.71%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_7_/D   |
|  -0.411|   -0.481|-511.570| -576.632|    97.71%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_6_/D   |
|  -0.411|   -0.481|-511.342| -576.404|    97.71%|   0:00:01.0| 1799.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_7_/D   |
|  -0.411|   -0.481|-511.210| -576.272|    97.71%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_4_/D   |
|  -0.411|   -0.481|-511.200| -576.262|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_4_/D   |
|  -0.411|   -0.481|-511.193| -576.254|    97.71%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D   |
|  -0.411|   -0.481|-511.192| -576.254|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.7 real=0:00:30.0 mem=1818.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.481|   -0.481| -65.061| -576.254|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  default| out[149]                                           |
|  -0.481|   -0.481| -65.062| -576.254|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  default| out[105]                                           |
|  -0.481|   -0.481| -65.061| -576.254|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  default| out[149]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1818.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.1 real=0:00:30.0 mem=1818.1M) ***
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -576.254 Density 97.71
*** Starting refinePlace (1:01:14 mem=1818.1M) ***
Total net bbox length = 6.082e+05 (3.349e+05 2.732e+05) (ext = 7.920e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1818.1MB
Summary Report:
Instances move: 0 (out of 27609 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.082e+05 (3.349e+05 2.732e+05) (ext = 7.920e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1818.1MB
*** Finished refinePlace (1:01:14 mem=1818.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1818.1M)


Density : 0.9771
Max route overflow : 0.0031


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1818.1M) ***
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -576.253 Density 97.71
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 160 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:30.4 real=0:00:31.0 mem=1818.1M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.170%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
*info: 77 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -576.253 Density 97.71
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.411|   -0.481|-511.191| -576.253|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
|  -0.411|   -0.481|-511.146| -576.208|    97.71%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_19_/D   |
|  -0.411|   -0.481|-511.116| -576.177|    97.71%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_17_/D                                           |
|  -0.411|   -0.481|-511.116| -576.177|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
|  -0.411|   -0.481|-511.116| -576.177|    97.71%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.411|   -0.481|-511.116| -576.177|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=1818.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.481|   -0.481| -65.061| -576.177|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  default| out[149]                                           |
|  -0.481|   -0.481| -65.062| -576.177|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  default| out[105]                                           |
|  -0.481|   -0.481| -65.061| -576.177|    97.71%|   0:00:00.0| 1818.1M|   WC_VIEW|  default| out[149]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1818.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1818.1M) ***
** GigaOpt Optimizer WNS Slack -0.481 TNS Slack -576.177 Density 97.71
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 160 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=1818.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:05:29, real = 0:05:43, mem = 1637.2M, totSessionCpu=1:01:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=1637.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1637.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1645.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1645.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.481  | -0.411  | -0.481  |
|           TNS (ns):|-576.180 |-511.118 | -65.062 |
|    Violating Paths:|  2958   |  2798   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.409%
       (97.710% with Fillers)
Routing Overflow: 0.31% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1645.2M
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1317.93MB/1317.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1317.93MB/1317.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1317.93MB/1317.93MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT)
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT): 10%
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT): 20%
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT): 30%
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT): 40%
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT): 50%
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT): 60%
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT): 70%
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT): 80%
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT): 90%

Finished Levelizing
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT)

Starting Activity Propagation
2025-Mar-21 15:51:59 (2025-Mar-21 22:51:59 GMT)
2025-Mar-21 15:52:00 (2025-Mar-21 22:52:00 GMT): 10%
2025-Mar-21 15:52:00 (2025-Mar-21 22:52:00 GMT): 20%

Finished Activity Propagation
2025-Mar-21 15:52:00 (2025-Mar-21 22:52:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1318.74MB/1318.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 15:52:00 (2025-Mar-21 22:52:00 GMT)
 ... Calculating switching power
2025-Mar-21 15:52:00 (2025-Mar-21 22:52:00 GMT): 10%
2025-Mar-21 15:52:01 (2025-Mar-21 22:52:01 GMT): 20%
2025-Mar-21 15:52:01 (2025-Mar-21 22:52:01 GMT): 30%
2025-Mar-21 15:52:01 (2025-Mar-21 22:52:01 GMT): 40%
2025-Mar-21 15:52:01 (2025-Mar-21 22:52:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 15:52:01 (2025-Mar-21 22:52:01 GMT): 60%
2025-Mar-21 15:52:02 (2025-Mar-21 22:52:02 GMT): 70%
2025-Mar-21 15:52:03 (2025-Mar-21 22:52:03 GMT): 80%
2025-Mar-21 15:52:03 (2025-Mar-21 22:52:03 GMT): 90%

Finished Calculating power
2025-Mar-21 15:52:04 (2025-Mar-21 22:52:04 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1318.74MB/1318.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1318.74MB/1318.74MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1318.74MB/1318.74MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 15:52:04 (2025-Mar-21 22:52:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       76.18432278 	   61.3049%
Total Switching Power:      46.62998386 	   37.5228%
Total Leakage Power:         1.45690142 	    1.1724%
Total Power:               124.27120860
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         34.62       2.408       0.231       37.26       29.98
Macro                                  0       1.513      0.1812       1.694       1.363
IO                                     0           0           0           0           0
Combinational                      36.84       36.26       1.012       74.11       59.64
Clock (Combinational)              4.719        6.45      0.0323        11.2       9.014
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              76.18       46.63       1.457       124.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      76.18       46.63       1.457       124.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.719        6.45      0.0323        11.2       9.014
-----------------------------------------------------------------------------------------
Total                              4.719        6.45      0.0323        11.2       9.014
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	      1.34
* 		Highest Leakage Power: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U255 (FA1D4): 	 0.0002647
* 		Total Cap: 	2.21509e-10 F
* 		Total instances in design: 42045
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14362
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1319.00MB/1319.00MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.481  TNS Slack -576.177 Density 97.71
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.71%|        -|  -0.481|-576.177|   0:00:00.0| 1794.0M|
|    97.71%|        0|  -0.481|-576.177|   0:00:04.0| 1794.0M|
|    97.71%|        0|  -0.481|-576.177|   0:00:13.0| 1794.0M|
|    97.57%|      156|  -0.481|-562.299|   0:00:24.0| 1788.3M|
|    97.57%|        4|  -0.481|-562.299|   0:00:01.0| 1788.3M|
|    97.34%|     1477|  -0.481|-559.794|   0:00:12.0| 1791.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.481  TNS Slack -559.794 Density 97.34
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 160 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:55.2) (real = 0:00:55.0) **
Executing incremental physical updates
*** Starting refinePlace (1:02:24 mem=1756.6M) ***
Total net bbox length = 6.053e+05 (3.349e+05 2.704e+05) (ext = 7.920e+04)
Density distribution unevenness ratio = 1.320%
Density distribution unevenness ratio = 2.033%
Move report: Timing Driven Placement moves 40259 insts, mean move: 2.60 um, max move: 65.20 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_8370_0): (22.20, 330.40) --> (29.80, 272.80)
	Runtime: CPU: 0:00:08.4 REAL: 0:00:09.0 MEM: 1756.6MB
Density distribution unevenness ratio = 2.121%
Move report: Detail placement moves 36888 insts, mean move: 1.71 um, max move: 39.40 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_9901_0): (15.40, 269.20) --> (18.80, 305.20)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1756.6MB
Summary Report:
Instances move: 26530 (out of 27407 movable)
Mean displacement: 3.03 um
Max displacement: 87.00 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U566) (62.4, 233.2) -> (47.4, 305.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 6.278e+05 (3.638e+05 2.640e+05) (ext = 7.923e+04)
Runtime: CPU: 0:00:09.9 REAL: 0:00:10.0 MEM: 1756.6MB
*** Finished refinePlace (1:02:33 mem=1756.6M) ***
Running DRV recovery as an increase was found in the number of tran violations from 1 to 2.
Include MVT Delays for Hold Opt
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    16   |   201   |     7   |      7  |     0   |     0   |     0   |     0   | -0.48 |          0|          0|          0|  97.34  |            |           |
|     9   |    94   |     4   |      4  |     0   |     0   |     0   |     0   | -0.48 |          0|          0|         11|  97.34  |   0:00:00.0|    1775.7M|
|     2   |     4   |     2   |      2  |     0   |     0   |     0   |     0   | -0.48 |          0|          0|          0|  97.34  |   0:00:01.0|    1775.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 160 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1775.7M) ***

*** Starting refinePlace (1:02:39 mem=1791.7M) ***
Total net bbox length = 6.278e+05 (3.638e+05 2.640e+05) (ext = 7.923e+04)
Density distribution unevenness ratio = 1.446%
Density distribution unevenness ratio = 1.390%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1798.4MB
Summary Report:
Instances move: 0 (out of 27407 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.278e+05 (3.638e+05 2.640e+05) (ext = 7.923e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1798.4MB
*** Finished refinePlace (1:02:40 mem=1798.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1798.4M)


Density : 0.9734
Max route overflow : 0.0031


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1798.4M) ***
Checking setup slack degradation ...
*** Starting refinePlace (1:02:41 mem=1763.3M) ***
Total net bbox length = 6.278e+05 (3.638e+05 2.640e+05) (ext = 7.923e+04)
Density distribution unevenness ratio = 1.446%
Density distribution unevenness ratio = 1.390%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1763.3MB
Summary Report:
Instances move: 0 (out of 27407 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.278e+05 (3.638e+05 2.640e+05) (ext = 7.923e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1763.3MB
*** Finished refinePlace (1:02:42 mem=1763.3M) ***
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.481|   -0.481|-546.034| -546.034|    97.34%|   0:00:00.0| 1797.7M|   WC_VIEW|  default| out[149]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1797.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1797.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 160 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1436.75MB/1436.75MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1436.75MB/1436.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1436.75MB/1436.75MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT)
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT): 10%
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT): 20%
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT): 30%
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT): 40%
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT): 50%
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT): 60%
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT): 70%
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT): 80%
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT): 90%

Finished Levelizing
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT)

Starting Activity Propagation
2025-Mar-21 15:53:23 (2025-Mar-21 22:53:23 GMT)
2025-Mar-21 15:53:24 (2025-Mar-21 22:53:24 GMT): 10%
2025-Mar-21 15:53:24 (2025-Mar-21 22:53:24 GMT): 20%

Finished Activity Propagation
2025-Mar-21 15:53:24 (2025-Mar-21 22:53:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1437.17MB/1437.17MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 15:53:25 (2025-Mar-21 22:53:25 GMT)
 ... Calculating switching power
2025-Mar-21 15:53:25 (2025-Mar-21 22:53:25 GMT): 10%
2025-Mar-21 15:53:25 (2025-Mar-21 22:53:25 GMT): 20%
2025-Mar-21 15:53:25 (2025-Mar-21 22:53:25 GMT): 30%
2025-Mar-21 15:53:25 (2025-Mar-21 22:53:25 GMT): 40%
2025-Mar-21 15:53:25 (2025-Mar-21 22:53:25 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 15:53:25 (2025-Mar-21 22:53:25 GMT): 60%
2025-Mar-21 15:53:26 (2025-Mar-21 22:53:26 GMT): 70%
2025-Mar-21 15:53:27 (2025-Mar-21 22:53:27 GMT): 80%
2025-Mar-21 15:53:27 (2025-Mar-21 22:53:27 GMT): 90%

Finished Calculating power
2025-Mar-21 15:53:28 (2025-Mar-21 22:53:28 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1437.17MB/1437.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1437.17MB/1437.17MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1437.17MB/1437.17MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 15:53:28 (2025-Mar-21 22:53:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       75.89274906 	   61.4824%
Total Switching Power:      46.10300211 	   37.3491%
Total Leakage Power:         1.44243765 	    1.1686%
Total Power:               123.43818933
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         34.62       2.381       0.231       37.24       30.17
Macro                                  0       1.513      0.1812       1.694       1.373
IO                                     0           0           0           0           0
Combinational                      36.55       35.77       0.998       73.32        59.4
Clock (Combinational)              4.719       6.437      0.0323       11.19       9.064
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              75.89        46.1       1.442       123.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      75.89        46.1       1.442       123.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.719       6.437      0.0323       11.19       9.064
-----------------------------------------------------------------------------------------
Total                              4.719       6.437      0.0323       11.19       9.064
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	      1.34
* 		Highest Leakage Power: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U255 (FA1D4): 	 0.0002647
* 		Total Cap: 	2.18739e-10 F
* 		Total instances in design: 41843
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14362
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1437.17MB/1437.17MB)

*** Finished Leakage Power Optimization (cpu=0:01:23, real=0:01:23, mem=1638.16M, totSessionCpu=1:02:51).
Extraction called for design 'core' of instances=41843 and nets=30930 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1619.551M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1697.59 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1697.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.27MB/1331.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.29MB/1331.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.29MB/1331.29MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 15:53:35 (2025-Mar-21 22:53:35 GMT)
2025-Mar-21 15:53:35 (2025-Mar-21 22:53:35 GMT): 10%
2025-Mar-21 15:53:36 (2025-Mar-21 22:53:36 GMT): 20%

Finished Activity Propagation
2025-Mar-21 15:53:36 (2025-Mar-21 22:53:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1331.78MB/1331.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 15:53:36 (2025-Mar-21 22:53:36 GMT)
 ... Calculating switching power
2025-Mar-21 15:53:36 (2025-Mar-21 22:53:36 GMT): 10%
2025-Mar-21 15:53:36 (2025-Mar-21 22:53:36 GMT): 20%
2025-Mar-21 15:53:36 (2025-Mar-21 22:53:36 GMT): 30%
2025-Mar-21 15:53:36 (2025-Mar-21 22:53:36 GMT): 40%
2025-Mar-21 15:53:37 (2025-Mar-21 22:53:37 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 15:53:37 (2025-Mar-21 22:53:37 GMT): 60%
2025-Mar-21 15:53:38 (2025-Mar-21 22:53:38 GMT): 70%
2025-Mar-21 15:53:38 (2025-Mar-21 22:53:38 GMT): 80%
2025-Mar-21 15:53:39 (2025-Mar-21 22:53:39 GMT): 90%

Finished Calculating power
2025-Mar-21 15:53:39 (2025-Mar-21 22:53:39 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1331.78MB/1331.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.78MB/1331.78MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1331.78MB/1331.78MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 15:53:39 (2025-Mar-21 22:53:39 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       75.89308747 	   61.4825%
Total Switching Power:      46.10300211 	   37.3490%
Total Leakage Power:         1.44243765 	    1.1685%
Total Power:               123.43852773
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         34.62       2.381       0.231       37.24       30.17
Macro                                  0       1.513      0.1812       1.694       1.373
IO                                     0           0           0           0           0
Combinational                      36.55       35.77       0.998       73.32        59.4
Clock (Combinational)              4.719       6.437      0.0323       11.19       9.064
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              75.89        46.1       1.442       123.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      75.89        46.1       1.442       123.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.719       6.437      0.0323       11.19       9.064
-----------------------------------------------------------------------------------------
Total                              4.719       6.437      0.0323       11.19       9.064
-----------------------------------------------------------------------------------------
Total leakage power = 1.44244 mW
Cell usage statistics:  
Library tcbn65gpluswc , 41840 cells ( 100.000000%) , 1.44244 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1332.46MB/1332.46MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:10, real = 0:07:25, mem = 1638.2M, totSessionCpu=1:03:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=1638.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1638.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1648.2M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1640.2M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1640.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.481  | -0.352  | -0.481  |
|           TNS (ns):|-546.713 |-481.651 | -65.062 |
|    Violating Paths:|  2877   |  2717   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.037   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.038%
       (97.339% with Fillers)
Routing Overflow: 0.31% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1640.2M
**optDesign ... cpu = 0:07:12, real = 0:07:27, mem = 1638.2M, totSessionCpu=1:03:04 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
*** Message Summary: 23 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:08:52, real = 0:09:12, mem = 1568.1M, totSessionCpu=1:03:04 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1574.1M, totSessionCpu=1:03:06 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1574.1M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 398, Num usable cells 621
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 398, Num usable cells 621
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:03:06 mem=1574.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:00:10.5 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:00:10.6 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [46348 node(s), 74315 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:00:12.4 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:08.1 real=0:00:09.0 totSessionCpu=1:03:15 mem=1574.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1574.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1582.1M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1582.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1582.1M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1582.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.481  | -0.352  | -0.481  |
|           TNS (ns):|-546.713 |-481.651 | -65.062 |
|    Violating Paths:|  2877   |  2717   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.331  | -0.143  | -0.331  |
|           TNS (ns):|-381.395 | -6.768  |-377.729 |
|    Violating Paths:|  2772   |   184   |  2681   |
|          All Paths:|  5030   |  5006   |  3728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.037   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.038%
       (97.339% with Fillers)
Routing Overflow: 0.31% H and 0.06% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1579.1M, totSessionCpu=1:03:18 **
*info: Run optDesign holdfix with 1 thread.
Info: 77 nets with fixed/cover wires excluded.
Info: 209 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:11.7 real=0:00:13.0 totSessionCpu=1:03:18 mem=1813.5M density=97.339% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3308
      TNS :    -381.3950
      #VP :         2772
  Density :      97.339%
------------------------------------------------------------------------------------------
 cpu=0:00:12.1 real=0:00:13.0 totSessionCpu=1:03:19 mem=1813.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3308
      TNS :    -381.3950
      #VP :         2772
  Density :      97.339%
------------------------------------------------------------------------------------------
 cpu=0:00:12.2 real=0:00:13.0 totSessionCpu=1:03:19 mem=1813.5M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=1:03:19 mem=1813.5M density=97.339% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3362 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:12.5 real=0:00:14.0 totSessionCpu=1:03:19 mem=1813.5M density=97.339%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:15, mem = 1639.8M, totSessionCpu=1:03:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=1639.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1639.8M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:17.8 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-3:0-1.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.2, mem=1647.8M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1637.8M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1637.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.481  | -0.352  | -0.481  |
|           TNS (ns):|-546.713 |-481.651 | -65.062 |
|    Violating Paths:|  2877   |  2717   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.331  | -0.143  | -0.331  |
|           TNS (ns):|-381.395 | -6.768  |-377.729 |
|    Violating Paths:|  2772   |   184   |  2681   |
|          All Paths:|  5030   |  5006   |  3728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.037   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.038%
       (97.339% with Fillers)
Routing Overflow: 0.31% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1637.8M
**optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 1635.8M, totSessionCpu=1:03:26 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.8084 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 326 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1635.8M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.89 (MB), peak = 1451.62 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1573.3M, init mem=1573.3M)
*info: Placed = 41843          (Fixed = 74)
*info: Unplaced = 0           
Placement Density:97.34%(156659/160943)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1573.3M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (77) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1573.3M) ***
#Start route 209 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 15:54:30 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 connects to NET mac_array_instance/CTS_62 at location ( 346.100 296.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_ connects to NET mac_array_instance/CTS_59 at location ( 448.900 235.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ connects to NET mac_array_instance/CTS_59 at location ( 481.500 236.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_ connects to NET mac_array_instance/CTS_59 at location ( 481.700 235.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ connects to NET mac_array_instance/CTS_59 at location ( 483.900 232.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ connects to NET mac_array_instance/CTS_59 at location ( 485.500 228.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_ connects to NET mac_array_instance/CTS_59 at location ( 481.100 227.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_ connects to NET mac_array_instance/CTS_59 at location ( 447.300 232.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_ connects to NET mac_array_instance/CTS_59 at location ( 445.100 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_ connects to NET mac_array_instance/CTS_59 at location ( 443.900 228.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_ connects to NET mac_array_instance/CTS_59 at location ( 443.700 227.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_ connects to NET mac_array_instance/CTS_59 at location ( 447.100 225.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_ connects to NET mac_array_instance/CTS_59 at location ( 442.100 223.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ connects to NET mac_array_instance/CTS_59 at location ( 444.500 221.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_ connects to NET mac_array_instance/CTS_59 at location ( 440.900 217.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_ connects to NET mac_array_instance/CTS_59 at location ( 439.900 216.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ connects to NET mac_array_instance/CTS_59 at location ( 434.100 216.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_ connects to NET mac_array_instance/CTS_59 at location ( 437.100 219.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_ connects to NET mac_array_instance/CTS_59 at location ( 432.500 219.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_ connects to NET mac_array_instance/CTS_59 at location ( 434.300 223.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_57 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_57 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_55 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 30928 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1267.87 (MB), peak = 1451.62 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 593.320 54.110 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 652.920 136.910 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 648.920 136.910 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 645.920 142.290 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 640.720 135.090 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 644.520 133.310 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 645.120 129.710 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 647.920 138.690 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 652.120 140.510 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 644.320 136.910 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 649.720 133.310 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 649.520 131.490 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 596.945 135.070 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 686.495 266.500 ) on M1 for NET CTS_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 618.695 203.500 ) on M1 for NET CTS_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 183.320 113.490 ) on M1 for NET CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 162.920 84.690 ) on M1 for NET CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 171.520 109.890 ) on M1 for NET CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 186.120 115.310 ) on M1 for NET CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 179.120 117.090 ) on M1 for NET CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#69 routed nets are extracted.
#    69 (0.22%) extracted nets are partially routed.
#8 routed nets are imported.
#132 (0.43%) nets are without wires.
#30721 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 30930.
#
#Number of eco nets is 69
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 15:54:38 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 15:54:38 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1225         629       30008    89.36%
#  Metal 2        V        2479        1158       30008    29.95%
#  Metal 3        H        1312         542       30008    29.64%
#  Metal 4        V        2562        1075       30008    29.71%
#  Metal 5        H        1854           0       30008     0.35%
#  Metal 6        V        3637           0       30008    66.95%
#  Metal 7        H         461           0       30008     0.00%
#  Metal 8        V         909           0       30008     0.00%
#  --------------------------------------------------------------
#  Total                  14440      15.56%  240064    30.74%
#
#  209 nets (0.68%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1272.18 (MB), peak = 1451.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1310.64 (MB), peak = 1451.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.68 (MB), peak = 1451.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1150 (skipped).
#Total number of nets with skipped attribute = 29571 (skipped).
#Total number of routable nets = 209.
#Total number of nets in the design = 30930.
#
#201 routable nets have only global wires.
#8 routable nets have only detail routed wires.
#29571 skipped nets have only detail routed wires.
#201 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                201               0  
#------------------------------------------------
#        Total                201               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                209                185           29386  
#-------------------------------------------------------------------
#        Total                209                185           29386  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 27522 um.
#Total half perimeter of net bounding box = 10305 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 523 um.
#Total wire length on LAYER M3 = 15655 um.
#Total wire length on LAYER M4 = 11094 um.
#Total wire length on LAYER M5 = 150 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 1 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 11731
#Total number of multi-cut vias = 43 (  0.4%)
#Total number of single cut vias = 11688 ( 99.6%)
#Up-Via Summary (total 11731):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        4055 ( 99.0%)        41 (  1.0%)       4096
#  Metal 2        3701 (100.0%)         0 (  0.0%)       3701
#  Metal 3        3834 (100.0%)         0 (  0.0%)       3834
#  Metal 4          94 (100.0%)         0 (  0.0%)         94
#  Metal 5           0 (  0.0%)         2 (100.0%)          2
#  Metal 6           2 (100.0%)         0 (  0.0%)          2
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                11688 ( 99.6%)        43 (  0.4%)      11731 
#
#Total number of involved priority nets 201
#Maximum src to sink distance for priority net 511.3
#Average of max src_to_sink distance for priority net 49.6
#Average of ave src_to_sink distance for priority net 29.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1311.18 (MB), peak = 1451.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.45 (MB), peak = 1451.62 (MB)
#Start Track Assignment.
#Done with 1453 horizontal wires in 1 hboxes and 802 vertical wires in 2 hboxes.
#Done with 24 horizontal wires in 1 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 28572 um.
#Total half perimeter of net bounding box = 10305 um.
#Total wire length on LAYER M1 = 1090 um.
#Total wire length on LAYER M2 = 525 um.
#Total wire length on LAYER M3 = 15535 um.
#Total wire length on LAYER M4 = 11141 um.
#Total wire length on LAYER M5 = 182 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 1 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 11419
#Total number of multi-cut vias = 43 (  0.4%)
#Total number of single cut vias = 11376 ( 99.6%)
#Up-Via Summary (total 11419):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3909 ( 99.0%)        41 (  1.0%)       3950
#  Metal 2        3553 (100.0%)         0 (  0.0%)       3553
#  Metal 3        3822 (100.0%)         0 (  0.0%)       3822
#  Metal 4          88 (100.0%)         0 (  0.0%)         88
#  Metal 5           0 (  0.0%)         2 (100.0%)          2
#  Metal 6           2 (100.0%)         0 (  0.0%)          2
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                11376 ( 99.6%)        43 (  0.4%)      11419 
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1291.47 (MB), peak = 1451.62 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 30.96 (MB)
#Total memory = 1291.47 (MB)
#Peak memory = 1451.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 9.5% of the total area was rechecked for DRC, and 45.2% required routing.
#    number of violations = 0
#41769 out of 41843 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1358.96 (MB), peak = 1451.62 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1295.41 (MB), peak = 1451.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 23992 um.
#Total half perimeter of net bounding box = 10305 um.
#Total wire length on LAYER M1 = 13 um.
#Total wire length on LAYER M2 = 3565 um.
#Total wire length on LAYER M3 = 12817 um.
#Total wire length on LAYER M4 = 7491 um.
#Total wire length on LAYER M5 = 8 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 1 um.
#Total wire length on LAYER M8 = 98 um.
#Total number of vias = 9883
#Total number of multi-cut vias = 196 (  2.0%)
#Total number of single cut vias = 9687 ( 98.0%)
#Up-Via Summary (total 9883):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3950 ( 95.3%)       194 (  4.7%)       4144
#  Metal 2        3568 (100.0%)         0 (  0.0%)       3568
#  Metal 3        2159 (100.0%)         0 (  0.0%)       2159
#  Metal 4           6 (100.0%)         0 (  0.0%)          6
#  Metal 5           0 (  0.0%)         2 (100.0%)          2
#  Metal 6           2 (100.0%)         0 (  0.0%)          2
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 9687 ( 98.0%)       196 (  2.0%)       9883 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:40
#Elapsed time = 00:00:41
#Increased memory = 2.20 (MB)
#Total memory = 1293.68 (MB)
#Peak memory = 1451.62 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = 2.20 (MB)
#Total memory = 1293.68 (MB)
#Peak memory = 1451.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:51
#Increased memory = 0.34 (MB)
#Total memory = 1258.28 (MB)
#Peak memory = 1451.62 (MB)
#Number of warnings = 84
#Total number of warnings = 155
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 15:55:21 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 15:55:21 2025
#
#Generating timing data, please wait...
#29908 total nets, 209 already routed, 209 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1651.95 CPU=0:00:03.5 REAL=0:00:04.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1211.57 (MB), peak = 1451.62 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_8084.tif.gz ...
#Read in timing information for 331 ports, 27481 instances from timing file .timing_file_8084.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 30928 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#185/29780 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1156.68 (MB), peak = 1451.62 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 15:55:33 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 15:55:33 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1225         629       30008    89.36%
#  Metal 2        V        2479        1158       30008    29.95%
#  Metal 3        H        1312         542       30008    29.64%
#  Metal 4        V        2562        1075       30008    29.71%
#  Metal 5        H        1854           0       30008     0.35%
#  Metal 6        V        3637           0       30008    66.95%
#  Metal 7        H         461           0       30008     0.00%
#  Metal 8        V         909           0       30008     0.00%
#  --------------------------------------------------------------
#  Total                  14440      15.56%  240064    30.74%
#
#  209 nets (0.68%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1160.48 (MB), peak = 1451.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.92 (MB), peak = 1451.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1268.20 (MB), peak = 1451.62 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1292.03 (MB), peak = 1451.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1150 (skipped).
#Total number of routable nets = 29780.
#Total number of nets in the design = 30930.
#
#29571 routable nets have only global wires.
#209 routable nets have only detail routed wires.
#185 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#209 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                185           29386  
#------------------------------------------------
#        Total                185           29386  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                209                185           29386  
#-------------------------------------------------------------------
#        Total                209                185           29386  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     10(0.05%)      4(0.02%)      2(0.01%)   (0.08%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      2(0.01%)      0(0.00%)     32(0.13%)   (0.14%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     12(0.01%)      4(0.00%)     34(0.02%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.05% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 675344 um.
#Total half perimeter of net bounding box = 661272 um.
#Total wire length on LAYER M1 = 7236 um.
#Total wire length on LAYER M2 = 134535 um.
#Total wire length on LAYER M3 = 213295 um.
#Total wire length on LAYER M4 = 127141 um.
#Total wire length on LAYER M5 = 147928 um.
#Total wire length on LAYER M6 = 19 um.
#Total wire length on LAYER M7 = 10822 um.
#Total wire length on LAYER M8 = 34368 um.
#Total number of vias = 176330
#Total number of multi-cut vias = 196 (  0.1%)
#Total number of single cut vias = 176134 ( 99.9%)
#Up-Via Summary (total 176330):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       91164 ( 99.8%)       194 (  0.2%)      91358
#  Metal 2       62648 (100.0%)         0 (  0.0%)      62648
#  Metal 3       12230 (100.0%)         0 (  0.0%)      12230
#  Metal 4        5391 (100.0%)         0 (  0.0%)       5391
#  Metal 5        1615 ( 99.9%)         2 (  0.1%)       1617
#  Metal 6        1617 (100.0%)         0 (  0.0%)       1617
#  Metal 7        1469 (100.0%)         0 (  0.0%)       1469
#-----------------------------------------------------------
#               176134 ( 99.9%)       196 (  0.1%)     176330 
#
#Max overcon = 3 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.14%.
#cpu time = 00:00:38, elapsed time = 00:00:39, memory = 1292.16 (MB), peak = 1451.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1203.88 (MB), peak = 1451.62 (MB)
#Start Track Assignment.
#Done with 42689 horizontal wires in 1 hboxes and 38294 vertical wires in 2 hboxes.
#Done with 9506 horizontal wires in 1 hboxes and 7311 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 704470 um.
#Total half perimeter of net bounding box = 661272 um.
#Total wire length on LAYER M1 = 27346 um.
#Total wire length on LAYER M2 = 132816 um.
#Total wire length on LAYER M3 = 222115 um.
#Total wire length on LAYER M4 = 128061 um.
#Total wire length on LAYER M5 = 148642 um.
#Total wire length on LAYER M6 = 22 um.
#Total wire length on LAYER M7 = 10888 um.
#Total wire length on LAYER M8 = 34579 um.
#Total number of vias = 176330
#Total number of multi-cut vias = 196 (  0.1%)
#Total number of single cut vias = 176134 ( 99.9%)
#Up-Via Summary (total 176330):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       91164 ( 99.8%)       194 (  0.2%)      91358
#  Metal 2       62648 (100.0%)         0 (  0.0%)      62648
#  Metal 3       12230 (100.0%)         0 (  0.0%)      12230
#  Metal 4        5391 (100.0%)         0 (  0.0%)       5391
#  Metal 5        1615 ( 99.9%)         2 (  0.1%)       1617
#  Metal 6        1617 (100.0%)         0 (  0.0%)       1617
#  Metal 7        1469 (100.0%)         0 (  0.0%)       1469
#-----------------------------------------------------------
#               176134 ( 99.9%)       196 (  0.1%)     176330 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1223.10 (MB), peak = 1451.62 (MB)
#
#Cpu time = 00:00:46
#Elapsed time = 00:00:47
#Increased memory = 71.13 (MB)
#Total memory = 1223.12 (MB)
#Peak memory = 1451.62 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 289
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1           90       17       30       22        1        5        1      166
#	M2           57       29       34        0        0        0        1      121
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        2        0        0        0        0        2
#	Totals      147       46       66       22        1        5        2      289
#cpu time = 00:04:10, elapsed time = 00:04:25, memory = 1286.34 (MB), peak = 1451.62 (MB)
#start 1st optimization iteration ...
#    number of violations = 233
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           45       10       26        3        1        0       85
#	M2           42       24       54       14        0       13      147
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        1
#	Totals       87       34       81       17        1       13      233
#cpu time = 00:00:08, elapsed time = 00:00:09, memory = 1237.42 (MB), peak = 1451.62 (MB)
#start 2nd optimization iteration ...
#    number of violations = 195
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           32        7       26        2        1        0       68
#	M2           46       17       44       12        0        7      126
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        1
#	Totals       78       24       71       14        1        7      195
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1240.89 (MB), peak = 1451.62 (MB)
#start 3rd optimization iteration ...
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            4       27        8        4       43
#	Totals        4       27        8        4       43
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1232.13 (MB), peak = 1451.62 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1237.80 (MB), peak = 1451.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 708822 um.
#Total half perimeter of net bounding box = 661272 um.
#Total wire length on LAYER M1 = 8185 um.
#Total wire length on LAYER M2 = 144974 um.
#Total wire length on LAYER M3 = 219035 um.
#Total wire length on LAYER M4 = 144846 um.
#Total wire length on LAYER M5 = 148037 um.
#Total wire length on LAYER M6 = 827 um.
#Total wire length on LAYER M7 = 10384 um.
#Total wire length on LAYER M8 = 32533 um.
#Total number of vias = 201212
#Total number of multi-cut vias = 2197 (  1.1%)
#Total number of single cut vias = 199015 ( 98.9%)
#Up-Via Summary (total 201212):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94152 ( 98.8%)      1184 (  1.2%)      95336
#  Metal 2       79839 (100.0%)         0 (  0.0%)      79839
#  Metal 3       17528 (100.0%)         0 (  0.0%)      17528
#  Metal 4        5079 (100.0%)         0 (  0.0%)       5079
#  Metal 5         182 ( 15.2%)      1013 ( 84.8%)       1195
#  Metal 6        1167 (100.0%)         0 (  0.0%)       1167
#  Metal 7        1068 (100.0%)         0 (  0.0%)       1068
#-----------------------------------------------------------
#               199015 ( 98.9%)      2197 (  1.1%)     201212 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:32
#Elapsed time = 00:04:49
#Increased memory = -12.84 (MB)
#Total memory = 1210.28 (MB)
#Peak memory = 1451.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1212.05 (MB), peak = 1451.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 708822 um.
#Total half perimeter of net bounding box = 661272 um.
#Total wire length on LAYER M1 = 8185 um.
#Total wire length on LAYER M2 = 144974 um.
#Total wire length on LAYER M3 = 219035 um.
#Total wire length on LAYER M4 = 144846 um.
#Total wire length on LAYER M5 = 148037 um.
#Total wire length on LAYER M6 = 827 um.
#Total wire length on LAYER M7 = 10384 um.
#Total wire length on LAYER M8 = 32533 um.
#Total number of vias = 201212
#Total number of multi-cut vias = 2197 (  1.1%)
#Total number of single cut vias = 199015 ( 98.9%)
#Up-Via Summary (total 201212):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94152 ( 98.8%)      1184 (  1.2%)      95336
#  Metal 2       79839 (100.0%)         0 (  0.0%)      79839
#  Metal 3       17528 (100.0%)         0 (  0.0%)      17528
#  Metal 4        5079 (100.0%)         0 (  0.0%)       5079
#  Metal 5         182 ( 15.2%)      1013 ( 84.8%)       1195
#  Metal 6        1167 (100.0%)         0 (  0.0%)       1167
#  Metal 7        1068 (100.0%)         0 (  0.0%)       1068
#-----------------------------------------------------------
#               199015 ( 98.9%)      2197 (  1.1%)     201212 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 16:01:10 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.05 (MB), peak = 1451.62 (MB)
#
#Start Post Route Wire Spread.
#Done with 7467 horizontal wires in 2 hboxes and 5545 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 714195 um.
#Total half perimeter of net bounding box = 661272 um.
#Total wire length on LAYER M1 = 8223 um.
#Total wire length on LAYER M2 = 145702 um.
#Total wire length on LAYER M3 = 221253 um.
#Total wire length on LAYER M4 = 146429 um.
#Total wire length on LAYER M5 = 148684 um.
#Total wire length on LAYER M6 = 828 um.
#Total wire length on LAYER M7 = 10449 um.
#Total wire length on LAYER M8 = 32628 um.
#Total number of vias = 201212
#Total number of multi-cut vias = 2197 (  1.1%)
#Total number of single cut vias = 199015 ( 98.9%)
#Up-Via Summary (total 201212):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94152 ( 98.8%)      1184 (  1.2%)      95336
#  Metal 2       79839 (100.0%)         0 (  0.0%)      79839
#  Metal 3       17528 (100.0%)         0 (  0.0%)      17528
#  Metal 4        5079 (100.0%)         0 (  0.0%)       5079
#  Metal 5         182 ( 15.2%)      1013 ( 84.8%)       1195
#  Metal 6        1167 (100.0%)         0 (  0.0%)       1167
#  Metal 7        1068 (100.0%)         0 (  0.0%)       1068
#-----------------------------------------------------------
#               199015 ( 98.9%)      2197 (  1.1%)     201212 
#
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1254.20 (MB), peak = 1451.62 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 714195 um.
#Total half perimeter of net bounding box = 661272 um.
#Total wire length on LAYER M1 = 8223 um.
#Total wire length on LAYER M2 = 145702 um.
#Total wire length on LAYER M3 = 221253 um.
#Total wire length on LAYER M4 = 146429 um.
#Total wire length on LAYER M5 = 148684 um.
#Total wire length on LAYER M6 = 828 um.
#Total wire length on LAYER M7 = 10449 um.
#Total wire length on LAYER M8 = 32628 um.
#Total number of vias = 201212
#Total number of multi-cut vias = 2197 (  1.1%)
#Total number of single cut vias = 199015 ( 98.9%)
#Up-Via Summary (total 201212):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94152 ( 98.8%)      1184 (  1.2%)      95336
#  Metal 2       79839 (100.0%)         0 (  0.0%)      79839
#  Metal 3       17528 (100.0%)         0 (  0.0%)      17528
#  Metal 4        5079 (100.0%)         0 (  0.0%)       5079
#  Metal 5         182 ( 15.2%)      1013 ( 84.8%)       1195
#  Metal 6        1167 (100.0%)         0 (  0.0%)       1167
#  Metal 7        1068 (100.0%)         0 (  0.0%)       1068
#-----------------------------------------------------------
#               199015 ( 98.9%)      2197 (  1.1%)     201212 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:17, memory = 1262.55 (MB), peak = 1451.62 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:31, elapsed time = 00:00:38, memory = 1219.28 (MB), peak = 1451.62 (MB)
#    number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:39, memory = 1219.29 (MB), peak = 1451.62 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 714195 um.
#Total half perimeter of net bounding box = 661272 um.
#Total wire length on LAYER M1 = 8223 um.
#Total wire length on LAYER M2 = 145702 um.
#Total wire length on LAYER M3 = 221253 um.
#Total wire length on LAYER M4 = 146429 um.
#Total wire length on LAYER M5 = 148684 um.
#Total wire length on LAYER M6 = 828 um.
#Total wire length on LAYER M7 = 10449 um.
#Total wire length on LAYER M8 = 32628 um.
#Total number of vias = 201212
#Total number of multi-cut vias = 140112 ( 69.6%)
#Total number of single cut vias = 61100 ( 30.4%)
#Up-Via Summary (total 201212):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60059 ( 63.0%)     35277 ( 37.0%)      95336
#  Metal 2         962 (  1.2%)     78877 ( 98.8%)      79839
#  Metal 3          48 (  0.3%)     17480 ( 99.7%)      17528
#  Metal 4          13 (  0.3%)      5066 ( 99.7%)       5079
#  Metal 5           0 (  0.0%)      1195 (100.0%)       1195
#  Metal 6          15 (  1.3%)      1152 ( 98.7%)       1167
#  Metal 7           3 (  0.3%)      1065 ( 99.7%)       1068
#-----------------------------------------------------------
#                61100 ( 30.4%)    140112 ( 69.6%)     201212 
#
#detailRoute Statistics:
#Cpu time = 00:05:29
#Elapsed time = 00:05:56
#Increased memory = -5.56 (MB)
#Total memory = 1217.56 (MB)
#Peak memory = 1451.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:25
#Elapsed time = 00:06:55
#Increased memory = -89.05 (MB)
#Total memory = 1169.22 (MB)
#Peak memory = 1451.62 (MB)
#Number of warnings = 0
#Total number of warnings = 155
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 16:02:16 2025
#
#routeDesign: cpu time = 00:07:16, elapsed time = 00:07:46, memory = 1169.22 (MB), peak = 1451.62 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=41843 and nets=30930 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1516.8M)
Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1589.8M)
Extracted 20.0007% (CPU Time= 0:00:01.0  MEM= 1589.8M)
Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1589.8M)
Extracted 40.0007% (CPU Time= 0:00:01.5  MEM= 1589.8M)
Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 1593.8M)
Extracted 60.0007% (CPU Time= 0:00:02.9  MEM= 1593.8M)
Extracted 70.0007% (CPU Time= 0:00:03.2  MEM= 1593.8M)
Extracted 80.0007% (CPU Time= 0:00:03.4  MEM= 1593.8M)
Extracted 90.0007% (CPU Time= 0:00:03.7  MEM= 1593.8M)
Extracted 100% (CPU Time= 0:00:04.7  MEM= 1593.8M)
Number of Extracted Resistors     : 517370
Number of Extracted Ground Cap.   : 513277
Number of Extracted Coupling Cap. : 880320
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1557.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:08.0  MEM: 1557.816M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1545.8M, totSessionCpu=1:10:55 **
#Created 849 library cell signatures
#Created 30930 NETS and 0 SPECIALNETS signatures
#Created 41844 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.05 (MB), peak = 1451.62 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.05 (MB), peak = 1451.62 (MB)
Begin checking placement ... (start mem=1545.8M, init mem=1545.8M)
*info: Placed = 41843          (Fixed = 74)
*info: Unplaced = 0           
Placement Density:97.34%(156659/160943)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1545.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27481

Instance distribution across the VT partitions:

 LVT : inst = 13366 (48.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13366 (48.6%)

 HVT : inst = 14112 (51.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 14112 (51.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=41843 and nets=30930 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1537.8M)
Extracted 10.0007% (CPU Time= 0:00:00.9  MEM= 1594.8M)
Extracted 20.0007% (CPU Time= 0:00:01.1  MEM= 1594.8M)
Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1594.8M)
Extracted 40.0007% (CPU Time= 0:00:01.5  MEM= 1594.8M)
Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 1598.8M)
Extracted 60.0007% (CPU Time= 0:00:03.0  MEM= 1598.8M)
Extracted 70.0007% (CPU Time= 0:00:03.2  MEM= 1598.8M)
Extracted 80.0007% (CPU Time= 0:00:03.4  MEM= 1598.8M)
Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1598.8M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1598.8M)
Number of Extracted Resistors     : 517370
Number of Extracted Ground Cap.   : 513277
Number of Extracted Coupling Cap. : 880320
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1579.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:06.0  MEM: 1579.777M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:06.0 totSessionCpu=0:00:23.9 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.9 real=0:00:07.0 totSessionCpu=0:00:23.9 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30930,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1661.16 CPU=0:00:07.5 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1661.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30930,  10.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1637.2 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 1637.2M) ***
*** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=1:11:23 mem=1637.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=1637.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1637.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1637.2M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1637.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.482  | -0.382  | -0.482  |
|           TNS (ns):|-589.891 |-524.117 | -65.775 |
|    Violating Paths:|  3206   |  3046   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.038%
       (97.339% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:32, mem = 1558.1M, totSessionCpu=1:11:24 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
**INFO: Start fixing DRV (Mem = 1624.84M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 209 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.48 |          0|          0|          0|  97.34  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.48 |          0|          0|          0|  97.34  |   0:00:00.0|    1879.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 160 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=1879.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:35, real = 0:00:39, mem = 1735.4M, totSessionCpu=1:11:30 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1735.41M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1735.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1735.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1745.4M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1745.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.08min mem=1735.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.482  | -0.382  | -0.482  |
|           TNS (ns):|-589.891 |-524.117 | -65.775 |
|    Violating Paths:|  3206   |  3046   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.038%
       (97.339% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1745.4M
**optDesign ... cpu = 0:00:36, real = 0:00:40, mem = 1735.4M, totSessionCpu=1:11:31 **
*** Timing NOT met, worst failing slack is -0.482
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in WNS mode
Info: 209 clock nets excluded from IPO operation.
*info: 209 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.482 TNS Slack -589.893 Density 97.34
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.382|   -0.482|-524.119| -589.893|    97.34%|   0:00:00.0| 1802.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_16_/D  |
|  -0.382|   -0.482|-523.822| -589.597|    97.34%|   0:00:01.0| 1805.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_16_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.339|   -0.501|-491.607| -560.469|    97.34%|   0:00:07.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
|  -0.332|   -0.501|-491.396| -560.258|    97.34%|   0:00:00.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_49_/D                                           |
|  -0.332|   -0.501|-491.132| -559.994|    97.35%|   0:00:00.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_49_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.332|   -0.501|-491.132| -559.994|    97.35%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_49_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:09.0 mem=1836.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.501|   -0.501| -68.862| -559.994|    97.35%|   0:00:01.0| 1836.8M|   WC_VIEW|  default| out[121]                                           |
|  -0.501|   -0.501| -68.484| -559.615|    97.35%|   0:00:00.0| 1834.8M|   WC_VIEW|  default| out[121]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1834.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.8 real=0:00:10.0 mem=1834.8M) ***
** GigaOpt Optimizer WNS Slack -0.501 TNS Slack -559.615 Density 97.35
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 14 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 211 constrained nets 
Layer 7 has 160 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:09.3 real=0:00:10.0 mem=1834.8M) ***
*** Starting refinePlace (1:11:45 mem=1815.8M) ***
Density distribution unevenness ratio = 1.384%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1815.8MB
Summary Report:
Instances move: 0 (out of 27418 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1815.8MB
*** Finished refinePlace (1:11:45 mem=1815.8M) ***
Density distribution unevenness ratio = 1.129%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in TNS mode
Info: 211 clock nets excluded from IPO operation.
*info: 211 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.506 TNS Slack -559.756 Density 97.35
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.332|   -0.506|-491.243| -559.756|    97.35%|   0:00:00.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_49_/D                                           |
|  -0.332|   -0.506|-487.345| -555.857|    97.36%|   0:00:01.0| 1834.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
|  -0.332|   -0.506|-484.062| -552.575|    97.36%|   0:00:00.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.332|   -0.506|-478.923| -547.435|    97.36%|   0:00:01.0| 1834.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -0.332|   -0.506|-476.553| -545.065|    97.37%|   0:00:00.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
|  -0.332|   -0.506|-476.388| -544.901|    97.37%|   0:00:00.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
|  -0.332|   -0.506|-474.317| -542.829|    97.38%|   0:00:00.0| 1834.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
|  -0.332|   -0.506|-465.877| -534.390|    97.39%|   0:00:01.0| 1834.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_15_/D   |
|  -0.332|   -0.506|-465.660| -534.172|    97.39%|   0:00:02.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_19_/D                                           |
|  -0.332|   -0.506|-460.004| -528.517|    97.39%|   0:00:02.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
|  -0.332|   -0.506|-459.990| -528.502|    97.40%|   0:00:00.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
|  -0.332|   -0.506|-458.150| -526.662|    97.40%|   0:00:02.0| 1834.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 37 and inserted 36 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.330|   -0.605|-407.683| -492.077|    97.40%|   0:00:13.0| 1865.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/D   |
|  -0.330|   -0.605|-406.494| -490.888|    97.41%|   0:00:01.0| 1865.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.330|   -0.605|-406.473| -490.866|    97.41%|   0:00:01.0| 1865.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_29_/D                                           |
|  -0.330|   -0.605|-403.101| -487.494|    97.41%|   0:00:00.0| 1865.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
|  -0.330|   -0.605|-401.932| -486.325|    97.41%|   0:00:01.0| 1865.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/D                                           |
|  -0.330|   -0.605|-400.003| -484.396|    97.41%|   0:00:00.0| 1865.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
|  -0.330|   -0.605|-399.483| -483.877|    97.42%|   0:00:01.0| 1884.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
|  -0.330|   -0.605|-399.427| -483.820|    97.42%|   0:00:00.0| 1865.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_36_/D                                         |
|  -0.330|   -0.605|-398.833| -483.227|    97.42%|   0:00:02.0| 1865.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_9_/D   |
|  -0.330|   -0.605|-398.821| -483.214|    97.42%|   0:00:00.0| 1865.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_9_/D   |
|  -0.330|   -0.605|-398.752| -483.146|    97.42%|   0:00:01.0| 1865.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 18 and inserted 32 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.322|   -0.712|-371.614| -473.064|    97.42%|   0:00:11.0| 1874.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_56_/D                                         |
|  -0.322|   -0.712|-371.565| -473.014|    97.42%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -0.322|   -0.712|-371.541| -472.991|    97.42%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -0.322|   -0.712|-371.497| -472.946|    97.42%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
|  -0.322|   -0.712|-371.103| -472.553|    97.42%|   0:00:01.0| 1874.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_47_/D                                         |
|  -0.322|   -0.712|-370.985| -472.434|    97.42%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D    |
|  -0.322|   -0.712|-370.971| -472.420|    97.42%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D    |
|  -0.322|   -0.712|-370.830| -472.280|    97.42%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
|  -0.322|   -0.712|-370.440| -471.889|    97.42%|   0:00:01.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.322|   -0.712|-370.415| -471.864|    97.42%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.322|   -0.712|-370.347| -471.796|    97.42%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_5_/D    |
|  -0.322|   -0.712|-370.254| -471.704|    97.42%|   0:00:01.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -0.322|   -0.712|-370.224| -471.673|    97.43%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_/D    |
|  -0.322|   -0.712|-370.215| -471.665|    97.43%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -0.322|   -0.712|-370.215| -471.664|    97.43%|   0:00:00.0| 1874.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -0.322|   -0.712|-370.215| -471.664|    97.43%|   0:00:01.0| 1874.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_49_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.6 real=0:00:45.0 mem=1874.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.712|   -0.712|-101.449| -471.664|    97.43%|   0:00:00.0| 1874.5M|   WC_VIEW|  default| out[122]                                           |
|  -0.712|   -0.712|-100.862| -471.077|    97.44%|   0:00:00.0| 1874.5M|   WC_VIEW|  default| out[114]                                           |
|  -0.712|   -0.712|-100.735| -470.950|    97.44%|   0:00:00.0| 1874.5M|   WC_VIEW|  default| out[114]                                           |
|  -0.712|   -0.712|-100.622| -470.837|    97.44%|   0:00:00.0| 1874.5M|   WC_VIEW|  default| out[100]                                           |
|  -0.712|   -0.712|-100.540| -470.755|    97.45%|   0:00:00.0| 1874.5M|   WC_VIEW|  default| out[119]                                           |
|  -0.712|   -0.712|-100.535| -470.749|    97.45%|   0:00:00.0| 1874.5M|   WC_VIEW|  default| out[112]                                           |
|  -0.712|   -0.712|-100.509| -470.724|    97.45%|   0:00:00.0| 1874.5M|   WC_VIEW|  default| out[158]                                           |
|  -0.712|   -0.712|-100.509| -470.724|    97.45%|   0:00:00.0| 1874.5M|   WC_VIEW|  default| out[55]                                            |
|  -0.712|   -0.712|-100.509| -470.724|    97.45%|   0:00:00.0| 1874.5M|   WC_VIEW|  default| out[122]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=1874.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:43.5 real=0:00:46.0 mem=1874.5M) ***
** GigaOpt Optimizer WNS Slack -0.712 TNS Slack -470.724 Density 97.45
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 95 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 279 constrained nets 
Layer 7 has 161 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:44.1 real=0:00:46.0 mem=1874.5M) ***
*** Starting refinePlace (1:12:34 mem=1855.4M) ***
Density distribution unevenness ratio = 1.272%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1855.4MB
Summary Report:
Instances move: 0 (out of 27540 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1855.4MB
*** Finished refinePlace (1:12:35 mem=1855.4M) ***
Density distribution unevenness ratio = 1.044%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1739.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1739.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1747.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1747.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.715  | -0.322  | -0.715  |
|           TNS (ns):|-471.151 |-370.556 |-100.595 |
|    Violating Paths:|  2735   |  2575   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.182%
       (97.483% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1747.0M
Info: 279 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.80MB/1441.80MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.80MB/1441.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.80MB/1441.80MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT)
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT): 10%
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT): 20%
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT): 30%
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT): 40%
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT): 50%
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT): 60%
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT): 70%
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT): 80%
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT): 90%

Finished Levelizing
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT)

Starting Activity Propagation
2025-Mar-21 16:04:16 (2025-Mar-21 23:04:16 GMT)
2025-Mar-21 16:04:17 (2025-Mar-21 23:04:17 GMT): 10%
2025-Mar-21 16:04:17 (2025-Mar-21 23:04:17 GMT): 20%

Finished Activity Propagation
2025-Mar-21 16:04:18 (2025-Mar-21 23:04:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1442.40MB/1442.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 16:04:18 (2025-Mar-21 23:04:18 GMT)
 ... Calculating switching power
2025-Mar-21 16:04:18 (2025-Mar-21 23:04:18 GMT): 10%
2025-Mar-21 16:04:18 (2025-Mar-21 23:04:18 GMT): 20%
2025-Mar-21 16:04:18 (2025-Mar-21 23:04:18 GMT): 30%
2025-Mar-21 16:04:18 (2025-Mar-21 23:04:18 GMT): 40%
2025-Mar-21 16:04:18 (2025-Mar-21 23:04:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 16:04:18 (2025-Mar-21 23:04:18 GMT): 60%
2025-Mar-21 16:04:19 (2025-Mar-21 23:04:19 GMT): 70%
2025-Mar-21 16:04:20 (2025-Mar-21 23:04:20 GMT): 80%
2025-Mar-21 16:04:20 (2025-Mar-21 23:04:20 GMT): 90%

Finished Calculating power
2025-Mar-21 16:04:20 (2025-Mar-21 23:04:20 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1442.59MB/1442.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1442.59MB/1442.59MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1442.59MB/1442.59MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 16:04:20 (2025-Mar-21 23:04:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       75.79015530 	   61.8066%
Total Switching Power:      45.38745069 	   37.0133%
Total Leakage Power:         1.44701994 	    1.1800%
Total Power:               122.62462636
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         34.59       2.331      0.2311       37.15        30.3
Macro                                  0       1.234      0.1812       1.415       1.154
IO                                     0           0           0           0           0
Combinational                      36.62       35.15       1.003       72.77       59.34
Clock (Combinational)               4.58       6.676     0.03219       11.29       9.206
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              75.79       45.39       1.447       122.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      75.79       45.39       1.447       122.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 4.58       6.676     0.03219       11.29       9.206
-----------------------------------------------------------------------------------------
Total                               4.58       6.676     0.03219       11.29       9.206
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	     1.079
* 		Highest Leakage Power: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U255 (FA1D4): 	 0.0002647
* 		Total Cap: 	2.1334e-10 F
* 		Total instances in design: 41957
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14362
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1442.80MB/1442.80MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.715  TNS Slack -471.153 Density 97.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.48%|        -|  -0.715|-471.153|   0:00:00.0| 2019.8M|
Info: Power reclaim will skip 1487 instances with hold cells
|    97.31%|      899|  -0.715|-467.276|   0:00:19.0| 2019.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.715  TNS Slack -467.276 Density 97.31
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 279 constrained nets 
Layer 7 has 161 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:18.9) (real = 0:00:20.0) **
*** Starting refinePlace (1:13:01 mem=1975.9M) ***
Density distribution unevenness ratio = 1.288%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1975.9MB
Summary Report:
Instances move: 0 (out of 27540 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1975.9MB
*** Finished refinePlace (1:13:01 mem=1975.9M) ***
Density distribution unevenness ratio = 1.075%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:07, real = 0:02:16, mem = 1739.3M, totSessionCpu=1:13:02 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1739.26M, totSessionCpu=1:13:02 .
**optDesign ... cpu = 0:02:08, real = 0:02:17, mem = 1739.3M, totSessionCpu=1:13:02 **

Info: 279 clock nets excluded from IPO operation.
Info: 279 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.715|   -0.715|-467.276| -467.276|    97.31%|   0:00:00.0| 1890.1M|   WC_VIEW|  default| out[122]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1890.1M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1890.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 279 constrained nets 
Layer 7 has 161 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.17MB/1468.17MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.17MB/1468.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.17MB/1468.17MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 16:04:47 (2025-Mar-21 23:04:47 GMT)
2025-Mar-21 16:04:47 (2025-Mar-21 23:04:47 GMT): 10%
2025-Mar-21 16:04:47 (2025-Mar-21 23:04:47 GMT): 20%
2025-Mar-21 16:04:47 (2025-Mar-21 23:04:47 GMT): 30%
2025-Mar-21 16:04:47 (2025-Mar-21 23:04:47 GMT): 40%
2025-Mar-21 16:04:47 (2025-Mar-21 23:04:47 GMT): 50%
2025-Mar-21 16:04:47 (2025-Mar-21 23:04:47 GMT): 60%
2025-Mar-21 16:04:48 (2025-Mar-21 23:04:48 GMT): 70%
2025-Mar-21 16:04:48 (2025-Mar-21 23:04:48 GMT): 80%
2025-Mar-21 16:04:48 (2025-Mar-21 23:04:48 GMT): 90%

Finished Levelizing
2025-Mar-21 16:04:48 (2025-Mar-21 23:04:48 GMT)

Starting Activity Propagation
2025-Mar-21 16:04:48 (2025-Mar-21 23:04:48 GMT)
2025-Mar-21 16:04:48 (2025-Mar-21 23:04:48 GMT): 10%
2025-Mar-21 16:04:48 (2025-Mar-21 23:04:48 GMT): 20%

Finished Activity Propagation
2025-Mar-21 16:04:49 (2025-Mar-21 23:04:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1468.77MB/1468.77MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 16:04:49 (2025-Mar-21 23:04:49 GMT)
 ... Calculating switching power
2025-Mar-21 16:04:49 (2025-Mar-21 23:04:49 GMT): 10%
2025-Mar-21 16:04:49 (2025-Mar-21 23:04:49 GMT): 20%
2025-Mar-21 16:04:49 (2025-Mar-21 23:04:49 GMT): 30%
2025-Mar-21 16:04:49 (2025-Mar-21 23:04:49 GMT): 40%
2025-Mar-21 16:04:49 (2025-Mar-21 23:04:49 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 16:04:50 (2025-Mar-21 23:04:50 GMT): 60%
2025-Mar-21 16:04:50 (2025-Mar-21 23:04:50 GMT): 70%
2025-Mar-21 16:04:51 (2025-Mar-21 23:04:51 GMT): 80%
2025-Mar-21 16:04:51 (2025-Mar-21 23:04:51 GMT): 90%

Finished Calculating power
2025-Mar-21 16:04:52 (2025-Mar-21 23:04:52 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1468.77MB/1468.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1468.77MB/1468.77MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1468.77MB/1468.77MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 16:04:52 (2025-Mar-21 23:04:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       75.59175825 	   61.8449%
Total Switching Power:      45.19718967 	   36.9778%
Total Leakage Power:         1.43894501 	    1.1773%
Total Power:               122.22789334
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          34.6       2.327       0.231       37.15        30.4
Macro                                  0       1.234      0.1812       1.415       1.158
IO                                     0           0           0           0           0
Combinational                      36.41       34.96      0.9946       72.37       59.21
Clock (Combinational)               4.58       6.675     0.03219       11.29       9.235
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              75.59        45.2       1.439       122.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      75.59        45.2       1.439       122.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 4.58       6.675     0.03219       11.29       9.235
-----------------------------------------------------------------------------------------
Total                               4.58       6.675     0.03219       11.29       9.235
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_160): 	     1.079
* 		Highest Leakage Power: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U255 (FA1D4): 	 0.0002647
* 		Total Cap: 	2.12635e-10 F
* 		Total instances in design: 41957
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 14362
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1469.02MB/1469.02MB)

*** Finished Leakage Power Optimization (cpu=0:00:30, real=0:00:31, mem=1739.26M, totSessionCpu=1:13:12).
**ERROR: (IMPOPT-310):	Design density (97.31%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 398, Num usable cells 621
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 398, Num usable cells 621
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:13:12 mem=1739.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 31044,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.2 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:08.0  real=0:00:09.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31044,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:12.0 totSessionCpu=0:00:35.9 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:12.0 real=0:00:14.0 totSessionCpu=0:00:36.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [74029 node(s), 103252 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.1 real=0:00:16.0 totSessionCpu=0:00:38.1 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/coe_eosdata_eQkB0E/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:13.1 real=0:00:16.0 totSessionCpu=1:13:25 mem=1739.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1739.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1747.3M
Loading timing data from /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/coe_eosdata_eQkB0E/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1747.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1747.3M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1747.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.715  | -0.322  | -0.715  |
|           TNS (ns):|-467.276 |-366.682 |-100.595 |
|    Violating Paths:|  2719   |  2559   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.375  | -0.143  | -0.375  |
|           TNS (ns):|-488.053 | -17.622 |-477.877 |
|    Violating Paths:|  2951   |   415   |  2702   |
|          All Paths:|  5030   |  5006   |  3728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.014%
       (97.315% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:33, real = 0:02:46, mem = 1751.3M, totSessionCpu=1:13:27 **
*info: Run optDesign holdfix with 1 thread.
Info: 279 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:15.9 real=0:00:20.0 totSessionCpu=1:13:28 mem=1884.8M density=97.315% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3754
      TNS :    -488.0504
      #VP :         2951
  Density :      97.315%
------------------------------------------------------------------------------------------
 cpu=0:00:16.5 real=0:00:21.0 totSessionCpu=1:13:28 mem=1884.8M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3754
      TNS :    -488.0504
      #VP :         2951
  Density :      97.315%
------------------------------------------------------------------------------------------
 cpu=0:00:16.7 real=0:00:21.0 totSessionCpu=1:13:29 mem=1884.8M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:16.9 real=0:00:21.0 totSessionCpu=1:13:29 mem=1884.8M density=97.315% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 5398 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:17.0 real=0:00:21.0 totSessionCpu=1:13:29 mem=1884.8M density=97.315%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.322 ns
Total 17 nets layer assigned (1.6).
GigaOpt: setting up router preferences
        design wns: -0.3223
        slack threshold: 1.0977
GigaOpt: 40 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 922 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.715 ns
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Total 25 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.7149
        slack threshold: 0.7051
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 922 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1859.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1859.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1859.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1859.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.715  | -0.322  | -0.715  |
|           TNS (ns):|-467.276 |-366.682 |-100.595 |
|    Violating Paths:|  2719   |  2559   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.014%
       (97.315% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1859.4M
**optDesign ... cpu = 0:02:39, real = 0:02:52, mem = 1680.3M, totSessionCpu=1:13:34 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 16:05:18 2025
#
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC3381_CTS_11 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3381_CTS_11 at location ( 284.300 44.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3381_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_clk_G0_L4_36 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3380_CTS_11 at location ( 296.100 44.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3380_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC3378_CTS_11 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3378_CTS_11 at location ( 297.100 43.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3378_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC3378_CTS_11 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3365_CTS_11 at location ( 298.700 43.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3365_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC3335_CTS_12 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3335_CTS_12 at location ( 294.300 37.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3335_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC3334_CTS_12 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3334_CTS_12 at location ( 294.500 43.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_clk_G0_L4_38 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3334_CTS_12 at location ( 296.300 42.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3334_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC3379_CTS_11 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3325_CTS_11 at location ( 287.900 41.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3325_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_20 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_USKN3310_CTS_13 at location ( 290.300 207.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/FE_USKN3310_CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC3334_CTS_12 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3309_CTS_12 at location ( 295.900 42.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3309_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_clk_G0_L4_14 connects to NET ofifo_inst/col_idx_5__fifo_instance/FE_USKN3306_CTS_4 at location ( 193.900 77.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/FE_USKN3306_CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC3305_CTS_69 connects to NET FE_USKN3305_CTS_69 at location ( 208.300 149.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN3305_CTS_69 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/FE_USKC3300_CTS_62 connects to NET ofifo_inst/FE_USKN3300_CTS_62 at location ( 594.500 69.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L4_30 connects to NET ofifo_inst/FE_USKN3300_CTS_62 at location ( 598.900 70.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/FE_USKN3300_CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/FE_USKC3298_CTS_61 connects to NET ofifo_inst/FE_USKN3298_CTS_61 at location ( 528.100 44.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L4_29 connects to NET ofifo_inst/FE_USKN3298_CTS_61 at location ( 529.900 48.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/FE_USKN3298_CTS_61 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_2__fifo_instance/FE_USKC3296_CTS_9 connects to NET ofifo_inst/col_idx_2__fifo_instance/FE_USKN3296_CTS_9 at location ( 560.700 48.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_2__fifo_instance/CTS_ccl_BUF_clk_G0_L4_31 connects to NET ofifo_inst/col_idx_2__fifo_instance/FE_USKN3296_CTS_9 at location ( 556.300 51.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_2__fifo_instance/FE_USKN3296_CTS_9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L4_8 connects to NET ofifo_inst/FE_USKN3295_CTS_51 at location ( 155.300 77.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/FE_USKN3295_CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_7__fifo_instance/FE_USKC3332_CTS_7 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_USKN3290_CTS_7 at location ( 31.900 92.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/FE_USKN3290_CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3281_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/FE_USKN3272_CTS_53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 119 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 146
#  Number of instances deleted (including moved) = 32
#  Number of instances resized = 870
#  Number of instances with same cell size swap = 30
#  Number of instances with pin swaps = 8
#  Total number of placement changes (moved instances are counted twice) = 1048
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 31042 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#922/29894 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1330.31 (MB), peak = 1522.24 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 140.305 124.310 ) on M1 for NET CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 191.600 77.400 ) on M1 for NET CTS_57. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 78.650 95.195 ) on M1 for NET CTS_57. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 164.400 48.600 ) on M1 for NET CTS_57. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 660.120 126.110 ) on M1 for NET CTS_60. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 549.945 97.325 ) on M1 for NET CTS_61. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 553.685 97.300 ) on M1 for NET CTS_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 541.285 97.300 ) on M1 for NET CTS_63. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 553.295 52.300 ) on M1 for NET CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 596.095 70.300 ) on M1 for NET CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 527.095 48.700 ) on M1 for NET CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 527.650 51.995 ) on M1 for NET CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 293.200 45.000 ) on M1 for NET CTS_66. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 450.600 44.795 ) on M1 for NET CTS_66. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 209.460 149.500 ) on M1 for NET CTS_69. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 200.250 192.395 ) on M1 for NET CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 63.450 199.595 ) on M1 for NET CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 642.495 16.120 ) on M1 for NET FE_OCPN1425_array_out_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 639.495 23.320 ) on M1 for NET FE_OCPN1425_array_out_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 641.095 61.480 ) on M1 for NET FE_OCPN1425_array_out_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2503 routed nets are extracted.
#    1083 (3.49%) extracted nets are partially routed.
#27321 routed nets are imported.
#70 (0.23%) nets are without wires.
#1150 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 31044.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1083
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 16:05:23 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 16:05:24 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1225         629       30008    89.41%
#  Metal 2        V        2479        1158       30008    29.95%
#  Metal 3        H        1312         542       30008    29.64%
#  Metal 4        V        2562        1075       30008    29.71%
#  Metal 5        H        1854           0       30008     0.35%
#  Metal 6        V        3637           0       30008    66.95%
#  Metal 7        H         461           0       30008     0.00%
#  Metal 8        V         909           0       30008     0.00%
#  --------------------------------------------------------------
#  Total                  14440      15.56%  240064    30.75%
#
#  356 nets (1.15%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1332.41 (MB), peak = 1522.24 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1368.05 (MB), peak = 1522.24 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1368.13 (MB), peak = 1522.24 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1150 (skipped).
#Total number of routable nets = 29894.
#Total number of nets in the design = 31044.
#
#1153 routable nets have only global wires.
#28741 routable nets have only detail routed wires.
#199 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#343 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                185                 14             954  
#-------------------------------------------------------------------
#        Total                185                 14             954  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                356                186           29352  
#-------------------------------------------------------------------
#        Total                356                186           29352  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      6(0.03%)      1(0.00%)   (0.03%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      2(0.01%)      0(0.00%)   (0.01%)
#   Metal 8      4(0.01%)      0(0.00%)   (0.01%)
#  ----------------------------------------------
#     Total     12(0.01%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 716280 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8215 um.
#Total wire length on LAYER M2 = 145876 um.
#Total wire length on LAYER M3 = 216761 um.
#Total wire length on LAYER M4 = 144926 um.
#Total wire length on LAYER M5 = 149587 um.
#Total wire length on LAYER M6 = 833 um.
#Total wire length on LAYER M7 = 14852 um.
#Total wire length on LAYER M8 = 35230 um.
#Total number of vias = 202002
#Total number of multi-cut vias = 139705 ( 69.2%)
#Total number of single cut vias = 62297 ( 30.8%)
#Up-Via Summary (total 202002):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60254 ( 63.2%)     35125 ( 36.8%)      95379
#  Metal 2        1323 (  1.7%)     78690 ( 98.3%)      80013
#  Metal 3         318 (  1.8%)     17447 ( 98.2%)      17765
#  Metal 4         137 (  2.6%)      5033 ( 97.4%)       5170
#  Metal 5          58 (  4.6%)      1194 ( 95.4%)       1252
#  Metal 6          73 (  6.0%)      1151 ( 94.0%)       1224
#  Metal 7         134 ( 11.2%)      1065 ( 88.8%)       1199
#-----------------------------------------------------------
#                62297 ( 30.8%)    139705 ( 69.2%)     202002 
#
#Total number of involved priority nets 133
#Maximum src to sink distance for priority net 395.1
#Average of max src_to_sink distance for priority net 44.2
#Average of ave src_to_sink distance for priority net 31.6
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1368.13 (MB), peak = 1522.24 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.33 (MB), peak = 1522.24 (MB)
#Start Track Assignment.
#Done with 304 horizontal wires in 1 hboxes and 270 vertical wires in 2 hboxes.
#Done with 25 horizontal wires in 1 hboxes and 13 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 716590 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8291 um.
#Total wire length on LAYER M2 = 145913 um.
#Total wire length on LAYER M3 = 216877 um.
#Total wire length on LAYER M4 = 144947 um.
#Total wire length on LAYER M5 = 149619 um.
#Total wire length on LAYER M6 = 835 um.
#Total wire length on LAYER M7 = 14854 um.
#Total wire length on LAYER M8 = 35253 um.
#Total number of vias = 201974
#Total number of multi-cut vias = 139705 ( 69.2%)
#Total number of single cut vias = 62269 ( 30.8%)
#Up-Via Summary (total 201974):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60248 ( 63.2%)     35125 ( 36.8%)      95373
#  Metal 2        1315 (  1.6%)     78690 ( 98.4%)      80005
#  Metal 3         314 (  1.8%)     17447 ( 98.2%)      17761
#  Metal 4         134 (  2.6%)      5033 ( 97.4%)       5167
#  Metal 5          55 (  4.4%)      1194 ( 95.6%)       1249
#  Metal 6          71 (  5.8%)      1151 ( 94.2%)       1222
#  Metal 7         132 ( 11.0%)      1065 ( 89.0%)       1197
#-----------------------------------------------------------
#                62269 ( 30.8%)    139705 ( 69.2%)     201974 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1394.24 (MB), peak = 1522.24 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:09
#Increased memory = 63.77 (MB)
#Total memory = 1394.24 (MB)
#Peak memory = 1522.24 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 10.7% of the total area was rechecked for DRC, and 42.0% required routing.
#    number of violations = 160
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           31        8       20        3       14        0       76
#	M2           39       28       12        0        0        1       80
#	M3            0        0        0        0        0        0        0
#	M4            0        0        1        0        0        0        1
#	M5            0        0        1        0        0        0        1
#	M6            0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        0
#	M8            0        0        2        0        0        0        2
#	Totals       70       36       36        3       14        1      160
#1016 out of 41957 instances need to be verified(marked ipoed).
#28.8% of the total area is being checked for drcs
#28.8% of the total area was checked
#    number of violations = 545
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Others   Totals
#	M1          187       35      118       92       14        3        1      450
#	M2           42       32       16        0        0        0        1       91
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        1        0        0        0        0        1
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        0        0
#	M8            0        0        2        0        0        0        0        2
#	Totals      229       67      138       92       14        3        2      545
#cpu time = 00:01:04, elapsed time = 00:01:06, memory = 1395.81 (MB), peak = 1522.24 (MB)
#start 1st optimization iteration ...
#    number of violations = 59
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           27        5        9        3        0        1        0       45
#	M2            1        1        9        0        1        0        1       13
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	Totals       28        6       19        3        1        1        1       59
#    number of process antenna violations = 1
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1392.43 (MB), peak = 1522.24 (MB)
#start 2nd optimization iteration ...
#    number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           25        1        9        3       38
#	M2            0        0        0        0        0
#	M3            0        0        0        0        0
#	M4            0        0        0        0        0
#	M5            0        0        1        0        1
#	Totals       25        1       10        3       39
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1382.53 (MB), peak = 1522.24 (MB)
#start 3rd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short      Mar   Totals
#	M1            0        0        0
#	M2            3        1        4
#	M3            0        0        0
#	M4            0        0        0
#	M5            1        0        1
#	Totals        4        1        5
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1383.90 (MB), peak = 1522.24 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1372.44 (MB), peak = 1522.24 (MB)
#start 5th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.57 (MB), peak = 1522.24 (MB)
#start 6th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.04 (MB), peak = 1522.24 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.16 (MB), peak = 1522.24 (MB)
#start 8th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.23 (MB), peak = 1522.24 (MB)
#start 9th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.95 (MB), peak = 1522.24 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 715943 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8206 um.
#Total wire length on LAYER M2 = 144936 um.
#Total wire length on LAYER M3 = 217191 um.
#Total wire length on LAYER M4 = 145342 um.
#Total wire length on LAYER M5 = 149158 um.
#Total wire length on LAYER M6 = 878 um.
#Total wire length on LAYER M7 = 14995 um.
#Total wire length on LAYER M8 = 35237 um.
#Total number of vias = 203679
#Total number of multi-cut vias = 136104 ( 66.8%)
#Total number of single cut vias = 67575 ( 33.2%)
#Up-Via Summary (total 203679):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       61489 ( 64.3%)     34118 ( 35.7%)      95607
#  Metal 2        4285 (  5.3%)     76680 ( 94.7%)      80965
#  Metal 3        1272 (  7.0%)     16951 ( 93.0%)      18223
#  Metal 4         249 (  4.8%)      4943 ( 95.2%)       5192
#  Metal 5          21 (  1.7%)      1243 ( 98.3%)       1264
#  Metal 6         101 (  8.2%)      1127 ( 91.8%)       1228
#  Metal 7         158 ( 13.2%)      1042 ( 86.8%)       1200
#-----------------------------------------------------------
#                67575 ( 33.2%)    136104 ( 66.8%)     203679 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:21
#Elapsed time = 00:01:24
#Increased memory = -42.03 (MB)
#Total memory = 1352.21 (MB)
#Peak memory = 1522.24 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1353.95 (MB), peak = 1522.24 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 715943 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8206 um.
#Total wire length on LAYER M2 = 144936 um.
#Total wire length on LAYER M3 = 217191 um.
#Total wire length on LAYER M4 = 145342 um.
#Total wire length on LAYER M5 = 149158 um.
#Total wire length on LAYER M6 = 878 um.
#Total wire length on LAYER M7 = 14995 um.
#Total wire length on LAYER M8 = 35237 um.
#Total number of vias = 203679
#Total number of multi-cut vias = 136104 ( 66.8%)
#Total number of single cut vias = 67575 ( 33.2%)
#Up-Via Summary (total 203679):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       61489 ( 64.3%)     34118 ( 35.7%)      95607
#  Metal 2        4285 (  5.3%)     76680 ( 94.7%)      80965
#  Metal 3        1272 (  7.0%)     16951 ( 93.0%)      18223
#  Metal 4         249 (  4.8%)      4943 ( 95.2%)       5192
#  Metal 5          21 (  1.7%)      1243 ( 98.3%)       1264
#  Metal 6         101 (  8.2%)      1127 ( 91.8%)       1228
#  Metal 7         158 ( 13.2%)      1042 ( 86.8%)       1200
#-----------------------------------------------------------
#                67575 ( 33.2%)    136104 ( 66.8%)     203679 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 16:06:56 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.95 (MB), peak = 1522.24 (MB)
#
#Start Post Route Wire Spread.
#Done with 1157 horizontal wires in 2 hboxes and 1263 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 716756 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8210 um.
#Total wire length on LAYER M2 = 145089 um.
#Total wire length on LAYER M3 = 217480 um.
#Total wire length on LAYER M4 = 145582 um.
#Total wire length on LAYER M5 = 149240 um.
#Total wire length on LAYER M6 = 878 um.
#Total wire length on LAYER M7 = 15010 um.
#Total wire length on LAYER M8 = 35268 um.
#Total number of vias = 203679
#Total number of multi-cut vias = 136104 ( 66.8%)
#Total number of single cut vias = 67575 ( 33.2%)
#Up-Via Summary (total 203679):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       61489 ( 64.3%)     34118 ( 35.7%)      95607
#  Metal 2        4285 (  5.3%)     76680 ( 94.7%)      80965
#  Metal 3        1272 (  7.0%)     16951 ( 93.0%)      18223
#  Metal 4         249 (  4.8%)      4943 ( 95.2%)       5192
#  Metal 5          21 (  1.7%)      1243 ( 98.3%)       1264
#  Metal 6         101 (  8.2%)      1127 ( 91.8%)       1228
#  Metal 7         158 ( 13.2%)      1042 ( 86.8%)       1200
#-----------------------------------------------------------
#                67575 ( 33.2%)    136104 ( 66.8%)     203679 
#
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1402.49 (MB), peak = 1522.24 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 716756 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8210 um.
#Total wire length on LAYER M2 = 145089 um.
#Total wire length on LAYER M3 = 217480 um.
#Total wire length on LAYER M4 = 145582 um.
#Total wire length on LAYER M5 = 149240 um.
#Total wire length on LAYER M6 = 878 um.
#Total wire length on LAYER M7 = 15010 um.
#Total wire length on LAYER M8 = 35268 um.
#Total number of vias = 203679
#Total number of multi-cut vias = 136104 ( 66.8%)
#Total number of single cut vias = 67575 ( 33.2%)
#Up-Via Summary (total 203679):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       61489 ( 64.3%)     34118 ( 35.7%)      95607
#  Metal 2        4285 (  5.3%)     76680 ( 94.7%)      80965
#  Metal 3        1272 (  7.0%)     16951 ( 93.0%)      18223
#  Metal 4         249 (  4.8%)      4943 ( 95.2%)       5192
#  Metal 5          21 (  1.7%)      1243 ( 98.3%)       1264
#  Metal 6         101 (  8.2%)      1127 ( 91.8%)       1228
#  Metal 7         158 ( 13.2%)      1042 ( 86.8%)       1200
#-----------------------------------------------------------
#                67575 ( 33.2%)    136104 ( 66.8%)     203679 
#
#
#Start Post Route via swapping..
#48.32% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1360.77 (MB), peak = 1522.24 (MB)
#    number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:19, memory = 1360.99 (MB), peak = 1522.24 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 716756 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8210 um.
#Total wire length on LAYER M2 = 145089 um.
#Total wire length on LAYER M3 = 217480 um.
#Total wire length on LAYER M4 = 145582 um.
#Total wire length on LAYER M5 = 149240 um.
#Total wire length on LAYER M6 = 878 um.
#Total wire length on LAYER M7 = 15010 um.
#Total wire length on LAYER M8 = 35268 um.
#Total number of vias = 203679
#Total number of multi-cut vias = 142497 ( 70.0%)
#Total number of single cut vias = 61182 ( 30.0%)
#Up-Via Summary (total 203679):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60017 ( 62.8%)     35590 ( 37.2%)      95607
#  Metal 2        1057 (  1.3%)     79908 ( 98.7%)      80965
#  Metal 3          64 (  0.4%)     18159 ( 99.6%)      18223
#  Metal 4          17 (  0.3%)      5175 ( 99.7%)       5192
#  Metal 5           0 (  0.0%)      1264 (100.0%)       1264
#  Metal 6          21 (  1.7%)      1207 ( 98.3%)       1228
#  Metal 7           6 (  0.5%)      1194 ( 99.5%)       1200
#-----------------------------------------------------------
#                61182 ( 30.0%)    142497 ( 70.0%)     203679 
#
#detailRoute Statistics:
#Cpu time = 00:01:47
#Elapsed time = 00:01:51
#Increased memory = -34.98 (MB)
#Total memory = 1359.26 (MB)
#Peak memory = 1522.24 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 31044 NETS and 0 SPECIALNETS signatures
#Created 41958 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.77 (MB), peak = 1522.24 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.94 (MB), peak = 1522.24 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:57
#Elapsed time = 00:02:03
#Increased memory = -79.86 (MB)
#Total memory = 1307.55 (MB)
#Peak memory = 1522.24 (MB)
#Number of warnings = 84
#Total number of warnings = 240
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 16:07:22 2025
#
**optDesign ... cpu = 0:04:36, real = 0:04:56, mem = 1637.0M, totSessionCpu=1:15:31 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=41957 and nets=31044 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1637.0M)
Extracted 10.0006% (CPU Time= 0:00:00.9  MEM= 1693.9M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1693.9M)
Extracted 30.0004% (CPU Time= 0:00:01.3  MEM= 1693.9M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1693.9M)
Extracted 50.0005% (CPU Time= 0:00:02.1  MEM= 1697.9M)
Extracted 60.0004% (CPU Time= 0:00:03.2  MEM= 1697.9M)
Extracted 70.0007% (CPU Time= 0:00:03.4  MEM= 1697.9M)
Extracted 80.0006% (CPU Time= 0:00:03.6  MEM= 1697.9M)
Extracted 90.0004% (CPU Time= 0:00:04.0  MEM= 1697.9M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1697.9M)
Number of Extracted Resistors     : 528325
Number of Extracted Ground Cap.   : 523365
Number of Extracted Coupling Cap. : 893488
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1677.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1677.934M)
**optDesign ... cpu = 0:04:42, real = 0:05:02, mem = 1636.9M, totSessionCpu=1:15:37 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 31044,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1730.07 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1730.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31044,  10.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1706.11 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1706.1M) ***
*** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:16.0 totSessionCpu=1:15:53 mem=1706.1M)
**optDesign ... cpu = 0:04:58, real = 0:05:18, mem = 1637.1M, totSessionCpu=1:15:53 **
*** Timing NOT met, worst failing slack is -0.706
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 279 clock nets excluded from IPO operation.
*info: 279 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.706 TNS Slack -468.724 Density 97.31
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.315|   -0.706|-371.694| -468.724|    97.31%|   0:00:00.0| 1883.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_14_/D  |
|  -0.315|   -0.706|-371.694| -468.724|    97.31%|   0:00:01.0| 1883.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
|  -0.315|   -0.706|-371.694| -468.724|    97.31%|   0:00:01.0| 1883.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
|  -0.315|   -0.706|-371.694| -468.724|    97.31%|   0:00:00.0| 1883.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_14_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1883.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=1883.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 279 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 201 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1883.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:04, real = 0:05:25, mem = 1732.8M, totSessionCpu=1:15:59 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1732.75M, totSessionCpu=1:16:00 .
**optDesign ... cpu = 0:05:05, real = 0:05:25, mem = 1732.8M, totSessionCpu=1:16:00 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:06, real = 0:05:26, mem = 1732.8M, totSessionCpu=1:16:01 **
** Profile ** Start :  cpu=0:00:00.0, mem=1790.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1790.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 31044,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.3 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31044,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:00:49.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-5:0-1.-3, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.3, mem=1790.0M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1734.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1734.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.706  | -0.315  | -0.706  |
|           TNS (ns):|-468.724 |-371.694 | -97.030 |
|    Violating Paths:|  2767   |  2607   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.373  | -0.143  | -0.373  |
|           TNS (ns):|-482.479 | -17.154 |-472.615 |
|    Violating Paths:|  2945   |   408   |  2701   |
|          All Paths:|  5030   |  5006   |  3728   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.014%
       (97.315% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1734.8M
**optDesign ... cpu = 0:05:20, real = 0:05:42, mem = 1732.8M, totSessionCpu=1:16:15 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1677.2M, totSessionCpu=1:16:18 **
#Created 849 library cell signatures
#Created 31044 NETS and 0 SPECIALNETS signatures
#Created 41958 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.18 (MB), peak = 1522.24 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.20 (MB), peak = 1522.24 (MB)
Begin checking placement ... (start mem=1677.2M, init mem=1677.2M)
*info: Placed = 41957          (Fixed = 55)
*info: Unplaced = 0           
Placement Density:97.31%(156621/160943)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1677.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27595

Instance distribution across the VT partitions:

 LVT : inst = 13341 (48.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13341 (48.3%)

 HVT : inst = 14251 (51.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 14251 (51.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=41957 and nets=31044 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1667.2M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1724.2M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1724.2M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1724.2M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1724.2M)
Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 1728.2M)
Extracted 60.0004% (CPU Time= 0:00:03.3  MEM= 1728.2M)
Extracted 70.0007% (CPU Time= 0:00:03.5  MEM= 1728.2M)
Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 1728.2M)
Extracted 90.0004% (CPU Time= 0:00:04.1  MEM= 1728.2M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1728.2M)
Number of Extracted Resistors     : 528325
Number of Extracted Ground Cap.   : 523365
Number of Extracted Coupling Cap. : 893488
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1708.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1708.188M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31044,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1757.36 CPU=0:00:07.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 1757.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31044,  10.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1733.41 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1733.4M) ***
*** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=1:16:41 mem=1733.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1733.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1733.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1733.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1733.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.706  | -0.315  | -0.706  |
|           TNS (ns):|-468.724 |-371.694 | -97.030 |
|    Violating Paths:|  2767   |  2607   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.014%
       (97.315% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1733.4M
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1637.9M, totSessionCpu=1:16:42 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
**INFO: Start fixing DRV (Mem = 1704.70M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 279 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.71 |          0|          0|          0|  97.31  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.71 |          0|          0|          0|  97.31  |   0:00:00.0|    1950.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 279 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 201 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1950.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1807.0M, totSessionCpu=1:16:49 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1806.99M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1807.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1807.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1817.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1817.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1807.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.706  | -0.315  | -0.706  |
|           TNS (ns):|-468.724 |-371.694 | -97.030 |
|    Violating Paths:|  2767   |  2607   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.014%
       (97.315% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1817.0M
**optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 1807.0M, totSessionCpu=1:16:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=1778.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1778.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1778.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1778.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.706  | -0.315  | -0.706  |
|           TNS (ns):|-468.724 |-371.694 | -97.030 |
|    Violating Paths:|  2767   |  2607   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.014%
       (97.315% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1778.4M
**optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 1740.2M, totSessionCpu=1:16:52 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 16:08:47 2025
#
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 31042 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#922/29894 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1414.24 (MB), peak = 1522.24 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.23 (MB)
#Total memory = 1414.24 (MB)
#Peak memory = 1522.24 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.09 (MB), peak = 1522.24 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.10 (MB), peak = 1522.24 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 716756 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8210 um.
#Total wire length on LAYER M2 = 145089 um.
#Total wire length on LAYER M3 = 217480 um.
#Total wire length on LAYER M4 = 145582 um.
#Total wire length on LAYER M5 = 149240 um.
#Total wire length on LAYER M6 = 878 um.
#Total wire length on LAYER M7 = 15010 um.
#Total wire length on LAYER M8 = 35268 um.
#Total number of vias = 203679
#Total number of multi-cut vias = 142497 ( 70.0%)
#Total number of single cut vias = 61182 ( 30.0%)
#Up-Via Summary (total 203679):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60017 ( 62.8%)     35590 ( 37.2%)      95607
#  Metal 2        1057 (  1.3%)     79908 ( 98.7%)      80965
#  Metal 3          64 (  0.4%)     18159 ( 99.6%)      18223
#  Metal 4          17 (  0.3%)      5175 ( 99.7%)       5192
#  Metal 5           0 (  0.0%)      1264 (100.0%)       1264
#  Metal 6          21 (  1.7%)      1207 ( 98.3%)       1228
#  Metal 7           6 (  0.5%)      1194 ( 99.5%)       1200
#-----------------------------------------------------------
#                61182 ( 30.0%)    142497 ( 70.0%)     203679 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.36 (MB)
#Total memory = 1414.60 (MB)
#Peak memory = 1522.24 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.34 (MB), peak = 1522.24 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 716756 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8210 um.
#Total wire length on LAYER M2 = 145089 um.
#Total wire length on LAYER M3 = 217480 um.
#Total wire length on LAYER M4 = 145582 um.
#Total wire length on LAYER M5 = 149240 um.
#Total wire length on LAYER M6 = 878 um.
#Total wire length on LAYER M7 = 15010 um.
#Total wire length on LAYER M8 = 35268 um.
#Total number of vias = 203679
#Total number of multi-cut vias = 142497 ( 70.0%)
#Total number of single cut vias = 61182 ( 30.0%)
#Up-Via Summary (total 203679):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60017 ( 62.8%)     35590 ( 37.2%)      95607
#  Metal 2        1057 (  1.3%)     79908 ( 98.7%)      80965
#  Metal 3          64 (  0.4%)     18159 ( 99.6%)      18223
#  Metal 4          17 (  0.3%)      5175 ( 99.7%)       5192
#  Metal 5           0 (  0.0%)      1264 (100.0%)       1264
#  Metal 6          21 (  1.7%)      1207 ( 98.3%)       1228
#  Metal 7           6 (  0.5%)      1194 ( 99.5%)       1200
#-----------------------------------------------------------
#                61182 ( 30.0%)    142497 ( 70.0%)     203679 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.75 (MB), peak = 1522.24 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.77 (MB), peak = 1522.24 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 356
#Total wire length = 716756 um.
#Total half perimeter of net bounding box = 663601 um.
#Total wire length on LAYER M1 = 8210 um.
#Total wire length on LAYER M2 = 145089 um.
#Total wire length on LAYER M3 = 217480 um.
#Total wire length on LAYER M4 = 145582 um.
#Total wire length on LAYER M5 = 149240 um.
#Total wire length on LAYER M6 = 878 um.
#Total wire length on LAYER M7 = 15010 um.
#Total wire length on LAYER M8 = 35268 um.
#Total number of vias = 203679
#Total number of multi-cut vias = 142497 ( 70.0%)
#Total number of single cut vias = 61182 ( 30.0%)
#Up-Via Summary (total 203679):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60017 ( 62.8%)     35590 ( 37.2%)      95607
#  Metal 2        1057 (  1.3%)     79908 ( 98.7%)      80965
#  Metal 3          64 (  0.4%)     18159 ( 99.6%)      18223
#  Metal 4          17 (  0.3%)      5175 ( 99.7%)       5192
#  Metal 5           0 (  0.0%)      1264 (100.0%)       1264
#  Metal 6          21 (  1.7%)      1207 ( 98.3%)       1228
#  Metal 7           6 (  0.5%)      1194 ( 99.5%)       1200
#-----------------------------------------------------------
#                61182 ( 30.0%)    142497 ( 70.0%)     203679 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 5.79 (MB)
#Total memory = 1420.03 (MB)
#Peak memory = 1522.24 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 31044 NETS and 0 SPECIALNETS signatures
#Created 41958 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.50 (MB), peak = 1522.24 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.71 (MB), peak = 1522.24 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = -52.81 (MB)
#Total memory = 1406.06 (MB)
#Peak memory = 1522.24 (MB)
#Number of warnings = 22
#Total number of warnings = 262
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 16:08:58 2025
#
**optDesign ... cpu = 0:00:45, real = 0:00:47, mem = 1739.9M, totSessionCpu=1:17:02 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=41957 and nets=31044 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1739.9M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1788.9M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1788.9M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1788.9M)
Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1788.9M)
Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 1792.9M)
Extracted 60.0004% (CPU Time= 0:00:03.3  MEM= 1792.9M)
Extracted 70.0007% (CPU Time= 0:00:03.6  MEM= 1792.9M)
Extracted 80.0006% (CPU Time= 0:00:03.8  MEM= 1792.9M)
Extracted 90.0004% (CPU Time= 0:00:04.2  MEM= 1792.9M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1792.9M)
Number of Extracted Resistors     : 528325
Number of Extracted Ground Cap.   : 523365
Number of Extracted Coupling Cap. : 893488
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1780.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:07.0  MEM: 1780.922M)
**optDesign ... cpu = 0:00:51, real = 0:00:55, mem = 1706.7M, totSessionCpu=1:17:09 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 31044,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1801.87 CPU=0:00:07.9 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:09.8  real=0:00:11.0  mem= 1801.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31044,  10.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1777.91 CPU=0:00:03.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1777.9M) ***
*** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:18.0 totSessionCpu=1:17:25 mem=1777.9M)
**optDesign ... cpu = 0:01:08, real = 0:01:13, mem = 1708.9M, totSessionCpu=1:17:25 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:09, real = 0:01:14, mem = 1708.9M, totSessionCpu=1:17:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=1766.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1766.2M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1766.2M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1710.9M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1710.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.706  | -0.315  | -0.706  |
|           TNS (ns):|-468.724 |-371.694 | -97.030 |
|    Violating Paths:|  2767   |  2607   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.014%
       (97.315% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1710.9M
**optDesign ... cpu = 0:01:11, real = 0:01:17, mem = 1708.9M, totSessionCpu=1:17:29 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1668.7M, totSessionCpu=1:17:32 **
**INFO: DRVs not fixed with -incr option
#Created 849 library cell signatures
#Created 31044 NETS and 0 SPECIALNETS signatures
#Created 41958 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.61 (MB), peak = 1522.24 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.61 (MB), peak = 1522.24 (MB)
Begin checking placement ... (start mem=1668.7M, init mem=1668.7M)
*info: Placed = 41957          (Fixed = 55)
*info: Unplaced = 0           
Placement Density:97.31%(156621/160943)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1668.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27595

Instance distribution across the VT partitions:

 LVT : inst = 13341 (48.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13341 (48.3%)

 HVT : inst = 14251 (51.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 14251 (51.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=41957 and nets=31044 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1658.7M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1731.7M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1731.7M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1731.7M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1731.7M)
Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 1735.7M)
Extracted 60.0004% (CPU Time= 0:00:03.2  MEM= 1735.7M)
Extracted 70.0007% (CPU Time= 0:00:03.5  MEM= 1735.7M)
Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 1735.7M)
Extracted 90.0004% (CPU Time= 0:00:04.0  MEM= 1735.7M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 1735.7M)
Number of Extracted Resistors     : 528325
Number of Extracted Ground Cap.   : 523365
Number of Extracted Coupling Cap. : 893488
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1715.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:07.0  MEM: 1715.641M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31044,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1774.36 CPU=0:00:07.5 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1774.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31044,  10.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1750.4 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1750.4M) ***
*** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=1:17:55 mem=1750.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1750.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1750.4M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1750.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1750.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.706  | -0.315  | -0.706  |
|           TNS (ns):|-468.724 |-371.694 | -97.030 |
|    Violating Paths:|  2767   |  2607   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.014%
       (97.315% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1750.4M
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1648.1M, totSessionCpu=1:17:56 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.706
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in WNS mode
Info: 279 clock nets excluded from IPO operation.
*info: 279 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.706 TNS Slack -468.724 Density 97.31
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.315|   -0.706|-371.694| -468.724|    97.31%|   0:00:00.0| 1892.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_14_/D  |
|  -0.301|   -0.706|-369.883| -466.914|    97.32%|   0:00:01.0| 1892.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.301|   -0.706|-369.881| -466.911|    97.32%|   0:00:00.0| 1892.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.294|   -0.706|-364.102| -461.132|    97.32%|   0:00:08.0| 1885.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.294|   -0.706|-364.095| -461.125|    97.33%|   0:00:00.0| 1885.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.294|   -0.706|-364.065| -461.096|    97.34%|   0:00:00.0| 1885.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.294|   -0.706|-364.065| -461.096|    97.34%|   0:00:03.0| 1888.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.6 real=0:00:12.0 mem=1888.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.7 real=0:00:12.0 mem=1888.9M) ***
** GigaOpt Optimizer WNS Slack -0.706 TNS Slack -461.096 Density 97.34
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 22 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 280 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 206 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:11.2 real=0:00:13.0 mem=1888.9M) ***
*** Starting refinePlace (1:18:15 mem=1877.8M) ***
Density distribution unevenness ratio = 1.277%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1877.8MB
Summary Report:
Instances move: 0 (out of 27552 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1877.8MB
*** Finished refinePlace (1:18:16 mem=1877.8M) ***
Density distribution unevenness ratio = 1.067%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in TNS mode
Info: 280 clock nets excluded from IPO operation.
*info: 280 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.706 TNS Slack -461.191 Density 97.34
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.294|   -0.706|-364.161| -461.191|    97.34%|   0:00:00.0| 1889.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.294|   -0.706|-363.386| -460.417|    97.34%|   0:00:01.0| 1891.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.294|   -0.706|-362.520| -459.550|    97.34%|   0:00:02.0| 1891.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
|  -0.294|   -0.706|-362.250| -459.280|    97.34%|   0:00:00.0| 1891.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
|  -0.294|   -0.706|-361.631| -458.661|    97.35%|   0:00:01.0| 1891.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
|  -0.294|   -0.706|-361.615| -458.646|    97.35%|   0:00:03.0| 1891.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
|  -0.294|   -0.706|-361.576| -458.606|    97.35%|   0:00:01.0| 1891.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_9_/D    |
|  -0.294|   -0.706|-361.559| -458.589|    97.35%|   0:00:00.0| 1891.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_9_/D    |
|  -0.294|   -0.706|-361.534| -458.564|    97.35%|   0:00:02.0| 1891.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 27 and inserted 66 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.294|   -0.781|-293.922| -403.016|    97.35%|   0:00:16.0| 1935.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_44_/D                                           |
|  -0.294|   -0.781|-293.877| -402.971|    97.35%|   0:00:01.0| 1954.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_62_/D                                         |
|  -0.294|   -0.781|-293.846| -402.941|    97.35%|   0:00:01.0| 1954.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_24_/D                                         |
|  -0.294|   -0.781|-293.831| -402.925|    97.35%|   0:00:01.0| 1954.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
|  -0.294|   -0.781|-293.766| -402.860|    97.35%|   0:00:00.0| 1954.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_34_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 8 and inserted 36 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.295|   -0.827|-274.240| -390.774|    97.35%|   0:00:15.0| 1945.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D    |
|  -0.295|   -0.827|-274.217| -390.752|    97.35%|   0:00:00.0| 1945.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_49_/D                                           |
|  -0.295|   -0.827|-274.074| -390.609|    97.35%|   0:00:01.0| 1945.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_19_/D                                           |
|  -0.295|   -0.827|-273.606| -390.140|    97.35%|   0:00:00.0| 1945.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -0.295|   -0.827|-273.561| -390.096|    97.35%|   0:00:00.0| 1945.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_/D   |
|  -0.295|   -0.827|-273.474| -390.008|    97.35%|   0:00:01.0| 1945.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D    |
|  -0.295|   -0.827|-273.468| -390.002|    97.35%|   0:00:00.0| 1945.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_11_/D   |
|  -0.295|   -0.828|-273.468| -390.002|    97.35%|   0:00:01.0| 1945.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_10_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:43.2 real=0:00:47.0 mem=1945.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:43.2 real=0:00:47.0 mem=1945.9M) ***
** GigaOpt Optimizer WNS Slack -0.828 TNS Slack -390.002 Density 97.35
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 17 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 382 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 207 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:43.7 real=0:00:48.0 mem=1945.9M) ***
*** Starting refinePlace (1:19:05 mem=1926.8M) ***
Density distribution unevenness ratio = 1.216%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1926.8MB
Summary Report:
Instances move: 0 (out of 27668 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1926.8MB
*** Finished refinePlace (1:19:05 mem=1926.8M) ***
Density distribution unevenness ratio = 1.008%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.295 ns
Total 0 nets layer assigned (0.7).
GigaOpt: setting up router preferences
        design wns: -0.2953
        slack threshold: 1.1247
GigaOpt: 15 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 923 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.828 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -0.8275
        slack threshold: 0.5925
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 923 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1923.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1923.8M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1923.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1923.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.828  | -0.295  | -0.828  |
|           TNS (ns):|-390.029 |-273.495 |-116.534 |
|    Violating Paths:|  2047   |  1887   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.173%
       (97.474% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1923.8M
**optDesign ... cpu = 0:01:37, real = 0:01:44, mem = 1752.1M, totSessionCpu=1:19:09 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 16:11:16 2025
#
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_4__mac_col_inst/U116 connects to NET mac_array_instance/col_idx_4__mac_col_inst/FE_PSN3428_FE_OFN70_n167 at location ( 425.900 200.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/FE_PSN3428_FE_OFN70_n167 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC3387_CTS_13 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3387_CTS_13 at location ( 428.300 41.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3387_CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/CTS_ccl_BUF_clk_G0_L4_34 connects to NET ofifo_inst/FE_USKN3375_CTS_63 at location ( 338.300 45.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/FE_USKN3375_CTS_63 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC3357_CTS_14 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3357_CTS_14 at location ( 386.300 43.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3357_CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L4_39 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3355_CTS_14 at location ( 380.500 44.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3355_CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_17 connects to NET mac_array_instance/FE_USKN3337_CTS_58 at location ( 348.900 246.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN3337_CTS_58 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC3387_CTS_13 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3330_CTS_13 at location ( 429.900 41.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3330_CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC3388_CTS_13 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3329_CTS_13 at location ( 420.100 43.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3329_CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC3355_CTS_14 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3319_CTS_14 at location ( 376.900 43.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3319_CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_21 connects to NET mac_array_instance/FE_USKN3311_CTS_60 at location ( 357.100 206.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN3311_CTS_60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_0__fifo_instance/FE_USKC3366_CTS_12 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3292_CTS_12 at location ( 677.100 88.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3292_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC3357_CTS_14 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3285_CTS_14 at location ( 387.500 43.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3285_CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC3358_CTS_14 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3278_CTS_14 at location ( 387.100 45.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3278_CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC3275_CTS_57 connects to NET FE_USKN3275_CTS_57 at location ( 190.100 91.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN3275_CTS_57 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/FE_USKC3391_CTS_13 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3267_CTS_13 at location ( 425.100 43.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3267_CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_19 connects to NET mac_array_instance/CTS_62 at location ( 425.900 207.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/FE_USKC3311_CTS_60 connects to NET mac_array_instance/CTS_60 at location ( 361.700 208.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_19 connects to NET mac_array_instance/CTS_59 at location ( 428.500 207.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_13 connects to NET CTS_70 at location ( 148.500 206.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC3335_CTS_12 connects to NET ofifo_inst/col_idx_4__fifo_instance/CTS_12 at location ( 296.100 37.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 120 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 135
#  Number of instances deleted (including moved) = 16
#  Number of instances resized = 67
#  Number of instances with same cell size swap = 1
#  Number of instances with pin swaps = 7
#  Total number of placement changes (moved instances are counted twice) = 218
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 31161 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#923/30013 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1392.08 (MB), peak = 1588.54 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 597.720 68.500 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 559.850 87.995 ) on M1 for NET CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 527.600 52.215 ) on M1 for NET CTS_64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 148.650 206.795 ) on M1 for NET CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 586.000 25.385 ) on M1 for NET FE_OCPN2873_array_out_56_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 286.060 336.700 ) on M1 for NET FE_OCPN3076_qmem_out_26_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 422.295 342.100 ) on M1 for NET FE_OCPN3091_qmem_out_34_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 323.085 352.900 ) on M1 for NET FE_OCPN3096_qmem_out_53_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 368.895 338.500 ) on M1 for NET FE_OCPN3103_qmem_out_61_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 384.495 325.900 ) on M1 for NET FE_OCPN3117_qmem_out_11_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 313.060 336.700 ) on M1 for NET FE_OCPN3118_qmem_out_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 358.885 342.100 ) on M1 for NET FE_OCPN3134_qmem_out_54_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 275.095 351.100 ) on M1 for NET FE_OCPN3137_qmem_out_46_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 360.060 342.100 ) on M1 for NET FE_PSN3537_FE_OCPN3134_qmem_out_54_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 324.260 352.900 ) on M1 for NET FE_PSN3542_FE_OCPN3096_qmem_out_53_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 586.955 351.100 ) on M1 for NET FE_PSN3543_mac_in_47_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 655.955 347.500 ) on M1 for NET FE_PSN3545_mac_in_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 370.375 338.500 ) on M1 for NET FE_PSN3546_FE_OCPN3103_qmem_out_61_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 385.975 325.900 ) on M1 for NET FE_PSN3547_FE_OCPN3117_qmem_out_11_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 423.775 342.100 ) on M1 for NET FE_PSN3551_FE_OCPN3091_qmem_out_34_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#289 routed nets are extracted.
#    204 (0.65%) extracted nets are partially routed.
#29621 routed nets are imported.
#103 (0.33%) nets are without wires.
#1150 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 31163.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 204
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 16:11:20 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 16:11:22 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1225         629       30008    89.42%
#  Metal 2        V        2479        1158       30008    29.95%
#  Metal 3        H        1312         542       30008    29.64%
#  Metal 4        V        2562        1075       30008    29.71%
#  Metal 5        H        1854           0       30008     0.35%
#  Metal 6        V        3637           0       30008    66.95%
#  Metal 7        H         461           0       30008     0.00%
#  Metal 8        V         909           0       30008     0.00%
#  --------------------------------------------------------------
#  Total                  14440      15.56%  240064    30.75%
#
#  480 nets (1.54%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1394.13 (MB), peak = 1588.54 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.59 (MB), peak = 1588.54 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.69 (MB), peak = 1588.54 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1150 (skipped).
#Total number of routable nets = 30013.
#Total number of nets in the design = 31163.
#
#307 routable nets have only global wires.
#29706 routable nets have only detail routed wires.
#197 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#472 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                188                  9             110  
#-------------------------------------------------------------------
#        Total                188                  9             110  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                480                189           29344  
#-------------------------------------------------------------------
#        Total                480                189           29344  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(0.05%)      7(0.03%)   (0.09%)
#   Metal 3      1(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     12(0.01%)      7(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 480
#Total wire length = 718731 um.
#Total half perimeter of net bounding box = 665714 um.
#Total wire length on LAYER M1 = 8209 um.
#Total wire length on LAYER M2 = 145146 um.
#Total wire length on LAYER M3 = 218247 um.
#Total wire length on LAYER M4 = 146680 um.
#Total wire length on LAYER M5 = 149246 um.
#Total wire length on LAYER M6 = 882 um.
#Total wire length on LAYER M7 = 15049 um.
#Total wire length on LAYER M8 = 35271 um.
#Total number of vias = 204375
#Total number of multi-cut vias = 142344 ( 69.6%)
#Total number of single cut vias = 62031 ( 30.4%)
#Up-Via Summary (total 204375):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60295 ( 62.9%)     35525 ( 37.1%)      95820
#  Metal 2        1336 (  1.6%)     79847 ( 98.4%)      81183
#  Metal 3         306 (  1.7%)     18136 ( 98.3%)      18442
#  Metal 4          39 (  0.7%)      5173 ( 99.3%)       5212
#  Metal 5          13 (  1.0%)      1263 ( 99.0%)       1276
#  Metal 6          34 (  2.7%)      1206 ( 97.3%)       1240
#  Metal 7           8 (  0.7%)      1194 ( 99.3%)       1202
#-----------------------------------------------------------
#                62031 ( 30.4%)    142344 ( 69.6%)     204375 
#
#Total number of involved priority nets 170
#Maximum src to sink distance for priority net 375.1
#Average of max src_to_sink distance for priority net 30.8
#Average of ave src_to_sink distance for priority net 24.2
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1424.69 (MB), peak = 1588.54 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.89 (MB), peak = 1588.54 (MB)
#Start Track Assignment.
#Done with 155 horizontal wires in 1 hboxes and 154 vertical wires in 2 hboxes.
#Done with 17 horizontal wires in 1 hboxes and 12 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 480
#Total wire length = 718870 um.
#Total half perimeter of net bounding box = 665714 um.
#Total wire length on LAYER M1 = 8264 um.
#Total wire length on LAYER M2 = 145159 um.
#Total wire length on LAYER M3 = 218302 um.
#Total wire length on LAYER M4 = 146693 um.
#Total wire length on LAYER M5 = 149248 um.
#Total wire length on LAYER M6 = 883 um.
#Total wire length on LAYER M7 = 15050 um.
#Total wire length on LAYER M8 = 35270 um.
#Total number of vias = 204368
#Total number of multi-cut vias = 142344 ( 69.7%)
#Total number of single cut vias = 62024 ( 30.3%)
#Up-Via Summary (total 204368):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60293 ( 62.9%)     35525 ( 37.1%)      95818
#  Metal 2        1333 (  1.6%)     79847 ( 98.4%)      81180
#  Metal 3         304 (  1.6%)     18136 ( 98.4%)      18440
#  Metal 4          39 (  0.7%)      5173 ( 99.3%)       5212
#  Metal 5          13 (  1.0%)      1263 ( 99.0%)       1276
#  Metal 6          34 (  2.7%)      1206 ( 97.3%)       1240
#  Metal 7           8 (  0.7%)      1194 ( 99.3%)       1202
#-----------------------------------------------------------
#                62024 ( 30.3%)    142344 ( 69.7%)     204368 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1442.08 (MB), peak = 1588.54 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 49.77 (MB)
#Total memory = 1442.08 (MB)
#Peak memory = 1588.54 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 15.6% of the total area was rechecked for DRC, and 16.9% required routing.
#    number of violations = 62
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           12        1        7        5        3       28
#	M2           11       10       13        0        0       34
#	Totals       23       11       20        5        3       62
#202 out of 42076 instances need to be verified(marked ipoed).
#8.3% of the total area is being checked for drcs
#8.3% of the total area was checked
#    number of violations = 193
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
#	M1           61       10       56       16        1        3      147
#	M2           13       12       21        0        0        0       46
#	Totals       74       22       77       16        1        3      193
#cpu time = 00:00:26, elapsed time = 00:00:27, memory = 1469.51 (MB), peak = 1588.54 (MB)
#start 1st optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           21        3        9        8        0       41
#	M2            0        0        2        0        1        3
#	Totals       21        3       11        8        1       44
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1428.80 (MB), peak = 1588.54 (MB)
#start 2nd optimization iteration ...
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           21        3        9        8       41
#	Totals       21        3        9        8       41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.60 (MB), peak = 1588.54 (MB)
#start 3rd optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            0        0        0        0
#	M2            2        4        1        7
#	Totals        2        4        1        7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1437.09 (MB), peak = 1588.54 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.91 (MB), peak = 1588.54 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.91 (MB), peak = 1588.54 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 480
#Total wire length = 718607 um.
#Total half perimeter of net bounding box = 665714 um.
#Total wire length on LAYER M1 = 8188 um.
#Total wire length on LAYER M2 = 145031 um.
#Total wire length on LAYER M3 = 218275 um.
#Total wire length on LAYER M4 = 146683 um.
#Total wire length on LAYER M5 = 149239 um.
#Total wire length on LAYER M6 = 890 um.
#Total wire length on LAYER M7 = 15022 um.
#Total wire length on LAYER M8 = 35280 um.
#Total number of vias = 204732
#Total number of multi-cut vias = 141648 ( 69.2%)
#Total number of single cut vias = 63084 ( 30.8%)
#Up-Via Summary (total 204732):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60427 ( 63.1%)     35410 ( 36.9%)      95837
#  Metal 2        1891 (  2.3%)     79460 ( 97.7%)      81351
#  Metal 3         633 (  3.4%)     17970 ( 96.6%)      18603
#  Metal 4          71 (  1.4%)      5151 ( 98.6%)       5222
#  Metal 5           6 (  0.5%)      1270 ( 99.5%)       1276
#  Metal 6          39 (  3.2%)      1199 ( 96.8%)       1238
#  Metal 7          17 (  1.4%)      1188 ( 98.6%)       1205
#-----------------------------------------------------------
#                63084 ( 30.8%)    141648 ( 69.2%)     204732 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:31
#Elapsed time = 00:00:33
#Increased memory = -36.27 (MB)
#Total memory = 1405.81 (MB)
#Peak memory = 1588.54 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.54 (MB), peak = 1588.54 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 480
#Total wire length = 718607 um.
#Total half perimeter of net bounding box = 665714 um.
#Total wire length on LAYER M1 = 8188 um.
#Total wire length on LAYER M2 = 145031 um.
#Total wire length on LAYER M3 = 218275 um.
#Total wire length on LAYER M4 = 146683 um.
#Total wire length on LAYER M5 = 149239 um.
#Total wire length on LAYER M6 = 890 um.
#Total wire length on LAYER M7 = 15022 um.
#Total wire length on LAYER M8 = 35280 um.
#Total number of vias = 204732
#Total number of multi-cut vias = 141648 ( 69.2%)
#Total number of single cut vias = 63084 ( 30.8%)
#Up-Via Summary (total 204732):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60427 ( 63.1%)     35410 ( 36.9%)      95837
#  Metal 2        1891 (  2.3%)     79460 ( 97.7%)      81351
#  Metal 3         633 (  3.4%)     17970 ( 96.6%)      18603
#  Metal 4          71 (  1.4%)      5151 ( 98.6%)       5222
#  Metal 5           6 (  0.5%)      1270 ( 99.5%)       1276
#  Metal 6          39 (  3.2%)      1199 ( 96.8%)       1238
#  Metal 7          17 (  1.4%)      1188 ( 98.6%)       1205
#-----------------------------------------------------------
#                63084 ( 30.8%)    141648 ( 69.2%)     204732 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#20.90% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1408.83 (MB), peak = 1588.54 (MB)
#    number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1408.95 (MB), peak = 1588.54 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 480
#Total wire length = 718607 um.
#Total half perimeter of net bounding box = 665714 um.
#Total wire length on LAYER M1 = 8188 um.
#Total wire length on LAYER M2 = 145031 um.
#Total wire length on LAYER M3 = 218275 um.
#Total wire length on LAYER M4 = 146683 um.
#Total wire length on LAYER M5 = 149239 um.
#Total wire length on LAYER M6 = 890 um.
#Total wire length on LAYER M7 = 15022 um.
#Total wire length on LAYER M8 = 35280 um.
#Total number of vias = 204732
#Total number of multi-cut vias = 143424 ( 70.1%)
#Total number of single cut vias = 61308 ( 29.9%)
#Up-Via Summary (total 204732):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60114 ( 62.7%)     35723 ( 37.3%)      95837
#  Metal 2        1072 (  1.3%)     80279 ( 98.7%)      81351
#  Metal 3          72 (  0.4%)     18531 ( 99.6%)      18603
#  Metal 4          19 (  0.4%)      5203 ( 99.6%)       5222
#  Metal 5           0 (  0.0%)      1276 (100.0%)       1276
#  Metal 6          22 (  1.8%)      1216 ( 98.2%)       1238
#  Metal 7           9 (  0.7%)      1196 ( 99.3%)       1205
#-----------------------------------------------------------
#                61308 ( 29.9%)    143424 ( 70.1%)     204732 
#
#detailRoute Statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:48
#Increased memory = -34.86 (MB)
#Total memory = 1407.22 (MB)
#Peak memory = 1588.54 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 31163 NETS and 0 SPECIALNETS signatures
#Created 42077 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.25 (MB), peak = 1588.54 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.46 (MB), peak = 1588.54 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:01:01
#Increased memory = -83.45 (MB)
#Total memory = 1363.61 (MB)
#Peak memory = 1588.54 (MB)
#Number of warnings = 84
#Total number of warnings = 346
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 16:12:16 2025
#
**optDesign ... cpu = 0:02:33, real = 0:02:45, mem = 1718.0M, totSessionCpu=1:20:05 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=42076 and nets=31163 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1718.0M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1766.9M)
Extracted 20.0004% (CPU Time= 0:00:01.2  MEM= 1766.9M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1766.9M)
Extracted 40.0005% (CPU Time= 0:00:01.8  MEM= 1766.9M)
Extracted 50.0005% (CPU Time= 0:00:02.3  MEM= 1770.9M)
Extracted 60.0006% (CPU Time= 0:00:03.3  MEM= 1770.9M)
Extracted 70.0006% (CPU Time= 0:00:03.6  MEM= 1770.9M)
Extracted 80.0006% (CPU Time= 0:00:03.8  MEM= 1770.9M)
Extracted 90.0007% (CPU Time= 0:00:04.2  MEM= 1770.9M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1770.9M)
Number of Extracted Resistors     : 529986
Number of Extracted Ground Cap.   : 524823
Number of Extracted Coupling Cap. : 896644
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1758.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:08.0  MEM: 1758.934M)
**optDesign ... cpu = 0:02:40, real = 0:02:53, mem = 1716.0M, totSessionCpu=1:20:12 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 31163,  96.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1808.61 CPU=0:00:07.8 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1808.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31163,  10.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1784.65 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1784.6M) ***
*** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=1:20:28 mem=1784.6M)
**optDesign ... cpu = 0:02:56, real = 0:03:09, mem = 1715.6M, totSessionCpu=1:20:28 **
*** Timing NOT met, worst failing slack is -0.803
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 382 clock nets excluded from IPO operation.
*info: 382 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.803 TNS Slack -389.590 Density 97.47
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.296|   -0.803|-277.005| -389.590|    97.47%|   0:00:00.0| 1952.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_10_/D  |
|  -0.296|   -0.803|-277.005| -389.590|    97.47%|   0:00:01.0| 1952.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
|  -0.296|   -0.803|-277.005| -389.590|    97.47%|   0:00:01.0| 1952.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -0.296|   -0.803|-277.005| -389.590|    97.47%|   0:00:00.0| 1952.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_10_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1952.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:03.0 mem=1952.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 382 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 207 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.2 real=0:00:04.0 mem=1952.9M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:03:02, real = 0:03:18, mem = 1803.9M, totSessionCpu=1:20:34 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1803.90M, totSessionCpu=1:20:35 .
**optDesign ... cpu = 0:03:03, real = 0:03:19, mem = 1803.9M, totSessionCpu=1:20:35 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1297.99MB/1297.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.32MB/1298.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.37MB/1298.37MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT)
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 10%
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 20%
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 30%
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 40%
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 50%
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 60%
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 70%
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 80%
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 90%

Finished Levelizing
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT)

Starting Activity Propagation
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT)
2025-Mar-21 16:12:53 (2025-Mar-21 23:12:53 GMT): 10%
2025-Mar-21 16:12:53 (2025-Mar-21 23:12:53 GMT): 20%

Finished Activity Propagation
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:03, mem(process/total)=1299.37MB/1299.37MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT)
 ... Calculating switching power
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT): 10%
2025-Mar-21 16:12:55 (2025-Mar-21 23:12:55 GMT): 20%
2025-Mar-21 16:12:55 (2025-Mar-21 23:12:55 GMT): 30%
2025-Mar-21 16:12:55 (2025-Mar-21 23:12:55 GMT): 40%
2025-Mar-21 16:12:55 (2025-Mar-21 23:12:55 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 16:12:55 (2025-Mar-21 23:12:55 GMT): 60%
2025-Mar-21 16:12:56 (2025-Mar-21 23:12:56 GMT): 70%
2025-Mar-21 16:12:56 (2025-Mar-21 23:12:56 GMT): 80%
2025-Mar-21 16:12:57 (2025-Mar-21 23:12:57 GMT): 90%

Finished Calculating power
2025-Mar-21 16:12:58 (2025-Mar-21 23:12:58 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1300.52MB/1300.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1300.52MB/1300.52MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:07, mem(process/total)=1300.55MB/1300.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 16:12:58 (2025-Mar-21 23:12:58 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       75.95336494 	   61.7100%
Total Switching Power:      45.68437819 	   37.1173%
Total Leakage Power:         1.44344161 	    1.1728%
Total Power:               123.08118526
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         34.61       2.324      0.2309       37.16       30.19
Macro                                  0       1.253      0.1812       1.434       1.165
IO                                     0           0           0           0           0
Combinational                      36.46       35.05      0.9963       72.51       58.92
Clock (Combinational)              4.881       7.053     0.03505       11.97       9.725
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              75.95       45.68       1.443       123.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      75.95       45.68       1.443       123.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.881       7.053     0.03505       11.97       9.725
-----------------------------------------------------------------------------------------
Total                              4.881       7.053     0.03505       11.97       9.725
-----------------------------------------------------------------------------------------
Total leakage power = 1.44344 mW
Cell usage statistics:  
Library tcbn65gpluswc , 42073 cells ( 100.000000%) , 1.44344 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1301.87MB/1301.87MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:03:08, real = 0:03:27, mem = 1803.9M, totSessionCpu=1:20:40 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:09, real = 0:03:29, mem = 1803.9M, totSessionCpu=1:20:41 **
** Profile ** Start :  cpu=0:00:00.0, mem=1861.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1861.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1861.1M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1805.9M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1805.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.803  | -0.296  | -0.803  |
|           TNS (ns):|-389.592 |-277.007 |-112.585 |
|    Violating Paths:|  2193   |  2033   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.173%
       (97.474% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1805.9M
**optDesign ... cpu = 0:03:11, real = 0:03:34, mem = 1803.9M, totSessionCpu=1:20:43 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 12 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 32 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 135 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 391 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 1239 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 1809 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 1809 new insts, 1809 new pwr-pin connections were made to global net 'VDD'.
1809 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 43885 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.8084 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:02.0 mem=1803.9M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

invalid command name "verifyDRC"
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1743.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 8
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 8
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 8
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 8
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 5 of 8
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 6 of 8
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 7 of 8
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 8 of 8
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:13.3  ELAPSED TIME: 14.00  MEM: 330.9M) ***

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2078.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 19.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 7
  Overlap     : 0
End Summary

  Verification Complete : 7 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:17.5  MEM: -44.4M)

<CMD> selectInst FILLER_5720
<CMD> deselectAll
<CMD> selectInst ofifo_inst/FE_USKC3480_CTS_55
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 1.0000 182.7400 726.4000 184.7400 6 VDD
<CMD> zoomIn
<CMD> zoomIn
<CMD> deselectAll
<CMD> selectInst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC1647_n1093
<CMD> deselectAll
<CMD> selectWire 386.8500 231.7500 478.9500 231.8500 5 {mem_in[104]}
<CMD> pan -2.735 -4.545
<CMD> pan -0.278 -1.625
<CMD> deselectAll
<CMD> selectMarker 434.4500 234.0700 434.5500 234.4900 1 1 6
<CMD> deselectAll
<CMD> selectMarker 434.4500 234.0700 434.5500 234.4900 1 1 6
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar 21 16:17:37 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (727.4000, 371.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:17:38 **** Processed 5000 nets.
**** 16:17:38 **** Processed 10000 nets.
**** 16:17:38 **** Processed 15000 nets.
**** 16:17:38 **** Processed 20000 nets.
**** 16:17:39 **** Processed 25000 nets.
**** 16:17:39 **** Processed 30000 nets.
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    56 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    56 total info(s) created.
End Summary

End Time: Fri Mar 21 16:17:39 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 56 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.8  MEM: -0.898M)

<CMD> deselectAll
<CMD> pan 45.062 137.063
<CMD> pan -14.922 18.992
<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 43885 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar 21 16:22:32 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (727.4000, 371.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:22:32 **** Processed 5000 nets.
**** 16:22:32 **** Processed 10000 nets.
**** 16:22:32 **** Processed 15000 nets.
**** 16:22:33 **** Processed 20000 nets.
**** 16:22:33 **** Processed 25000 nets.
**** 16:22:33 **** Processed 30000 nets.
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    56 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    56 total info(s) created.
End Summary

End Time: Fri Mar 21 16:22:34 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 56 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.9  MEM: -0.898M)

<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2018.9M, totSessionCpu=1:22:12 **
#Created 849 library cell signatures
#Created 31163 NETS and 0 SPECIALNETS signatures
#Created 43886 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1634.61 (MB), peak = 1837.94 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1634.69 (MB), peak = 1837.94 (MB)
Begin checking placement ... (start mem=2022.9M, init mem=2022.9M)
*info: Placed = 43885          (Fixed = 46)
*info: Unplaced = 0           
Placement Density:99.10%(159490/160943)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=2022.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27714

Instance distribution across the VT partitions:

 LVT : inst = 13482 (48.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13482 (48.6%)

 HVT : inst = 14229 (51.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 14229 (51.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=43885 and nets=31163 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2008.8M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 2065.8M)
Extracted 20.0004% (CPU Time= 0:00:01.2  MEM= 2065.8M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 2065.8M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 2065.8M)
Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 2069.8M)
Extracted 60.0006% (CPU Time= 0:00:03.3  MEM= 2069.8M)
Extracted 70.0006% (CPU Time= 0:00:03.6  MEM= 2069.8M)
Extracted 80.0006% (CPU Time= 0:00:03.8  MEM= 2069.8M)
Extracted 90.0007% (CPU Time= 0:00:04.2  MEM= 2069.8M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 2069.8M)
Number of Extracted Resistors     : 529986
Number of Extracted Ground Cap.   : 524823
Number of Extracted Coupling Cap. : 896644
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2049.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:08.0  MEM: 2049.820M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31163,  96.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2079.92 CPU=0:00:07.8 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 2079.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31163,  10.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2055.96 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.2  real=0:00:04.0  mem= 2056.0M) ***
*** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:17.0 totSessionCpu=1:22:36 mem=2056.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=2056.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2056.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2056.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2056.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.803  | -0.296  | -0.803  |
|           TNS (ns):|-389.592 |-277.007 |-112.585 |
|    Violating Paths:|  2193   |  2033   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.173%
       (99.097% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2056.0M
**optDesign ... cpu = 0:00:25, real = 0:00:30, mem = 1974.8M, totSessionCpu=1:22:37 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
**INFO: Start fixing DRV (Mem = 2037.59M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 382 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.80 |          0|          0|          0|  99.10  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.80 |          0|          0|          0|  99.10  |   0:00:00.0|    2250.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 382 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 207 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2250.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:32, real = 0:00:38, mem = 2120.6M, totSessionCpu=1:22:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2120.60M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2120.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=2120.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2128.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2128.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=2120.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.803  | -0.296  | -0.803  |
|           TNS (ns):|-389.592 |-277.007 |-112.585 |
|    Violating Paths:|  2193   |  2033   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.173%
       (99.097% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2128.6M
**optDesign ... cpu = 0:00:33, real = 0:00:40, mem = 2118.6M, totSessionCpu=1:22:45 **
** Profile ** Start :  cpu=0:00:00.0, mem=2109.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=2109.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2109.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2109.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.803  | -0.296  | -0.803  |
|           TNS (ns):|-389.592 |-277.007 |-112.585 |
|    Violating Paths:|  2193   |  2033   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.173%
       (99.097% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2109.1M
**optDesign ... cpu = 0:00:35, real = 0:00:42, mem = 2049.8M, totSessionCpu=1:22:47 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 16:23:43 2025
#
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 31161 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#923/30013 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1588.53 (MB), peak = 1837.94 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.03 (MB)
#Total memory = 1588.53 (MB)
#Peak memory = 1837.94 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 7
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            7        7
#	Totals        7        7
#0 out of 43885 instances need to be verified(marked ipoed).
#0.0% of the total area was checked
#    number of violations = 7
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            7        7
#	Totals        7        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1590.38 (MB), peak = 1837.94 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1604.29 (MB), peak = 1837.94 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 480
#Total wire length = 718612 um.
#Total half perimeter of net bounding box = 665714 um.
#Total wire length on LAYER M1 = 8188 um.
#Total wire length on LAYER M2 = 145028 um.
#Total wire length on LAYER M3 = 218283 um.
#Total wire length on LAYER M4 = 146682 um.
#Total wire length on LAYER M5 = 149239 um.
#Total wire length on LAYER M6 = 890 um.
#Total wire length on LAYER M7 = 15022 um.
#Total wire length on LAYER M8 = 35280 um.
#Total number of vias = 204737
#Total number of multi-cut vias = 143425 ( 70.1%)
#Total number of single cut vias = 61312 ( 29.9%)
#Up-Via Summary (total 204737):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60114 ( 62.7%)     35723 ( 37.3%)      95837
#  Metal 2        1074 (  1.3%)     80282 ( 98.7%)      81356
#  Metal 3          74 (  0.4%)     18529 ( 99.6%)      18603
#  Metal 4          19 (  0.4%)      5203 ( 99.6%)       5222
#  Metal 5           0 (  0.0%)      1276 (100.0%)       1276
#  Metal 6          22 (  1.8%)      1216 ( 98.2%)       1238
#  Metal 7           9 (  0.7%)      1196 ( 99.3%)       1205
#-----------------------------------------------------------
#                61312 ( 29.9%)    143425 ( 70.1%)     204737 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 3.76 (MB)
#Total memory = 1592.29 (MB)
#Peak memory = 1837.94 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1594.02 (MB), peak = 1837.94 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 480
#Total wire length = 718612 um.
#Total half perimeter of net bounding box = 665714 um.
#Total wire length on LAYER M1 = 8188 um.
#Total wire length on LAYER M2 = 145028 um.
#Total wire length on LAYER M3 = 218283 um.
#Total wire length on LAYER M4 = 146682 um.
#Total wire length on LAYER M5 = 149239 um.
#Total wire length on LAYER M6 = 890 um.
#Total wire length on LAYER M7 = 15022 um.
#Total wire length on LAYER M8 = 35280 um.
#Total number of vias = 204737
#Total number of multi-cut vias = 143425 ( 70.1%)
#Total number of single cut vias = 61312 ( 29.9%)
#Up-Via Summary (total 204737):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60114 ( 62.7%)     35723 ( 37.3%)      95837
#  Metal 2        1074 (  1.3%)     80282 ( 98.7%)      81356
#  Metal 3          74 (  0.4%)     18529 ( 99.6%)      18603
#  Metal 4          19 (  0.4%)      5203 ( 99.6%)       5222
#  Metal 5           0 (  0.0%)      1276 (100.0%)       1276
#  Metal 6          22 (  1.8%)      1216 ( 98.2%)       1238
#  Metal 7           9 (  0.7%)      1196 ( 99.3%)       1205
#-----------------------------------------------------------
#                61312 ( 29.9%)    143425 ( 70.1%)     204737 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.21% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.07 (MB), peak = 1837.94 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1594.13 (MB), peak = 1837.94 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 480
#Total wire length = 718612 um.
#Total half perimeter of net bounding box = 665714 um.
#Total wire length on LAYER M1 = 8188 um.
#Total wire length on LAYER M2 = 145028 um.
#Total wire length on LAYER M3 = 218283 um.
#Total wire length on LAYER M4 = 146682 um.
#Total wire length on LAYER M5 = 149239 um.
#Total wire length on LAYER M6 = 890 um.
#Total wire length on LAYER M7 = 15022 um.
#Total wire length on LAYER M8 = 35280 um.
#Total number of vias = 204737
#Total number of multi-cut vias = 143433 ( 70.1%)
#Total number of single cut vias = 61304 ( 29.9%)
#Up-Via Summary (total 204737):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60110 ( 62.7%)     35727 ( 37.3%)      95837
#  Metal 2        1072 (  1.3%)     80284 ( 98.7%)      81356
#  Metal 3          72 (  0.4%)     18531 ( 99.6%)      18603
#  Metal 4          19 (  0.4%)      5203 ( 99.6%)       5222
#  Metal 5           0 (  0.0%)      1276 (100.0%)       1276
#  Metal 6          22 (  1.8%)      1216 ( 98.2%)       1238
#  Metal 7           9 (  0.7%)      1196 ( 99.3%)       1205
#-----------------------------------------------------------
#                61304 ( 29.9%)    143433 ( 70.1%)     204737 
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 3.87 (MB)
#Total memory = 1592.39 (MB)
#Peak memory = 1837.94 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 31163 NETS and 0 SPECIALNETS signatures
#Created 43886 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.91 (MB), peak = 1837.94 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.08 (MB), peak = 1837.94 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:13
#Increased memory = -68.82 (MB)
#Total memory = 1550.67 (MB)
#Peak memory = 1837.94 (MB)
#Number of warnings = 22
#Total number of warnings = 368
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 16:23:57 2025
#
**optDesign ... cpu = 0:00:47, real = 0:00:56, mem = 2015.6M, totSessionCpu=1:22:59 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=43885 and nets=31163 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2015.6M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 2064.6M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 2064.6M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 2064.6M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 2064.6M)
Extracted 50.0005% (CPU Time= 0:00:02.1  MEM= 2068.6M)
Extracted 60.0004% (CPU Time= 0:00:03.2  MEM= 2068.6M)
Extracted 70.0007% (CPU Time= 0:00:03.5  MEM= 2068.6M)
Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 2068.6M)
Extracted 90.0004% (CPU Time= 0:00:04.1  MEM= 2068.6M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 2068.6M)
Number of Extracted Resistors     : 529979
Number of Extracted Ground Cap.   : 524812
Number of Extracted Coupling Cap. : 896668
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2056.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:09.0  MEM: 2056.605M)
**optDesign ... cpu = 0:00:53, real = 0:01:05, mem = 2013.6M, totSessionCpu=1:23:05 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 31163,  96.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2104.77 CPU=0:00:07.6 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:09.5  real=0:00:12.0  mem= 2104.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31163,  10.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2080.81 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:04.0  mem= 2080.8M) ***
*** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:19.0 totSessionCpu=1:23:21 mem=2080.8M)
**optDesign ... cpu = 0:01:09, real = 0:01:24, mem = 2009.8M, totSessionCpu=1:23:21 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:10, real = 0:01:25, mem = 2009.8M, totSessionCpu=1:23:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=2067.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2067.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2067.0M
** Profile ** Total reports :  cpu=0:00:01.2, mem=2011.8M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2011.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.803  | -0.296  | -0.803  |
|           TNS (ns):|-389.595 |-277.010 |-112.585 |
|    Violating Paths:|  2193   |  2033   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.173%
       (99.097% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2011.8M
**optDesign ... cpu = 0:01:12, real = 0:01:28, mem = 2009.8M, totSessionCpu=1:23:24 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1971.6M, totSessionCpu=1:23:29 **
**INFO: DRVs not fixed with -incr option
#Created 849 library cell signatures
#Created 31163 NETS and 0 SPECIALNETS signatures
#Created 43886 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.48 (MB), peak = 1837.94 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.48 (MB), peak = 1837.94 (MB)
Begin checking placement ... (start mem=1975.5M, init mem=1975.5M)
*info: Placed = 43885          (Fixed = 46)
*info: Unplaced = 0           
Placement Density:99.10%(159490/160943)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1975.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27714

Instance distribution across the VT partitions:

 LVT : inst = 13482 (48.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13482 (48.6%)

 HVT : inst = 14229 (51.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 14229 (51.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=43885 and nets=31163 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1961.5M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 2034.5M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 2034.5M)
Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 2034.5M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 2034.5M)
Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 2038.5M)
Extracted 60.0004% (CPU Time= 0:00:03.3  MEM= 2038.5M)
Extracted 70.0007% (CPU Time= 0:00:03.5  MEM= 2038.5M)
Extracted 80.0006% (CPU Time= 0:00:03.7  MEM= 2038.5M)
Extracted 90.0004% (CPU Time= 0:00:04.1  MEM= 2038.5M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 2038.5M)
Number of Extracted Resistors     : 529979
Number of Extracted Ground Cap.   : 524812
Number of Extracted Coupling Cap. : 896668
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2018.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:08.0  MEM: 2018.516M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31163,  96.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2067.69 CPU=0:00:07.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 2067.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31163,  10.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2043.73 CPU=0:00:03.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:04.0  mem= 2043.7M) ***
*** Done Building Timing Graph (cpu=0:00:14.1 real=0:00:15.0 totSessionCpu=1:23:53 mem=2043.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=2043.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=2043.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2043.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2043.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.803  | -0.296  | -0.803  |
|           TNS (ns):|-389.595 |-277.010 |-112.585 |
|    Violating Paths:|  2193   |  2033   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.173%
       (99.097% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2043.7M
**optDesign ... cpu = 0:00:25, real = 0:00:27, mem = 1943.5M, totSessionCpu=1:23:54 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.803
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in WNS mode
Info: 382 clock nets excluded from IPO operation.
*info: 382 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.803 TNS Slack -389.593 Density 99.10
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.296|   -0.803|-277.008| -389.593|    99.10%|   0:00:00.0| 2191.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_10_/D  |
|  -0.296|   -0.803|-276.802| -389.387|    99.09%|   0:00:00.0| 2191.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_10_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.290|   -0.803|-278.042| -390.579|    99.10%|   0:00:05.0| 2199.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.290|   -0.802|-286.473| -399.010|    99.09%|   0:00:02.0| 2199.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:07.0 mem=2199.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:08.0 mem=2199.5M) ***
** GigaOpt Optimizer WNS Slack -0.802 TNS Slack -399.010 Density 99.09
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 382 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 208 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:07.0 real=0:00:09.0 mem=2199.5M) ***
*** Starting refinePlace (1:24:09 mem=2188.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2188.4MB
*** Finished refinePlace (1:24:09 mem=2188.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 99, Num usable cells 920
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 920
Begin: GigaOpt Optimization in TNS mode
Info: 382 clock nets excluded from IPO operation.
*info: 382 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.802 TNS Slack -399.010 Density 99.09
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.290|   -0.802|-286.473| -399.010|    99.09%|   0:00:00.0| 2175.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -0.290|   -0.803|-286.473| -399.010|    99.09%|   0:00:05.0| 2175.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 30 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.293|   -0.922|-267.382| -399.072|    99.09%|   0:00:19.0| 2177.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_/D   |
|  -0.293|   -0.922|-267.382| -399.072|    99.09%|   0:00:01.0| 2196.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 14 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.292|   -0.937|-258.655| -392.664|    99.09%|   0:00:15.0| 2196.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_17_/D  |
|  -0.292|   -0.937|-258.652| -392.662|    99.09%|   0:00:01.0| 2196.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
|  -0.292|   -0.937|-258.652| -392.662|    99.09%|   0:00:01.0| 2196.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_27_/D                                           |
|  -0.292|   -0.937|-258.134| -392.143|    99.09%|   0:00:01.0| 2196.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_42_/D                                         |
|  -0.292|   -0.937|-258.092| -392.101|    99.09%|   0:00:00.0| 2196.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_55_/D                                         |
|  -0.292|   -0.937|-258.092| -392.101|    99.09%|   0:00:01.0| 2196.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.9 real=0:00:44.0 mem=2196.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.0 real=0:00:44.0 mem=2196.4M) ***
** GigaOpt Optimizer WNS Slack -0.937 TNS Slack -392.101 Density 99.09
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 1 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 396 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 208 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:35.4 real=0:00:44.0 mem=2196.4M) ***
*** Starting refinePlace (1:24:50 mem=2177.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2177.4MB
*** Finished refinePlace (1:24:50 mem=2177.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.292 ns
Total 0 nets layer assigned (0.7).
GigaOpt: setting up router preferences
        design wns: -0.2918
        slack threshold: 1.1282
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 923 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.937 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -0.9367
        slack threshold: 0.4833
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 923 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2153.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=2153.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2153.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2153.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.937  | -0.292  | -0.937  |
|           TNS (ns):|-392.101 |-258.092 |-134.009 |
|    Violating Paths:|  1957   |  1797   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.144%
       (99.068% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2153.3M
**optDesign ... cpu = 0:01:24, real = 0:01:41, mem = 1981.6M, totSessionCpu=1:24:54 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 16:27:02 2025
#
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin sum_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L4_35 connects to NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3647_CTS_12 at location ( 451.700 45.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_USKN3647_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_6__fifo_instance/FE_USKC3507_CTS_11 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3641_CTS_11 at location ( 124.100 119.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3641_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_1 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_USKN3638_CTS_4 at location ( 688.100 266.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/FE_USKN3638_CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST ofifo_inst/col_idx_0__fifo_instance/FE_USKC3569_CTS_11 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3633_CTS_11 at location ( 695.500 94.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3633_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/FE_USKC3630_CTS_59 connects to NET ofifo_inst/FE_USKN3630_CTS_59 at location ( 641.700 47.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/FE_USKN3630_CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC3316_CTS_10 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3591_CTS_10 at location ( 197.100 33.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_USKN3591_CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/FE_USKC3586_CTS_52 connects to NET ofifo_inst/FE_USKN3586_CTS_52 at location ( 66.100 16.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/FE_USKN3586_CTS_52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_0__fifo_instance/FE_USKC3569_CTS_11 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3569_CTS_11 at location ( 695.100 94.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3569_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_6__mac_col_inst/FE_PSC3550_q_temp_819_ connects to NET mac_array_instance/col_idx_6__mac_col_inst/FE_PSRN_6 at location ( 210.900 234.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_PSRN_6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_6__fifo_instance/FE_USKC3468_CTS_11 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3507_CTS_11 at location ( 115.700 112.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3507_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_0__fifo_instance/FE_USKC3393_CTS_11 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3393_CTS_11 at location ( 678.100 93.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3393_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_0__fifo_instance/FE_USKC3382_CTS_10 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3382_CTS_10 at location ( 688.500 48.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3382_CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_0__fifo_instance/FE_USKC3367_CTS_12 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3367_CTS_12 at location ( 673.700 83.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3367_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_0__fifo_instance/FE_USKC3571_CTS_12 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3366_CTS_12 at location ( 642.500 83.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3366_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_6__fifo_instance/FE_USKC3361_CTS_10 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3361_CTS_10 at location ( 120.500 37.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3361_CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/FE_USKC3376_CTS_63 connects to NET ofifo_inst/FE_USKN3346_CTS_63 at location ( 354.700 43.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/FE_USKN3346_CTS_63 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_0__fifo_instance/FE_USKC3382_CTS_10 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3327_CTS_10 at location ( 690.100 49.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3327_CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_0__fifo_instance/FE_USKC3383_CTS_10 connects to NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3326_CTS_10 at location ( 686.100 44.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_0__fifo_instance/FE_USKN3326_CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_6__fifo_instance/FE_USKC3361_CTS_10 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3324_CTS_10 at location ( 122.100 38.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3324_CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_6__fifo_instance/FE_USKC3362_CTS_10 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3323_CTS_10 at location ( 122.900 41.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/FE_USKN3323_CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 15 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 18
#  Number of instances deleted (including moved) = 3
#  Number of instances resized = 51
#  Total number of placement changes (moved instances are counted twice) = 72
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 31176 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#923/30028 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1565.23 (MB), peak = 1837.94 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 686.200 266.600 ) on M1 for NET CTS_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 530.105 91.900 ) on M1 for NET CTS_59. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 200.250 210.395 ) on M1 for NET CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 582.315 32.500 ) on M1 for NET FE_OCPN2873_array_out_56_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 559.080 113.480 ) on M1 for NET FE_USKN3652_CTS_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 162.560 207.100 ) on M1 for NET mac_array_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 371.700 306.115 ) on M1 for NET mac_array_instance/CTS_61. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 486.450 206.795 ) on M1 for NET mac_array_instance/CTS_62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 348.620 246.715 ) on M1 for NET mac_array_instance/FE_USKN3337_CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 711.300 277.315 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 574.670 232.295 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/FE_RN_105. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 687.020 266.485 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/FE_USKN3638_CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 622.070 232.295 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/key_q[54]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 664.920 135.100 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1672. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 494.705 154.895 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/key_q[29]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 526.130 142.280 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2376_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 496.250 154.935 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 445.405 174.390 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n536. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 442.000 174.500 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n537. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 445.805 174.545 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n701. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#119 routed nets are extracted.
#    63 (0.20%) extracted nets are partially routed.
#29895 routed nets are imported.
#14 (0.04%) nets are without wires.
#1150 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 31178.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 63
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 16:27:06 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 16:27:08 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1225         629       30008    89.64%
#  Metal 2        V        2479        1158       30008    29.95%
#  Metal 3        H        1312         542       30008    29.64%
#  Metal 4        V        2562        1075       30008    29.71%
#  Metal 5        H        1854           0       30008     0.35%
#  Metal 6        V        3637           0       30008    66.95%
#  Metal 7        H         461           0       30008     0.00%
#  Metal 8        V         909           0       30008     0.00%
#  --------------------------------------------------------------
#  Total                  14440      15.56%  240064    30.78%
#
#  495 nets (1.59%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1567.36 (MB), peak = 1837.94 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.11 (MB), peak = 1837.94 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.82 (MB), peak = 1837.94 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1150 (skipped).
#Total number of routable nets = 30028.
#Total number of nets in the design = 31178.
#
#77 routable nets have only global wires.
#29951 routable nets have only detail routed wires.
#60 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#625 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 58                  2              17  
#-------------------------------------------------------------------
#        Total                 58                  2              17  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                495                190           29343  
#-------------------------------------------------------------------
#        Total                495                190           29343  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      3(0.01%)      2(0.01%)   (0.02%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      3(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 495
#Total wire length = 719046 um.
#Total half perimeter of net bounding box = 666154 um.
#Total wire length on LAYER M1 = 8185 um.
#Total wire length on LAYER M2 = 145019 um.
#Total wire length on LAYER M3 = 218536 um.
#Total wire length on LAYER M4 = 146873 um.
#Total wire length on LAYER M5 = 149241 um.
#Total wire length on LAYER M6 = 890 um.
#Total wire length on LAYER M7 = 15022 um.
#Total wire length on LAYER M8 = 35280 um.
#Total number of vias = 204830
#Total number of multi-cut vias = 143395 ( 70.0%)
#Total number of single cut vias = 61435 ( 30.0%)
#Up-Via Summary (total 204830):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60151 ( 62.7%)     35711 ( 37.3%)      95862
#  Metal 2        1119 (  1.4%)     80274 ( 98.6%)      81393
#  Metal 3         112 (  0.6%)     18521 ( 99.4%)      18633
#  Metal 4          22 (  0.4%)      5201 ( 99.6%)       5223
#  Metal 5           0 (  0.0%)      1276 (100.0%)       1276
#  Metal 6          22 (  1.8%)      1216 ( 98.2%)       1238
#  Metal 7           9 (  0.7%)      1196 ( 99.3%)       1205
#-----------------------------------------------------------
#                61435 ( 30.0%)    143395 ( 70.0%)     204830 
#
#Total number of involved priority nets 58
#Maximum src to sink distance for priority net 493.7
#Average of max src_to_sink distance for priority net 55.7
#Average of ave src_to_sink distance for priority net 40.7
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1597.92 (MB), peak = 1837.94 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1567.12 (MB), peak = 1837.94 (MB)
#Start Track Assignment.
#Done with 30 horizontal wires in 1 hboxes and 21 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 495
#Total wire length = 719077 um.
#Total half perimeter of net bounding box = 666154 um.
#Total wire length on LAYER M1 = 8190 um.
#Total wire length on LAYER M2 = 145024 um.
#Total wire length on LAYER M3 = 218548 um.
#Total wire length on LAYER M4 = 146882 um.
#Total wire length on LAYER M5 = 149241 um.
#Total wire length on LAYER M6 = 890 um.
#Total wire length on LAYER M7 = 15022 um.
#Total wire length on LAYER M8 = 35280 um.
#Total number of vias = 204830
#Total number of multi-cut vias = 143395 ( 70.0%)
#Total number of single cut vias = 61435 ( 30.0%)
#Up-Via Summary (total 204830):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60151 ( 62.7%)     35711 ( 37.3%)      95862
#  Metal 2        1119 (  1.4%)     80274 ( 98.6%)      81393
#  Metal 3         112 (  0.6%)     18521 ( 99.4%)      18633
#  Metal 4          22 (  0.4%)      5201 ( 99.6%)       5223
#  Metal 5           0 (  0.0%)      1276 (100.0%)       1276
#  Metal 6          22 (  1.8%)      1216 ( 98.2%)       1238
#  Metal 7           9 (  0.7%)      1196 ( 99.3%)       1205
#-----------------------------------------------------------
#                61435 ( 30.0%)    143395 ( 70.0%)     204830 
#
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1611.96 (MB), peak = 1837.94 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 46.56 (MB)
#Total memory = 1611.96 (MB)
#Peak memory = 1837.94 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.3% of the total area was rechecked for DRC, and 6.8% required routing.
#    number of violations = 10
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        2        2
#	M2            4        3        1        8
#	Totals        4        3        3       10
#69 out of 43900 instances need to be verified(marked ipoed).
#3.9% of the total area is being checked for drcs
#3.9% of the total area was checked
#    number of violations = 106
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           35        5       44       13       97
#	M2            4        3        2        0        9
#	Totals       39        8       46       13      106
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1646.54 (MB), peak = 1837.94 (MB)
#start 1st optimization iteration ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           16        4        8       10       38
#	Totals       16        4        8       10       38
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1602.93 (MB), peak = 1837.94 (MB)
#start 2nd optimization iteration ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           16        4        8       10       38
#	Totals       16        4        8       10       38
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1603.05 (MB), peak = 1837.94 (MB)
#start 3rd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1616.71 (MB), peak = 1837.94 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.86 (MB), peak = 1837.94 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 495
#Total wire length = 719069 um.
#Total half perimeter of net bounding box = 666154 um.
#Total wire length on LAYER M1 = 8172 um.
#Total wire length on LAYER M2 = 144975 um.
#Total wire length on LAYER M3 = 218572 um.
#Total wire length on LAYER M4 = 146919 um.
#Total wire length on LAYER M5 = 149234 um.
#Total wire length on LAYER M6 = 888 um.
#Total wire length on LAYER M7 = 15023 um.
#Total wire length on LAYER M8 = 35285 um.
#Total number of vias = 204942
#Total number of multi-cut vias = 143065 ( 69.8%)
#Total number of single cut vias = 61877 ( 30.2%)
#Up-Via Summary (total 204942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60242 ( 62.8%)     35619 ( 37.2%)      95861
#  Metal 2        1288 (  1.6%)     80153 ( 98.4%)      81441
#  Metal 3         286 (  1.5%)     18411 ( 98.5%)      18697
#  Metal 4          25 (  0.5%)      5197 ( 99.5%)       5222
#  Metal 5           0 (  0.0%)      1276 (100.0%)       1276
#  Metal 6          25 (  2.0%)      1213 ( 98.0%)       1238
#  Metal 7          11 (  0.9%)      1196 ( 99.1%)       1207
#-----------------------------------------------------------
#                61877 ( 30.2%)    143065 ( 69.8%)     204942 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:15
#Increased memory = -33.52 (MB)
#Total memory = 1578.44 (MB)
#Peak memory = 1837.94 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1580.18 (MB), peak = 1837.94 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 495
#Total wire length = 719069 um.
#Total half perimeter of net bounding box = 666154 um.
#Total wire length on LAYER M1 = 8172 um.
#Total wire length on LAYER M2 = 144975 um.
#Total wire length on LAYER M3 = 218572 um.
#Total wire length on LAYER M4 = 146919 um.
#Total wire length on LAYER M5 = 149234 um.
#Total wire length on LAYER M6 = 888 um.
#Total wire length on LAYER M7 = 15023 um.
#Total wire length on LAYER M8 = 35285 um.
#Total number of vias = 204942
#Total number of multi-cut vias = 143065 ( 69.8%)
#Total number of single cut vias = 61877 ( 30.2%)
#Up-Via Summary (total 204942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60242 ( 62.8%)     35619 ( 37.2%)      95861
#  Metal 2        1288 (  1.6%)     80153 ( 98.4%)      81441
#  Metal 3         286 (  1.5%)     18411 ( 98.5%)      18697
#  Metal 4          25 (  0.5%)      5197 ( 99.5%)       5222
#  Metal 5           0 (  0.0%)      1276 (100.0%)       1276
#  Metal 6          25 (  2.0%)      1213 ( 98.0%)       1238
#  Metal 7          11 (  0.9%)      1196 ( 99.1%)       1207
#-----------------------------------------------------------
#                61877 ( 30.2%)    143065 ( 69.8%)     204942 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#8.79% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 1580.18 (MB), peak = 1837.94 (MB)
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 1580.32 (MB), peak = 1837.94 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 495
#Total wire length = 719069 um.
#Total half perimeter of net bounding box = 666154 um.
#Total wire length on LAYER M1 = 8172 um.
#Total wire length on LAYER M2 = 144975 um.
#Total wire length on LAYER M3 = 218572 um.
#Total wire length on LAYER M4 = 146919 um.
#Total wire length on LAYER M5 = 149234 um.
#Total wire length on LAYER M6 = 888 um.
#Total wire length on LAYER M7 = 15023 um.
#Total wire length on LAYER M8 = 35285 um.
#Total number of vias = 204942
#Total number of multi-cut vias = 143613 ( 70.1%)
#Total number of single cut vias = 61329 ( 29.9%)
#Up-Via Summary (total 204942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       60137 ( 62.7%)     35724 ( 37.3%)      95861
#  Metal 2        1070 (  1.3%)     80371 ( 98.7%)      81441
#  Metal 3          72 (  0.4%)     18625 ( 99.6%)      18697
#  Metal 4          19 (  0.4%)      5203 ( 99.6%)       5222
#  Metal 5           0 (  0.0%)      1276 (100.0%)       1276
#  Metal 6          22 (  1.8%)      1216 ( 98.2%)       1238
#  Metal 7           9 (  0.7%)      1198 ( 99.3%)       1207
#-----------------------------------------------------------
#                61329 ( 29.9%)    143613 ( 70.1%)     204942 
#
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:25
#Increased memory = -33.37 (MB)
#Total memory = 1578.59 (MB)
#Peak memory = 1837.94 (MB)
#Updating routing design signature
#Created 849 library cell signatures
#Created 31178 NETS and 0 SPECIALNETS signatures
#Created 43901 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.65 (MB), peak = 1837.94 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.70 (MB), peak = 1837.94 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:38
#Increased memory = -82.50 (MB)
#Total memory = 1536.58 (MB)
#Peak memory = 1837.94 (MB)
#Number of warnings = 84
#Total number of warnings = 452
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 16:27:40 2025
#
**optDesign ... cpu = 0:01:59, real = 0:02:19, mem = 1947.4M, totSessionCpu=1:25:28 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=43900 and nets=31178 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1947.4M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1996.3M)
Extracted 20.0007% (CPU Time= 0:00:01.2  MEM= 1996.3M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1996.3M)
Extracted 40.0007% (CPU Time= 0:00:01.7  MEM= 1996.3M)
Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 2000.3M)
Extracted 60.0007% (CPU Time= 0:00:03.2  MEM= 2000.3M)
Extracted 70.0005% (CPU Time= 0:00:03.5  MEM= 2000.3M)
Extracted 80.0007% (CPU Time= 0:00:03.7  MEM= 2000.3M)
Extracted 90.0005% (CPU Time= 0:00:04.1  MEM= 2000.3M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 2000.3M)
Number of Extracted Resistors     : 530328
Number of Extracted Ground Cap.   : 525116
Number of Extracted Coupling Cap. : 897608
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1988.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:09.0  MEM: 1988.332M)
**optDesign ... cpu = 0:02:06, real = 0:02:28, mem = 1947.3M, totSessionCpu=1:25:35 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 31178,  96.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2042.5 CPU=0:00:07.8 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.AAE_ZWpQB4/.AAE_8084/waveform.data...
*** CDM Built up (cpu=0:00:09.7  real=0:00:13.0  mem= 2042.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31178,  9.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2018.54 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 2018.5M) ***
*** Done Building Timing Graph (cpu=0:00:15.8 real=0:00:21.0 totSessionCpu=1:25:51 mem=2018.5M)
**optDesign ... cpu = 0:02:22, real = 0:02:49, mem = 1949.5M, totSessionCpu=1:25:51 **
*** Timing NOT met, worst failing slack is -0.888
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 396 clock nets excluded from IPO operation.
*info: 396 clock nets excluded
*info: 2 special nets excluded.
*info: 1022 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.888 TNS Slack -384.993 Density 99.07
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.292|   -0.888|-258.889| -384.993|    99.07%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
|  -0.292|   -0.888|-258.889| -384.993|    99.07%|   0:00:02.0| 2186.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
|  -0.292|   -0.888|-258.889| -384.993|    99.07%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.292|   -0.888|-258.889| -384.993|    99.07%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:03.0 mem=2186.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:03.0 mem=2186.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 396 constrained nets 
Layer 5 has 2 constrained nets 
Layer 7 has 208 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=2186.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:02:28, real = 0:02:57, mem = 2037.8M, totSessionCpu=1:25:57 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2037.79M, totSessionCpu=1:25:58 .
**optDesign ... cpu = 0:02:28, real = 0:02:58, mem = 2037.8M, totSessionCpu=1:25:58 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1472.38MB/1472.38MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1472.71MB/1472.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1472.76MB/1472.76MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT)
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT): 10%
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT): 20%
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT): 30%
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT): 40%
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT): 50%
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT): 60%
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT): 70%
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT): 80%
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT): 90%

Finished Levelizing
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT)

Starting Activity Propagation
2025-Mar-21 16:28:20 (2025-Mar-21 23:28:20 GMT)
2025-Mar-21 16:28:21 (2025-Mar-21 23:28:21 GMT): 10%
2025-Mar-21 16:28:21 (2025-Mar-21 23:28:21 GMT): 20%

Finished Activity Propagation
2025-Mar-21 16:28:21 (2025-Mar-21 23:28:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1473.90MB/1473.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 16:28:21 (2025-Mar-21 23:28:21 GMT)
 ... Calculating switching power
2025-Mar-21 16:28:21 (2025-Mar-21 23:28:21 GMT): 10%
2025-Mar-21 16:28:22 (2025-Mar-21 23:28:22 GMT): 20%
2025-Mar-21 16:28:22 (2025-Mar-21 23:28:22 GMT): 30%
2025-Mar-21 16:28:22 (2025-Mar-21 23:28:22 GMT): 40%
2025-Mar-21 16:28:22 (2025-Mar-21 23:28:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 16:28:22 (2025-Mar-21 23:28:22 GMT): 60%
2025-Mar-21 16:28:23 (2025-Mar-21 23:28:23 GMT): 70%
2025-Mar-21 16:28:23 (2025-Mar-21 23:28:23 GMT): 80%
2025-Mar-21 16:28:24 (2025-Mar-21 23:28:24 GMT): 90%

Finished Calculating power
2025-Mar-21 16:28:24 (2025-Mar-21 23:28:24 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1475.05MB/1475.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1475.05MB/1475.05MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1475.08MB/1475.08MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 16:28:24 (2025-Mar-21 23:28:24 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_160_WC.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       75.81116179 	   61.6396%
Total Switching Power:      45.73099294 	   37.1824%
Total Leakage Power:         1.44893217 	    1.1781%
Total Power:               122.99108743
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         34.65       2.324      0.2307       37.21       30.25
Macro                                  0       1.253      0.1881       1.441       1.172
IO                                     0           0           0           0           0
Combinational                      36.46       35.06      0.9963       72.52       58.96
Clock (Combinational)                4.7       7.089     0.03378       11.82       9.613
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              75.81       45.73       1.449         123         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      75.81       45.73       1.449         123         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                  4.7       7.089     0.03378       11.82       9.613
-----------------------------------------------------------------------------------------
Total                                4.7       7.089     0.03378       11.82       9.613
-----------------------------------------------------------------------------------------
Total leakage power = 1.44893 mW
Cell usage statistics:  
Library tcbn65gpluswc , 43897 cells ( 100.000000%) , 1.44893 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1476.47MB/1476.47MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:02:34, real = 0:03:04, mem = 2037.8M, totSessionCpu=1:26:03 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:35, real = 0:03:07, mem = 2037.8M, totSessionCpu=1:26:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=2095.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2095.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=2095.0M
** Profile ** Total reports :  cpu=0:00:01.2, mem=2039.8M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2039.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.888  | -0.292  | -0.888  |
|           TNS (ns):|-384.992 |-258.888 |-126.104 |
|    Violating Paths:|  1975   |  1815   |   160   |
|          All Paths:|  5626   |  5166   |  4164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -99     |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 74.144%
       (99.068% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2039.8M
**optDesign ... cpu = 0:02:37, real = 0:03:11, mem = 2037.8M, totSessionCpu=1:26:06 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar 21 16:28:41 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (727.4000, 371.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:28:41 **** Processed 5000 nets.
**** 16:28:42 **** Processed 10000 nets.
**** 16:28:42 **** Processed 15000 nets.
**** 16:28:42 **** Processed 20000 nets.
**** 16:28:43 **** Processed 25000 nets.
**** 16:28:43 **** Processed 30000 nets.
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    56 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    56 total info(s) created.
End Summary

End Time: Fri Mar 21 16:28:44 2025
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 56 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.9  MEM: -0.797M)

<CMD> pan 23.919 -66.974
<CMD> pan -45.505 -11.171
<CMD> pan -0.155 -0.839
<CMD> pan 0.086 0.093
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2037.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 20.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:17.8  MEM: 76.5M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar 21 16:30:05 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (727.4000, 371.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:30:06 **** Processed 5000 nets.
**** 16:30:06 **** Processed 10000 nets.
**** 16:30:06 **** Processed 15000 nets.
**** 16:30:07 **** Processed 20000 nets.
**** 16:30:07 **** Processed 25000 nets.
**** 16:30:07 **** Processed 30000 nets.
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    56 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    56 total info(s) created.
End Summary

End Time: Fri Mar 21 16:30:08 2025
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 56 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.9  MEM: -0.242M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1870.14MB/1870.14MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1870.14MB/1870.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1870.14MB/1870.14MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT)
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT): 10%
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT): 20%
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT): 30%
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT): 40%
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT): 50%
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT): 60%
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT): 70%
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT): 80%
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT): 90%

Finished Levelizing
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT)

Starting Activity Propagation
2025-Mar-21 16:30:10 (2025-Mar-21 23:30:10 GMT)
2025-Mar-21 16:30:11 (2025-Mar-21 23:30:11 GMT): 10%
2025-Mar-21 16:30:11 (2025-Mar-21 23:30:11 GMT): 20%

Finished Activity Propagation
2025-Mar-21 16:30:12 (2025-Mar-21 23:30:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total)=1870.14MB/1870.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 
sram_w16_160                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 16:30:12 (2025-Mar-21 23:30:12 GMT)
 ... Calculating switching power
2025-Mar-21 16:30:12 (2025-Mar-21 23:30:12 GMT): 10%
2025-Mar-21 16:30:12 (2025-Mar-21 23:30:12 GMT): 20%
2025-Mar-21 16:30:12 (2025-Mar-21 23:30:12 GMT): 30%
2025-Mar-21 16:30:12 (2025-Mar-21 23:30:12 GMT): 40%
2025-Mar-21 16:30:12 (2025-Mar-21 23:30:12 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 16:30:13 (2025-Mar-21 23:30:13 GMT): 60%
2025-Mar-21 16:30:14 (2025-Mar-21 23:30:14 GMT): 70%
2025-Mar-21 16:30:15 (2025-Mar-21 23:30:15 GMT): 80%
2025-Mar-21 16:30:15 (2025-Mar-21 23:30:15 GMT): 90%

Finished Calculating power
2025-Mar-21 16:30:16 (2025-Mar-21 23:30:16 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1870.35MB/1870.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1870.35MB/1870.35MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:06, mem(process/total)=1870.35MB/1870.35MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       75.81116179 	   61.6396%
Total Switching Power:      45.73099294 	   37.1824%
Total Leakage Power:         1.44893217 	    1.1781%
Total Power:               122.99108743
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1870.35MB/1870.35MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
<CMD> write_lef_abstract core.lef
<CMD> defOut -netlist -routing core.def
Writing DEF file 'core.def', current time is Fri Mar 21 16:30:56 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'core.def' is written, current time is Fri Mar 21 16:30:57 2025 ...
<CMD> saveNetlist core.pnr.v
Writing Netlist "core.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/.mmmcv716wm/modes/CON/CON.sdc' ...
Current (total cpu=1:26:41, real=1:44:28, peak res=1493.0M, current mem=1914.6M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1135.3M, current mem=1924.4M)
Current (total cpu=1:26:41, real=1:44:28, peak res=1493.0M, current mem=1924.4M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'create_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=43900 and nets=31178 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_8084_ieng6-ece-17.ucsd.edu_aekeng_yBIa1b/core_8084_7Lg2A1.rcdb.d -maxResLength 200 
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc369f8a]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(syStackTrace+0x6b)[0xc36a34b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2f3b5]
/usr/lib64/libpthread.so.0(+0xf630)[0x7f977a344630]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z6peMainPc+0x707)[0x8185967]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z14dcRCExtractionPc+0x9eb)[0x82a123b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculator4initEP11TADbContext9taboolean+0x2ee)[0x3df57ce]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculatorC2EP11TADbContext9tabooleanS2_PFvvES2_+0x49)[0x3df59a9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x3df5b90]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0xe7704e9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526f45]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x18e)[0xc531f9e]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x9cf5a92]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xc6d)[0x9d0945d]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x2fb)[0x9d09b7b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526ecb]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0xc7)[0xc52d527]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x349)[0xd400429]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x185)[0xdec9c25]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6b8)[0xdeb3448]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x10054edf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1005603b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x100563a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x80)[0x10056430]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1010b4e7]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10072f7f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0x12c)[0x100f00dc]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x46)[0x100f02f6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x156)[0x2cf81a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xb7)[0x9f66a57]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3e)[0xa8e9eae]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0xa8f35d1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0xa90198b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0xa90057c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xd5)[0xa8e9605]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10156ccf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x7f)[0x10116f3f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x14b)[0x101172ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x7f)[0x7f97804e5e2f]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x32)[0x7f977eb1f382]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x164)[0x7f977eb1f6e4]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xbb)[0x7f977eb252ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0xdf)[0x7f97804e887f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x259)[0x2cde0f9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x181)[0x10111be1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(main+0x1d6)[0x29b3d66]
/usr/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f9779468555]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2bfe9]
========================================
               pstack
========================================
Thread 16 (Thread 0x7f97758f9700 (LWP 8162)):
#0  0x00007f977953bb43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 15 (Thread 0x7f976e579700 (LWP 8163)):
#0  0x00007f977950b9fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007f977950b894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 14 (Thread 0x7f976dc77700 (LWP 8168)):
#0  0x00007f977a343e9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 13 (Thread 0x7f976c169700 (LWP 8169)):
#0  0x00007f977a3443c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 12 (Thread 0x7f9758d27700 (LWP 8194)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007f977ea017d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f977f6dfc88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007f977ea00ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 11 (Thread 0x7f9758425700 (LWP 8195)):
#0  0x00007f977953bb43 in select () from /usr/lib64/libc.so.6
#1  0x00007f977eb4e9b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f977eb52e08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007f977eb53537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007f977eb1f382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007f977eb1f6e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007f977e9fe0cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007f977eafa718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007f977ea00ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 10 (Thread 0x7f974bdaf700 (LWP 8226)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 9 (Thread 0x7f974ec75700 (LWP 8227)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 8 (Thread 0x7f974f476700 (LWP 8228)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 7 (Thread 0x7f974fc77700 (LWP 8229)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 6 (Thread 0x7f974202d700 (LWP 8230)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 5 (Thread 0x7f974182c700 (LWP 8231)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 4 (Thread 0x7f974102b700 (LWP 8232)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 3 (Thread 0x7f974082a700 (LWP 8233)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 2 (Thread 0x7f97184eb700 (LWP 8527)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6
Thread 1 (Thread 0x7f97823152c0 (LWP 8084)):
#0  0x00007f977950b659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007f9779488f62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007f9779489311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a34b in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007f97804e5e2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007f977eb1f382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007f977eb1f6e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007f977eb252ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007f97804e887f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 8527]
[New LWP 8233]
[New LWP 8232]
[New LWP 8231]
[New LWP 8230]
[New LWP 8229]
[New LWP 8228]
[New LWP 8227]
[New LWP 8226]
[New LWP 8195]
[New LWP 8194]
[New LWP 8169]
[New LWP 8168]
[New LWP 8163]
[New LWP 8162]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/usr/lib64/libthread_db.so.1".
0x00007f977950b659 in waitpid () from /usr/lib64/libc.so.6

Thread 16 (Thread 0x7f97758f9700 (LWP 8162)):
#0  0x00007f977953bb43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 15 (Thread 0x7f976e579700 (LWP 8163)):
#0  0x00007f977950b9fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007f977950b894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 14 (Thread 0x7f976dc77700 (LWP 8168)):
#0  0x00007f977a343e9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 13 (Thread 0x7f976c169700 (LWP 8169)):
#0  0x00007f977a3443c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 12 (Thread 0x7f9758d27700 (LWP 8194)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007f977ea017d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f977f6dfc88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007f977ea00ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 11 (Thread 0x7f9758425700 (LWP 8195)):
#0  0x00007f977953bb43 in select () from /usr/lib64/libc.so.6
#1  0x00007f977eb4e9b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f977eb52e08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007f977eb53537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007f977eb1f382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007f977eb1f6e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007f977e9fe0cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007f977eafa718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007f977ea00ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 10 (Thread 0x7f974bdaf700 (LWP 8226)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 9 (Thread 0x7f974ec75700 (LWP 8227)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 8 (Thread 0x7f974f476700 (LWP 8228)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 7 (Thread 0x7f974fc77700 (LWP 8229)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 6 (Thread 0x7f974202d700 (LWP 8230)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 5 (Thread 0x7f974182c700 (LWP 8231)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 4 (Thread 0x7f974102b700 (LWP 8232)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 3 (Thread 0x7f974082a700 (LWP 8233)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 2 (Thread 0x7f97184eb700 (LWP 8527)):
#0  0x00007f977a340a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f977a33cea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f9779544b0d in clone () from /usr/lib64/libc.so.6

Thread 1 (Thread 0x7f97823152c0 (LWP 8084)):
#0  0x00007f977950b659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007f9779488f62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007f9779489311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a34b in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007f97804e5e2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007f977eb1f382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007f977eb1f6e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007f977eb252ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007f97804e887f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
A debugging session is active.

	Inferior 1 [process 8084] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 8084) detached]
