============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:42:49 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         236  7155.983 415775.679 422931.662 
  TOP                        236  7155.983 399489.457 406645.440 
    stoch2bin                 84  3312.417 171800.318 175112.734 
      inc_add_23_27_1         16   758.623  11398.674  12157.297 
    genblk1[1].genblk1.sng    76  1923.857 104936.060 106859.917 
      ctr                     43  1697.480  88568.310  90265.790 
    genblk1[0].genblk1.sng    75  1904.103 117192.921 119097.024 
      ctr                     42  1677.726 101340.997 103018.723 

