Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:164 - D:/Philo/cpu_8.vhd Line 12. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
--> 

Total memory usage is 44436 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:164 - D:/Philo/cpu_8.vhd Line 12. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
--> 

Total memory usage is 44436 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file d:/philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 82. Undefined symbol 'mxe'.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 86. Undefined symbol 'ob'.  Should it be: fb, db or ab?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 93. Undefined symbol 'rrc'.  Should it be: wrc?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 94. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 109. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 112. Undefined symbol 'cci'.  Should it be: ci?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 130. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 130. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 150. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 150. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 178. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 178. ca: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 178. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 178. ga: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 180. = can not have such operands in this context.
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 181. = can not have such operands in this context.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 188. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 188. a: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 217. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 248. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 248. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 248. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 248. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - d:/philo/cpu_8.vhd Line 296. Type of db is incompatible with type of zzzzzzzz.
ERROR:HDLParsers:837 - d:/philo/cpu_8.vhd Line 296. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:800 - d:/philo/cpu_8.vhd Line 299. Type of db is incompatible with type of zzzzzzzz.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 377. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 377. a: Undefined symbol (last report in this block)
--> 

Total memory usage is 44436 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file d:/philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 82. Undefined symbol 'mxe'.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 86. Undefined symbol 'ob'.  Should it be: fb, db or ab?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 93. Undefined symbol 'rrc'.  Should it be: wrc?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 94. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 109. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 112. Undefined symbol 'cci'.  Should it be: ci?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 130. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 130. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 150. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 150. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 178. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 178. ca: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 178. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 178. ga: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 180. = can not have such operands in this context.
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 181. = can not have such operands in this context.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 188. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 188. a: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 217. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 248. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 248. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 248. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 248. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - d:/philo/cpu_8.vhd Line 296. Type of db is incompatible with type of zzzzzzzz.
ERROR:HDLParsers:837 - d:/philo/cpu_8.vhd Line 296. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:800 - d:/philo/cpu_8.vhd Line 299. Type of db is incompatible with type of zzzzzzzz.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 377. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 377. a: Undefined symbol (last report in this block)
--> 

Total memory usage is 44436 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file d:/philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 82. Undefined symbol 'mxe'.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 86. Undefined symbol 'ob'.  Should it be: fb, db or ab?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 93. Undefined symbol 'rrc'.  Should it be: wrc?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 94. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 109. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 112. Undefined symbol 'cci'.  Should it be: ci?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 130. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 130. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 150. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 150. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 178. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 178. ca: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 178. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 178. ga: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 180. = can not have such operands in this context.
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 181. = can not have such operands in this context.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 188. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 188. a: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 217. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 248. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 248. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 248. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 248. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - d:/philo/cpu_8.vhd Line 296. Type of db is incompatible with type of zzzzzzzz.
ERROR:HDLParsers:837 - d:/philo/cpu_8.vhd Line 296. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:800 - d:/philo/cpu_8.vhd Line 299. Type of db is incompatible with type of zzzzzzzz.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 377. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 377. a: Undefined symbol (last report in this block)
--> 

Total memory usage is 44436 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file d:/philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:521 - d:/philo/cpu_8.vhd Line 44. Signal mxe is not constrained.
ERROR:HDLParsers:3304 - d:/philo/cpu_8.vhd Line 44. Can not determine the "others" values in aggregate. (LRM 7.3.2)
ERROR:HDLParsers:521 - d:/philo/cpu_8.vhd Line 45. Signal mxe is not constrained.
ERROR:HDLParsers:1202 - d:/philo/cpu_8.vhd Line 45. Redeclaration of symbol mxe.
ERROR:HDLParsers:800 - d:/philo/cpu_8.vhd Line 85. Type of mxe is incompatible with type of mir.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 89. Undefined symbol 'ob'.  Should it be: fb, db or ab?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 96. Undefined symbol 'rrc'.  Should it be: wrc?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 97. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 112. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 115. Undefined symbol 'cci'.  Should it be: ci?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 133. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 133. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 153. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 153. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 181. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 181. ca: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 181. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 181. ga: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 183. = can not have such operands in this context.
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 184. = can not have such operands in this context.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 191. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 191. a: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 220. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 251. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 251. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 251. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 251. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - d:/philo/cpu_8.vhd Line 299. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:837 - d:/philo/cpu_8.vhd Line 299. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 380. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 380. a: Undefined symbol (last report in this block)
--> 

Total memory usage is 44436 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file d:/philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:521 - d:/philo/cpu_8.vhd Line 44. Signal mxe is not constrained.
ERROR:HDLParsers:3304 - d:/philo/cpu_8.vhd Line 44. Can not determine the "others" values in aggregate. (LRM 7.3.2)
ERROR:HDLParsers:800 - d:/philo/cpu_8.vhd Line 84. Type of mxe is incompatible with type of mir.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 88. Undefined symbol 'ob'.  Should it be: fb, db or ab?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 95. Undefined symbol 'rrc'.  Should it be: wrc?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 96. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 111. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 114. Undefined symbol 'cci'.  Should it be: ci?
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 132. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 132. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 152. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 152. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 180. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 180. ca: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 180. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 180. ga: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 182. = can not have such operands in this context.
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 183. = can not have such operands in this context.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 190. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 190. a: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - d:/philo/cpu_8.vhd Line 219. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 250. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 250. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - d:/philo/cpu_8.vhd Line 250. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 250. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - d:/philo/cpu_8.vhd Line 298. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:837 - d:/philo/cpu_8.vhd Line 298. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:3312 - d:/philo/cpu_8.vhd Line 379. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - d:/philo/cpu_8.vhd Line 379. a: Undefined symbol (last report in this block)
--> 

Total memory usage is 44436 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:521 - D:/Philo/cpu_8.vhd Line 44. Signal mxe is not constrained.
ERROR:HDLParsers:3304 - D:/Philo/cpu_8.vhd Line 44. Can not determine the "others" values in aggregate. (LRM 7.3.2)
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 84. Type of mxe is incompatible with type of mir.
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 88. Undefined symbol 'ob'.  Should it be: fb, db or ab?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 95. Undefined symbol 'rrc'.  Should it be: wrc?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 96. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 111. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 114. Undefined symbol 'cci'.  Should it be: ci?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 132. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 132. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 152. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 152. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 180. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 180. ca: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 180. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 180. ga: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 182. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 183. = can not have such operands in this context.
ERROR:HDLParsers:3312 - D:/Philo/cpu_8.vhd Line 190. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 190. a: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 219. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 250. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 250. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 250. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 250. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 298. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 298. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:3312 - D:/Philo/cpu_8.vhd Line 379. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 379. a: Undefined symbol (last report in this block)
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 88. Undefined symbol 'ob'.  Should it be: fb, db or ab?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 95. Undefined symbol 'rrc'.  Should it be: wrc?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 96. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 111. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 114. Undefined symbol 'cci'.  Should it be: ci?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 132. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 132. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 152. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 152. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 180. Undefined symbol 'ca'.  Should it be: fa?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 180. ca: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 180. Undefined symbol 'ga'.  Should it be: fa?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 180. ga: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 182. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 183. = can not have such operands in this context.
ERROR:HDLParsers:3312 - D:/Philo/cpu_8.vhd Line 190. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 190. a: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 219. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 250. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 250. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 250. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 250. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 298. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 298. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:3312 - D:/Philo/cpu_8.vhd Line 379. Undefined symbol 'a'.
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 379. a: Undefined symbol (last report in this block)
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 120. Undefined symbol 'cci'.  Should it be: ci?
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 138. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 138. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 158. Undefined symbol 'rs'.  Should it be: s, us, ps, ns, ms, is, fs or bs?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 158. rs: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 225. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 256. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 256. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 256. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 256. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 304. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 304. Index size for dimension 1 of ff is not 8.
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 145. Type of rs is incompatible with type of 000.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 146. Type of rs is incompatible with type of 001.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 147. Type of rs is incompatible with type of 010.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 148. Type of rs is incompatible with type of 011.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 149. Type of rs is incompatible with type of 100.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 150. Type of rs is incompatible with type of 101.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 151. Type of rs is incompatible with type of 110.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 157. Type of rs is incompatible with type of ir.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 161. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 162. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 163. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 164. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 165. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 166. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 167. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 228. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 259. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 259. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 259. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 259. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 307. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 307. Index size for dimension 1 of ff is not 8.
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 228. srl can not have such operands in this context.
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 259. Undefined symbol 'ny'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 259. ny: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/Philo/cpu_8.vhd Line 259. Undefined symbol 'vy'.  Should it be: zy or cy?
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 259. vy: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 307. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 307. Index size for dimension 1 of ff is not 8.
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 228. srl can not have such operands in this context.
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 307. Index size for dimension 1 of ff is not 8.
ERROR:HDLParsers:837 - D:/Philo/cpu_8.vhd Line 307. Index size for dimension 1 of ff is not 8.
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 228. srl can not have such operands in this context.
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 175. Type of fb is incompatible with type of rout.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 177. Type of fb is incompatible with type of tmp.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 184. Type of fa is incompatible with type of act.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 222. + can not have such operands in this context.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 223. - can not have such operands in this context.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 238. Type of cy is incompatible with type of ff.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 307. Type of db is incompatible with type of ff.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 307. Type of db is incompatible with type of ff.
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cir.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <cci> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit addsub for signal <$n0018>.
    Found 9-bit addsub for signal <$n0038>.
    Found 9-bit xor2 for signal <$n0073> created at line 227.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <a<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cir> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  24 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 25
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 16
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  16-bit addsub                    : 1
  9-bit addsub                     : 1
# Xors                             : 1
  9-bit xor2                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <act_ren_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_5> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_3> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_6> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <act_6> not replaced by logic
Sources are: act_7:Q, act_0:Q, act_1:Q, act_2:Q, act_3:Q, act_4:Q, act_5:Q, act_6:Q
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 0.69 / 0.80 s | Elapsed : 0.00 / 0.00 s
 
--> 

Total memory usage is 52624 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cir.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <cci> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit addsub for signal <$n0018>.
    Found 9-bit addsub for signal <$n0038>.
    Found 9-bit xor2 for signal <$n0073> created at line 227.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <a<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cir> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  24 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 25
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 16
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  16-bit addsub                    : 1
  9-bit addsub                     : 1
# Xors                             : 1
  9-bit xor2                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <act_ren_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_5> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_3> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_6> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <act_6> not replaced by logic
Sources are: act_7:Q, act_0:Q, act_1:Q, act_2:Q, act_3:Q, act_4:Q, act_5:Q, act_6:Q
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 0.64 / 0.75 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52624 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:800 - D:/Philo/cpu_8.vhd Line 228. Type of ff is incompatible with type of srl.
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cir.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <cci> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit addsub for signal <$n0018>.
    Found 9-bit addsub for signal <$n0038>.
    Found 9-bit xor2 for signal <$n0073> created at line 227.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <a<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cir> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  24 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 25
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 16
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  16-bit addsub                    : 1
  9-bit addsub                     : 1
# Xors                             : 1
  9-bit xor2                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <act_ren_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_5> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_3> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_6> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <act_6> not replaced by logic
Sources are: act_7:Q, act_0:Q, act_1:Q, act_2:Q, act_3:Q, act_4:Q, act_5:Q, act_6:Q
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 0.64 / 0.73 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52624 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cir.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <cci> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit addsub for signal <$n0018>.
    Found 9-bit addsub for signal <$n0038>.
    Found 9-bit xor2 for signal <$n0073> created at line 227.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <a<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cir> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  24 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 25
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 16
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  16-bit addsub                    : 1
  9-bit addsub                     : 1
# Xors                             : 1
  9-bit xor2                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <act_ren_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_5> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_3> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_6> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <act_6> not replaced by logic
Sources are: act_7:Q, act_0:Q, act_1:Q, act_2:Q, act_3:Q, act_4:Q, act_5:Q, act_6:Q
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.05 / 1.14 s | Elapsed : 1.00 / 2.00 s
 
--> 

Total memory usage is 52624 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 228. & can not have such operands in this context.
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 228. & can not have such operands in this context.
--> 

Total memory usage is 44432 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cir.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <cci> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit addsub for signal <$n0018>.
    Found 9-bit addsub for signal <$n0038>.
    Found 9-bit xor2 for signal <$n0073> created at line 227.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <a<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cir> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  24 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 25
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 16
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  16-bit addsub                    : 1
  9-bit addsub                     : 1
# Xors                             : 1
  9-bit xor2                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <act_ren_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_5> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_3> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_6> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <act_6> not replaced by logic
Sources are: act_7:Q, act_0:Q, act_1:Q, act_2:Q, act_3:Q, act_4:Q, act_5:Q, act_6:Q
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.05 / 1.16 s | Elapsed : 1.00 / 2.00 s
 
--> 

Total memory usage is 52624 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cir.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <cci> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit addsub for signal <$n0018>.
    Found 9-bit addsub for signal <$n0038>.
    Found 9-bit xor2 for signal <$n0073> created at line 227.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <a<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cir> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  24 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 25
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 16
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 2
  16-bit addsub                    : 1
  9-bit addsub                     : 1
# Xors                             : 1
  9-bit xor2                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <act_ren_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_5> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_3> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_6> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <act_6> not replaced by logic
Sources are: act_7:Q, act_0:Q, act_1:Q, act_2:Q, act_3:Q, act_4:Q, act_5:Q, act_6:Q
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.05 / 1.16 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52624 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cir.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <cci> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 222.
    Found 9-bit subtractor for signal <$n0001> created at line 223.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 227.
    Found 1-bit xor2 for signal <$n0023> created at line 227.
    Found 1-bit xor2 for signal <$n0025> created at line 227.
    Found 1-bit xor2 for signal <$n0027> created at line 227.
    Found 1-bit xor2 for signal <$n0029> created at line 227.
    Found 1-bit xor2 for signal <$n0031> created at line 227.
    Found 1-bit xor2 for signal <$n0033> created at line 227.
    Found 1-bit xor2 for signal <$n0035> created at line 227.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <a<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cir> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <act_ren_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_5> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_3> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_6> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <act_6> not replaced by logic
Sources are: act_7:Q, act_0:Q, act_1:Q, act_2:Q, act_3:Q, act_4:Q, act_5:Q, act_6:Q
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.13 / 1.23 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52624 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cir.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <cci> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 222.
    Found 9-bit subtractor for signal <$n0001> created at line 223.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 227.
    Found 1-bit xor2 for signal <$n0023> created at line 227.
    Found 1-bit xor2 for signal <$n0025> created at line 227.
    Found 1-bit xor2 for signal <$n0027> created at line 227.
    Found 1-bit xor2 for signal <$n0029> created at line 227.
    Found 1-bit xor2 for signal <$n0031> created at line 227.
    Found 1-bit xor2 for signal <$n0033> created at line 227.
    Found 1-bit xor2 for signal <$n0035> created at line 227.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <a<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cir> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <act_ren_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_5> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_3> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_6> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <act_6> not replaced by logic
Sources are: act_7:Q, act_0:Q, act_1:Q, act_2:Q, act_3:Q, act_4:Q, act_5:Q, act_6:Q
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.14 / 1.25 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52624 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <a<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <a<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <act_ren_7> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_0> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_1> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_2> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_3> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_4> is constant in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_5> is constant in block <cpu_8>.
WARNING:Xst:1291 - FF/Latch <mir_3> is unconnected in block <cpu_8>.
WARNING:Xst:1293 - FF/Latch  <act_ren_6> is constant in block <cpu_8>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_8> on signal <act_6> not replaced by logic
Sources are: act_7:Q, act_0:Q, act_1:Q, act_2:Q, act_3:Q, act_4:Q, act_5:Q, act_6:Q
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 1.14 / 1.25 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 52624 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   624 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 11.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     198  out of   1728    11%  
 Number of Slice Flip Flops:           174  out of   3456     5%  
 Number of 4 input LUTs:               303  out of   3456     8%  
 Number of bonded IOBs:                 79  out of    144    54%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk_1:q                           | NONE                   | 76    |
mclk:q                             | NONE                   | 70    |
mick1:o                            | NONE(*)(mir_0)         | 26    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.083ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Architecture behavioral of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 11.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     198  out of   1728    11%  
 Number of Slice Flip Flops:           174  out of   3456     5%  
 Number of 4 input LUTs:               303  out of   3456     8%  
 Number of bonded IOBs:                 79  out of    144    54%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mclk_1:q                           | NONE                   | 76    |
mick1:o                            | NONE(*)(mir_20)        | 26    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.083ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Architecture behavioral of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 11.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     198  out of   1728    11%  
 Number of Slice Flip Flops:           174  out of   3456     5%  
 Number of 4 input LUTs:               303  out of   3456     8%  
 Number of bonded IOBs:                 79  out of    144    54%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mclk_1:q                           | NONE                   | 76    |
mick1:o                            | NONE(*)(mir_20)        | 26    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.083ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 50 in '8bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 63 in '8bit.ucf': Could not find net(s) 'co<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 68 in '8bit.ucf': Could not find net(s) 'co<9>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 75 in '8bit.ucf': Could not find net(s) 'co<2>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '8bit.ucf': Could not find net(s) 'ci<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '8bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '8bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '8bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '8bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '8bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '8bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '8bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '8bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '8bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 111 in '8bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 50 in '8bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 63 in '8bit.ucf': Could not find net(s) 'co<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 68 in '8bit.ucf': Could not find net(s) 'co<9>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 75 in '8bit.ucf': Could not find net(s) 'co<2>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '8bit.ucf': Could not find net(s) 'ci<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '8bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '8bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '8bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '8bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '8bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '8bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '8bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '8bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '8bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 111 in '8bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 50 in '8bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 63 in '8bit.ucf': Could not find net(s) 'co<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 68 in '8bit.ucf': Could not find net(s) 'co<9>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 75 in '8bit.ucf': Could not find net(s) 'co<2>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '8bit.ucf': Could not find net(s) 'ci<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '8bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '8bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '8bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '8bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '8bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '8bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '8bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '8bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '8bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 111 in '8bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 50 in '8bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 63 in '8bit.ucf': Could not find net(s) 'co<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 68 in '8bit.ucf': Could not find net(s) 'co<9>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 75 in '8bit.ucf': Could not find net(s) 'co<2>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '8bit.ucf': Could not find net(s) 'ci<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '8bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '8bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '8bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '8bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '8bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '8bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '8bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '8bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '8bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 111 in '8bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Architecture behavioral of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 11.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     198  out of   1728    11%  
 Number of Slice Flip Flops:           174  out of   3456     5%  
 Number of 4 input LUTs:               303  out of   3456     8%  
 Number of bonded IOBs:                 79  out of    144    54%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mclk_1:q                           | NONE                   | 76    |
mick1:o                            | NONE(*)(mir_20)        | 26    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.083ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 45 in '8bit.ucf': Could not find net(s) 'co<31>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 46 in '8bit.ucf': Could not find net(s) 'co<30>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 49 in '8bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 62 in '8bit.ucf': Could not find net(s) 'co<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 67 in '8bit.ucf': Could not find net(s) 'co<9>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 74 in '8bit.ucf': Could not find net(s) 'co<2>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 95 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '8bit.ucf': Could not find net(s) 'ci<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '8bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '8bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '8bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '8bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '8bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '8bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '8bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '8bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '8bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '8bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 45 in '8bit.ucf': Could not find net(s) 'co<31>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 46 in '8bit.ucf': Could not find net(s) 'co<30>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 49 in '8bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 62 in '8bit.ucf': Could not find net(s) 'co<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 74 in '8bit.ucf': Could not find net(s) 'co<2>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 95 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '8bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '8bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '8bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '8bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '8bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '8bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '8bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '8bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '8bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '8bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Architecture behavioral of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mpld> is assigned but never used.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <md<2>> is assigned but never used.
WARNING:Xst:646 - Signal <md<1>> is assigned but never used.
WARNING:Xst:646 - Signal <md<0>> is assigned but never used.
WARNING:Xst:646 - Signal <md<7>> is assigned but never used.
WARNING:Xst:646 - Signal <md<6>> is assigned but never used.
WARNING:Xst:646 - Signal <md<5>> is assigned but never used.
WARNING:Xst:646 - Signal <md<4>> is assigned but never used.
WARNING:Xst:646 - Signal <md<3>> is assigned but never used.
WARNING:Xst:646 - Signal <md<9>> is assigned but never used.
WARNING:Xst:646 - Signal <md<8>> is assigned but never used.
WARNING:Xst:646 - Signal <mclr> is assigned but never used.
WARNING:Xst:646 - Signal <mpc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<27>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 2-bit register for signal <mir<29:28>>.
    Found 12-bit register for signal <mir<26:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:1306 - Output <ci<9>> is never assigned.
WARNING:Xst:1306 - Output <ci<8>> is never assigned.
WARNING:Xst:1306 - Output <ci<7>> is never assigned.
WARNING:Xst:1306 - Output <ci<6>> is never assigned.
WARNING:Xst:1306 - Output <ci<5>> is never assigned.
WARNING:Xst:1306 - Output <ci<4>> is never assigned.
WARNING:Xst:1306 - Output <ci<3>> is never assigned.
WARNING:Xst:1306 - Output <ci<2>> is never assigned.
WARNING:Xst:1306 - Output <ci<1>> is never assigned.
WARNING:Xst:1306 - Output <ci<0>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<27>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 44
  1-bit register                   : 29
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 1
  16-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 11.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     198  out of   1728    11%  
 Number of Slice Flip Flops:           174  out of   3456     5%  
 Number of 4 input LUTs:               303  out of   3456     8%  
 Number of bonded IOBs:                 79  out of    144    54%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mclk_1:q                           | NONE                   | 76    |
mick1:o                            | NONE(*)(mir_20)        | 26    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.083ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 45 in '8bit.ucf': Could not find net(s) 'co<31>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 46 in '8bit.ucf': Could not find net(s) 'co<30>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 49 in '8bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 62 in '8bit.ucf': Could not find net(s) 'co<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 74 in '8bit.ucf': Could not find net(s) 'co<2>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 95 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '8bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '8bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '8bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '8bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '8bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '8bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '8bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '8bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '8bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '8bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 45 in '8bit.ucf': Could not find net(s) 'co<31>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 46 in '8bit.ucf': Could not find net(s) 'co<30>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 49 in '8bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 62 in '8bit.ucf': Could not find net(s) 'co<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 74 in '8bit.ucf': Could not find net(s) 'co<2>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 95 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '8bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '8bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '8bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '8bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '8bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '8bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '8bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '8bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '8bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '8bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 45 in '8bit.ucf': Could not find net(s) 'co<31>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 46 in '8bit.ucf': Could not find net(s) 'co<30>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 49 in '8bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 62 in '8bit.ucf': Could not find net(s) 'co<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 67 in '8bit.ucf': Could not find net(s) 'co<9>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 74 in '8bit.ucf': Could not find net(s) 'co<2>' in the
   design.  To suppress this error use the -aul switch, specify the correct net
   name or remove the constraint.
ERROR:NgdBuild:755 - Line 95 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '8bit.ucf': Could not find net(s) 'ci<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '8bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '8bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '8bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '8bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '8bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '8bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '8bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '8bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '8bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '8bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 32-bit register for signal <mir>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 40 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 140 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  40 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 20
  1-bit register                   : 4
  8-bit register                   : 14
  32-bit register                  : 1
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 49
  2-to-1 multiplexer               : 16
  1-bit 8-to-1 multiplexer         : 32
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     223  out of   1728    12%  
 Number of Slice Flip Flops:           191  out of   3456     5%  
 Number of 4 input LUTs:               356  out of   3456    10%  
 Number of bonded IOBs:                101  out of    144    70%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mick1:o                            | NONE(*)(mir_0)         | 32    |
mclk_1:q                           | NONE                   | 77    |
mpck1:o                            | NONE(*)(mpc_5)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.961ns (Maximum Frequency: 77.155MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.702ns
   Maximum combinational path delay: 15.767ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                202 out of  1,728   11%
   Number of Slices containing
      unrelated logic:                0 out of    202    0%
   Number of Slice Flip Flops:      132 out of  3,456    3%
   Number of 4 input LUTs:          293 out of  3,456    8%
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              41
Total equivalent gate count for design:  3,766
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   94 out of 99     94%

   Number of SLICEs                  202 out of 1728   11%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal msub__n0001_inst_cy_23 has no load
WARNING:Par:276 - The signal madd__n0000_inst_cy_32 has no load

Phase 1.1
Phase 1.1 (Checksum:989c37) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b43c27) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1429 unrouted;       REAL time: 0 secs 

Phase 2: 1376 unrouted;       REAL time: 0 secs 

Phase 3: 340 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.470      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   40   |  2.286     |  3.739      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   32   |  1.262     |  3.058      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   40   |  2.262     |  3.536      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.082     |  2.735      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 09:50:52 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 09:50:53 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net msub__n0001_inst_cy_23 has no
   load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net madd__n0000_inst_cy_32 has no
   load.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:808 - D:/Philo/cpu_8.vhd Line 409. & can not have such operands in this context.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 32-bit register for signal <mir>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 40 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 140 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  40 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 20
  1-bit register                   : 4
  8-bit register                   : 14
  32-bit register                  : 1
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 49
  2-to-1 multiplexer               : 16
  1-bit 8-to-1 multiplexer         : 32
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     223  out of   1728    12%  
 Number of Slice Flip Flops:           191  out of   3456     5%  
 Number of 4 input LUTs:               356  out of   3456    10%  
 Number of bonded IOBs:                101  out of    144    70%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mick1:o                            | NONE(*)(mir_0)         | 32    |
mclk_1:q                           | NONE                   | 77    |
mpck1:o                            | NONE(*)(mpc_5)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.961ns (Maximum Frequency: 77.155MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.702ns
   Maximum combinational path delay: 15.767ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                202 out of  1,728   11%
   Number of Slices containing
      unrelated logic:                0 out of    202    0%
   Number of Slice Flip Flops:      132 out of  3,456    3%
   Number of 4 input LUTs:          293 out of  3,456    8%
   Number of bonded IOBs:            99 out of    140   70%
      IOB Flip Flops:                              41
Total equivalent gate count for design:  3,766
Additional JTAG gate count for IOBs:  4,752
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            99 out of 140    70%
      Number of LOCed External IOBs   94 out of 99     94%

   Number of SLICEs                  202 out of 1728   11%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal msub__n0001_inst_cy_23 has no load
WARNING:Par:276 - The signal madd__n0000_inst_cy_32 has no load

Phase 1.1
Phase 1.1 (Checksum:989c37) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b43c27) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1429 unrouted;       REAL time: 0 secs 

Phase 2: 1376 unrouted;       REAL time: 0 secs 

Phase 3: 340 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.470      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   40   |  2.286     |  3.739      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   32   |  1.262     |  3.058      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   40   |  2.262     |  3.536      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.082     |  2.735      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 09:51:41 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 09:51:41 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net msub__n0001_inst_cy_23 has no
   load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net madd__n0000_inst_cy_32 has no
   load.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 11.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     204  out of   1728    11%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               315  out of   3456     9%  
 Number of bonded IOBs:                 90  out of    144    62%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_0)         | 27    |
mpck1:o                            | NONE(*)(mpc_17)        | 10    |
mclk:q                             | NONE                   | 70    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.038ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...
ERROR:NgdBuild:755 - Line 95 in '8bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '8bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '8bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '8bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '8bit.ucf': Could not find net(s) 'ci<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '8bit.ucf': Could not find net(s) 'ci<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "8bit.ucf".

Writing NGDBUILD log file "cpu_8.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Architecture behavioral of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 11.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     204  out of   1728    11%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               315  out of   3456     9%  
 Number of bonded IOBs:                 90  out of    144    62%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_0)         | 27    |
mpck1:o                            | NONE(*)(mpc_17)        | 10    |
mclk:q                             | NONE                   | 70    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.038ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                182 out of  1,728   10%
   Number of Slices containing
      unrelated logic:                0 out of    182    0%
   Number of Slice Flip Flops:      132 out of  3,456    3%
   Number of 4 input LUTs:          254 out of  3,456    7%
   Number of bonded IOBs:            82 out of    140   58%
      IOB Flip Flops:                              30
Total equivalent gate count for design:  3,378
Additional JTAG gate count for IOBs:  3,936
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            82 out of 140    58%
      Number of LOCed External IOBs   82 out of 82    100%

   Number of SLICEs                  182 out of 1728   10%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal msub__n0001_inst_cy_23 has no load
WARNING:Par:276 - The signal madd__n0000_inst_cy_32 has no load

Phase 1.1
Phase 1.1 (Checksum:989b89) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b21942) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1270 unrouted;       REAL time: 0 secs 

Phase 2: 1213 unrouted;       REAL time: 0 secs 

Phase 3: 305 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.127      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   41   |  2.103     |  3.509      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   21   |  0.694     |  2.924      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.099     |  2.985      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   39   |  1.920     |  3.365      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 11:03:21 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 11:03:21 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net msub__n0001_inst_cy_23 has no
   load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net madd__n0000_inst_cy_32 has no
   load.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 8 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<15>> is never assigned.
WARNING:Xst:1306 - Output <ci<14>> is never assigned.
WARNING:Xst:1306 - Output <ci<13>> is never assigned.
WARNING:Xst:1306 - Output <ci<12>> is never assigned.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:1306 - Output <ci<10>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 33
  2-to-1 multiplexer               : 8
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 11.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     204  out of   1728    11%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               315  out of   3456     9%  
 Number of bonded IOBs:                 90  out of    144    62%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_0)         | 27    |
mpck1:o                            | NONE(*)(mpc_17)        | 10    |
mclk:q                             | NONE                   | 70    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.038ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                182 out of  1,728   10%
   Number of Slices containing
      unrelated logic:                0 out of    182    0%
   Number of Slice Flip Flops:      132 out of  3,456    3%
   Number of 4 input LUTs:          254 out of  3,456    7%
   Number of bonded IOBs:            82 out of    140   58%
      IOB Flip Flops:                              30
Total equivalent gate count for design:  3,378
Additional JTAG gate count for IOBs:  3,936
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            82 out of 140    58%
      Number of LOCed External IOBs   82 out of 82    100%

   Number of SLICEs                  182 out of 1728   10%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal msub__n0001_inst_cy_23 has no load
WARNING:Par:276 - The signal madd__n0000_inst_cy_32 has no load

Phase 1.1
Phase 1.1 (Checksum:989b89) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......
Phase 5.8 (Checksum:b0462b) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1270 unrouted;       REAL time: 0 secs 

Phase 2: 1219 unrouted;       REAL time: 0 secs 

Phase 3: 286 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.434      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   41   |  2.069     |  3.520      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   21   |  0.694     |  2.924      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.099     |  2.985      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   39   |  1.899     |  3.283      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 11:15:37 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 11:15:37 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net msub__n0001_inst_cy_23 has no
   load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net madd__n0000_inst_cy_32 has no
   load.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0047>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 30 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 138 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  38 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 34
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 45
  2-to-1 multiplexer               : 14
  1-bit 4-to-1 multiplexer         : 6
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     212  out of   1728    12%  
 Number of Slice Flip Flops:           189  out of   3456     5%  
 Number of 4 input LUTs:               333  out of   3456     9%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_0)         | 30    |
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mpck1:o                            | NONE(*)(mpc_21)        | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.038ns
   Maximum combinational path delay: 14.017ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                190 out of  1,728   10%
   Number of Slices containing
      unrelated logic:                0 out of    190    0%
   Number of Slice Flip Flops:      132 out of  3,456    3%
   Number of 4 input LUTs:          270 out of  3,456    7%
   Number of bonded IOBs:            97 out of    140   69%
      IOB Flip Flops:                              39
Total equivalent gate count for design:  3,558
Additional JTAG gate count for IOBs:  4,656
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            97 out of 140    69%
      Number of LOCed External IOBs   88 out of 97     90%

   Number of SLICEs                  190 out of 1728   10%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal msub__n0001_inst_cy_23 has no load
WARNING:Par:276 - The signal madd__n0000_inst_cy_32 has no load

Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......
Phase 5.8 (Checksum:ae3818) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1341 unrouted;       REAL time: 0 secs 

Phase 2: 1260 unrouted;       REAL time: 0 secs 

Phase 3: 290 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.017     |  4.453      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |Low-Skew  |   30   |  3.510     |  4.602      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |Low-Skew  |    5   |  0.522     |  4.667      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   41   |  2.258     |  3.778      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   39   |  2.092     |  3.362      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 11:24:13 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 11:24:14 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net msub__n0001_inst_cy_23 has no
   load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net madd__n0000_inst_cy_32 has no
   load.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0047>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 30 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 138 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  38 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 34
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 45
  2-to-1 multiplexer               : 14
  1-bit 4-to-1 multiplexer         : 6
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     212  out of   1728    12%  
 Number of Slice Flip Flops:           189  out of   3456     5%  
 Number of 4 input LUTs:               333  out of   3456     9%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_7)         | 30    |
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mpck1:o                            | NONE(*)(mpc_19)        | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.038ns
   Maximum combinational path delay: 14.017ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                198 out of  1,728   11%
   Number of Slices containing
      unrelated logic:                0 out of    198    0%
   Number of Slice Flip Flops:      132 out of  3,456    3%
   Number of 4 input LUTs:          286 out of  3,456    8%
   Number of bonded IOBs:            97 out of    140   69%
      IOB Flip Flops:                              39
Total equivalent gate count for design:  3,702
Additional JTAG gate count for IOBs:  4,656
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            97 out of 140    69%
      Number of LOCed External IOBs   88 out of 97     90%

   Number of SLICEs                  198 out of 1728   11%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal msub__n0001_inst_cy_40 has no load
WARNING:Par:276 - The signal madd__n0000_inst_cy_49 has no load

Phase 1.1
Phase 1.1 (Checksum:989c43) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......
Phase 5.8 (Checksum:ae89bc) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1386 unrouted;       REAL time: 0 secs 

Phase 2: 1328 unrouted;       REAL time: 0 secs 

Phase 3: 313 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.576      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   37   |  2.278     |  3.622      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   30   |  1.650     |  3.248      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   43   |  2.332     |  3.930      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.145     |  1.124      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 14:57:04 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 14:57:05 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net msub__n0001_inst_cy_40 has no
   load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net madd__n0000_inst_cy_49 has no
   load.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0047>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 30-bit register for signal <mir<29:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 30 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 138 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  38 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 34
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 45
  2-to-1 multiplexer               : 14
  1-bit 4-to-1 multiplexer         : 6
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     212  out of   1728    12%  
 Number of Slice Flip Flops:           189  out of   3456     5%  
 Number of 4 input LUTs:               333  out of   3456     9%  
 Number of bonded IOBs:                 99  out of    144    68%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_23)        | 30    |
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mpck1:o                            | NONE(*)(mpc_19)        | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.835ns (Maximum Frequency: 77.912MHz)
   Minimum input arrival time before clock: 9.650ns
   Maximum output required time after clock: 19.038ns
   Maximum combinational path delay: 14.017ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                198 out of  1,728   11%
   Number of Slices containing
      unrelated logic:                0 out of    198    0%
   Number of Slice Flip Flops:      132 out of  3,456    3%
   Number of 4 input LUTs:          286 out of  3,456    8%
   Number of bonded IOBs:            97 out of    140   69%
      IOB Flip Flops:                              39
Total equivalent gate count for design:  3,702
Additional JTAG gate count for IOBs:  4,656
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            97 out of 140    69%
      Number of LOCed External IOBs   88 out of 97     90%

   Number of SLICEs                  198 out of 1728   11%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

WARNING:Par:276 - The signal msub__n0001_inst_cy_40 has no load
WARNING:Par:276 - The signal madd__n0000_inst_cy_49 has no load

Phase 1.1
Phase 1.1 (Checksum:989c43) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......
Phase 5.8 (Checksum:ae89bc) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1386 unrouted;       REAL time: 0 secs 

Phase 2: 1328 unrouted;       REAL time: 0 secs 

Phase 3: 313 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.576      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   37   |  2.278     |  3.622      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   30   |  1.650     |  3.248      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   43   |  2.332     |  3.930      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.145     |  1.124      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 15:06:45 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 15:06:46 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net msub__n0001_inst_cy_40 has no
   load.
WARNING:DesignRules:367 - Netcheck: Loadless. Net madd__n0000_inst_cy_49 has no
   load.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 29 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 43
  2-to-1 multiplexer               : 13
  1-bit 4-to-1 multiplexer         : 5
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     209  out of   1728    12%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               330  out of   3456     9%  
 Number of bonded IOBs:                 95  out of    144    65%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_15)        | 27    |
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.195ns (Maximum Frequency: 75.786MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 21.189ns
   Maximum combinational path delay: 15.137ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                195 out of  1,728   11%
   Number of Slices containing
      unrelated logic:                0 out of    195    0%
   Number of Slice Flip Flops:      134 out of  3,456    3%
   Number of 4 input LUTs:          278 out of  3,456    8%
   Number of bonded IOBs:            94 out of    140   67%
      IOB Flip Flops:                              35
Total equivalent gate count for design:  3,599
Additional JTAG gate count for IOBs:  4,512
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            94 out of 140    67%
      Number of LOCed External IOBs   89 out of 94     94%

   Number of SLICEs                  195 out of 1728   11%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c19) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......
Phase 5.8 (Checksum:b2123a) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1365 unrouted;       REAL time: 0 secs 

Phase 2: 1294 unrouted;       REAL time: 0 secs 

Phase 3: 325 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.046     |  4.430      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   37   |  2.239     |  3.441      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   26   |  1.985     |  3.487      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  2.353     |  3.908      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.101     |  2.985      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 15:32:59 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 15:32:59 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Architecture behavioral of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 171: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 218: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 316: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 221.
    Found 9-bit subtractor for signal <$n0001> created at line 222.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 226.
    Found 1-bit xor2 for signal <$n0023> created at line 226.
    Found 1-bit xor2 for signal <$n0025> created at line 226.
    Found 1-bit xor2 for signal <$n0027> created at line 226.
    Found 1-bit xor2 for signal <$n0029> created at line 226.
    Found 1-bit xor2 for signal <$n0031> created at line 226.
    Found 1-bit xor2 for signal <$n0033> created at line 226.
    Found 1-bit xor2 for signal <$n0035> created at line 226.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 29 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
WARNING:Xst:653 - Signal <prst> is used but never assigned. Tied to value 0.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 43
  2-to-1 multiplexer               : 13
  1-bit 4-to-1 multiplexer         : 5
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     209  out of   1728    12%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               330  out of   3456     9%  
 Number of bonded IOBs:                 95  out of    144    65%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_15)        | 27    |
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.195ns (Maximum Frequency: 75.786MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 21.189ns
   Maximum combinational path delay: 15.137ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                195 out of  1,728   11%
   Number of Slices containing
      unrelated logic:                0 out of    195    0%
   Number of Slice Flip Flops:      134 out of  3,456    3%
   Number of 4 input LUTs:          278 out of  3,456    8%
   Number of bonded IOBs:            94 out of    140   67%
      IOB Flip Flops:                              35
Total equivalent gate count for design:  3,599
Additional JTAG gate count for IOBs:  4,512
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            94 out of 140    67%
      Number of LOCed External IOBs   89 out of 94     94%

   Number of SLICEs                  195 out of 1728   11%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c19) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......
Phase 5.8 (Checksum:b2123a) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1365 unrouted;       REAL time: 0 secs 

Phase 2: 1294 unrouted;       REAL time: 0 secs 

Phase 3: 325 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.046     |  4.430      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   37   |  2.239     |  3.441      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   26   |  1.985     |  3.487      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  2.353     |  3.908      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.101     |  2.985      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 15:40:22 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 15:40:23 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                195 out of  1,728   11%
   Number of Slices containing
      unrelated logic:                0 out of    195    0%
   Number of Slice Flip Flops:      134 out of  3,456    3%
   Number of 4 input LUTs:          278 out of  3,456    8%
   Number of bonded IOBs:            94 out of    140   67%
      IOB Flip Flops:                              35
Total equivalent gate count for design:  3,599
Additional JTAG gate count for IOBs:  4,512
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            94 out of 140    67%
      Number of LOCed External IOBs   94 out of 94    100%

   Number of SLICEs                  195 out of 1728   11%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c19) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b26ee7) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1365 unrouted;       REAL time: 0 secs 

Phase 2: 1305 unrouted;       REAL time: 0 secs 

Phase 3: 354 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.390      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   37   |  2.387     |  3.526      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   26   |  1.197     |  2.941      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  2.455     |  3.817      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.128     |  2.908      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 15:44:00 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 15:44:01 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:3312 - D:/Philo/cpu_8.vhd Line 136. Undefined symbol 'rst'.
ERROR:HDLParsers:1209 - D:/Philo/cpu_8.vhd Line 136. rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - D:/Philo/cpu_8.vhd Line 405. parse error, unexpected IDENTIFIER, expecting SEMICOLON
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
ERROR:HDLParsers:164 - D:/Philo/cpu_8.vhd Line 405. parse error, unexpected IDENTIFIER, expecting SEMICOLON
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   604 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 222.
    Found 9-bit subtractor for signal <$n0001> created at line 223.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 227.
    Found 1-bit xor2 for signal <$n0023> created at line 227.
    Found 1-bit xor2 for signal <$n0025> created at line 227.
    Found 1-bit xor2 for signal <$n0027> created at line 227.
    Found 1-bit xor2 for signal <$n0029> created at line 227.
    Found 1-bit xor2 for signal <$n0031> created at line 227.
    Found 1-bit xor2 for signal <$n0033> created at line 227.
    Found 1-bit xor2 for signal <$n0035> created at line 227.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 29 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 43
  2-to-1 multiplexer               : 13
  1-bit 4-to-1 multiplexer         : 5
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     209  out of   1728    12%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               330  out of   3456     9%  
 Number of bonded IOBs:                 95  out of    144    65%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_19)        | 27    |
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.195ns (Maximum Frequency: 75.786MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 21.189ns
   Maximum combinational path delay: 15.137ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                214 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    214    0%
   Number of Slice Flip Flops:      150 out of  3,456    4%
   Number of 4 input LUTs:          317 out of  3,456    9%
   Number of bonded IOBs:            95 out of    140   67%
      IOB Flip Flops:                              36
Total equivalent gate count for design:  4,107
Additional JTAG gate count for IOBs:  4,560
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 604
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            95 out of 140    67%
      Number of LOCed External IOBs   95 out of 95    100%

   Number of SLICEs                  214 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d5c) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:af97da) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1587 unrouted;       REAL time: 0 secs 

Phase 2: 1520 unrouted;       REAL time: 0 secs 

Phase 3: 446 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.028     |  4.168      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   46   |  3.298     |  4.441      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   27   |  1.992     |  3.494      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  2.104     |  3.679      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.411     |  1.701      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Apr 28 16:04:42 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue Apr 28 16:04:43 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   603 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 222.
    Found 9-bit subtractor for signal <$n0001> created at line 223.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 227.
    Found 1-bit xor2 for signal <$n0023> created at line 227.
    Found 1-bit xor2 for signal <$n0025> created at line 227.
    Found 1-bit xor2 for signal <$n0027> created at line 227.
    Found 1-bit xor2 for signal <$n0029> created at line 227.
    Found 1-bit xor2 for signal <$n0031> created at line 227.
    Found 1-bit xor2 for signal <$n0033> created at line 227.
    Found 1-bit xor2 for signal <$n0035> created at line 227.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 29 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 43
  2-to-1 multiplexer               : 13
  1-bit 4-to-1 multiplexer         : 5
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     209  out of   1728    12%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               330  out of   3456     9%  
 Number of bonded IOBs:                 95  out of    144    65%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mick1:o                            | NONE(*)(mir_19)        | 27    |
mclk_1:q                           | NONE                   | 77    |
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.195ns (Maximum Frequency: 75.786MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 21.189ns
   Maximum combinational path delay: 15.137ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                214 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    214    0%
   Number of Slice Flip Flops:      150 out of  3,456    4%
   Number of 4 input LUTs:          317 out of  3,456    9%
   Number of bonded IOBs:            95 out of    140   67%
      IOB Flip Flops:                              36
Total equivalent gate count for design:  4,107
Additional JTAG gate count for IOBs:  4,560
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 603
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            95 out of 140    67%
      Number of LOCed External IOBs   95 out of 95    100%

   Number of SLICEs                  214 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d5c) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:af97da) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1587 unrouted;       REAL time: 0 secs 

Phase 2: 1520 unrouted;       REAL time: 0 secs 

Phase 3: 446 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.028     |  4.168      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   46   |  3.298     |  4.441      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   27   |  1.992     |  3.494      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  2.104     |  3.679      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.411     |  1.701      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue May 05 09:48:24 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue May 05 09:48:24 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   603 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 222.
    Found 9-bit subtractor for signal <$n0001> created at line 223.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 227.
    Found 1-bit xor2 for signal <$n0023> created at line 227.
    Found 1-bit xor2 for signal <$n0025> created at line 227.
    Found 1-bit xor2 for signal <$n0027> created at line 227.
    Found 1-bit xor2 for signal <$n0029> created at line 227.
    Found 1-bit xor2 for signal <$n0031> created at line 227.
    Found 1-bit xor2 for signal <$n0033> created at line 227.
    Found 1-bit xor2 for signal <$n0035> created at line 227.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 29 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 43
  2-to-1 multiplexer               : 13
  1-bit 4-to-1 multiplexer         : 5
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     209  out of   1728    12%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               330  out of   3456     9%  
 Number of bonded IOBs:                 95  out of    144    65%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mick1:o                            | NONE(*)(mir_19)        | 27    |
mclk_1:q                           | NONE                   | 77    |
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.195ns (Maximum Frequency: 75.786MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 21.189ns
   Maximum combinational path delay: 15.137ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                214 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    214    0%
   Number of Slice Flip Flops:      150 out of  3,456    4%
   Number of 4 input LUTs:          317 out of  3,456    9%
   Number of bonded IOBs:            95 out of    140   67%
      IOB Flip Flops:                              36
Total equivalent gate count for design:  4,107
Additional JTAG gate count for IOBs:  4,560
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 603
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            95 out of 140    67%
      Number of LOCed External IOBs   95 out of 95    100%

   Number of SLICEs                  214 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d5c) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:af97da) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1587 unrouted;       REAL time: 0 secs 

Phase 2: 1520 unrouted;       REAL time: 0 secs 

Phase 3: 434 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.028     |  4.168      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   46   |  3.298     |  4.441      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   27   |  1.992     |  3.494      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  2.104     |  3.679      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.275     |  1.701      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue May 05 09:58:19 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue May 05 09:58:19 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   603 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 222.
    Found 9-bit subtractor for signal <$n0001> created at line 223.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 227.
    Found 1-bit xor2 for signal <$n0023> created at line 227.
    Found 1-bit xor2 for signal <$n0025> created at line 227.
    Found 1-bit xor2 for signal <$n0027> created at line 227.
    Found 1-bit xor2 for signal <$n0029> created at line 227.
    Found 1-bit xor2 for signal <$n0031> created at line 227.
    Found 1-bit xor2 for signal <$n0033> created at line 227.
    Found 1-bit xor2 for signal <$n0035> created at line 227.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 29 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 43
  2-to-1 multiplexer               : 13
  1-bit 4-to-1 multiplexer         : 5
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     209  out of   1728    12%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               328  out of   3456     9%  
 Number of bonded IOBs:                 95  out of    144    65%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_19)        | 27    |
clk                                | IBUF                   | 2     |
mclk:q                             | NONE                   | 70    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.069ns (Maximum Frequency: 76.517MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 21.147ns
   Maximum combinational path delay: 15.137ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                213 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    213    0%
   Number of Slice Flip Flops:      150 out of  3,456    4%
   Number of 4 input LUTs:          315 out of  3,456    9%
   Number of bonded IOBs:            95 out of    140   67%
      IOB Flip Flops:                              36
Total equivalent gate count for design:  4,095
Additional JTAG gate count for IOBs:  4,560
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 603
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            95 out of 140    67%
      Number of LOCed External IOBs   95 out of 95    100%

   Number of SLICEs                  213 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d55) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:af77b9) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1587 unrouted;       REAL time: 0 secs 

Phase 2: 1522 unrouted;       REAL time: 0 secs 

Phase 3: 394 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.121     |  4.417      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   46   |  3.279     |  4.518      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   27   |  1.240     |  3.302      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  2.534     |  3.976      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.712     |  2.346      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue May 05 11:09:56 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue May 05 11:09:57 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   603 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<31:16>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 222.
    Found 9-bit subtractor for signal <$n0001> created at line 223.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 227.
    Found 1-bit xor2 for signal <$n0023> created at line 227.
    Found 1-bit xor2 for signal <$n0025> created at line 227.
    Found 1-bit xor2 for signal <$n0027> created at line 227.
    Found 1-bit xor2 for signal <$n0029> created at line 227.
    Found 1-bit xor2 for signal <$n0031> created at line 227.
    Found 1-bit xor2 for signal <$n0033> created at line 227.
    Found 1-bit xor2 for signal <$n0035> created at line 227.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 9 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  33 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 35
  2-to-1 multiplexer               : 9
  1-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 24
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 11.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     205  out of   1728    11%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               338  out of   3456     9%  
 Number of bonded IOBs:                 95  out of    144    65%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk:q                             | NONE                   | 70    |
clk                                | IBUF                   | 2     |
mick1:o                            | NONE(*)(mir_19)        | 27    |
mclk_1:q                           | NONE                   | 77    |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.961ns (Maximum Frequency: 77.155MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 20.832ns
   Maximum combinational path delay: 15.776ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                219 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    219    0%
   Number of Slice Flip Flops:      150 out of  3,456    4%
   Number of 4 input LUTs:          325 out of  3,456    9%
   Number of bonded IOBs:            95 out of    140   67%
      IOB Flip Flops:                              36
Total equivalent gate count for design:  4,143
Additional JTAG gate count for IOBs:  4,560
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 603
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            95 out of 140    67%
      Number of LOCed External IOBs   95 out of 95    100%

   Number of SLICEs                  219 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d7f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......
Phase 5.8 (Checksum:b0067f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1625 unrouted;       REAL time: 0 secs 

Phase 2: 1563 unrouted;       REAL time: 0 secs 

Phase 3: 430 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.266      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   46   |  3.149     |  4.339      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |   Local  |   27   |  1.621     |  3.202      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  1.988     |  3.323      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |   Local  |    5   |  0.163     |  1.142      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue May 05 12:32:35 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue May 05 12:32:35 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_8.vhd
Scanning    cpu_8.vhd
Writing cpu_8.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   603 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Entity <cpu_8> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 20-bit 8-to-1 multiplexer for signal <ci<31:12>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 222.
    Found 9-bit subtractor for signal <$n0001> created at line 223.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 227.
    Found 1-bit xor2 for signal <$n0023> created at line 227.
    Found 1-bit xor2 for signal <$n0025> created at line 227.
    Found 1-bit xor2 for signal <$n0027> created at line 227.
    Found 1-bit xor2 for signal <$n0029> created at line 227.
    Found 1-bit xor2 for signal <$n0031> created at line 227.
    Found 1-bit xor2 for signal <$n0033> created at line 227.
    Found 1-bit xor2 for signal <$n0035> created at line 227.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 9 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 39
  2-to-1 multiplexer               : 9
  1-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 28
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     213  out of   1728    12%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               332  out of   3456     9%  
 Number of bonded IOBs:                 95  out of    144    65%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_19)        | 27    |
mclk:q                             | NONE                   | 70    |
clk                                | IBUF                   | 2     |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.961ns (Maximum Frequency: 77.155MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 19.869ns
   Maximum combinational path delay: 15.137ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                216 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    216    0%
   Number of Slice Flip Flops:      150 out of  3,456    4%
   Number of 4 input LUTs:          319 out of  3,456    9%
   Number of bonded IOBs:            95 out of    140   67%
      IOB Flip Flops:                              36
Total equivalent gate count for design:  4,143
Additional JTAG gate count for IOBs:  4,560
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 603
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            95 out of 140    67%
      Number of LOCed External IOBs   95 out of 95    100%

   Number of SLICEs                  216 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d4e) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......
Phase 5.8 (Checksum:afb526) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1611 unrouted;       REAL time: 0 secs 

Phase 2: 1540 unrouted;       REAL time: 0 secs 

Phase 3: 432 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.600      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |Low-Skew  |   27   |  1.409     |  4.628      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |Low-Skew  |    5   |  0.505     |  4.654      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   46   |  2.489     |  3.945      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  2.929     |  3.866      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue May 05 12:45:07 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Tue May 05 12:45:07 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   600 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/Philo/cpu_8.vhd in Library work.
Architecture behavioral of Entity cpu_8 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_8> (Architecture <behavioral>).
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 172: The following signals are missing in the process sensitivity list:
   rout<7>, rout<6>, rout<5>, rout<4>, rout<3>, rout<2>, rout<1>, rout<0>, tmp<7>, tmp<6>, tmp<5>, tmp<4>, tmp<3>, tmp<2>, tmp<1>, tmp<0>.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 219: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/Philo/cpu_8.vhd line 317: The following signals are missing in the process sensitivity list:
   cci.
Entity <cpu_8> analyzed. Unit <cpu_8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_8>.
    Related source file is D:/Philo/cpu_8.vhd.
WARNING:Xst:646 - Signal <mxe> is assigned but never used.
WARNING:Xst:646 - Signal <ob> is assigned but never used.
WARNING:Xst:646 - Signal <rrc> is assigned but never used.
WARNING:Xst:646 - Signal <mir<31>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<30>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<14>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<9>> is assigned but never used.
WARNING:Xst:646 - Signal <mir<2>> is assigned but never used.
    Found 8-bit tristate buffer for signal <db>.
    Found 20-bit 8-to-1 multiplexer for signal <ci<31:12>>.
    Found 1-bit register for signal <mclk>.
    Found 9-bit adder for signal <$n0000> created at line 222.
    Found 9-bit subtractor for signal <$n0001> created at line 223.
    Found 16-bit addsub for signal <$n0018>.
    Found 1-bit xor2 for signal <$n0021> created at line 227.
    Found 1-bit xor2 for signal <$n0023> created at line 227.
    Found 1-bit xor2 for signal <$n0025> created at line 227.
    Found 1-bit xor2 for signal <$n0027> created at line 227.
    Found 1-bit xor2 for signal <$n0029> created at line 227.
    Found 1-bit xor2 for signal <$n0031> created at line 227.
    Found 1-bit xor2 for signal <$n0033> created at line 227.
    Found 1-bit xor2 for signal <$n0035> created at line 227.
    Found 1-bit 4-to-1 multiplexer for signal <$n0042>.
    Found 8-bit register for signal <a>.
    Found 8-bit register for signal <act>.
    Found 8-bit register for signal <adrh>.
    Found 8-bit register for signal <adrl>.
    Found 1-bit register for signal <cy>.
    Found 8-bit 8-to-1 multiplexer for signal <ff<7:0>>.
    Found 8-bit register for signal <ir>.
    Found 1-bit register for signal <mclr>.
    Found 15-bit register for signal <mir<29:15>>.
    Found 4-bit register for signal <mir<13:10>>.
    Found 6-bit register for signal <mir<8:3>>.
    Found 2-bit register for signal <mir<1:0>>.
    Found 10-bit up counter for signal <mpc>.
    Found 16-bit up counter for signal <pc>.
    Found 8-bit register for signal <r0>.
    Found 8-bit register for signal <r1>.
    Found 8-bit register for signal <r2>.
    Found 8-bit register for signal <r3>.
    Found 8-bit register for signal <r4>.
    Found 8-bit register for signal <r5>.
    Found 8-bit register for signal <r6>.
    Found 8-bit register for signal <r7>.
    Found 8-bit 8-to-1 multiplexer for signal <rout>.
    Found 16-bit register for signal <sp>.
    Found 8-bit register for signal <tmp>.
    Found 1-bit register for signal <zy>.
    Found 9 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<11>> is never assigned.
WARNING:Xst:647 - Input <co<31>> is never used.
WARNING:Xst:647 - Input <co<30>> is never used.
WARNING:Xst:647 - Input <co<14>> is never used.
WARNING:Xst:647 - Input <co<9>> is never used.
WARNING:Xst:647 - Input <co<2>> is never used.
    Summary:
	inferred   2 Counter(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  37 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <cpu_8> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 46
  1-bit register                   : 31
  8-bit register                   : 14
  16-bit register                  : 1
# Counters                         : 2
  16-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 39
  2-to-1 multiplexer               : 9
  1-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 28
  8-bit 8-to-1 multiplexer         : 1
# Tristates                        : 1
  8-bit tristate buffer            : 1
# Adders/Subtractors               : 3
  9-bit adder                      : 1
  9-bit subtractor                 : 1
  16-bit addsub                    : 1
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_8> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_8, actual ratio is 12.
FlipFlop mclk has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     213  out of   1728    12%  
 Number of Slice Flip Flops:           186  out of   3456     5%  
 Number of 4 input LUTs:               332  out of   3456     9%  
 Number of bonded IOBs:                 95  out of    144    65%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 77    |
mick1:o                            | NONE(*)(mir_19)        | 27    |
mclk:q                             | NONE                   | 70    |
clk                                | IBUF                   | 2     |
mpck1:o                            | NONE(*)(mpc_7)         | 10    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.961ns (Maximum Frequency: 77.155MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 19.869ns
   Maximum combinational path delay: 15.137ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\philo/_ngo -uc 8bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_8.ngc cpu_8.ngd 

Reading NGO file "D:/Philo/cpu_8.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "8bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_8.ngd" ...

Writing NGDBUILD log file "cpu_8.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                216 out of  1,728   12%
   Number of Slices containing
      unrelated logic:                0 out of    216    0%
   Number of Slice Flip Flops:      150 out of  3,456    4%
   Number of 4 input LUTs:          319 out of  3,456    9%
   Number of bonded IOBs:            95 out of    140   67%
      IOB Flip Flops:                              36
Total equivalent gate count for design:  4,143
Additional JTAG gate count for IOBs:  4,560
Peak Memory Usage:  57 MB

Mapping completed.
See MAP report file "cpu_8_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_8 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_8_map.ncd cpu_8.ngd cpu_8.pcf
Mapping Module cpu_8: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_8.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 600
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_8_map.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            95 out of 140    67%
      Number of LOCed External IOBs   95 out of 95    100%

   Number of SLICEs                  216 out of 1728   12%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d4e) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......
Phase 5.8 (Checksum:afb526) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_8.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 1611 unrouted;       REAL time: 0 secs 

Phase 2: 1540 unrouted;       REAL time: 0 secs 

Phase 3: 432 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    6   |  0.000     |  4.600      |
+----------------------------+----------+--------+------------+-------------+
|              mick          |Low-Skew  |   27   |  1.409     |  4.628      |
+----------------------------+----------+--------+------------+-------------+
|              mpck          |Low-Skew  |    5   |  0.505     |  4.654      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   46   |  2.489     |  3.945      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   45   |  2.929     |  3.866      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_8.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Fri May 08 13:13:26 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_8 . . .
PAR command line: par -w -ol 2 -t 1 cpu_8_map.ncd cpu_8.ncd cpu_8.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_8.ncd".
   "cpu_8" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_8.pcf.

Fri May 08 13:13:26 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mick is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net mpck is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "cpu_8.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".


