Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/17.1/quartus/MyDev/FPGA_Guitar_pedal/20170721B_projet_1/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv Line: 49
