Test Log: IMP-8-0-0-12
================================================================================

[Test 1/6] Type 1 (requirements.value=N/A, waivers.value=N/A)
--------------------------------------------------------------------------------
Test ID: type1_na
Status: PASS

Checker Log Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
IMP-8-0-0-12-INFO01: No tie cell violations found in design:
  Severity: Info Occurrence: 1
  CDN_1ACH_cdn_hs_phy_acm_slice_EW


================================================================================

[Test 2/6] Type 1 (requirements.value=N/A, waivers.value=0)
--------------------------------------------------------------------------------
Test ID: type1_0
Status: PASS

Checker Log Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
IMP-8-0-0-12-INFO01: [WAIVED_INFO]: Waived information:
  Severity: Info Occurrence: 1
  Explanation: Tie cell violations are informational only for this design phase
IMP-8-0-0-12-INFO02: No tie cell violations found in design:
  Severity: Info Occurrence: 1
  CDN_1ACH_cdn_hs_phy_acm_slice_EW


================================================================================

[Test 3/6] Type 2 (requirements.value>0, waivers.value=N/A)
--------------------------------------------------------------------------------
Test ID: type2_na
Status: PASS

Checker Log Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
IMP-8-0-0-12-INFO01: All monitored instance pins have no tie cell violations:
  Severity: Info Occurrence: 2
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC


================================================================================

[Test 4/6] Type 2 (requirements.value>0, waivers.value=0)
--------------------------------------------------------------------------------
Test ID: type2_0
Status: PASS

Checker Log Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
IMP-8-0-0-12-INFO01: [WAIVED_INFO]: Waived information:
  Severity: Info Occurrence: 1
  Explanation: Monitored pins are informational only - violations expected for PAD cells
IMP-8-0-0-12-INFO02: All monitored instance pins have no tie cell violations:
  Severity: Info Occurrence: 2
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC


================================================================================

[Test 5/6] Type 3
--------------------------------------------------------------------------------
Test ID: type3
Status: PASS

Checker Log Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
IMP-8-0-0-12-WARN01: Unused waivers:
  Severity: Warn Occurrence: 2
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC
IMP-8-0-0-12-INFO01: All monitored instance pins have no tie cell violations:
  Severity: Info Occurrence: 2
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC


================================================================================

[Test 6/6] Type 4
--------------------------------------------------------------------------------
Test ID: type4
Status: PASS

Checker Log Output:
PASS:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
IMP-8-0-0-12-WARN01: Unused waivers:
  Severity: Warn Occurrence: 2
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6/PAD1_HV_IN_XTC
  inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7/PAD1_HV_IN_XTC
IMP-8-0-0-12-INFO01: No tie cell violations found in design:
  Severity: Info Occurrence: 1
  CDN_1ACH_cdn_hs_phy_acm_slice_EW


================================================================================

