{
  "memspec": {
    "memoryId": "lpddr5",
    "memoryType": "LPDDR5",
    "memarchitecturespec": {
      "nbrOfChannels": 0,
      "nbrOfColumns": 1024,
      "nbrOfRows": 65536,
      "width": 8,
      "burstLength": 8,
      "maxBurstLength": 8,
      "dataRate": 2,
      "nbrOfBankGroups": 1,
      "nbrOfBanks": 16,
      "nbrOfRanks": 1,
      "nbrOfDevices": 1,
      "per2BankOffset": 0,
      "WCKalwaysOn": true
    },
    "mempowerspec": {
      "vdd1": 1.2,
      "idd01": 56.25e-3,
      "idd2n1": 33.75e-3,
      "idd3n1": 35.0e-3,
      "idd4r1": 157.5e-3,
      "idd4w1": 135.0e-3,
      "idd51": 118.0e-3,
      "idd5pb1": 74.0e-3,
      "idd61": 20.25e-3,
      "idd6ds1": 13.25e-3,
      "idd2p1": 17.0e-3,
      "idd3p1": 22.5e-3,
      "vdd2h": 1.2,
      "idd02h": 0,
      "idd2n2h": 0,
      "idd3n2h": 0,
      "idd4r2h": 0,
      "idd4w2h": 0,
      "idd52h": 0,
      "idd5pb2h": 0,
      "idd62h": 0,
      "idd6ds2h": 0,
      "idd2p2h": 0,
      "idd3p2h": 0,
      "vdd2l": 1.2,
      "idd02l": 0,
      "idd2n2l": 0,
      "idd3n2l": 0,
      "idd4r2l": 0,
      "idd4w2l": 0,
      "idd52l": 0,
      "idd5pb2l": 0,
      "idd62l": 0,
      "idd6ds2l": 0,
      "idd2p2l": 0,
      "idd3p2l": 0,
      "vddq": 0.5,
      "iBeta_vdd1": 56.25e-3,
      "iBeta_vdd2h": 0,
      "iBeta_vdd2l": 0
    },
    "memtimingspec": {
      "tCK": 0.76923076923076923076923076923077e-9,
      "REFI": 20,
      "REFIpb": 0,
      "RFCab": 25,
      "RFCpb": 20,
      "RAS": 10,
      "RPab": 0,
      "RPpb": 10,
      "RCpb": 0,
      "RCab": 0,
      "PPD": 0,
      "RCD": 13,
      "RCD_L": 0,
      "RCD_S": 0,
      "FAW": 0,
      "RRD": 0,
      "RL": 0,
      "RBTP": 3,
      "WL": 5,
      "WR": 5,
      "RTRS": 0,
      "BL_n_min_16": 0,
      "BL_n_max_16": 0,
      "BL_n_L_16": 0,
      "BL_n_S_16": 0,
      "BL_n_min_32": 0,
      "BL_n_max_32": 0,
      "BL_n_L_32": 0,
      "BL_n_S_32": 0,
      "WTR_L": 0,
      "WTR_S": 0,
      "WCK2DQO": 2,
      "WCK2CK": 2,
      "pbR2act": 0,
      "pbR2pbR": 0
    },
    "bankwisespec":{
      "factRho":0.5
    },
    "memimpedancespec": {
      "ck_termination": true,
      "ck_R_eq": 1e6,
      "ck_dyn_E": 1e-12,

      "ca_termination": true,
      "ca_R_eq": 1e6,
      "ca_dyn_E": 1e-12,

      "rdq_termination": true,
      "rdq_R_eq": 1e6,
      "rdq_dyn_E": 1e-12,
      "wdq_termination": true,
      "wdq_R_eq": 1e6,
      "wdq_dyn_E": 1e-12,

      "wck_termination": true,
      "wck_R_eq": 1e6,
      "wck_dyn_E": 1e-12,
      "rdqs_termination": true,
      "rdqs_R_eq": 1e6,
      "rdqs_dyn_E": 1e-12
    }
  }
}
