# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd" \
"../../../../pb_logique_seq.srcs/sim_1/imports/new/module_commande_tb.vhd" \

# Do not sort compile order
nosort
