Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 15 01:19:35 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (50)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.237        0.000                      0                 5238        0.097        0.000                      0                 5238        4.020        0.000                       0                  2761  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.237        0.000                      0                 5238        0.097        0.000                      0                 5238        4.020        0.000                       0                  2761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 4.669ns (53.418%)  route 4.072ns (46.582%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.380    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.714 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.714    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 4.360ns (50.056%)  route 4.350ns (49.944%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.683 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.683    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[127]
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 4.574ns (52.906%)  route 4.072ns (47.094%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.380    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.619 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.619    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 4.558ns (52.819%)  route 4.072ns (47.181%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.380    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.602 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.602    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[8]
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y37         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y37         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 4.555ns (52.802%)  route 4.072ns (47.198%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.599 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.599    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[5]
    SLICE_X79Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y36         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 4.265ns (49.505%)  route 4.350ns (50.495%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.588 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.588    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[128]
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 4.534ns (52.687%)  route 4.072ns (47.313%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X77Y31         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           1.024     2.453    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X90Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.379     2.956    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X90Y31         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.517 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.541     4.059    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.359 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.405     7.763    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X69Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.887 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.722     8.610    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X79Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.734 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.734    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.266 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.578    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[7]
    SLICE_X79Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X79Y36         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X79Y36         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 4.249ns (49.411%)  route 4.350ns (50.589%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.572 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.572    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[126]
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 4.246ns (49.394%)  route 4.350ns (50.606%))
  Logic Levels:           18  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.569 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.569    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[123]
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 4.225ns (49.270%)  route 4.350ns (50.730%))
  Logic Levels:           18  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CLK_P[42])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4/P[42]
                         net (fo=2, routed)           1.599     3.006    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__4_n_63
    SLICE_X28Y41         LUT3 (Prop_lut3_I2_O)        0.153     3.159 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7/O
                         net (fo=2, routed)           0.690     3.849    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_7_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     4.176 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11/O
                         net (fo=1, routed)           0.000     4.176    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[61]_i_11_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.577 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.577    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[61]_i_6_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.691 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[65]_i_6_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.805 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.805    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[69]_i_7_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.919 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.919    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[73]_i_10_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.033 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.033    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[77]_i_10_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.147 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.147    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[81]_i_10_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.261 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.261    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[85]_i_10_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.375 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.375    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[89]_i_10_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.489 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.490    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_10_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.832 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.942     6.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y56         LUT6 (Prop_lut6_I5_O)        0.313     7.087 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.661     7.748    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.457     8.355    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.348     8.703 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.703    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.548 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.548    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[125]
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y58         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  1.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[15]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[15]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[15]__1/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[15]__1_n_0
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/aclk
    SLICE_X55Y52         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/first_q[6]
    SLICE_X54Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/z_det_up[1]_3[2]
    SLICE_X54Y52         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/aclk
    SLICE_X54Y52         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y52         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff1_reg[8]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff1_reg_n_0_[8]
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff2_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[14]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[14]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[14]__1/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[14]__1_n_0
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[12]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[12]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[12]__1/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[12]__1_n_0
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[13]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[13]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[13]__1/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff1_reg[13]__1_n_0
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X33Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln30_1_reg_832_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X31Y35         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff2_reg[26]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9_n_103
    SLICE_X30Y35         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln30_1_reg_832_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y35         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln30_1_reg_832_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/mul_ln30_1_reg_832_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X60Y57         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]_1
    SLICE_X61Y57         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X61Y57         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/aclk
    SLICE_X55Y53         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/first_q[8]
    SLICE_X54Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/z_det_up[1]_3[0]
    SLICE_X54Y53         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/aclk
    SLICE_X54Y53         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/ap_clk
    SLICE_X34Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff1_reg[14]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff1_reg_n_0_[14]
    SLICE_X34Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2763, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/ap_clk
    SLICE_X34Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff2_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.064     0.496    bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7    bd_0_i/hls_inst/inst/mul_64ns_66ns_100_5_1_U6/fn1_mul_64ns_66ns_100_5_1_Multiplier_0_U/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21   bd_0_i/hls_inst/inst/mul_64s_16ns_64_5_1_U8/fn1_mul_64s_16ns_64_5_1_Multiplier_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y14   bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y4    bd_0_i/hls_inst/inst/mul_64ns_66ns_100_5_1_U6/fn1_mul_64ns_66ns_100_5_1_Multiplier_0_U/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y25   bd_0_i/hls_inst/inst/mul_50s_8s_57_5_1_U10/fn1_mul_50s_8s_57_5_1_Multiplier_3_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y14   bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y11   bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U9/fn1_mul_64s_66ns_129_5_1_Multiplier_2_U/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11   bd_0_i/hls_inst/inst/mul_64ns_66ns_100_5_1_U6/fn1_mul_64ns_66ns_100_5_1_Multiplier_0_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y11   bd_0_i/hls_inst/inst/mul_64ns_66ns_100_5_1_U6/fn1_mul_64ns_66ns_100_5_1_Multiplier_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y8    bd_0_i/hls_inst/inst/mul_64ns_66ns_100_5_1_U6/fn1_mul_64ns_66ns_100_5_1_Multiplier_0_U/buff0_reg__0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U7/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_17ns_6_68_seq_1_U4_fn1_urem_64s_17ns_6_68_seq_1_div_U_fn1_urem_64s_17ns_6_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y41  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U7/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_17ns_6_68_seq_1_U4_fn1_urem_64s_17ns_6_68_seq_1_div_U_fn1_urem_64s_17ns_6_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/sdiv_17ns_17ns_17_21_seq_1_U7/fn1_sdiv_17ns_17ns_17_21_seq_1_div_U/fn1_sdiv_17ns_17ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_17ns_6_68_seq_1_U4_fn1_urem_64s_17ns_6_68_seq_1_div_U_fn1_urem_64s_17ns_6_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U3/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y41  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y41  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y40  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK



