// Seed: 1990356826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  supply1 id_9 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wor  id_6;
  wand id_7, id_8, id_9;
  assign id_9 = 1'b0;
  assign id_9 = 1 === id_9;
  assign id_6 = 1 + id_2;
  wire id_10;
  assign id_1 = 1;
  module_0(
      id_7, id_6, id_5, id_9, id_5, id_6
  );
endmodule
