Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
Finished loading tool scripts (6 seconds elapsed)

                                             Cadence Encounter(R) RTL Compiler
                                Version RC14.28 - v14.20-s067_1 (64-bit), built Jun 22 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 623 days old.
         Visit downloads.cadence.com for the latest release of RC.


============================================================================================================================
                                        Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
============================================================================================================================

rc:/> source rc.dcl   tcl
Sourcing './rc.tcl' (Wed Mar 07 15:02:34 -0600 2018)...
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./

  Message Summary for Library gscl45nm.lib:
  *****************************************
  Could not find an attribute in the library. [LBR-436]: 96
  Missing library level attribute. [LBR-516]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 27.000000) in library 'gscl45nm.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = gscl45nm.lib
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALU' from file './ALU.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALU'.
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'ALU'

No empty modules in design 'ALU'

  Done Checking the design.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 07 2018  03:02:35 pm
  Module:                 ALU
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/ALU/instances_seq/COUT_reg/pins_in/clk
/designs/ALU/instances_seq/OUT_reg[0]/pins_in/clk
/designs/ALU/instances_seq/OUT_reg[10]/pins_in/clk
  ... 31 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/ALU/ports_in/A[0]
/designs/ALU/ports_in/A[10]
/designs/ALU/ports_in/A[11]
  ... 69 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/ALU/ports_out/COUT
/designs/ALU/ports_out/OUT[0]
/designs/ALU/ports_out/OUT[10]
  ... 31 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/ALU/ports_in/A[0]
/designs/ALU/ports_in/A[10]
/designs/ALU/ports_in/A[11]
  ... 69 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/ALU/ports_out/COUT
/designs/ALU/ports_out/OUT[0]
/designs/ALU/ports_out/OUT[10]
  ... 31 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    34
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          72
 Outputs without clocked external delays                         34
 Inputs without external driver/transition                       72
 Outputs without external load                                   34
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        246

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ALU' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'ALU' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'ALU' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'ALU'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'ALU'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'ALU'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ALU' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'ALU' using 'medium' effort.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 24 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 8263        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          unconst. unconst.     N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                9876        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          unconst. unconst.     N.A. 

Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'ALU' in file 'fv/ALU/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ALU'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ALU' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
-------------------------------------------------------------------------------
 init_iopt                  9876        0         0      1065
 const_prop                 9876        0         0      1065
 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                 9876        0         0      1065

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   9876        0         0      1065

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       710  (        0 /        0 )  0.00
        plc_star       710  (        0 /        0 )  0.00
      drc_buf_sp      1420  (        0 /      710 )  0.11
        drc_bufs      1420  (        0 /      710 )  0.35
        drc_fopt       710  (        0 /        0 )  0.10
        drc_bufb       710  (        0 /        0 )  0.00
      simple_buf       710  (        0 /        0 )  0.81
             dup       710  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.01
       crit_upsz       710  (        0 /        0 )  0.56


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9876        0         0      1065

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  9876        0         0      1065
 merge_bi                   9865        0         0      1065
 gate_comp                  9892        0         0      1056
 glob_area                  9877        0         0      1056
 rem_buf                    9863        0         0      1056

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       710  (        0 /        0 )  0.76
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         8  (        8 /        8 )  0.05
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        18  (        0 /        0 )  0.02
       gate_comp        37  (        7 /        7 )  0.26
       gcomp_mog         0  (        0 /        0 )  0.14
       glob_area        51  (        1 /       51 )  0.02
       area_down         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf       710  (        6 /        6 )  0.80
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                 9863        0         0      1056

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   9863        0         0      1056

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       704  (        0 /        0 )  0.00
        plc_star       704  (        0 /        0 )  0.00
        drc_bufs      1408  (        0 /      704 )  0.31
        drc_fopt       704  (        0 /        0 )  0.11
        drc_bufb       704  (        0 /        0 )  0.00
      simple_buf       704  (        0 /        0 )  0.82
             dup       704  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.01
       crit_upsz       704  (        0 /        0 )  0.59


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  9863        0         0      1056

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       704  (        0 /        0 )  0.80
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        18  (        0 /        0 )  0.02
       gate_comp        30  (        0 /        0 )  0.22
       gcomp_mog         0  (        0 /        0 )  0.14
       glob_area        50  (        0 /       50 )  0.01
       area_down         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ALU'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALU'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 07 2018  03:03:07 pm
  Module:                 ALU
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin           Type     Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
A[0]               in port       23 79.8    0    +0       0 R 
lt_69_18/A[0] 
  g981/B                                         +0       0   
  g981/Y           OR2X1          2  4.4   33   +56      56 R 
  g977/B                                         +0      56   
  g977/Y           NOR2X1         1  1.5    1   +17      72 F 
  drc_bufs1009/A                                 +0      72   
  drc_bufs1009/Y   BUFX2          1  2.6    0   +31     104 F 
  g975/B                                         +0     104   
  g975/Y           OAI21X1        2  4.4   54   +44     148 R 
  g974/B                                         +0     148   
  g974/Y           NOR2X1         1  1.5    1   +22     170 F 
  drc_bufs1008/A                                 +0     170   
  drc_bufs1008/Y   BUFX2          1  2.6    0   +31     202 F 
  g972/B                                         +0     202   
  g972/Y           OAI21X1        2  4.4   54   +44     246 R 
  g970/B                                         +0     246   
  g970/Y           NOR2X1         1  1.5    1   +22     269 F 
  drc_bufs1007/A                                 +0     269   
  drc_bufs1007/Y   BUFX2          1  2.6    0   +31     300 F 
  g969/B                                         +0     300   
  g969/Y           OAI21X1        1  2.0   42   +37     337 R 
  g968/C                                         +0     337   
  g968/Y           OAI21X1        1  1.9    4   +22     359 F 
  g967/A                                         +0     359   
  g967/Y           AND2X1         2  4.2   23   +35     394 F 
  g965/B                                         +0     394   
  g965/Y           AOI21X1        1  1.5   23   +31     425 R 
  drc_bufs1013/A                                 +0     425   
  drc_bufs1013/Y   BUFX2          1  2.4    8   +34     459 R 
  g964/C                                         +0     459   
  g964/Y           AOI21X1        1  1.5   16    +9     469 F 
  drc_bufs1014/A                                 +0     469   
  drc_bufs1014/Y   BUFX2          1  2.3    3   +34     503 F 
  g963/C                                         +0     503   
  g963/Y           AOI21X1        1  1.5   23   +14     517 R 
  drc_bufs1039/A                                 +0     517   
  drc_bufs1039/Y   BUFX2          1  1.6    6   +33     550 R 
  g962/A                                         +0     550   
  g962/Y           INVX1          1  1.9   11   +14     564 F 
  g961/C                                         +0     564   
  g961/Y           OAI21X1        2  4.8   56   +27     591 R 
  g960/B                                         +0     591   
  g960/Y           NAND2X1        1  1.5   16   +24     615 F 
  drc_bufs1020/A                                 +0     615   
  drc_bufs1020/Y   BUFX2          1  1.8    2   +34     648 F 
  g958/B                                         +0     648   
  g958/Y           AND2X1         2  4.2   23   +47     695 F 
  g956/A                                         +0     695   
  g956/Y           AND2X1         1  2.6   18   +35     730 F 
  g955/B                                         +0     730   
  g955/Y           OAI21X1        2  4.8   56   +50     780 R 
  g954/B                                         +0     780   
  g954/Y           NAND2X1        1  1.5   16   +24     804 F 
  drc_bufs1019/A                                 +0     804   
  drc_bufs1019/Y   BUFX2          1  1.8    2   +34     837 F 
  g952/B                                         +0     837   
  g952/Y           AND2X1         2  4.5   24   +47     884 F 
  g951/B                                         +0     884   
  g951/Y           NAND2X1        1  1.5   31   +15     899 R 
  drc_bufs1022/A                                 +0     899   
  drc_bufs1022/Y   BUFX2          1  2.0    8   +34     933 R 
  g950/B                                         +0     933   
  g950/Y           NAND2X1        1  1.5   21   +14     947 F 
  drc_bufs1037/A                                 +0     947   
  drc_bufs1037/Y   BUFX2          1  1.9    4   +35     982 F 
  g949/C                                         +0     982   
  g949/Y           OAI21X1        2  4.8   56   +24    1006 R 
  g948/B                                         +0    1006   
  g948/Y           NAND2X1        1  1.5   16   +24    1030 F 
  drc_bufs1012/A                                 +0    1030   
  drc_bufs1012/Y   BUFX2          1  2.7    4   +35    1064 F 
  g946/B                                         +0    1064   
  g946/Y           AOI22X1        1  1.5   44   +35    1100 R 
  drc_bufs1042/A                                 +0    1100   
  drc_bufs1042/Y   BUFX2          1  1.6    9   +35    1134 R 
  g945/A                                         +0    1134   
  g945/Y           INVX1          1  1.9   11   +15    1149 F 
  g944/C                                         +0    1149   
  g944/Y           OAI21X1        2  4.8   56   +27    1176 R 
  g943/B                                         +0    1176   
  g943/Y           NAND2X1        1  1.5   16   +24    1200 F 
  drc_bufs1017/A                                 +0    1200   
  drc_bufs1017/Y   BUFX2          1  1.8    2   +34    1234 F 
  g941/B                                         +0    1234   
  g941/Y           AND2X1         2  4.5   24   +47    1281 F 
  g940/B                                         +0    1281   
  g940/Y           NAND2X1        1  1.5   31   +15    1296 R 
  drc_bufs1034/A                                 +0    1296   
  drc_bufs1034/Y   BUFX2          1  2.0    8   +34    1330 R 
  g939/B                                         +0    1330   
  g939/Y           NAND2X1        1  1.5   21   +14    1343 F 
  drc_bufs1023/A                                 +0    1343   
  drc_bufs1023/Y   BUFX2          1  1.9    4   +35    1378 F 
  g938/C                                         +0    1378   
  g938/Y           OAI21X1        2  4.4   54   +23    1401 R 
  g937/B                                         +0    1401   
  g937/Y           NOR2X1         1  1.5    1   +22    1424 F 
  drc_bufs1011/A                                 +0    1424   
  drc_bufs1011/Y   BUFX2          1  2.6    0   +31    1455 F 
  g935/B                                         +0    1455   
  g935/Y           OAI21X1        2  4.4   54   +44    1499 R 
  g933/B                                         +0    1499   
  g933/Y           NOR2X1         1  1.5    1   +22    1522 F 
  drc_bufs1006/A                                 +0    1522   
  drc_bufs1006/Y   BUFX2          1  2.6    0   +31    1553 F 
  g932/B                                         +0    1553   
  g932/Y           OAI21X1        2  4.8   56   +46    1599 R 
  g931/B                                         +0    1599   
  g931/Y           NAND2X1        1  1.5   16   +24    1623 F 
  drc_bufs1004/A                                 +0    1623   
  drc_bufs1004/Y   BUFX2          1  2.7    4   +35    1658 F 
  g929/B                                         +0    1658   
  g929/Y           AOI22X1        1  1.5   44   +35    1693 R 
  drc_bufs1038/A                                 +0    1693   
  drc_bufs1038/Y   BUFX2          1  1.6    9   +35    1727 R 
  g928/A                                         +0    1727   
  g928/Y           INVX1          1  1.9   11   +15    1742 F 
  g927/C                                         +0    1742   
  g927/Y           OAI21X1        2  4.8   56   +27    1769 R 
  g926/B                                         +0    1769   
  g926/Y           NAND2X1        1  1.5   16   +24    1793 F 
  drc_bufs1021/A                                 +0    1793   
  drc_bufs1021/Y   BUFX2          1  1.8    2   +34    1827 F 
  g924/B                                         +0    1827   
  g924/Y           AND2X1         2  4.5   24   +47    1874 F 
  g923/B                                         +0    1874   
  g923/Y           NAND2X1        1  1.5   31   +15    1889 R 
  drc_bufs1031/A                                 +0    1889   
  drc_bufs1031/Y   BUFX2          1  2.0    8   +34    1923 R 
  g922/B                                         +0    1923   
  g922/Y           NAND2X1        1  1.5   21   +14    1936 F 
  drc_bufs1036/A                                 +0    1936   
  drc_bufs1036/Y   BUFX2          1  1.9    4   +35    1971 F 
  g921/C                                         +0    1971   
  g921/Y           OAI21X1        2  4.4   54   +23    1994 R 
  g919/B                                         +0    1994   
  g919/Y           NOR2X1         1  1.5    1   +22    2017 F 
  drc_bufs1010/A                                 +0    2017   
  drc_bufs1010/Y   BUFX2          1  2.6    0   +31    2048 F 
  g918/B                                         +0    2048   
  g918/Y           OAI21X1        2  4.4   54   +44    2092 R 
  g917/B                                         +0    2092   
  g917/Y           NOR2X1         1  1.5    1   +22    2115 F 
  drc_bufs1003/A                                 +0    2115   
  drc_bufs1003/Y   BUFX2          1  2.6    0   +31    2146 F 
  g915/B                                         +0    2146   
  g915/Y           OAI21X1        2  4.8   56   +46    2192 R 
  g914/B                                         +0    2192   
  g914/Y           NAND2X1        1  1.5   16   +24    2216 F 
  drc_bufs/A                                     +0    2216   
  drc_bufs/Y       BUFX2          1  2.7    4   +35    2251 F 
  g912/B                                         +0    2251   
  g912/Y           AOI22X1        1  1.5   44   +35    2286 R 
  drc_bufs1040/A                                 +0    2286   
  drc_bufs1040/Y   BUFX2          1  1.6    9   +35    2320 R 
  g911/A                                         +0    2320   
  g911/Y           INVX1          1  1.9   11   +15    2335 F 
  g910/C                                         +0    2335   
  g910/Y           OAI21X1        1  2.0   42   +18    2353 R 
  g909/C                                         +0    2353   
  g909/Y           OAI21X1        1  1.9    4   +22    2375 F 
  g908/A                                         +0    2375   
  g908/Y           AND2X1         2  4.2   23   +35    2410 F 
  g906/A                                         +0    2410   
  g906/Y           AND2X1         1  2.6   18   +35    2445 F 
  g905/B                                         +0    2445   
  g905/Y           OAI21X1        2  4.8   56   +50    2495 R 
  g904/B                                         +0    2495   
  g904/Y           NAND2X1        1  1.5   16   +24    2519 F 
  drc_bufs1018/A                                 +0    2519   
  drc_bufs1018/Y   BUFX2          1  1.8    2   +34    2552 F 
  g902/B                                         +0    2552   
  g902/Y           AND2X1         2  4.5   24   +47    2600 F 
  g901/B                                         +0    2600   
  g901/Y           NAND2X1        1  1.5   31   +15    2614 R 
  drc_bufs1027/A                                 +0    2614   
  drc_bufs1027/Y   BUFX2          1  2.0    8   +34    2648 R 
  g900/B                                         +0    2648   
  g900/Y           NAND2X1        1  1.5   21   +14    2662 F 
  drc_bufs1032/A                                 +0    2662   
  drc_bufs1032/Y   BUFX2          1  1.9    4   +35    2697 F 
  g899/C                                         +0    2697   
  g899/Y           OAI21X1        1 12.7   92   +49    2746 R 
  g2/A                                           +0    2746   
  g2/YC            FAX1           1  1.6   16   +59    2805 R 
  g3/A                                           +0    2805   
  g3/Y             INVX1          1  1.9   10   +17    2822 F 
  g896/C                                         +0    2822   
  g896/Y           OAI21X1        1  2.8   46   +20    2842 R 
  g895/A                                         +0    2842   
  g895/Y           AOI22X1        1  1.5   34   +39    2881 F 
  drc_bufs1041/A                                 +0    2881   
  drc_bufs1041/Y   BUFX2          1  1.5    6   +37    2918 F 
  g894/A                                         +0    2918   
  g894/Y           INVX1          1  2.0    0    -1    2916 R 
  g893/C                                         +0    2916   
  g893/Y           OAI21X1        1  2.7    5   +12    2928 F 
lt_69_18/Z 
g28190/A                                         +0    2928   
g28190/Y           AOI22X1        1  1.5   44   +43    2971 R 
drc_bufs28455/A                                  +0    2971   
drc_bufs28455/Y    BUFX2          1  2.8   12   +36    3008 R 
g27462/B                                         +0    3008   
g27462/Y           OAI21X1        1  2.7    9   +17    3024 F 
g27458/A                                         +0    3024   
g27458/Y           AOI22X1        1  1.5   44   +44    3069 R 
drc_bufs28695/A                                  +0    3069   
drc_bufs28695/Y    BUFX2          1  2.0   10   +35    3104 R 
g27452/C                                         +0    3104   
g27452/Y           OAI21X1        1  3.2    8   +15    3119 F 
g27448/C                                         +0    3119   
g27448/Y           NOR3X1         1  3.0   55   +26    3145 R 
g27446/C                                         +0    3145   
g27446/Y           NAND3X1        1  1.5   16   +20    3165 F 
drc_bufs/A                                       +0    3165   
drc_bufs/Y         BUFX2          1  3.2    4   +35    3200 F 
g27442/C                                         +0    3200   
g27442/Y           NOR3X1         1  3.0   55   +25    3225 R 
g27440/C                                         +0    3225   
g27440/Y           NAND3X1        1  1.5   15   +19    3244 F 
drc_bufs28707/A                                  +0    3244   
drc_bufs28707/Y    BUFX2          1  1.3    1   +33    3277 F 
OUT_reg[0]/D       DFFPOSX1                      +0    3277   
OUT_reg[0]/CLK     setup                    0   +55    3332 R 
--------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : A[0]
End-point    : OUT_reg[0]/D

============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 07 2018  03:03:07 pm
  Module:                 ALU
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                Leakage    Dynamic     Total   
        Instance         Cells Power(nW)  Power(nW)  Power(nW) 
---------------------------------------------------------------
ALU                       3513 47473.255 771708.759 819182.014 
  sll_145_16               235  3103.898  54371.642  57475.540 
  srl_173_37               248  3076.980  67159.891  70236.871 
  srl_180_47               234  3056.798  53881.907  56938.705 
  sll_169_37               248  2999.875  66282.794  69282.669 
  srl_166_32               240  2920.388  61398.360  64318.747 
  srl_152_16               176  2442.566  46855.131  49297.697 
  add_138_38                96  1575.688   8243.058   9818.747 
  inc_add_133_38_1          32  1476.253   5046.497   6522.751 
  lte_76_18                149  1373.790  21535.082  22908.872 
  gt_90_18                 147  1371.290  22342.397  23713.687 
  gte_83_18                153  1365.319  22112.864  23478.184 
  lt_69_18                 150  1357.704  22646.174  24003.877 
  addinc_add_123_51_2       33  1299.882  40249.409  41549.291 
  final_adder_add_113_38    32  1263.087  33607.913  34871.000 
  addinc_add_113_49_3       32  1254.733  35303.257  36557.990 

rc:/> cd  exit
Normal exit.