#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2168170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2137320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x213e6b0 .functor NOT 1, L_0x2194340, C4<0>, C4<0>, C4<0>;
L_0x2194120 .functor XOR 2, L_0x2193fe0, L_0x2194080, C4<00>, C4<00>;
L_0x2194230 .functor XOR 2, L_0x2194120, L_0x2194190, C4<00>, C4<00>;
v0x2190a30_0 .net *"_ivl_10", 1 0, L_0x2194190;  1 drivers
v0x2190b30_0 .net *"_ivl_12", 1 0, L_0x2194230;  1 drivers
v0x2190c10_0 .net *"_ivl_2", 1 0, L_0x2193f40;  1 drivers
v0x2190cd0_0 .net *"_ivl_4", 1 0, L_0x2193fe0;  1 drivers
v0x2190db0_0 .net *"_ivl_6", 1 0, L_0x2194080;  1 drivers
v0x2190ee0_0 .net *"_ivl_8", 1 0, L_0x2194120;  1 drivers
v0x2190fc0_0 .net "a", 0 0, v0x218e9d0_0;  1 drivers
v0x2191060_0 .net "b", 0 0, v0x218ea70_0;  1 drivers
v0x2191100_0 .net "c", 0 0, v0x218eb10_0;  1 drivers
v0x21911a0_0 .var "clk", 0 0;
v0x2191240_0 .net "d", 0 0, v0x218ec50_0;  1 drivers
v0x21912e0_0 .net "out_pos_dut", 0 0, L_0x2193db0;  1 drivers
v0x2191380_0 .net "out_pos_ref", 0 0, L_0x21929c0;  1 drivers
v0x2191420_0 .net "out_sop_dut", 0 0, L_0x2193240;  1 drivers
v0x21914c0_0 .net "out_sop_ref", 0 0, L_0x2169680;  1 drivers
v0x2191560_0 .var/2u "stats1", 223 0;
v0x2191600_0 .var/2u "strobe", 0 0;
v0x21917b0_0 .net "tb_match", 0 0, L_0x2194340;  1 drivers
v0x2191880_0 .net "tb_mismatch", 0 0, L_0x213e6b0;  1 drivers
v0x2191920_0 .net "wavedrom_enable", 0 0, v0x218ef20_0;  1 drivers
v0x21919f0_0 .net "wavedrom_title", 511 0, v0x218efc0_0;  1 drivers
L_0x2193f40 .concat [ 1 1 0 0], L_0x21929c0, L_0x2169680;
L_0x2193fe0 .concat [ 1 1 0 0], L_0x21929c0, L_0x2169680;
L_0x2194080 .concat [ 1 1 0 0], L_0x2193db0, L_0x2193240;
L_0x2194190 .concat [ 1 1 0 0], L_0x21929c0, L_0x2169680;
L_0x2194340 .cmp/eeq 2, L_0x2193f40, L_0x2194230;
S_0x213b3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2137320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x213ea90 .functor AND 1, v0x218eb10_0, v0x218ec50_0, C4<1>, C4<1>;
L_0x213ee70 .functor NOT 1, v0x218e9d0_0, C4<0>, C4<0>, C4<0>;
L_0x213f250 .functor NOT 1, v0x218ea70_0, C4<0>, C4<0>, C4<0>;
L_0x213f4d0 .functor AND 1, L_0x213ee70, L_0x213f250, C4<1>, C4<1>;
L_0x2156250 .functor AND 1, L_0x213f4d0, v0x218eb10_0, C4<1>, C4<1>;
L_0x2169680 .functor OR 1, L_0x213ea90, L_0x2156250, C4<0>, C4<0>;
L_0x2191e40 .functor NOT 1, v0x218ea70_0, C4<0>, C4<0>, C4<0>;
L_0x2191eb0 .functor OR 1, L_0x2191e40, v0x218ec50_0, C4<0>, C4<0>;
L_0x2191fc0 .functor AND 1, v0x218eb10_0, L_0x2191eb0, C4<1>, C4<1>;
L_0x2192080 .functor NOT 1, v0x218e9d0_0, C4<0>, C4<0>, C4<0>;
L_0x2192150 .functor OR 1, L_0x2192080, v0x218ea70_0, C4<0>, C4<0>;
L_0x21921c0 .functor AND 1, L_0x2191fc0, L_0x2192150, C4<1>, C4<1>;
L_0x2192340 .functor NOT 1, v0x218ea70_0, C4<0>, C4<0>, C4<0>;
L_0x21923b0 .functor OR 1, L_0x2192340, v0x218ec50_0, C4<0>, C4<0>;
L_0x21922d0 .functor AND 1, v0x218eb10_0, L_0x21923b0, C4<1>, C4<1>;
L_0x2192540 .functor NOT 1, v0x218e9d0_0, C4<0>, C4<0>, C4<0>;
L_0x2192640 .functor OR 1, L_0x2192540, v0x218ec50_0, C4<0>, C4<0>;
L_0x2192700 .functor AND 1, L_0x21922d0, L_0x2192640, C4<1>, C4<1>;
L_0x21928b0 .functor XNOR 1, L_0x21921c0, L_0x2192700, C4<0>, C4<0>;
v0x213dfe0_0 .net *"_ivl_0", 0 0, L_0x213ea90;  1 drivers
v0x213e3e0_0 .net *"_ivl_12", 0 0, L_0x2191e40;  1 drivers
v0x213e7c0_0 .net *"_ivl_14", 0 0, L_0x2191eb0;  1 drivers
v0x213eba0_0 .net *"_ivl_16", 0 0, L_0x2191fc0;  1 drivers
v0x213ef80_0 .net *"_ivl_18", 0 0, L_0x2192080;  1 drivers
v0x213f360_0 .net *"_ivl_2", 0 0, L_0x213ee70;  1 drivers
v0x213f5e0_0 .net *"_ivl_20", 0 0, L_0x2192150;  1 drivers
v0x218cf40_0 .net *"_ivl_24", 0 0, L_0x2192340;  1 drivers
v0x218d020_0 .net *"_ivl_26", 0 0, L_0x21923b0;  1 drivers
v0x218d100_0 .net *"_ivl_28", 0 0, L_0x21922d0;  1 drivers
v0x218d1e0_0 .net *"_ivl_30", 0 0, L_0x2192540;  1 drivers
v0x218d2c0_0 .net *"_ivl_32", 0 0, L_0x2192640;  1 drivers
v0x218d3a0_0 .net *"_ivl_36", 0 0, L_0x21928b0;  1 drivers
L_0x7f2a7ca35018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x218d460_0 .net *"_ivl_38", 0 0, L_0x7f2a7ca35018;  1 drivers
v0x218d540_0 .net *"_ivl_4", 0 0, L_0x213f250;  1 drivers
v0x218d620_0 .net *"_ivl_6", 0 0, L_0x213f4d0;  1 drivers
v0x218d700_0 .net *"_ivl_8", 0 0, L_0x2156250;  1 drivers
v0x218d7e0_0 .net "a", 0 0, v0x218e9d0_0;  alias, 1 drivers
v0x218d8a0_0 .net "b", 0 0, v0x218ea70_0;  alias, 1 drivers
v0x218d960_0 .net "c", 0 0, v0x218eb10_0;  alias, 1 drivers
v0x218da20_0 .net "d", 0 0, v0x218ec50_0;  alias, 1 drivers
v0x218dae0_0 .net "out_pos", 0 0, L_0x21929c0;  alias, 1 drivers
v0x218dba0_0 .net "out_sop", 0 0, L_0x2169680;  alias, 1 drivers
v0x218dc60_0 .net "pos0", 0 0, L_0x21921c0;  1 drivers
v0x218dd20_0 .net "pos1", 0 0, L_0x2192700;  1 drivers
L_0x21929c0 .functor MUXZ 1, L_0x7f2a7ca35018, L_0x21921c0, L_0x21928b0, C4<>;
S_0x218dea0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2137320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x218e9d0_0 .var "a", 0 0;
v0x218ea70_0 .var "b", 0 0;
v0x218eb10_0 .var "c", 0 0;
v0x218ebb0_0 .net "clk", 0 0, v0x21911a0_0;  1 drivers
v0x218ec50_0 .var "d", 0 0;
v0x218ed40_0 .var/2u "fail", 0 0;
v0x218ede0_0 .var/2u "fail1", 0 0;
v0x218ee80_0 .net "tb_match", 0 0, L_0x2194340;  alias, 1 drivers
v0x218ef20_0 .var "wavedrom_enable", 0 0;
v0x218efc0_0 .var "wavedrom_title", 511 0;
E_0x2149d50/0 .event negedge, v0x218ebb0_0;
E_0x2149d50/1 .event posedge, v0x218ebb0_0;
E_0x2149d50 .event/or E_0x2149d50/0, E_0x2149d50/1;
S_0x218e1d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x218dea0;
 .timescale -12 -12;
v0x218e410_0 .var/2s "i", 31 0;
E_0x2149bf0 .event posedge, v0x218ebb0_0;
S_0x218e510 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x218dea0;
 .timescale -12 -12;
v0x218e710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x218e7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x218dea0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x218f1a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2137320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2192b70 .functor AND 1, v0x218eb10_0, v0x218ec50_0, C4<1>, C4<1>;
L_0x2193070 .functor AND 1, L_0x2192e20, L_0x2192ec0, C4<1>, C4<1>;
L_0x2193180 .functor AND 1, L_0x2193070, v0x218eb10_0, C4<1>, C4<1>;
L_0x2193240 .functor OR 1, L_0x2192b70, L_0x2193180, C4<0>, C4<0>;
L_0x2193440 .functor OR 1, L_0x21933a0, v0x218ec50_0, C4<0>, C4<0>;
L_0x2193500 .functor AND 1, v0x218eb10_0, L_0x2193440, C4<1>, C4<1>;
L_0x21937e0 .functor AND 1, L_0x2193600, v0x218ea70_0, C4<1>, C4<1>;
L_0x21938a0 .functor OR 1, L_0x2193500, L_0x21937e0, C4<0>, C4<0>;
L_0x2193aa0 .functor OR 1, L_0x2193a00, v0x218ec50_0, C4<0>, C4<0>;
L_0x2193b60 .functor AND 1, v0x218eb10_0, L_0x2193aa0, C4<1>, C4<1>;
v0x218f360_0 .net *"_ivl_0", 0 0, L_0x2192b70;  1 drivers
v0x218f440_0 .net *"_ivl_13", 0 0, L_0x21933a0;  1 drivers
v0x218f500_0 .net *"_ivl_14", 0 0, L_0x2193440;  1 drivers
v0x218f5f0_0 .net *"_ivl_16", 0 0, L_0x2193500;  1 drivers
v0x218f6d0_0 .net *"_ivl_19", 0 0, L_0x2193600;  1 drivers
v0x218f7e0_0 .net *"_ivl_20", 0 0, L_0x21937e0;  1 drivers
v0x218f8c0_0 .net *"_ivl_25", 0 0, L_0x2193a00;  1 drivers
v0x218f980_0 .net *"_ivl_26", 0 0, L_0x2193aa0;  1 drivers
v0x218fa60_0 .net *"_ivl_3", 0 0, L_0x2192e20;  1 drivers
v0x218fbb0_0 .net *"_ivl_30", 0 0, L_0x2193c80;  1 drivers
L_0x7f2a7ca35060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x218fc70_0 .net *"_ivl_32", 0 0, L_0x7f2a7ca35060;  1 drivers
v0x218fd50_0 .net *"_ivl_5", 0 0, L_0x2192ec0;  1 drivers
v0x218fe10_0 .net *"_ivl_6", 0 0, L_0x2193070;  1 drivers
v0x218fef0_0 .net *"_ivl_8", 0 0, L_0x2193180;  1 drivers
v0x218ffd0_0 .net "a", 0 0, v0x218e9d0_0;  alias, 1 drivers
v0x2190070_0 .net "b", 0 0, v0x218ea70_0;  alias, 1 drivers
v0x2190160_0 .net "c", 0 0, v0x218eb10_0;  alias, 1 drivers
v0x2190360_0 .net "d", 0 0, v0x218ec50_0;  alias, 1 drivers
v0x2190450_0 .net "out_pos", 0 0, L_0x2193db0;  alias, 1 drivers
v0x2190510_0 .net "out_sop", 0 0, L_0x2193240;  alias, 1 drivers
v0x21905d0_0 .net "pos0", 0 0, L_0x21938a0;  1 drivers
v0x2190690_0 .net "pos1", 0 0, L_0x2193b60;  1 drivers
L_0x2192e20 .reduce/nor v0x218e9d0_0;
L_0x2192ec0 .reduce/nor v0x218ea70_0;
L_0x21933a0 .reduce/nor v0x218ea70_0;
L_0x2193600 .reduce/nor v0x218e9d0_0;
L_0x2193a00 .reduce/nor v0x218e9d0_0;
L_0x2193c80 .cmp/eeq 1, L_0x21938a0, L_0x2193b60;
L_0x2193db0 .functor MUXZ 1, L_0x7f2a7ca35060, L_0x21938a0, L_0x2193c80, C4<>;
S_0x2190810 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2137320;
 .timescale -12 -12;
E_0x21339f0 .event anyedge, v0x2191600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2191600_0;
    %nor/r;
    %assign/vec4 v0x2191600_0, 0;
    %wait E_0x21339f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x218dea0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x218ede0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x218dea0;
T_4 ;
    %wait E_0x2149d50;
    %load/vec4 v0x218ee80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x218ed40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x218dea0;
T_5 ;
    %wait E_0x2149bf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %wait E_0x2149bf0;
    %load/vec4 v0x218ed40_0;
    %store/vec4 v0x218ede0_0, 0, 1;
    %fork t_1, S_0x218e1d0;
    %jmp t_0;
    .scope S_0x218e1d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x218e410_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x218e410_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2149bf0;
    %load/vec4 v0x218e410_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x218e410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x218e410_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x218dea0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2149d50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x218ec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218eb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x218ea70_0, 0;
    %assign/vec4 v0x218e9d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x218ed40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x218ede0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2137320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21911a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2191600_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2137320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21911a0_0;
    %inv;
    %store/vec4 v0x21911a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2137320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x218ebb0_0, v0x2191880_0, v0x2190fc0_0, v0x2191060_0, v0x2191100_0, v0x2191240_0, v0x21914c0_0, v0x2191420_0, v0x2191380_0, v0x21912e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2137320;
T_9 ;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2191560_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2137320;
T_10 ;
    %wait E_0x2149d50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2191560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2191560_0, 4, 32;
    %load/vec4 v0x21917b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2191560_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2191560_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2191560_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21914c0_0;
    %load/vec4 v0x21914c0_0;
    %load/vec4 v0x2191420_0;
    %xor;
    %load/vec4 v0x21914c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2191560_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2191560_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2191380_0;
    %load/vec4 v0x2191380_0;
    %load/vec4 v0x21912e0_0;
    %xor;
    %load/vec4 v0x2191380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2191560_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2191560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2191560_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response15/top_module.sv";
