--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Notes: 
  Total_num: the numbers of add/sub in rtl
  Module Name: the module name of the instantiated module calling directly the add/sub sub module
  Location/Inst Name: if linefile info exists(no optimization), print the codes location of add/sub in rtl, else print the inst name
  Count: the amount of lutcarry for add/sub
  Number: the numbers of add/sub with the same lutcarry counts and linefile

Detailed RTL Component Info :
-----Add :
               Total_Num :64
-----Sub :
               Total_Num :20
-----AddSub :
               Total_Num :0

Add_Sub_AddSub: Initial Mapping Report :
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|Module Name                                   |Type     |Count    |Number   |Location/Inst Name                                                                                                                                |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipm2l_fifo_ctrl                             |Add      |12       |2        |../ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v:147                                                                                      |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipm2l_fifo_ctrl                             |Add      |12       |2        |../ipcore/SXT1_FIFO/rtl/ipm2l_fifo_ctrl_v1_1_SXT1_FIFO.v:95                                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipm2l_fifo_ctrl                             |Sub      |12       |1        |u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5                                                                                |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipm2l_fifo_ctrl                             |Sub      |12       |1        |u_SXT1_FIFO_to_DDR/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5                                                                                |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipm2l_fifo_ctrl                             |Sub      |12       |1        |u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N286_5                                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipm2l_fifo_ctrl                             |Sub      |12       |1        |u_SXT1_FIFO_to_PCIe/U_ipm2l_fifo_SXT1_FIFO/U_ipm2l_fifo_ctrl/N322_5                                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|coms1_reg_config                              |Add      |12       |1        |../my_code_file/OV5640/reg_config.v:58                                                                                                            |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_cpd_ctrl                               |Add      |10       |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp:407                                                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_data_slice_wrcal                       |Add      |10       |2        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp:598                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_data_slice_wrcal                       |Add      |10       |2        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp:676                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dll_update_ctrl                        |Add      |19       |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp:263                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |10       |2        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp:722                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |10       |2        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp:818                                                               |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |9        |1        |u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |9        |1        |u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |9        |1        |u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_dqsi_rdel_cal                          |Add      |9        |1        |u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_gatecal                                |Add      |8        |1        |u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_gatecal                                |Add      |8        |1        |u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                   |Add      |20       |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp:670                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                   |Add      |20       |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp:693                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                   |Add      |10       |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp:824                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_pll_lock_debounce                      |Add      |19       |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp:125                                                                |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_wrcal                                  |Add      |18       |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp:618                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ext_rstn_debounce                             |Add      |16       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v:81                                                                                   |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ips2l_pcie_dma_cpld_wr_ctrl                   |Add      |12       |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v:263                                                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ips2l_pcie_dma_cpld_wr_ctrl                   |Add      |10       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_cpld_wr_ctrl/ips2l_pcie_dma_cpld_wr_ctrl/N206_3                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|ips2l_pcie_dma_mwr_wr_ctrl                    |Add      |10       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_mwr_wr_ctrl/ips2l_pcie_dma_mwr_wr_ctrl/N206_3                                                          |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_bm                                   |Add      |13       |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp:327                                                                     |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_sm                                   |Add      |8        |1        |u_ddr3/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_6                                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcp_buf                                  |Add      |7        |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp:388                                                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                   |Add      |26       |1        |u_ddr3/u_ips_ddrc_top/mcdq_ui_axi/N69_2                                                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pll_lock_multi_sw_deb                         |Add      |12       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v:47                                                                                     |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pll_lock_multi_sw_wtchdg                      |Add      |10       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v:37                                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pll_lock_multi_sw_wtchdg                      |Add      |10       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v:53                                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                           |Add      |19       |1        |../my_code_file/OV5640/power_on_delay.v:48                                                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                           |Add      |16       |1        |../my_code_file/OV5640/power_on_delay.v:62                                                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|rx_rst_fsm_multi_sw_lane                      |Add      |16       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v:127                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|rx_rst_fsm_multi_sw_lane                      |Add      |10       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v:165                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|tx_rst_fsm_multi_sw_lane                      |Add      |12       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v:139                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_cpld_wr_ctrl                                |Add      |9        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v:153                                                                                         |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_ddrphy_rst_clk_phase_adj              |Add      |10       |1        |../my_code_file/DDR3/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp:232                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_distributed_fifo_ctr                  |Sub      |7        |2        |../my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp:550                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_distributed_fifo_ctr                  |Sub      |7        |2        |../my_code_file/DDR3/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp:552                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_controller                   |Add      |10       |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v:399                                                                                              |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_controller                   |Add      |12       |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v:557                                                                                              |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Add      |12       |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:115                                                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Sub      |8        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:159                                                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Sub      |8        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:262                                                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Sub      |8        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:264                                                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_rd_ctrl                 |Add      |12       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_tx_ctrl                 |Add      |63       |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v:171                                                                                            |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_tx_ctrl                 |Sub      |11       |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v:197                                                                                            |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_tx_ctrl                 |Sub      |9        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v:220                                                                                            |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_cpld_tx_ctrl                 |Sub      |10       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N92_5                                                                      |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mrd_tx_ctrl                  |Sub      |9        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v:120                                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mrd_tx_ctrl                  |Add      |61       |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v:143                                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Add      |12       |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:115                                                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Sub      |8        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:159                                                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Sub      |8        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:262                                                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Sub      |8        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v:264                                                                                                 |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_rd_ctrl                  |Add      |12       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7                                      |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_tx_ctrl                  |Sub      |9        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v:136                                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_mwr_tx_ctrl                  |Add      |61       |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v:151                                                                                             |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_tx_mwr_rd_ctrl               |Sub      |8        |1        |../hdl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v:67                                                                                           |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ips2l_pcie_dma_tx_mwr_rd_ctrl               |Add      |12       |1        |u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/N37_3                                                                    |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_pgr_clk_gen                                 |Add      |16       |1        |../hdl/uart2apb_32bit/pgr_clk_gen_32bit.v:23                                                                                                      |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_refclk_buttonrstn_debounce                  |Add      |16       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v:81                                                                                   |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|u_refclk_perstn_debounce                      |Add      |16       |1        |../ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v:81                                                                                   |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pcie_dma_test                                 |Add      |23       |1        |../hdl/pcie_dma_test.v:1225                                                                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pcie_dma_test                                 |Add      |27       |1        |../hdl/pcie_dma_test.v:1236                                                                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pcie_dma_test                                 |Add      |12       |1        |../hdl/pcie_dma_test.v:1577                                                                                                                       |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pcie_dma_test                                 |Add      |17       |1        |../hdl/pcie_dma_test.v:186                                                                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pcie_dma_test                                 |Add      |15       |1        |../hdl/pcie_dma_test.v:782                                                                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pcie_dma_test                                 |Add      |20       |1        |../hdl/pcie_dma_test.v:945                                                                                                                        |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|
|pcie_dma_test                                 |Add      |24       |1        |N278_4                                                                                                                                            |
|----------------------------------------------|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

