In distributed RAM mode; the write address and data are routed to SLICE A and B through SLICE C's LUT inputs (with the LUTs themselves unused). Write enable and clock are routed through the flipflop control inputs.

