Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:16:20 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : diffeq_paj_convert
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 y_var_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.342%)  route 0.107ns (47.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.580     1.414    clk_IBUF_BUFG
    SLICE_X14Y169                                                     r  y_var_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.532 r  y_var_reg[30]/Q
                         net (fo=4, routed)           0.107     1.640    y_var_reg[30]
    SLICE_X18Y169        FDRE                                         r  Youtport_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.780     1.850    clk_IBUF_BUFG
    SLICE_X18Y169                                                     r  Youtport_reg[30]/C
                         clock pessimism             -0.404     1.446    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.040     1.486    Youtport_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 y_var_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.024%)  route 0.109ns (47.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.582     1.416    clk_IBUF_BUFG
    SLICE_X14Y167                                                     r  y_var_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     1.534 r  y_var_reg[22]/Q
                         net (fo=4, routed)           0.109     1.643    y_var_reg[22]
    SLICE_X18Y167        FDRE                                         r  Youtport_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.782     1.852    clk_IBUF_BUFG
    SLICE_X18Y167                                                     r  Youtport_reg[22]/C
                         clock pessimism             -0.404     1.448    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.040     1.488    Youtport_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 y_var_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.462%)  route 0.116ns (49.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.584     1.418    clk_IBUF_BUFG
    SLICE_X14Y163                                                     r  y_var_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y163        FDRE (Prop_fdre_C_Q)         0.118     1.536 r  y_var_reg[6]/Q
                         net (fo=4, routed)           0.116     1.652    y_var_reg[6]
    SLICE_X18Y163        FDRE                                         r  Youtport_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.785     1.855    clk_IBUF_BUFG
    SLICE_X18Y163                                                     r  Youtport_reg[6]/C
                         clock pessimism             -0.404     1.451    
    SLICE_X18Y163        FDRE (Hold_fdre_C_D)         0.040     1.491    Youtport_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 y_var_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.608%)  route 0.115ns (49.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.580     1.414    clk_IBUF_BUFG
    SLICE_X14Y169                                                     r  y_var_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.532 r  y_var_reg[31]/Q
                         net (fo=3, routed)           0.115     1.648    y_var_reg[31]
    SLICE_X18Y169        FDRE                                         r  Youtport_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.780     1.850    clk_IBUF_BUFG
    SLICE_X18Y169                                                     r  Youtport_reg[31]/C
                         clock pessimism             -0.404     1.446    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.040     1.486    Youtport_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 y_var_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.118ns (48.596%)  route 0.125ns (51.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.582     1.416    clk_IBUF_BUFG
    SLICE_X14Y167                                                     r  y_var_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     1.534 r  y_var_reg[23]/Q
                         net (fo=4, routed)           0.125     1.659    y_var_reg[23]
    SLICE_X18Y167        FDRE                                         r  Youtport_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.782     1.852    clk_IBUF_BUFG
    SLICE_X18Y167                                                     r  Youtport_reg[23]/C
                         clock pessimism             -0.404     1.448    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.040     1.488    Youtport_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 y_var_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.118ns (48.797%)  route 0.124ns (51.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.580     1.414    clk_IBUF_BUFG
    SLICE_X14Y169                                                     r  y_var_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.532 r  y_var_reg[28]/Q
                         net (fo=4, routed)           0.124     1.656    y_var_reg[28]
    SLICE_X18Y169        FDRE                                         r  Youtport_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.780     1.850    clk_IBUF_BUFG
    SLICE_X18Y169                                                     r  Youtport_reg[28]/C
                         clock pessimism             -0.404     1.446    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.037     1.483    Youtport_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.331%)  route 0.148ns (59.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.586     1.420    clk_IBUF_BUFG
    SLICE_X13Y161                                                     r  u_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     1.520 r  u_var_reg[0]/Q
                         net (fo=4, routed)           0.148     1.668    n_0_u_var_reg[0]
    SLICE_X17Y161        FDRE                                         r  Uoutport_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.788     1.858    clk_IBUF_BUFG
    SLICE_X17Y161                                                     r  Uoutport_reg[0]/C
                         clock pessimism             -0.404     1.454    
    SLICE_X17Y161        FDRE (Hold_fdre_C_D)         0.040     1.494    Uoutport_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_var_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Uoutport_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.171%)  route 0.143ns (58.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.585     1.419    clk_IBUF_BUFG
    SLICE_X13Y162                                                     r  u_var_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDRE (Prop_fdre_C_Q)         0.100     1.519 r  u_var_reg[5]/Q
                         net (fo=3, routed)           0.143     1.662    n_0_u_var_reg[5]
    SLICE_X16Y161        FDRE                                         r  Uoutport_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.788     1.858    clk_IBUF_BUFG
    SLICE_X16Y161                                                     r  Uoutport_reg[5]/C
                         clock pessimism             -0.404     1.454    
    SLICE_X16Y161        FDRE (Hold_fdre_C_D)         0.032     1.486    Uoutport_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 y_var_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.118ns (48.797%)  route 0.124ns (51.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.582     1.416    clk_IBUF_BUFG
    SLICE_X14Y167                                                     r  y_var_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     1.534 r  y_var_reg[21]/Q
                         net (fo=4, routed)           0.124     1.658    y_var_reg[21]
    SLICE_X18Y167        FDRE                                         r  Youtport_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.782     1.852    clk_IBUF_BUFG
    SLICE_X18Y167                                                     r  Youtport_reg[21]/C
                         clock pessimism             -0.404     1.448    
    SLICE_X18Y167        FDRE (Hold_fdre_C_D)         0.032     1.480    Youtport_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 y_var_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            Youtport_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.118ns (48.797%)  route 0.124ns (51.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.580     1.414    clk_IBUF_BUFG
    SLICE_X14Y169                                                     r  y_var_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     1.532 r  y_var_reg[29]/Q
                         net (fo=4, routed)           0.124     1.656    y_var_reg[29]
    SLICE_X18Y169        FDRE                                         r  Youtport_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.780     1.850    clk_IBUF_BUFG
    SLICE_X18Y169                                                     r  Youtport_reg[29]/C
                         clock pessimism             -0.404     1.446    
    SLICE_X18Y169        FDRE (Hold_fdre_C_D)         0.032     1.478    Youtport_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.178    




