{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594259471008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594259471018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 19:51:10 2020 " "Processing started: Wed Jul 08 19:51:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594259471018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259471018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259471018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594259472728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594259472728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/im_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/im_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IM_TB " "Found entity 1: IM_TB" {  } { { "tb/IM_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IM_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259490897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259490897 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TOP_MEMPipe.sv " "Can't analyze file -- file TOP_MEMPipe.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1594259490897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb/wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb/wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB/WB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/WB/WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259490917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259490917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/if_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/if_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_TB " "Found entity 1: IF_TB" {  } { { "tb/IF_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IF_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259490937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259490937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/ifid_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/ifid_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID_Pipe " "Found entity 1: IFID_Pipe" {  } { { "pipes/IFID_Pipe.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259490957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259490957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/plus_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/plus_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus_1 " "Found entity 1: plus_1" {  } { { "IF/plus_1.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259490967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259490967 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pc_register.sv(11) " "Verilog HDL Event Control warning at pc_register.sv(11): Event Control contains a complex event expression" {  } { { "IF/pc_register.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv" 11 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1594259490987 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pc_register.sv(16) " "Verilog HDL Event Control warning at pc_register.sv(16): Event Control contains a complex event expression" {  } { { "IF/pc_register.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv" 16 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1594259490987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "IF/pc_register.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259490997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259490997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/mux2_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/mux2_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_PC " "Found entity 1: Mux2_PC" {  } { { "IF/Mux2_PC.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Mux2_PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/if.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF/IF.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im/tb_data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file im/tb_data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_memory " "Found entity 1: tb_data_memory" {  } { { "IM/tb_data_memory.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/tb_data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im/mux2_im.sv 1 1 " "Found 1 design units, including 1 entities, in source file im/mux2_im.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_IM " "Found entity 1: Mux2_IM" {  } { { "IM/Mux2_IM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/Mux2_IM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im/im.sv 1 1 " "Found 1 design units, including 1 entities, in source file im/im.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM/IM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/IM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im/datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file im/datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "IM/dataMem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/modexp_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/modexp_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ModExp_TB " "Found entity 1: ModExp_TB" {  } { { "tb/ModExp_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ModExp_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_mem " "Found entity 1: tb_instruction_mem" {  } { { "tb/tb_instruction_mem.v" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/tb_instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_Extend " "Found entity 1: Zero_Extend" {  } { { "Zero_Extend.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Zero_Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_TB " "Found entity 1: Adder_TB" {  } { { "Adder_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "EXE/ALU.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/substraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/substraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Substraction " "Found entity 1: Substraction" {  } { { "EXE/Substraction.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Substraction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/subs_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/subs_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subs_TB " "Found entity 1: Subs_TB" {  } { { "tb/Subs_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Subs_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "EXE/Mux4.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/mux4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/mux4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_TB " "Found entity 1: Mux4_TB" {  } { { "tb/Mux4_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Mux4_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/zero_flag.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/zero_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_Flag " "Found entity 1: Zero_Flag" {  } { { "EXE/Zero_Flag.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Zero_Flag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/zero_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/zero_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_TB " "Found entity 1: Zero_TB" {  } { { "tb/Zero_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Zero_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "tb/ALU_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ALU_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/mod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/mod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_TB " "Found entity 1: Mod_TB" {  } { { "tb/Mod_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Mod_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod " "Found entity 1: Mod" {  } { { "EXE/Mod.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491397 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mod_Exp.sv(38) " "Verilog HDL information at Mod_Exp.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "EXE/Mod_Exp.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1594259491407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/mod_exp.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/mod_exp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Exp " "Found entity 1: Mod_Exp" {  } { { "EXE/Mod_Exp.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Unit " "Found entity 1: Branch_Unit" {  } { { "EXE/Branch_Unit.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Branch_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/branchunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/branchunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit_TB " "Found entity 1: BranchUnit_TB" {  } { { "tb/BranchUnit_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/BranchUnit_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/instr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/instr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Decoder " "Found entity 1: Instr_Decoder" {  } { { "ID/Instr_Decoder.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Instr_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem " "Found entity 1: Instruction_Mem" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/register_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/register_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Bank " "Found entity 1: Register_Bank" {  } { { "ID/Register_Bank.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Register_Bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/regbank_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/regbank_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegBank_TB " "Found entity 1: RegBank_TB" {  } { { "tb/RegBank_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/RegBank_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/id.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID/ID.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/id_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/id_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_TB " "Found entity 1: ID_TB" {  } { { "tb/ID_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ID_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/instrdec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/instrdec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrDec_TB " "Found entity 1: InstrDec_TB" {  } { { "tb/InstrDec_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/InstrDec_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE/EXE.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/EXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/exe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/exe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_TB " "Found entity 1: EXE_TB" {  } { { "tb/EXE_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/EXE_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ifid_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/ifid_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID_TB " "Found entity 1: IFID_TB" {  } { { "tb/IFID_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IFID_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/idexe_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/idexe_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXE_Pipe " "Found entity 1: IDEXE_Pipe" {  } { { "pipes/IDEXE_Pipe.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IDEXE_Pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/idexe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/idexe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXE_TB " "Found entity 1: IDEXE_TB" {  } { { "tb/IDEXE_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IDEXE_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/exemem_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/exemem_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXEMEM_Pipe " "Found entity 1: EXEMEM_Pipe" {  } { { "pipes/EXEMEM_Pipe.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/EXEMEM_Pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/exemem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/exemem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXEMEM_TB " "Found entity 1: EXEMEM_TB" {  } { { "tb/EXEMEM_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/EXEMEM_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/memwb_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/memwb_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_Pipe " "Found entity 1: MEMWB_Pipe" {  } { { "pipes/MEMWB_Pipe.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/MEMWB_Pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/memwb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/memwb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_TB " "Found entity 1: MEMWB_TB" {  } { { "tb/MEMWB_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/MEMWB_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "ID/Control_Unit.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/cntrlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/cntrlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CntrlUnit_TB " "Found entity 1: CntrlUnit_TB" {  } { { "tb/CntrlUnit_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/CntrlUnit_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc_counter.sv(8) " "Verilog HDL information at pc_counter.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "IF/pc_counter.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_counter.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1594259491807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/pc_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/pc_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "IF/pc_counter.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/pc_cntr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/pc_cntr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_cntr_TB " "Found entity 1: pc_cntr_TB" {  } { { "tb/pc_cntr_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/pc_cntr_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_TB " "Found entity 1: Processor_TB" {  } { { "Processor_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Processor_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorid_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorid_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorID_TB " "Found entity 1: ProcessorID_TB" {  } { { "ProcessorID_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorID_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorid.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorID " "Found entity 1: ProcessorID" {  } { { "ProcessorID.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorexe.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorexe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorEXE " "Found entity 1: ProcessorEXE" {  } { { "ProcessorEXE.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorEXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorexe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorexe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorEXE_TB " "Found entity 1: ProcessorEXE_TB" {  } { { "ProcessorEXE_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorEXE_TB.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259491987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259491987 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "ProcessorMEM.sv(73) " "Verilog HDL syntax warning at ProcessorMEM.sv(73): extra block comment delimiter characters /* within block comment" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 73 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1594259491997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processormem.sv 1 1 " "Found 1 design units, including 1 entities, in source file processormem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorMEM " "Found entity 1: ProcessorMEM" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259492007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259492007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processormem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processormem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorMEM_TB " "Found entity 1: ProcessorMEM_TB" {  } { { "ProcessorMEM_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259492027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259492027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modex_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file modex_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MODEX_Processor " "Found entity 1: MODEX_Processor" {  } { { "MODEX_Processor.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259492047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259492047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modex_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file modex_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MODEX_Memory " "Found entity 1: MODEX_Memory" {  } { { "MODEX_Memory.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259492067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259492067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modex_processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modex_processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MODEX_Processor_TB " "Found entity 1: MODEX_Processor_TB" {  } { { "MODEX_Processor_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259492097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259492097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_ext_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file zero_ext_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_Ext_32 " "Found entity 1: Zero_Ext_32" {  } { { "Zero_Ext_32.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Zero_Ext_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259492117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259492117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/zero_32_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/zero_32_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_32_TB " "Found entity 1: Zero_32_TB" {  } { { "tb/Zero_32_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Zero_32_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594259492137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594259492137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst MODEX_Processor_TB.sv(14) " "Verilog HDL Implicit Net warning at MODEX_Processor_TB.sv(14): created implicit net for \"rst\"" {  } { { "MODEX_Processor_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor_TB.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594259492137 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IF IF.sv(3) " "Verilog HDL Parameter Declaration warning at IF.sv(3): Parameter Declaration in module \"IF\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IF/IF.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594259492137 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Instruction_Mem Instruction_Mem.sv(2) " "Verilog HDL Parameter Declaration warning at Instruction_Mem.sv(2): Parameter Declaration in module \"Instruction_Mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv" 2 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594259492137 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Processor Processor.sv(3) " "Verilog HDL Parameter Declaration warning at Processor.sv(3): Parameter Declaration in module \"Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Processor.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Processor.sv" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594259492187 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ProcessorID ProcessorID.sv(5) " "Verilog HDL Parameter Declaration warning at ProcessorID.sv(5): Parameter Declaration in module \"ProcessorID\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ProcessorID.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorID.sv" 5 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594259492187 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ProcessorEXE ProcessorEXE.sv(5) " "Verilog HDL Parameter Declaration warning at ProcessorEXE.sv(5): Parameter Declaration in module \"ProcessorEXE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ProcessorEXE.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorEXE.sv" 5 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594259492187 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ProcessorMEM ProcessorMEM.sv(4) " "Verilog HDL Parameter Declaration warning at ProcessorMEM.sv(4): Parameter Declaration in module \"ProcessorMEM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 4 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594259492187 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MODEX_Processor MODEX_Processor.sv(3) " "Verilog HDL Parameter Declaration warning at MODEX_Processor.sv(3): Parameter Declaration in module \"MODEX_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MODEX_Processor.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor.sv" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594259492187 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MODEX_Memory MODEX_Memory.sv(3) " "Verilog HDL Parameter Declaration warning at MODEX_Memory.sv(3): Parameter Declaration in module \"MODEX_Memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MODEX_Memory.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594259492187 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MODEX_Memory MODEX_Memory.sv(8) " "Verilog HDL Parameter Declaration warning at MODEX_Memory.sv(8): Parameter Declaration in module \"MODEX_Memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MODEX_Memory.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594259492187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MODEX_Processor " "Elaborating entity \"MODEX_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594259492637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODEX_Memory MODEX_Memory:modex_mem " "Elaborating entity \"MODEX_Memory\" for hierarchy \"MODEX_Memory:modex_mem\"" {  } { { "MODEX_Processor.sv" "modex_mem" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594259492857 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 262143 MODEX_Memory.sv(13) " "Verilog HDL warning at MODEX_Memory.sv(13): number of words (1024) in memory file does not match the number of elements in the address range \[0:262143\]" {  } { { "MODEX_Memory.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1594259495067 "|MODEX_Processor|MODEX_Memory:modex_mem"}
