{"vcs1":{"timestamp_begin":1740401251.148365062, "rt":4.31, "ut":4.05, "st":0.20}}
{"vcselab":{"timestamp_begin":1740401255.540720982, "rt":0.27, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740401255.865138597, "rt":0.23, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740401250.855027962}
{"VCS_COMP_START_TIME": 1740401250.855027962}
{"VCS_COMP_END_TIME": 1740401256.158405696}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n /home/Reda_Alhashem/chip_ver/lab07/task2/testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287080}}
{"vcselab": {"peak_mem": 133944}}
