<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml openMSP430_fpga.twx openMSP430_fpga.ncd -o
openMSP430_fpga.twr openMSP430_fpga.pcf -ucf openMSP430_fpga.ucf

</twCmdLine><twDesign>openMSP430_fpga.ncd</twDesign><twDesignPath>openMSP430_fpga.ncd</twDesignPath><twPCF>openMSP430_fpga.pcf</twPCF><twPcfPath>openMSP430_fpga.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="3"><twSigConn><twSig>openMSP430_0/dbg_halt_cmd</twSig><twDriver>SLICE_X18Y46.D</twDriver><twLoad>SLICE_X18Y36.B1</twLoad></twSigConn><twSigConn><twSig>openMSP430_0/exec_done</twSig><twDriver>SLICE_X18Y46.A</twDriver><twLoad>SLICE_X18Y36.B2</twLoad></twSigConn><twSigConn><twSig>openMSP430_0/dbg_halt_cmd</twSig><twDriver>SLICE_X18Y46.D</twDriver><twLoad>SLICE_X19Y41.D2</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TSfpgaClk_i&quot; = PERIOD &quot;fpgaClk_i&quot; 12 MHz HIGH 50%;" ScopeName="">TSfpgaClk_i = PERIOD TIMEGRP &quot;fpgaClk_i&quot; 12 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>32.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TSfpgaClk_i = PERIOD TIMEGRP &quot;fpgaClk_i&quot; 12 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKFX" slack="47.000" period="50.000" constraintValue="50.000" deviceLimit="3.000" freqLimit="333.333" physResource="dcm_inst/CLKFX" logResource="dcm_inst/CLKFX" locationPin="DCM_X0Y2.CLKFX" clockNet="dcm_clk"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="51.333" period="83.333" constraintValue="41.666" deviceLimit="16.000" physResource="dcm_inst/CLKIN" logResource="dcm_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="dcm_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="51.333" period="83.333" constraintValue="41.666" deviceLimit="16.000" physResource="dcm_inst/CLKIN" logResource="dcm_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="dcm_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TSfpgaClk_i&quot; = PERIOD &quot;fpgaClk_i&quot; 12 MHz HIGH 50%;" ScopeName="">TS_dcm_clk = PERIOD TIMEGRP &quot;dcm_clk&quot; TSfpgaClk_i * 1.66666667 HIGH 50%;</twConstName><twItemCnt>13107820350</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17439</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>38.166</twMinPer></twConstHead><twPathRptBanner iPaths="17337690" iCriticalPaths="0" sType="EndPoint">Paths for end point rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.ADDRA12), 17337690 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.834</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType="RAM">rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>37.762</twTotPathDel><twClkSkew dest = "0.482" src = "0.328">-0.154</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.045" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.558</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType='RAM'>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X28Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp><twBEL>openMSP430_0/dbg_0/mem_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/_n0753&lt;3&gt;1</twComp><twBEL>openMSP430_0/frontend_0/_n0753&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>openMSP430_0/frontend_0/_n0753&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_dest_reg11</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_dest_reg13</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>openMSP430_0/execution_unit_0/dest_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>openMSP430_0/dbg_reg_din&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N778</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst271_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>N778</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst272</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>openMSP430_0/execution_unit_0/op_dst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;15&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/mab_select_cipher</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_mab61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_mab61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mdb_in_sel&lt;1&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd3</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>openMSP430_0/frontend_0/Mmux_exec_done25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/dbg_halt_cmd</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>openMSP430_0/exec_done</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp><twBEL>openMSP430_0/frontend_0/fetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_lut&lt;1&gt;</twBEL><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/pc&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Mmux_pc_nxt51</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>openMSP430_0/fe_mab&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_rs_xor&lt;12&gt;13</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>pmem_addr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>6.292</twLogDel><twRouteDel>31.470</twRouteDel><twTotDel>37.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.919</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType="RAM">rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>37.677</twTotPathDel><twClkSkew dest = "0.482" src = "0.328">-0.154</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.045" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.558</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType='RAM'>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X28Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp><twBEL>openMSP430_0/dbg_0/mem_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.549</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/_n0755&lt;3&gt;1</twComp><twBEL>openMSP430_0/frontend_0/_n0755&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>openMSP430_0/frontend_0/_n0755&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_dest_reg11</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_dest_reg12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>openMSP430_0/execution_unit_0/dest_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>openMSP430_0/dbg_reg_din&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N778</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst271_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>N778</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst272</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>openMSP430_0/execution_unit_0/op_dst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;15&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/mab_select_cipher</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_mab61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_mab61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mdb_in_sel&lt;1&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd3</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>openMSP430_0/frontend_0/Mmux_exec_done25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/dbg_halt_cmd</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>openMSP430_0/exec_done</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp><twBEL>openMSP430_0/frontend_0/fetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_lut&lt;1&gt;</twBEL><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/pc&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Mmux_pc_nxt51</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>openMSP430_0/fe_mab&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_rs_xor&lt;12&gt;13</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>pmem_addr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>6.297</twLogDel><twRouteDel>31.380</twRouteDel><twTotDel>37.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.985</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType="RAM">rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>37.611</twTotPathDel><twClkSkew dest = "0.482" src = "0.328">-0.154</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.045" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.558</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType='RAM'>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X28Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp><twBEL>openMSP430_0/dbg_0/mem_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.743</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/_n0755&lt;3&gt;1</twComp><twBEL>openMSP430_0/frontend_0/_n0751&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>openMSP430_0/frontend_0/_n0751&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;8&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_dest_reg16</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>openMSP430_0/execution_unit_0/dest_reg&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>openMSP430_0/dbg_reg_din&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N778</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst271_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>N778</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst272</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>openMSP430_0/execution_unit_0/op_dst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;15&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/mab_select_cipher</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_mab61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_mab61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mdb_in_sel&lt;1&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd3</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>openMSP430_0/frontend_0/Mmux_exec_done25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/dbg_halt_cmd</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>openMSP430_0/exec_done</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp><twBEL>openMSP430_0/frontend_0/fetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_lut&lt;1&gt;</twBEL><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/pc&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Mmux_pc_nxt51</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>openMSP430_0/fe_mab&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_rs_xor&lt;12&gt;13</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>pmem_addr&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>6.321</twLogDel><twRouteDel>31.290</twRouteDel><twTotDel>37.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3967085" iCriticalPaths="0" sType="EndPoint">Paths for end point rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X0Y26.ADDRA6), 3967085 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.903</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType="RAM">rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>37.693</twTotPathDel><twClkSkew dest = "0.482" src = "0.328">-0.154</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.045" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.558</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType='RAM'>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X28Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp><twBEL>openMSP430_0/dbg_0/mem_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/_n0753&lt;3&gt;1</twComp><twBEL>openMSP430_0/frontend_0/_n0753&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>openMSP430_0/frontend_0/_n0753&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_dest_reg11</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_dest_reg13</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>openMSP430_0/execution_unit_0/dest_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>openMSP430_0/dbg_reg_din&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N778</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst271_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>N778</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst272</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>openMSP430_0/execution_unit_0/op_dst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;15&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/mab_select_cipher</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_mab61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_mab61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mdb_in_sel&lt;1&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd3</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>openMSP430_0/frontend_0/Mmux_exec_done25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/dbg_halt_cmd</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>openMSP430_0/exec_done</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp><twBEL>openMSP430_0/frontend_0/fetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_lut&lt;1&gt;</twBEL><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/pc&lt;7&gt;</twComp><twBEL>openMSP430_0/frontend_0/Mmux_pc_nxt141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>openMSP430_0/fe_mab&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>pmem_addr&lt;6&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_A121</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">4.376</twDelInfo><twComp>pmem_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>6.209</twLogDel><twRouteDel>31.484</twRouteDel><twTotDel>37.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.988</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType="RAM">rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>37.608</twTotPathDel><twClkSkew dest = "0.482" src = "0.328">-0.154</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.045" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.558</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType='RAM'>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X28Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp><twBEL>openMSP430_0/dbg_0/mem_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.549</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/_n0755&lt;3&gt;1</twComp><twBEL>openMSP430_0/frontend_0/_n0755&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>openMSP430_0/frontend_0/_n0755&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_dest_reg11</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_dest_reg12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>openMSP430_0/execution_unit_0/dest_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>openMSP430_0/dbg_reg_din&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N778</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst271_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>N778</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst272</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>openMSP430_0/execution_unit_0/op_dst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;15&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/mab_select_cipher</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_mab61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_mab61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mdb_in_sel&lt;1&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd3</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>openMSP430_0/frontend_0/Mmux_exec_done25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/dbg_halt_cmd</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>openMSP430_0/exec_done</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp><twBEL>openMSP430_0/frontend_0/fetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_lut&lt;1&gt;</twBEL><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/pc&lt;7&gt;</twComp><twBEL>openMSP430_0/frontend_0/Mmux_pc_nxt141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>openMSP430_0/fe_mab&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>pmem_addr&lt;6&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_A121</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">4.376</twDelInfo><twComp>pmem_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>6.214</twLogDel><twRouteDel>31.394</twRouteDel><twTotDel>37.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.054</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType="RAM">rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>37.542</twTotPathDel><twClkSkew dest = "0.482" src = "0.328">-0.154</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.045" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.558</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType='RAM'>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X28Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp><twBEL>openMSP430_0/dbg_0/mem_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.743</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/_n0755&lt;3&gt;1</twComp><twBEL>openMSP430_0/frontend_0/_n0751&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>openMSP430_0/frontend_0/_n0751&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;8&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_dest_reg16</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>openMSP430_0/execution_unit_0/dest_reg&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>openMSP430_0/dbg_reg_din&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N778</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst271_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>N778</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst272</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>openMSP430_0/execution_unit_0/op_dst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;15&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/mab_select_cipher</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_mab61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_mab61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mdb_in_sel&lt;1&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd3</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>openMSP430_0/frontend_0/Mmux_exec_done25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/dbg_halt_cmd</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>openMSP430_0/exec_done</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp><twBEL>openMSP430_0/frontend_0/fetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_lut&lt;1&gt;</twBEL><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/pc&lt;7&gt;</twComp><twBEL>openMSP430_0/frontend_0/Mmux_pc_nxt141</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>openMSP430_0/fe_mab&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>pmem_addr&lt;6&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_A121</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">4.376</twDelInfo><twComp>pmem_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>6.238</twLogDel><twRouteDel>31.304</twRouteDel><twTotDel>37.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="87795440" iCriticalPaths="0" sType="EndPoint">Paths for end point rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y8.ENA), 87795440 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.084</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType="RAM">rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>37.411</twTotPathDel><twClkSkew dest = "0.599" src = "0.546">-0.053</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.045" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.558</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType='RAM'>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X28Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp><twBEL>openMSP430_0/dbg_0/mem_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/_n0753&lt;3&gt;1</twComp><twBEL>openMSP430_0/frontend_0/_n0753&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>openMSP430_0/frontend_0/_n0753&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_dest_reg11</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_dest_reg13</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>openMSP430_0/execution_unit_0/dest_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>openMSP430_0/dbg_reg_din&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N778</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst271_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>N778</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst272</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>openMSP430_0/execution_unit_0/op_dst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;15&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/mab_select_cipher</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_mab61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_mab61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mdb_in_sel&lt;1&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd3</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>openMSP430_0/frontend_0/Mmux_exec_done25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/dbg_halt_cmd</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>openMSP430_0/exec_done</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp><twBEL>openMSP430_0/frontend_0/fetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_lut&lt;1&gt;</twBEL><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/pc&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Mmux_pc_nxt61</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>openMSP430_0/fe_mab&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N705</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_rs_xor&lt;14&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>N705</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;4&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_rs_xor&lt;14&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>pmem_addr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>rom_hi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;20&gt;</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.415</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>6.732</twLogDel><twRouteDel>30.679</twRouteDel><twTotDel>37.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.169</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType="RAM">rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>37.326</twTotPathDel><twClkSkew dest = "0.599" src = "0.546">-0.053</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.045" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.558</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType='RAM'>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X28Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp><twBEL>openMSP430_0/dbg_0/mem_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.549</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/_n0755&lt;3&gt;1</twComp><twBEL>openMSP430_0/frontend_0/_n0755&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>openMSP430_0/frontend_0/_n0755&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_dest_reg11</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_dest_reg12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>openMSP430_0/execution_unit_0/dest_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.747</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>openMSP430_0/dbg_reg_din&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N778</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst271_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>N778</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst272</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>openMSP430_0/execution_unit_0/op_dst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;15&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/mab_select_cipher</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_mab61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_mab61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mdb_in_sel&lt;1&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd3</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>openMSP430_0/frontend_0/Mmux_exec_done25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/dbg_halt_cmd</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>openMSP430_0/exec_done</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp><twBEL>openMSP430_0/frontend_0/fetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_lut&lt;1&gt;</twBEL><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/pc&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Mmux_pc_nxt61</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>openMSP430_0/fe_mab&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N705</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_rs_xor&lt;14&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>N705</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;4&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_rs_xor&lt;14&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>pmem_addr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>rom_hi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;20&gt;</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.415</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>6.737</twLogDel><twRouteDel>30.589</twRouteDel><twTotDel>37.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.235</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType="RAM">rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>37.260</twTotPathDel><twClkSkew dest = "0.599" src = "0.546">-0.053</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.045" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.558</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/mem_addr_3</twSrc><twDest BELType='RAM'>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X28Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X28Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp><twBEL>openMSP430_0/dbg_0/mem_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.743</twDelInfo><twComp>openMSP430_0/dbg_0/mem_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/_n0755&lt;3&gt;1</twComp><twBEL>openMSP430_0/frontend_0/_n0751&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>openMSP430_0/frontend_0/_n0751&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;8&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_dest_reg16</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>openMSP430_0/execution_unit_0/dest_reg&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/register_file_0/reg_dest&lt;7&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>openMSP430_0/dbg_reg_din&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N778</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst271_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.798</twDelInfo><twComp>N778</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N777</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_op_dst272</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>openMSP430_0/execution_unit_0/op_dst&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;15&gt;</twComp><twBEL>openMSP430_0/execution_unit_0/alu_0/Madd_alu_add_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>openMSP430_0/execution_unit_0/alu_out_add&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/mab_select_cipher</twComp><twBEL>openMSP430_0/execution_unit_0/Mmux_mab61_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>openMSP430_0/execution_unit_0/Mmux_mab61</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mdb_in_sel&lt;1&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.C4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.865</twDelInfo><twComp>openMSP430_0/mem_backbone_0/eu_mb_en_GND_28_o_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4</twComp><twBEL>openMSP430_0/frontend_0/e_state_FSM_FFd4-In14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/e_state_FSM_FFd3</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>openMSP430_0/frontend_0/Mmux_exec_done25</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>openMSP430_0/dbg_halt_cmd</twComp><twBEL>openMSP430_0/frontend_0/Mmux_exec_done27</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>openMSP430_0/exec_done</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp><twBEL>openMSP430_0/frontend_0/fetch</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>openMSP430_0/frontend_0/fetch</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_lut&lt;1&gt;</twBEL><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>openMSP430_0/frontend_0/Madd_pc_incr_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Madd_pc_incr_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>openMSP430_0/frontend_0/pc_incr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>openMSP430_0/frontend_0/pc&lt;15&gt;</twComp><twBEL>openMSP430_0/frontend_0/Mmux_pc_nxt61</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>openMSP430_0/fe_mab&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N705</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_rs_xor&lt;14&gt;11_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>N705</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;4&gt;</twComp><twBEL>openMSP430_0/mem_backbone_0/Mmux_pmem_addr_rs_xor&lt;14&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>pmem_addr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y37.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>rom_hi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;20&gt;</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y8.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.415</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y8.CLKA</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>rom_lo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>6.761</twLogDel><twRouteDel>30.499</twRouteDel><twTotDel>37.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_clk = PERIOD TIMEGRP &quot;dcm_clk&quot; TSfpgaClk_i * 1.66666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync_1 (SLICE_X4Y49.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync_0</twSrc><twDest BELType="FF">openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync_1</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync_0</twSrc><twDest BELType='FF'>openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X4Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync&lt;1&gt;</twComp><twBEL>openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync&lt;1&gt;</twComp><twBEL>openMSP430_0/dbg_0/dbg_uart_0/sync_cell_uart_rxd/data_sync_1</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_2 (SLICE_X8Y37.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_61</twSrc><twDest BELType="FF">openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_2</twDest><twTotPathDel>0.388</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_61</twSrc><twDest BELType='FF'>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X8Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_120</twComp><twBEL>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.067</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_61</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_120</twComp><twBEL>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/gen_for_sbox[56].sbox_instance/Mram_data_out31</twBEL><twBEL>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>82.7</twPctLog><twPctRoute>17.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_2 (SLICE_X12Y33.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.389</twSlack><twSrc BELType="FF">openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_60</twSrc><twDest BELType="FF">openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_2</twDest><twTotPathDel>0.389</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_60</twSrc><twDest BELType='FF'>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twSrcClk><twPathDel><twSite>SLICE_X12Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_118</twComp><twBEL>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_60</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_118</twComp><twBEL>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/gen_for_sbox[55].sbox_instance/Mram_data_out31</twBEL><twBEL>openMSP430_0/execution_unit_0/crypto/wrap/sponge/datapath_instance/reg_state_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_sliced_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_sys</twDestClk><twPctLog>82.5</twPctLog><twPctRoute>17.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_clk = PERIOD TIMEGRP &quot;dcm_clk&quot; TSfpgaClk_i * 1.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="rom_hi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="rom_hi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="clk_sys"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="rom_hi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="rom_hi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y8.CLKA" clockNet="clk_sys"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="rom_hi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="rom_hi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="clk_sys"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="39"><twConstRollup name="TSfpgaClk_i" fullName="TSfpgaClk_i = PERIOD TIMEGRP &quot;fpgaClk_i&quot; 12 MHz HIGH 50%;" type="origin" depth="0" requirement="83.333" prefType="period" actual="32.000" actualRollup="63.610" errors="0" errorRollup="0" items="0" itemsRollup="13107820350"/><twConstRollup name="TS_dcm_clk" fullName="TS_dcm_clk = PERIOD TIMEGRP &quot;dcm_clk&quot; TSfpgaClk_i * 1.66666667 HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="38.166" actualRollup="N/A" errors="0" errorRollup="0" items="13107820350" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="40">0</twUnmetConstCnt><twDataSheet anchorID="41" twNameLen="15"><twClk2SUList anchorID="42" twDestWidth="9"><twDest>fpgaClk_i</twDest><twClk2SU><twSrc>fpgaClk_i</twSrc><twRiseRise>38.166</twRiseRise><twFallRise>3.197</twFallRise><twRiseFall>6.931</twRiseFall><twFallFall>2.291</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="43"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>13107820350</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>30292</twConnCnt></twConstCov><twStats anchorID="44"><twMinPer>38.166</twMinPer><twFootnote number="1" /><twMaxFreq>26.201</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Sep  8 21:30:25 2017 </twTimestamp></twFoot><twClientInfo anchorID="45"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 524 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
