// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module FpPipeline_boom(
  input         clock,
                reset,
  input  [11:0] io_brupdate_b1_resolve_mask,
                io_brupdate_b1_mispredict_mask,
  input         io_flush_pipeline,
  input  [2:0]  io_fcsr_rm,
  input         io_dis_uops_0_valid,
  input  [6:0]  io_dis_uops_0_bits_uopc,
  input  [31:0] io_dis_uops_0_bits_inst,
                io_dis_uops_0_bits_debug_inst,
  input         io_dis_uops_0_bits_is_rvc,
  input  [39:0] io_dis_uops_0_bits_debug_pc,
  input  [2:0]  io_dis_uops_0_bits_iq_type,
  input  [9:0]  io_dis_uops_0_bits_fu_code,
  input         io_dis_uops_0_bits_is_br,
                io_dis_uops_0_bits_is_jalr,
                io_dis_uops_0_bits_is_jal,
                io_dis_uops_0_bits_is_sfb,
  input  [11:0] io_dis_uops_0_bits_br_mask,
  input  [3:0]  io_dis_uops_0_bits_br_tag,
  input  [4:0]  io_dis_uops_0_bits_ftq_idx,
  input         io_dis_uops_0_bits_edge_inst,
  input  [5:0]  io_dis_uops_0_bits_pc_lob,
  input         io_dis_uops_0_bits_taken,
  input  [19:0] io_dis_uops_0_bits_imm_packed,
  input  [11:0] io_dis_uops_0_bits_csr_addr,
  input  [5:0]  io_dis_uops_0_bits_rob_idx,
  input  [3:0]  io_dis_uops_0_bits_ldq_idx,
                io_dis_uops_0_bits_stq_idx,
  input  [1:0]  io_dis_uops_0_bits_rxq_idx,
  input  [6:0]  io_dis_uops_0_bits_pdst,
                io_dis_uops_0_bits_prs1,
                io_dis_uops_0_bits_prs2,
                io_dis_uops_0_bits_prs3,
  input         io_dis_uops_0_bits_prs1_busy,
                io_dis_uops_0_bits_prs2_busy,
                io_dis_uops_0_bits_prs3_busy,
  input  [6:0]  io_dis_uops_0_bits_stale_pdst,
  input         io_dis_uops_0_bits_exception,
  input  [63:0] io_dis_uops_0_bits_exc_cause,
  input         io_dis_uops_0_bits_bypassable,
  input  [4:0]  io_dis_uops_0_bits_mem_cmd,
  input  [1:0]  io_dis_uops_0_bits_mem_size,
  input         io_dis_uops_0_bits_mem_signed,
                io_dis_uops_0_bits_is_fence,
                io_dis_uops_0_bits_is_fencei,
                io_dis_uops_0_bits_is_amo,
                io_dis_uops_0_bits_uses_ldq,
                io_dis_uops_0_bits_uses_stq,
                io_dis_uops_0_bits_is_sys_pc2epc,
                io_dis_uops_0_bits_is_unique,
                io_dis_uops_0_bits_flush_on_commit,
                io_dis_uops_0_bits_ldst_is_rs1,
  input  [5:0]  io_dis_uops_0_bits_ldst,
                io_dis_uops_0_bits_lrs1,
                io_dis_uops_0_bits_lrs2,
                io_dis_uops_0_bits_lrs3,
  input         io_dis_uops_0_bits_ldst_val,
  input  [1:0]  io_dis_uops_0_bits_dst_rtype,
                io_dis_uops_0_bits_lrs1_rtype,
                io_dis_uops_0_bits_lrs2_rtype,
  input         io_dis_uops_0_bits_frs3_en,
                io_dis_uops_0_bits_fp_val,
                io_dis_uops_0_bits_fp_single,
                io_dis_uops_0_bits_xcpt_pf_if,
                io_dis_uops_0_bits_xcpt_ae_if,
                io_dis_uops_0_bits_xcpt_ma_if,
                io_dis_uops_0_bits_bp_debug_if,
                io_dis_uops_0_bits_bp_xcpt_if,
  input  [1:0]  io_dis_uops_0_bits_debug_fsrc,
                io_dis_uops_0_bits_debug_tsrc,
  input         io_dis_uops_1_valid,
  input  [6:0]  io_dis_uops_1_bits_uopc,
  input  [31:0] io_dis_uops_1_bits_inst,
                io_dis_uops_1_bits_debug_inst,
  input         io_dis_uops_1_bits_is_rvc,
  input  [39:0] io_dis_uops_1_bits_debug_pc,
  input  [2:0]  io_dis_uops_1_bits_iq_type,
  input  [9:0]  io_dis_uops_1_bits_fu_code,
  input         io_dis_uops_1_bits_is_br,
                io_dis_uops_1_bits_is_jalr,
                io_dis_uops_1_bits_is_jal,
                io_dis_uops_1_bits_is_sfb,
  input  [11:0] io_dis_uops_1_bits_br_mask,
  input  [3:0]  io_dis_uops_1_bits_br_tag,
  input  [4:0]  io_dis_uops_1_bits_ftq_idx,
  input         io_dis_uops_1_bits_edge_inst,
  input  [5:0]  io_dis_uops_1_bits_pc_lob,
  input         io_dis_uops_1_bits_taken,
  input  [19:0] io_dis_uops_1_bits_imm_packed,
  input  [11:0] io_dis_uops_1_bits_csr_addr,
  input  [5:0]  io_dis_uops_1_bits_rob_idx,
  input  [3:0]  io_dis_uops_1_bits_ldq_idx,
                io_dis_uops_1_bits_stq_idx,
  input  [1:0]  io_dis_uops_1_bits_rxq_idx,
  input  [6:0]  io_dis_uops_1_bits_pdst,
                io_dis_uops_1_bits_prs1,
                io_dis_uops_1_bits_prs2,
                io_dis_uops_1_bits_prs3,
  input         io_dis_uops_1_bits_prs1_busy,
                io_dis_uops_1_bits_prs2_busy,
                io_dis_uops_1_bits_prs3_busy,
  input  [6:0]  io_dis_uops_1_bits_stale_pdst,
  input         io_dis_uops_1_bits_exception,
  input  [63:0] io_dis_uops_1_bits_exc_cause,
  input         io_dis_uops_1_bits_bypassable,
  input  [4:0]  io_dis_uops_1_bits_mem_cmd,
  input  [1:0]  io_dis_uops_1_bits_mem_size,
  input         io_dis_uops_1_bits_mem_signed,
                io_dis_uops_1_bits_is_fence,
                io_dis_uops_1_bits_is_fencei,
                io_dis_uops_1_bits_is_amo,
                io_dis_uops_1_bits_uses_ldq,
                io_dis_uops_1_bits_uses_stq,
                io_dis_uops_1_bits_is_sys_pc2epc,
                io_dis_uops_1_bits_is_unique,
                io_dis_uops_1_bits_flush_on_commit,
                io_dis_uops_1_bits_ldst_is_rs1,
  input  [5:0]  io_dis_uops_1_bits_ldst,
                io_dis_uops_1_bits_lrs1,
                io_dis_uops_1_bits_lrs2,
                io_dis_uops_1_bits_lrs3,
  input         io_dis_uops_1_bits_ldst_val,
  input  [1:0]  io_dis_uops_1_bits_dst_rtype,
                io_dis_uops_1_bits_lrs1_rtype,
                io_dis_uops_1_bits_lrs2_rtype,
  input         io_dis_uops_1_bits_frs3_en,
                io_dis_uops_1_bits_fp_val,
                io_dis_uops_1_bits_fp_single,
                io_dis_uops_1_bits_xcpt_pf_if,
                io_dis_uops_1_bits_xcpt_ae_if,
                io_dis_uops_1_bits_xcpt_ma_if,
                io_dis_uops_1_bits_bp_debug_if,
                io_dis_uops_1_bits_bp_xcpt_if,
  input  [1:0]  io_dis_uops_1_bits_debug_fsrc,
                io_dis_uops_1_bits_debug_tsrc,
  input         io_ll_wports_0_valid,
  input  [6:0]  io_ll_wports_0_bits_uop_uopc,
  input  [11:0] io_ll_wports_0_bits_uop_br_mask,
  input  [5:0]  io_ll_wports_0_bits_uop_rob_idx,
  input  [3:0]  io_ll_wports_0_bits_uop_stq_idx,
  input  [6:0]  io_ll_wports_0_bits_uop_pdst,
  input  [1:0]  io_ll_wports_0_bits_uop_mem_size,
  input         io_ll_wports_0_bits_uop_is_amo,
                io_ll_wports_0_bits_uop_uses_stq,
  input  [1:0]  io_ll_wports_0_bits_uop_dst_rtype,
  input         io_ll_wports_0_bits_uop_fp_val,
  input  [64:0] io_ll_wports_0_bits_data,
  input         io_from_int_valid,
  input  [6:0]  io_from_int_bits_uop_uopc,
  input  [11:0] io_from_int_bits_uop_br_mask,
  input  [5:0]  io_from_int_bits_uop_rob_idx,
  input  [3:0]  io_from_int_bits_uop_stq_idx,
  input  [6:0]  io_from_int_bits_uop_pdst,
  input         io_from_int_bits_uop_is_amo,
                io_from_int_bits_uop_uses_stq,
  input  [1:0]  io_from_int_bits_uop_dst_rtype,
  input         io_from_int_bits_uop_fp_val,
  input  [64:0] io_from_int_bits_data,
  input         io_from_int_bits_predicated,
                io_from_int_bits_fflags_valid,
  input  [5:0]  io_from_int_bits_fflags_bits_uop_rob_idx,
  input  [4:0]  io_from_int_bits_fflags_bits_flags,
  input         io_to_sdq_ready,
                io_to_int_ready,
  output        io_dis_uops_0_ready,
                io_dis_uops_1_ready,
                io_from_int_ready,
                io_to_sdq_valid,
  output [11:0] io_to_sdq_bits_uop_br_mask,
  output [5:0]  io_to_sdq_bits_uop_rob_idx,
  output [3:0]  io_to_sdq_bits_uop_stq_idx,
  output [63:0] io_to_sdq_bits_data,
  output        io_to_int_valid,
  output [5:0]  io_to_int_bits_uop_rob_idx,
  output [6:0]  io_to_int_bits_uop_pdst,
  output        io_to_int_bits_uop_is_amo,
                io_to_int_bits_uop_uses_stq,
  output [1:0]  io_to_int_bits_uop_dst_rtype,
  output [63:0] io_to_int_bits_data,
  output        io_to_int_bits_predicated,
                io_wakeups_0_valid,
  output [5:0]  io_wakeups_0_bits_uop_rob_idx,
  output [6:0]  io_wakeups_0_bits_uop_pdst,
  output [1:0]  io_wakeups_0_bits_uop_dst_rtype,
  output        io_wakeups_0_bits_uop_fp_val,
                io_wakeups_0_bits_predicated,
                io_wakeups_0_bits_fflags_valid,
  output [5:0]  io_wakeups_0_bits_fflags_bits_uop_rob_idx,
  output [4:0]  io_wakeups_0_bits_fflags_bits_flags,
  output        io_wakeups_1_valid,
  output [5:0]  io_wakeups_1_bits_uop_rob_idx,
  output [6:0]  io_wakeups_1_bits_uop_pdst,
  output [1:0]  io_wakeups_1_bits_uop_dst_rtype,
  output        io_wakeups_1_bits_uop_fp_val,
                io_wakeups_1_bits_fflags_valid,
  output [5:0]  io_wakeups_1_bits_fflags_bits_uop_rob_idx,
  output [4:0]  io_wakeups_1_bits_fflags_bits_flags,
  output [64:0] io_debug_wb_wdata_0,
                io_debug_wb_wdata_1
);

  wire         _fpu_exe_unit_io_ll_iresp_ready_T;	// @[fp-pipeline.scala:219:50]
  wire         _ll_wbarb_io_in_0_ready;	// @[fp-pipeline.scala:170:24]
  wire         _ll_wbarb_io_out_valid;	// @[fp-pipeline.scala:170:24]
  wire [6:0]   _ll_wbarb_io_out_bits_uop_uopc;	// @[fp-pipeline.scala:170:24]
  wire [11:0]  _ll_wbarb_io_out_bits_uop_br_mask;	// @[fp-pipeline.scala:170:24]
  wire [3:0]   _ll_wbarb_io_out_bits_uop_stq_idx;	// @[fp-pipeline.scala:170:24]
  wire [6:0]   _ll_wbarb_io_out_bits_uop_pdst;	// @[fp-pipeline.scala:170:24]
  wire         _ll_wbarb_io_out_bits_uop_is_amo;	// @[fp-pipeline.scala:170:24]
  wire         _ll_wbarb_io_out_bits_uop_uses_stq;	// @[fp-pipeline.scala:170:24]
  wire [1:0]   _ll_wbarb_io_out_bits_uop_dst_rtype;	// @[fp-pipeline.scala:170:24]
  wire [64:0]  _ll_wbarb_io_out_bits_data;	// @[fp-pipeline.scala:170:24]
  wire [6:0]   _fregister_read_io_rf_read_ports_0_addr;	// @[fp-pipeline.scala:73:30]
  wire [6:0]   _fregister_read_io_rf_read_ports_1_addr;	// @[fp-pipeline.scala:73:30]
  wire [6:0]   _fregister_read_io_rf_read_ports_2_addr;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_valid;	// @[fp-pipeline.scala:73:30]
  wire [6:0]   _fregister_read_io_exe_reqs_0_bits_uop_uopc;	// @[fp-pipeline.scala:73:30]
  wire [31:0]  _fregister_read_io_exe_reqs_0_bits_uop_inst;	// @[fp-pipeline.scala:73:30]
  wire [31:0]  _fregister_read_io_exe_reqs_0_bits_uop_debug_inst;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_rvc;	// @[fp-pipeline.scala:73:30]
  wire [39:0]  _fregister_read_io_exe_reqs_0_bits_uop_debug_pc;	// @[fp-pipeline.scala:73:30]
  wire [2:0]   _fregister_read_io_exe_reqs_0_bits_uop_iq_type;	// @[fp-pipeline.scala:73:30]
  wire [9:0]   _fregister_read_io_exe_reqs_0_bits_uop_fu_code;	// @[fp-pipeline.scala:73:30]
  wire [3:0]   _fregister_read_io_exe_reqs_0_bits_uop_ctrl_br_type;	// @[fp-pipeline.scala:73:30]
  wire [1:0]   _fregister_read_io_exe_reqs_0_bits_uop_ctrl_op1_sel;	// @[fp-pipeline.scala:73:30]
  wire [2:0]   _fregister_read_io_exe_reqs_0_bits_uop_ctrl_op2_sel;	// @[fp-pipeline.scala:73:30]
  wire [2:0]   _fregister_read_io_exe_reqs_0_bits_uop_ctrl_imm_sel;	// @[fp-pipeline.scala:73:30]
  wire [3:0]   _fregister_read_io_exe_reqs_0_bits_uop_ctrl_op_fcn;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_ctrl_fcn_dw;	// @[fp-pipeline.scala:73:30]
  wire [2:0]   _fregister_read_io_exe_reqs_0_bits_uop_ctrl_csr_cmd;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_ctrl_is_load;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_ctrl_is_sta;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_ctrl_is_std;	// @[fp-pipeline.scala:73:30]
  wire [1:0]   _fregister_read_io_exe_reqs_0_bits_uop_iw_state;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_br;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_jalr;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_jal;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_sfb;	// @[fp-pipeline.scala:73:30]
  wire [11:0]  _fregister_read_io_exe_reqs_0_bits_uop_br_mask;	// @[fp-pipeline.scala:73:30]
  wire [3:0]   _fregister_read_io_exe_reqs_0_bits_uop_br_tag;	// @[fp-pipeline.scala:73:30]
  wire [4:0]   _fregister_read_io_exe_reqs_0_bits_uop_ftq_idx;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_edge_inst;	// @[fp-pipeline.scala:73:30]
  wire [5:0]   _fregister_read_io_exe_reqs_0_bits_uop_pc_lob;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_taken;	// @[fp-pipeline.scala:73:30]
  wire [19:0]  _fregister_read_io_exe_reqs_0_bits_uop_imm_packed;	// @[fp-pipeline.scala:73:30]
  wire [11:0]  _fregister_read_io_exe_reqs_0_bits_uop_csr_addr;	// @[fp-pipeline.scala:73:30]
  wire [5:0]   _fregister_read_io_exe_reqs_0_bits_uop_rob_idx;	// @[fp-pipeline.scala:73:30]
  wire [3:0]   _fregister_read_io_exe_reqs_0_bits_uop_ldq_idx;	// @[fp-pipeline.scala:73:30]
  wire [3:0]   _fregister_read_io_exe_reqs_0_bits_uop_stq_idx;	// @[fp-pipeline.scala:73:30]
  wire [1:0]   _fregister_read_io_exe_reqs_0_bits_uop_rxq_idx;	// @[fp-pipeline.scala:73:30]
  wire [6:0]   _fregister_read_io_exe_reqs_0_bits_uop_pdst;	// @[fp-pipeline.scala:73:30]
  wire [6:0]   _fregister_read_io_exe_reqs_0_bits_uop_prs1;	// @[fp-pipeline.scala:73:30]
  wire [6:0]   _fregister_read_io_exe_reqs_0_bits_uop_prs2;	// @[fp-pipeline.scala:73:30]
  wire [6:0]   _fregister_read_io_exe_reqs_0_bits_uop_prs3;	// @[fp-pipeline.scala:73:30]
  wire [4:0]   _fregister_read_io_exe_reqs_0_bits_uop_ppred;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_prs1_busy;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_prs2_busy;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_prs3_busy;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_ppred_busy;	// @[fp-pipeline.scala:73:30]
  wire [6:0]   _fregister_read_io_exe_reqs_0_bits_uop_stale_pdst;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_exception;	// @[fp-pipeline.scala:73:30]
  wire [63:0]  _fregister_read_io_exe_reqs_0_bits_uop_exc_cause;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_bypassable;	// @[fp-pipeline.scala:73:30]
  wire [4:0]   _fregister_read_io_exe_reqs_0_bits_uop_mem_cmd;	// @[fp-pipeline.scala:73:30]
  wire [1:0]   _fregister_read_io_exe_reqs_0_bits_uop_mem_size;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_mem_signed;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_fence;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_fencei;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_amo;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_uses_ldq;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_uses_stq;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_sys_pc2epc;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_is_unique;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_flush_on_commit;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_ldst_is_rs1;	// @[fp-pipeline.scala:73:30]
  wire [5:0]   _fregister_read_io_exe_reqs_0_bits_uop_ldst;	// @[fp-pipeline.scala:73:30]
  wire [5:0]   _fregister_read_io_exe_reqs_0_bits_uop_lrs1;	// @[fp-pipeline.scala:73:30]
  wire [5:0]   _fregister_read_io_exe_reqs_0_bits_uop_lrs2;	// @[fp-pipeline.scala:73:30]
  wire [5:0]   _fregister_read_io_exe_reqs_0_bits_uop_lrs3;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_ldst_val;	// @[fp-pipeline.scala:73:30]
  wire [1:0]   _fregister_read_io_exe_reqs_0_bits_uop_dst_rtype;	// @[fp-pipeline.scala:73:30]
  wire [1:0]   _fregister_read_io_exe_reqs_0_bits_uop_lrs1_rtype;	// @[fp-pipeline.scala:73:30]
  wire [1:0]   _fregister_read_io_exe_reqs_0_bits_uop_lrs2_rtype;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_frs3_en;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_fp_val;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_fp_single;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_xcpt_pf_if;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_xcpt_ae_if;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_xcpt_ma_if;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_bp_debug_if;	// @[fp-pipeline.scala:73:30]
  wire         _fregister_read_io_exe_reqs_0_bits_uop_bp_xcpt_if;	// @[fp-pipeline.scala:73:30]
  wire [1:0]   _fregister_read_io_exe_reqs_0_bits_uop_debug_fsrc;	// @[fp-pipeline.scala:73:30]
  wire [1:0]   _fregister_read_io_exe_reqs_0_bits_uop_debug_tsrc;	// @[fp-pipeline.scala:73:30]
  wire [64:0]  _fregister_read_io_exe_reqs_0_bits_rs1_data;	// @[fp-pipeline.scala:73:30]
  wire [64:0]  _fregister_read_io_exe_reqs_0_bits_rs2_data;	// @[fp-pipeline.scala:73:30]
  wire [64:0]  _fregister_read_io_exe_reqs_0_bits_rs3_data;	// @[fp-pipeline.scala:73:30]
  wire [64:0]  _fregfile_io_read_ports_0_data;	// @[fp-pipeline.scala:66:30]
  wire [64:0]  _fregfile_io_read_ports_1_data;	// @[fp-pipeline.scala:66:30]
  wire [64:0]  _fregfile_io_read_ports_2_data;	// @[fp-pipeline.scala:66:30]
  wire         _fp_issue_unit_io_iss_valids_0;	// @[fp-pipeline.scala:62:30]
  wire [6:0]   _fp_issue_unit_io_iss_uops_0_uopc;	// @[fp-pipeline.scala:62:30]
  wire [31:0]  _fp_issue_unit_io_iss_uops_0_inst;	// @[fp-pipeline.scala:62:30]
  wire [31:0]  _fp_issue_unit_io_iss_uops_0_debug_inst;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_rvc;	// @[fp-pipeline.scala:62:30]
  wire [39:0]  _fp_issue_unit_io_iss_uops_0_debug_pc;	// @[fp-pipeline.scala:62:30]
  wire [2:0]   _fp_issue_unit_io_iss_uops_0_iq_type;	// @[fp-pipeline.scala:62:30]
  wire [9:0]   _fp_issue_unit_io_iss_uops_0_fu_code;	// @[fp-pipeline.scala:62:30]
  wire [1:0]   _fp_issue_unit_io_iss_uops_0_iw_state;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_br;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_jalr;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_jal;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_sfb;	// @[fp-pipeline.scala:62:30]
  wire [11:0]  _fp_issue_unit_io_iss_uops_0_br_mask;	// @[fp-pipeline.scala:62:30]
  wire [3:0]   _fp_issue_unit_io_iss_uops_0_br_tag;	// @[fp-pipeline.scala:62:30]
  wire [4:0]   _fp_issue_unit_io_iss_uops_0_ftq_idx;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_edge_inst;	// @[fp-pipeline.scala:62:30]
  wire [5:0]   _fp_issue_unit_io_iss_uops_0_pc_lob;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_taken;	// @[fp-pipeline.scala:62:30]
  wire [19:0]  _fp_issue_unit_io_iss_uops_0_imm_packed;	// @[fp-pipeline.scala:62:30]
  wire [11:0]  _fp_issue_unit_io_iss_uops_0_csr_addr;	// @[fp-pipeline.scala:62:30]
  wire [5:0]   _fp_issue_unit_io_iss_uops_0_rob_idx;	// @[fp-pipeline.scala:62:30]
  wire [3:0]   _fp_issue_unit_io_iss_uops_0_ldq_idx;	// @[fp-pipeline.scala:62:30]
  wire [3:0]   _fp_issue_unit_io_iss_uops_0_stq_idx;	// @[fp-pipeline.scala:62:30]
  wire [1:0]   _fp_issue_unit_io_iss_uops_0_rxq_idx;	// @[fp-pipeline.scala:62:30]
  wire [6:0]   _fp_issue_unit_io_iss_uops_0_pdst;	// @[fp-pipeline.scala:62:30]
  wire [6:0]   _fp_issue_unit_io_iss_uops_0_prs1;	// @[fp-pipeline.scala:62:30]
  wire [6:0]   _fp_issue_unit_io_iss_uops_0_prs2;	// @[fp-pipeline.scala:62:30]
  wire [6:0]   _fp_issue_unit_io_iss_uops_0_prs3;	// @[fp-pipeline.scala:62:30]
  wire [4:0]   _fp_issue_unit_io_iss_uops_0_ppred;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_prs1_busy;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_prs2_busy;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_prs3_busy;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_ppred_busy;	// @[fp-pipeline.scala:62:30]
  wire [6:0]   _fp_issue_unit_io_iss_uops_0_stale_pdst;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_exception;	// @[fp-pipeline.scala:62:30]
  wire [63:0]  _fp_issue_unit_io_iss_uops_0_exc_cause;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_bypassable;	// @[fp-pipeline.scala:62:30]
  wire [4:0]   _fp_issue_unit_io_iss_uops_0_mem_cmd;	// @[fp-pipeline.scala:62:30]
  wire [1:0]   _fp_issue_unit_io_iss_uops_0_mem_size;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_mem_signed;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_fence;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_fencei;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_amo;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_uses_ldq;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_uses_stq;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_sys_pc2epc;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_is_unique;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_flush_on_commit;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_ldst_is_rs1;	// @[fp-pipeline.scala:62:30]
  wire [5:0]   _fp_issue_unit_io_iss_uops_0_ldst;	// @[fp-pipeline.scala:62:30]
  wire [5:0]   _fp_issue_unit_io_iss_uops_0_lrs1;	// @[fp-pipeline.scala:62:30]
  wire [5:0]   _fp_issue_unit_io_iss_uops_0_lrs2;	// @[fp-pipeline.scala:62:30]
  wire [5:0]   _fp_issue_unit_io_iss_uops_0_lrs3;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_ldst_val;	// @[fp-pipeline.scala:62:30]
  wire [1:0]   _fp_issue_unit_io_iss_uops_0_dst_rtype;	// @[fp-pipeline.scala:62:30]
  wire [1:0]   _fp_issue_unit_io_iss_uops_0_lrs1_rtype;	// @[fp-pipeline.scala:62:30]
  wire [1:0]   _fp_issue_unit_io_iss_uops_0_lrs2_rtype;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_frs3_en;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_fp_val;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_fp_single;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_xcpt_pf_if;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_xcpt_ae_if;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_xcpt_ma_if;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_bp_debug_if;	// @[fp-pipeline.scala:62:30]
  wire         _fp_issue_unit_io_iss_uops_0_bp_xcpt_if;	// @[fp-pipeline.scala:62:30]
  wire [1:0]   _fp_issue_unit_io_iss_uops_0_debug_fsrc;	// @[fp-pipeline.scala:62:30]
  wire [1:0]   _fp_issue_unit_io_iss_uops_0_debug_tsrc;	// @[fp-pipeline.scala:62:30]
  wire [9:0]   _fpiu_unit_io_fu_types;	// @[execution-units.scala:131:32]
  wire         _fpiu_unit_io_fresp_valid;	// @[execution-units.scala:131:32]
  wire [6:0]   _fpiu_unit_io_fresp_bits_uop_pdst;	// @[execution-units.scala:131:32]
  wire         _fpiu_unit_io_fresp_bits_uop_is_amo;	// @[execution-units.scala:131:32]
  wire         _fpiu_unit_io_fresp_bits_uop_uses_ldq;	// @[execution-units.scala:131:32]
  wire         _fpiu_unit_io_fresp_bits_uop_uses_stq;	// @[execution-units.scala:131:32]
  wire [1:0]   _fpiu_unit_io_fresp_bits_uop_dst_rtype;	// @[execution-units.scala:131:32]
  wire [64:0]  _fpiu_unit_io_fresp_bits_data;	// @[execution-units.scala:131:32]
  wire         _fpiu_unit_io_ll_iresp_valid;	// @[execution-units.scala:131:32]
  wire [6:0]   _fpiu_unit_io_ll_iresp_bits_uop_uopc;	// @[execution-units.scala:131:32]
  wire [5:0]   _fpiu_unit_io_ll_iresp_bits_uop_rob_idx;	// @[execution-units.scala:131:32]
  wire [64:0]  _fpiu_unit_io_ll_iresp_bits_data;	// @[execution-units.scala:131:32]
  reg  [9:0]   REG;	// @[fp-pipeline.scala:124:36]
  wire [63:0]  _GEN = (io_ll_wports_0_bits_uop_mem_size != 2'h2 ? 64'h0 : 64'hFFFFFFFF00000000) | io_ll_wports_0_bits_data[63:0];	// @[FPU.scala:425:23, fp-pipeline.scala:176:75, package.scala:33:76]
  wire         ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn = _GEN[62:52] == 11'h0;	// @[Bitwise.scala:77:12, FPU.scala:425:23, rawFloatFromFN.scala:47:23, :50:34]
  wire [5:0]   ll_wbarb_io_in_0_bits_data_rawIn_normDist = _GEN[51] ? 6'h0 : _GEN[50] ? 6'h1 : _GEN[49] ? 6'h2 : _GEN[48] ? 6'h3 : _GEN[47] ? 6'h4 : _GEN[46] ? 6'h5 : _GEN[45] ? 6'h6 : _GEN[44] ? 6'h7 : _GEN[43] ? 6'h8 : _GEN[42] ? 6'h9 : _GEN[41] ? 6'hA : _GEN[40] ? 6'hB : _GEN[39] ? 6'hC : _GEN[38] ? 6'hD : _GEN[37] ? 6'hE : _GEN[36] ? 6'hF : _GEN[35] ? 6'h10 : _GEN[34] ? 6'h11 : _GEN[33] ? 6'h12 : _GEN[32] ? 6'h13 : _GEN[31] ? 6'h14 : _GEN[30] ? 6'h15 : _GEN[29] ? 6'h16 : _GEN[28] ? 6'h17 : _GEN[27] ? 6'h18 : _GEN[26] ? 6'h19 : _GEN[25] ? 6'h1A : _GEN[24] ? 6'h1B : _GEN[23] ? 6'h1C : _GEN[22] ? 6'h1D : _GEN[21] ? 6'h1E : _GEN[20] ? 6'h1F : _GEN[19] ? 6'h20 : _GEN[18] ? 6'h21 : _GEN[17] ? 6'h22 : _GEN[16] ? 6'h23 : _GEN[15] ? 6'h24 : _GEN[14] ? 6'h25 : _GEN[13] ? 6'h26 : _GEN[12] ? 6'h27 : _GEN[11] ? 6'h28 : _GEN[10] ? 6'h29 : _GEN[9] ? 6'h2A : _GEN[8] ? 6'h2B : _GEN[7] ? 6'h2C : _GEN[6] ? 6'h2D : _GEN[5] ? 6'h2E : _GEN[4] ? 6'h2F : _GEN[3] ? 6'h30 : _GEN[2] ? 6'h31 : {5'h19, ~(_GEN[1])};	// @[FPU.scala:425:23, Mux.scala:47:70, primitives.scala:92:52, rawFloatFromFN.scala:48:25]
  wire [114:0] _ll_wbarb_io_in_0_bits_data_rawIn_subnormFract_T = {63'h0, _GEN[51:0]} << ll_wbarb_io_in_0_bits_data_rawIn_normDist;	// @[FPU.scala:425:23, Mux.scala:47:70, rawFloatFromFN.scala:48:25, :54:36]
  wire [11:0]  ll_wbarb_io_in_0_bits_data_rawIn_adjustedExp = (ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn ? {6'h3F, ~ll_wbarb_io_in_0_bits_data_rawIn_normDist} : {1'h0, _GEN[62:52]}) + {10'h100, ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// @[FPU.scala:425:23, Mux.scala:47:70, rawFloatFromFN.scala:47:23, :50:34, :56:16, :57:26, :59:15, :60:27, regfile.scala:57:61]
  wire [51:0]  _ll_wbarb_io_in_0_bits_data_rawIn_out_sig_T_1 = ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn ? {_ll_wbarb_io_in_0_bits_data_rawIn_subnormFract_T[50:0], 1'h0} : _GEN[51:0];	// @[FPU.scala:425:23, rawFloatFromFN.scala:48:25, :50:34, :54:{36,47,64}, :72:42]
  wire [2:0]   _ll_wbarb_io_in_0_bits_data_T_7 = (ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn & ~(|(_GEN[51:0])) ? 3'h0 : ll_wbarb_io_in_0_bits_data_rawIn_adjustedExp[11:9]) | {2'h0, (&(ll_wbarb_io_in_0_bits_data_rawIn_adjustedExp[11:10])) & (|(_GEN[51:0]))};	// @[FPU.scala:425:23, rawFloatFromFN.scala:48:25, :50:34, :51:38, :59:15, :62:34, :63:{37,62}, :66:33, recFNFromFN.scala:48:{16,53,79}]
  wire         ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn_1 = _GEN[30:23] == 8'h0;	// @[FPU.scala:425:23, rawFloatFromFN.scala:47:23, :50:34]
  wire [4:0]   ll_wbarb_io_in_0_bits_data_rawIn_normDist_1 = _GEN[22] ? 5'h0 : _GEN[21] ? 5'h1 : _GEN[20] ? 5'h2 : _GEN[19] ? 5'h3 : _GEN[18] ? 5'h4 : _GEN[17] ? 5'h5 : _GEN[16] ? 5'h6 : _GEN[15] ? 5'h7 : _GEN[14] ? 5'h8 : _GEN[13] ? 5'h9 : _GEN[12] ? 5'hA : _GEN[11] ? 5'hB : _GEN[10] ? 5'hC : _GEN[9] ? 5'hD : _GEN[8] ? 5'hE : _GEN[7] ? 5'hF : _GEN[6] ? 5'h10 : _GEN[5] ? 5'h11 : _GEN[4] ? 5'h12 : _GEN[3] ? 5'h13 : _GEN[2] ? 5'h14 : _GEN[1] ? 5'h15 : 5'h16;	// @[FPU.scala:425:23, Mux.scala:47:70, primitives.scala:92:52, rawFloatFromFN.scala:48:25]
  wire [53:0]  _ll_wbarb_io_in_0_bits_data_rawIn_subnormFract_T_2 = {31'h0, _GEN[22:0]} << ll_wbarb_io_in_0_bits_data_rawIn_normDist_1;	// @[FPU.scala:425:23, Mux.scala:47:70, rawFloatFromFN.scala:48:25, :54:36]
  wire [8:0]   ll_wbarb_io_in_0_bits_data_rawIn_adjustedExp_1 = (ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn_1 ? {4'hF, ~ll_wbarb_io_in_0_bits_data_rawIn_normDist_1} : {1'h0, _GEN[30:23]}) + {7'h20, ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn_1 ? 2'h2 : 2'h1};	// @[FPU.scala:425:23, Mux.scala:47:70, rawFloatFromFN.scala:47:23, :50:34, :56:16, :57:26, :59:15, :60:27, regfile.scala:57:61]
  wire [2:0]   _ll_wbarb_io_in_0_bits_data_T_14 = (ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn_1 & ~(|(_GEN[22:0])) ? 3'h0 : ll_wbarb_io_in_0_bits_data_rawIn_adjustedExp_1[8:6]) | {2'h0, (&(ll_wbarb_io_in_0_bits_data_rawIn_adjustedExp_1[8:7])) & (|(_GEN[22:0]))};	// @[FPU.scala:425:23, rawFloatFromFN.scala:48:25, :50:34, :51:38, :59:15, :62:34, :63:{37,62}, :66:33, recFNFromFN.scala:48:{16,53,79}]
  reg          fregfile_io_write_ports_0_REG_valid;	// @[fp-pipeline.scala:185:40]
  reg  [5:0]   fregfile_io_write_ports_0_REG_bits_addr;	// @[fp-pipeline.scala:185:40]
  reg  [64:0]  fregfile_io_write_ports_0_REG_bits_data;	// @[fp-pipeline.scala:185:40]
  wire         _T_15 = _fpiu_unit_io_fresp_bits_uop_dst_rtype != 2'h2;	// @[execution-units.scala:131:32, micro-op.scala:149:36]
  wire         fpiu_is_sdq = _fpiu_unit_io_ll_iresp_bits_uop_uopc == 7'h2;	// @[execution-units.scala:131:32, fp-pipeline.scala:214:57]
  wire         _io_to_sdq_valid_T = _fpu_exe_unit_io_ll_iresp_ready_T & _fpiu_unit_io_ll_iresp_valid;	// @[Decoupled.scala:51:35, execution-units.scala:131:32, fp-pipeline.scala:219:50]
  assign _fpu_exe_unit_io_ll_iresp_ready_T = io_to_sdq_ready & io_to_int_ready;	// @[fp-pipeline.scala:219:50]
  wire         _io_wakeups_1_valid_output = _fpiu_unit_io_fresp_valid & _fpiu_unit_io_fresp_bits_uop_dst_rtype == 2'h1;	// @[execution-units.scala:131:32, fp-pipeline.scala:243:{37,57}, regfile.scala:57:61]
  wire         io_debug_wb_wdata_0_unrecoded_rawIn_isInf = (&(_ll_wbarb_io_out_bits_data[63:62])) & ~(_ll_wbarb_io_out_bits_data[61]);	// @[fp-pipeline.scala:170:24, rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:41, :56:{33,36}]
  wire         io_debug_wb_wdata_0_unrecoded_isSubnormal = $signed({1'h0, _ll_wbarb_io_out_bits_data[63:52]}) < 13'sh402;	// @[fNFromRecFN.scala:50:39, fp-pipeline.scala:170:24, rawFloatFromRecFN.scala:50:21, :59:27]
  wire [52:0]  _io_debug_wb_wdata_0_unrecoded_denormFract_T_1 = {1'h0, |(_ll_wbarb_io_out_bits_data[63:61]), _ll_wbarb_io_out_bits_data[51:1]} >> 6'h1 - _ll_wbarb_io_out_bits_data[57:52];	// @[Mux.scala:47:70, fNFromRecFN.scala:51:{39,51}, :52:{38,42}, fp-pipeline.scala:170:24, rawFloatFromRecFN.scala:50:21, :51:{29,54}]
  wire [51:0]  io_debug_wb_wdata_0_unrecoded_fractOut = io_debug_wb_wdata_0_unrecoded_isSubnormal ? _io_debug_wb_wdata_0_unrecoded_denormFract_T_1[51:0] : io_debug_wb_wdata_0_unrecoded_rawIn_isInf ? 52'h0 : _ll_wbarb_io_out_bits_data[51:0];	// @[fNFromRecFN.scala:50:39, :52:{42,60}, :61:16, :63:20, fp-pipeline.scala:170:24, rawFloatFromRecFN.scala:56:33, :60:51]
  wire [1:0]   _io_debug_wb_wdata_0_prevUnrecoded_rawIn_isSpecial_T = {_ll_wbarb_io_out_bits_data[52], _ll_wbarb_io_out_bits_data[30]};	// @[FPU.scala:437:10, fp-pipeline.scala:170:24, rawFloatFromRecFN.scala:50:21, :52:29]
  wire         io_debug_wb_wdata_0_prevUnrecoded_rawIn_isInf = (&_io_debug_wb_wdata_0_prevUnrecoded_rawIn_isSpecial_T) & ~(_ll_wbarb_io_out_bits_data[29]);	// @[fp-pipeline.scala:170:24, rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:41, :56:{33,36}]
  wire         io_debug_wb_wdata_0_prevUnrecoded_isSubnormal = $signed({1'h0, _ll_wbarb_io_out_bits_data[52], _ll_wbarb_io_out_bits_data[30:23]}) < 10'sh82;	// @[FPU.scala:437:10, fNFromRecFN.scala:50:39, fp-pipeline.scala:170:24, rawFloatFromRecFN.scala:50:21, :59:27]
  wire [23:0]  _io_debug_wb_wdata_0_prevUnrecoded_denormFract_T_1 = {1'h0, |{_ll_wbarb_io_out_bits_data[52], _ll_wbarb_io_out_bits_data[30:29]}, _ll_wbarb_io_out_bits_data[22:1]} >> 5'h1 - _ll_wbarb_io_out_bits_data[27:23];	// @[FPU.scala:437:10, Mux.scala:47:70, fNFromRecFN.scala:51:{39,51}, :52:{38,42}, fp-pipeline.scala:170:24, rawFloatFromRecFN.scala:50:21, :51:{29,54}]
  wire         io_debug_wb_wdata_1_unrecoded_rawIn_isInf = (&(_fpiu_unit_io_fresp_bits_data[63:62])) & ~(_fpiu_unit_io_fresp_bits_data[61]);	// @[execution-units.scala:131:32, rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:41, :56:{33,36}]
  wire         io_debug_wb_wdata_1_unrecoded_isSubnormal = $signed({1'h0, _fpiu_unit_io_fresp_bits_data[63:52]}) < 13'sh402;	// @[execution-units.scala:131:32, fNFromRecFN.scala:50:39, rawFloatFromRecFN.scala:50:21, :59:27]
  wire [52:0]  _io_debug_wb_wdata_1_unrecoded_denormFract_T_1 = {1'h0, |(_fpiu_unit_io_fresp_bits_data[63:61]), _fpiu_unit_io_fresp_bits_data[51:1]} >> 6'h1 - _fpiu_unit_io_fresp_bits_data[57:52];	// @[Mux.scala:47:70, execution-units.scala:131:32, fNFromRecFN.scala:51:{39,51}, :52:{38,42}, rawFloatFromRecFN.scala:50:21, :51:{29,54}]
  wire [51:0]  io_debug_wb_wdata_1_unrecoded_fractOut = io_debug_wb_wdata_1_unrecoded_isSubnormal ? _io_debug_wb_wdata_1_unrecoded_denormFract_T_1[51:0] : io_debug_wb_wdata_1_unrecoded_rawIn_isInf ? 52'h0 : _fpiu_unit_io_fresp_bits_data[51:0];	// @[execution-units.scala:131:32, fNFromRecFN.scala:50:39, :52:{42,60}, :61:16, :63:20, rawFloatFromRecFN.scala:56:33, :60:51]
  wire [1:0]   _io_debug_wb_wdata_1_prevUnrecoded_rawIn_isSpecial_T = {_fpiu_unit_io_fresp_bits_data[52], _fpiu_unit_io_fresp_bits_data[30]};	// @[FPU.scala:437:10, execution-units.scala:131:32, rawFloatFromRecFN.scala:50:21, :52:29]
  wire         io_debug_wb_wdata_1_prevUnrecoded_rawIn_isInf = (&_io_debug_wb_wdata_1_prevUnrecoded_rawIn_isSpecial_T) & ~(_fpiu_unit_io_fresp_bits_data[29]);	// @[execution-units.scala:131:32, rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:41, :56:{33,36}]
  wire         io_debug_wb_wdata_1_prevUnrecoded_isSubnormal = $signed({1'h0, _fpiu_unit_io_fresp_bits_data[52], _fpiu_unit_io_fresp_bits_data[30:23]}) < 10'sh82;	// @[FPU.scala:437:10, execution-units.scala:131:32, fNFromRecFN.scala:50:39, rawFloatFromRecFN.scala:50:21, :59:27]
  wire [23:0]  _io_debug_wb_wdata_1_prevUnrecoded_denormFract_T_1 = {1'h0, |{_fpiu_unit_io_fresp_bits_data[52], _fpiu_unit_io_fresp_bits_data[30:29]}, _fpiu_unit_io_fresp_bits_data[22:1]} >> 5'h1 - _fpiu_unit_io_fresp_bits_data[27:23];	// @[FPU.scala:437:10, Mux.scala:47:70, execution-units.scala:131:32, fNFromRecFN.scala:51:{39,51}, :52:{38,42}, rawFloatFromRecFN.scala:50:21, :51:{29,54}]
  always @(posedge clock) begin
    REG <= {2'h3, ~(_fp_issue_unit_io_iss_valids_0 & _fp_issue_unit_io_iss_uops_0_fu_code[7]), 7'h7F};	// @[fp-pipeline.scala:62:30, :123:39, :124:{36,37,41}, micro-op.scala:154:40, rawFloatFromFN.scala:63:62]
    fregfile_io_write_ports_0_REG_valid <= _ll_wbarb_io_out_valid & _ll_wbarb_io_out_bits_uop_dst_rtype == 2'h1;	// @[fp-pipeline.scala:170:24, :185:40, regfile.scala:57:{35,61}]
    fregfile_io_write_ports_0_REG_bits_addr <= _ll_wbarb_io_out_bits_uop_pdst[5:0];	// @[fp-pipeline.scala:170:24, :185:40, regfile.scala:58:22]
    fregfile_io_write_ports_0_REG_bits_data <= _ll_wbarb_io_out_bits_data;	// @[fp-pipeline.scala:170:24, :185:40]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[fp-pipeline.scala:187:10]
      if (~reset & ~_ll_wbarb_io_in_0_ready) begin	// @[fp-pipeline.scala:170:24, :187:10]
        if (`ASSERT_VERBOSE_COND_)	// @[fp-pipeline.scala:187:10]
          $error("Assertion failed\n    at fp-pipeline.scala:187 assert (ll_wbarb.io.in(0).ready) // never backpressure the memory unit.\n");	// @[fp-pipeline.scala:187:10]
        if (`STOP_COND_)	// @[fp-pipeline.scala:187:10]
          $fatal;	// @[fp-pipeline.scala:187:10]
      end
      if (io_from_int_valid & ~reset & ~(io_from_int_bits_uop_dst_rtype != 2'h2 & io_from_int_bits_uop_dst_rtype == 2'h1)) begin	// @[fp-pipeline.scala:188:{35,62,94}, micro-op.scala:149:36, regfile.scala:57:61]
        if (`ASSERT_VERBOSE_COND_)	// @[fp-pipeline.scala:188:35]
          $error("Assertion failed\n    at fp-pipeline.scala:188 when (ifpu_resp.valid) { assert (ifpu_resp.bits.uop.rf_wen && ifpu_resp.bits.uop.dst_rtype === RT_FLT) }\n");	// @[fp-pipeline.scala:188:35]
        if (`STOP_COND_)	// @[fp-pipeline.scala:188:35]
          $fatal;	// @[fp-pipeline.scala:188:35]
      end
      if (_fpiu_unit_io_fresp_valid & ~reset & ~_T_15) begin	// @[execution-units.scala:131:32, fp-pipeline.scala:205:15, micro-op.scala:149:36]
        if (`ASSERT_VERBOSE_COND_)	// @[fp-pipeline.scala:205:15]
          $error("Assertion failed: rf_wen must be high here\n    at fp-pipeline.scala:205 assert(eu.io.fresp.bits.uop.rf_wen, \"rf_wen must be high here\")\n");	// @[fp-pipeline.scala:205:15]
        if (`STOP_COND_)	// @[fp-pipeline.scala:205:15]
          $fatal;	// @[fp-pipeline.scala:205:15]
      end
      if (_fpiu_unit_io_fresp_valid & ~reset & _fpiu_unit_io_fresp_bits_uop_dst_rtype != 2'h1) begin	// @[execution-units.scala:131:32, fp-pipeline.scala:206:{15,47}, regfile.scala:57:61]
        if (`ASSERT_VERBOSE_COND_)	// @[fp-pipeline.scala:206:15]
          $error("Assertion failed: wb type must be FLT for fpu\n    at fp-pipeline.scala:206 assert(eu.io.fresp.bits.uop.dst_rtype === RT_FLT, \"wb type must be FLT for fpu\")\n");	// @[fp-pipeline.scala:206:15]
        if (`STOP_COND_)	// @[fp-pipeline.scala:206:15]
          $fatal;	// @[fp-pipeline.scala:206:15]
      end
      if (~reset & _fpiu_unit_io_fresp_valid & _fpiu_unit_io_fresp_bits_uop_uses_ldq) begin	// @[execution-units.scala:131:32, fp-pipeline.scala:248:13]
        if (`ASSERT_VERBOSE_COND_)	// @[fp-pipeline.scala:248:13]
          $error("Assertion failed\n    at fp-pipeline.scala:248 assert(!(exe_resp.valid && wb_uop.uses_ldq))\n");	// @[fp-pipeline.scala:248:13]
        if (`STOP_COND_)	// @[fp-pipeline.scala:248:13]
          $fatal;	// @[fp-pipeline.scala:248:13]
      end
      if (~reset & _fpiu_unit_io_fresp_valid & _fpiu_unit_io_fresp_bits_uop_uses_stq) begin	// @[execution-units.scala:131:32, fp-pipeline.scala:249:13]
        if (`ASSERT_VERBOSE_COND_)	// @[fp-pipeline.scala:249:13]
          $error("Assertion failed\n    at fp-pipeline.scala:249 assert(!(exe_resp.valid && wb_uop.uses_stq))\n");	// @[fp-pipeline.scala:249:13]
        if (`STOP_COND_)	// @[fp-pipeline.scala:249:13]
          $fatal;	// @[fp-pipeline.scala:249:13]
      end
      if (~reset & _fpiu_unit_io_fresp_valid & _fpiu_unit_io_fresp_bits_uop_is_amo) begin	// @[execution-units.scala:131:32, fp-pipeline.scala:250:13]
        if (`ASSERT_VERBOSE_COND_)	// @[fp-pipeline.scala:250:13]
          $error("Assertion failed\n    at fp-pipeline.scala:250 assert(!(exe_resp.valid && wb_uop.is_amo))\n");	// @[fp-pipeline.scala:250:13]
        if (`STOP_COND_)	// @[fp-pipeline.scala:250:13]
          $fatal;	// @[fp-pipeline.scala:250:13]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        REG = _RANDOM_0[9:0];	// @[fp-pipeline.scala:124:36]
        fregfile_io_write_ports_0_REG_valid = _RANDOM_0[10];	// @[fp-pipeline.scala:124:36, :185:40]
        fregfile_io_write_ports_0_REG_bits_addr = _RANDOM_0[16:11];	// @[fp-pipeline.scala:124:36, :185:40]
        fregfile_io_write_ports_0_REG_bits_data = {_RANDOM_0[31:17], _RANDOM_1, _RANDOM_2[17:0]};	// @[fp-pipeline.scala:124:36, :185:40]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  FPUExeUnit_boom fpiu_unit (	// @[execution-units.scala:131:32]
    .clock                                 (clock),
    .reset                                 (reset),
    .io_req_valid                          (_fregister_read_io_exe_reqs_0_valid),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_uopc                  (_fregister_read_io_exe_reqs_0_bits_uop_uopc),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_inst                  (_fregister_read_io_exe_reqs_0_bits_uop_inst),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_debug_inst            (_fregister_read_io_exe_reqs_0_bits_uop_debug_inst),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_is_rvc                (_fregister_read_io_exe_reqs_0_bits_uop_is_rvc),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_debug_pc              (_fregister_read_io_exe_reqs_0_bits_uop_debug_pc),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_iq_type               (_fregister_read_io_exe_reqs_0_bits_uop_iq_type),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_fu_code               (_fregister_read_io_exe_reqs_0_bits_uop_fu_code),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_br_type          (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_br_type),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_op1_sel          (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_op1_sel),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_op2_sel          (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_op2_sel),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_imm_sel          (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_imm_sel),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_op_fcn           (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_op_fcn),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_fcn_dw           (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_fcn_dw),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_csr_cmd          (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_csr_cmd),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_is_load          (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_is_load),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_is_sta           (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_is_sta),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ctrl_is_std           (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_is_std),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_iw_state              (_fregister_read_io_exe_reqs_0_bits_uop_iw_state),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_iw_p1_poisoned        (1'h0),
    .io_req_bits_uop_iw_p2_poisoned        (1'h0),
    .io_req_bits_uop_is_br                 (_fregister_read_io_exe_reqs_0_bits_uop_is_br),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_is_jalr               (_fregister_read_io_exe_reqs_0_bits_uop_is_jalr),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_is_jal                (_fregister_read_io_exe_reqs_0_bits_uop_is_jal),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_is_sfb                (_fregister_read_io_exe_reqs_0_bits_uop_is_sfb),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_br_mask               (_fregister_read_io_exe_reqs_0_bits_uop_br_mask),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_br_tag                (_fregister_read_io_exe_reqs_0_bits_uop_br_tag),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ftq_idx               (_fregister_read_io_exe_reqs_0_bits_uop_ftq_idx),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_edge_inst             (_fregister_read_io_exe_reqs_0_bits_uop_edge_inst),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_pc_lob                (_fregister_read_io_exe_reqs_0_bits_uop_pc_lob),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_taken                 (_fregister_read_io_exe_reqs_0_bits_uop_taken),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_imm_packed            (_fregister_read_io_exe_reqs_0_bits_uop_imm_packed),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_csr_addr              (_fregister_read_io_exe_reqs_0_bits_uop_csr_addr),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_rob_idx               (_fregister_read_io_exe_reqs_0_bits_uop_rob_idx),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ldq_idx               (_fregister_read_io_exe_reqs_0_bits_uop_ldq_idx),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_stq_idx               (_fregister_read_io_exe_reqs_0_bits_uop_stq_idx),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_rxq_idx               (_fregister_read_io_exe_reqs_0_bits_uop_rxq_idx),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_pdst                  (_fregister_read_io_exe_reqs_0_bits_uop_pdst),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_prs1                  (_fregister_read_io_exe_reqs_0_bits_uop_prs1),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_prs2                  (_fregister_read_io_exe_reqs_0_bits_uop_prs2),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_prs3                  (_fregister_read_io_exe_reqs_0_bits_uop_prs3),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ppred                 (_fregister_read_io_exe_reqs_0_bits_uop_ppred),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_prs1_busy             (_fregister_read_io_exe_reqs_0_bits_uop_prs1_busy),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_prs2_busy             (_fregister_read_io_exe_reqs_0_bits_uop_prs2_busy),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_prs3_busy             (_fregister_read_io_exe_reqs_0_bits_uop_prs3_busy),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ppred_busy            (_fregister_read_io_exe_reqs_0_bits_uop_ppred_busy),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_stale_pdst            (_fregister_read_io_exe_reqs_0_bits_uop_stale_pdst),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_exception             (_fregister_read_io_exe_reqs_0_bits_uop_exception),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_exc_cause             (_fregister_read_io_exe_reqs_0_bits_uop_exc_cause),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_bypassable            (_fregister_read_io_exe_reqs_0_bits_uop_bypassable),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_mem_cmd               (_fregister_read_io_exe_reqs_0_bits_uop_mem_cmd),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_mem_size              (_fregister_read_io_exe_reqs_0_bits_uop_mem_size),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_mem_signed            (_fregister_read_io_exe_reqs_0_bits_uop_mem_signed),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_is_fence              (_fregister_read_io_exe_reqs_0_bits_uop_is_fence),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_is_fencei             (_fregister_read_io_exe_reqs_0_bits_uop_is_fencei),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_is_amo                (_fregister_read_io_exe_reqs_0_bits_uop_is_amo),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_uses_ldq              (_fregister_read_io_exe_reqs_0_bits_uop_uses_ldq),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_uses_stq              (_fregister_read_io_exe_reqs_0_bits_uop_uses_stq),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_is_sys_pc2epc         (_fregister_read_io_exe_reqs_0_bits_uop_is_sys_pc2epc),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_is_unique             (_fregister_read_io_exe_reqs_0_bits_uop_is_unique),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_flush_on_commit       (_fregister_read_io_exe_reqs_0_bits_uop_flush_on_commit),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ldst_is_rs1           (_fregister_read_io_exe_reqs_0_bits_uop_ldst_is_rs1),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ldst                  (_fregister_read_io_exe_reqs_0_bits_uop_ldst),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_lrs1                  (_fregister_read_io_exe_reqs_0_bits_uop_lrs1),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_lrs2                  (_fregister_read_io_exe_reqs_0_bits_uop_lrs2),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_lrs3                  (_fregister_read_io_exe_reqs_0_bits_uop_lrs3),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_ldst_val              (_fregister_read_io_exe_reqs_0_bits_uop_ldst_val),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_dst_rtype             (_fregister_read_io_exe_reqs_0_bits_uop_dst_rtype),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_lrs1_rtype            (_fregister_read_io_exe_reqs_0_bits_uop_lrs1_rtype),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_lrs2_rtype            (_fregister_read_io_exe_reqs_0_bits_uop_lrs2_rtype),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_frs3_en               (_fregister_read_io_exe_reqs_0_bits_uop_frs3_en),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_fp_val                (_fregister_read_io_exe_reqs_0_bits_uop_fp_val),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_fp_single             (_fregister_read_io_exe_reqs_0_bits_uop_fp_single),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_xcpt_pf_if            (_fregister_read_io_exe_reqs_0_bits_uop_xcpt_pf_if),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_xcpt_ae_if            (_fregister_read_io_exe_reqs_0_bits_uop_xcpt_ae_if),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_xcpt_ma_if            (_fregister_read_io_exe_reqs_0_bits_uop_xcpt_ma_if),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_bp_debug_if           (_fregister_read_io_exe_reqs_0_bits_uop_bp_debug_if),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_bp_xcpt_if            (_fregister_read_io_exe_reqs_0_bits_uop_bp_xcpt_if),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_debug_fsrc            (_fregister_read_io_exe_reqs_0_bits_uop_debug_fsrc),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_uop_debug_tsrc            (_fregister_read_io_exe_reqs_0_bits_uop_debug_tsrc),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_rs1_data                  (_fregister_read_io_exe_reqs_0_bits_rs1_data),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_rs2_data                  (_fregister_read_io_exe_reqs_0_bits_rs2_data),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_rs3_data                  (_fregister_read_io_exe_reqs_0_bits_rs3_data),	// @[fp-pipeline.scala:73:30]
    .io_req_bits_kill                      (io_flush_pipeline),
    .io_ll_iresp_ready                     (_fpu_exe_unit_io_ll_iresp_ready_T),	// @[fp-pipeline.scala:219:50]
    .io_brupdate_b1_resolve_mask           (io_brupdate_b1_resolve_mask),
    .io_brupdate_b1_mispredict_mask        (io_brupdate_b1_mispredict_mask),
    .io_fcsr_rm                            (io_fcsr_rm),
    .io_fu_types                           (_fpiu_unit_io_fu_types),
    .io_fresp_valid                        (_fpiu_unit_io_fresp_valid),
    .io_fresp_bits_uop_rob_idx             (io_wakeups_1_bits_uop_rob_idx),
    .io_fresp_bits_uop_pdst                (_fpiu_unit_io_fresp_bits_uop_pdst),
    .io_fresp_bits_uop_is_amo              (_fpiu_unit_io_fresp_bits_uop_is_amo),
    .io_fresp_bits_uop_uses_ldq            (_fpiu_unit_io_fresp_bits_uop_uses_ldq),
    .io_fresp_bits_uop_uses_stq            (_fpiu_unit_io_fresp_bits_uop_uses_stq),
    .io_fresp_bits_uop_dst_rtype           (_fpiu_unit_io_fresp_bits_uop_dst_rtype),
    .io_fresp_bits_uop_fp_val              (io_wakeups_1_bits_uop_fp_val),
    .io_fresp_bits_data                    (_fpiu_unit_io_fresp_bits_data),
    .io_fresp_bits_fflags_valid            (io_wakeups_1_bits_fflags_valid),
    .io_fresp_bits_fflags_bits_uop_rob_idx (io_wakeups_1_bits_fflags_bits_uop_rob_idx),
    .io_fresp_bits_fflags_bits_flags       (io_wakeups_1_bits_fflags_bits_flags),
    .io_ll_iresp_valid                     (_fpiu_unit_io_ll_iresp_valid),
    .io_ll_iresp_bits_uop_uopc             (_fpiu_unit_io_ll_iresp_bits_uop_uopc),
    .io_ll_iresp_bits_uop_br_mask          (io_to_sdq_bits_uop_br_mask),
    .io_ll_iresp_bits_uop_rob_idx          (_fpiu_unit_io_ll_iresp_bits_uop_rob_idx),
    .io_ll_iresp_bits_uop_stq_idx          (io_to_sdq_bits_uop_stq_idx),
    .io_ll_iresp_bits_uop_pdst             (io_to_int_bits_uop_pdst),
    .io_ll_iresp_bits_uop_is_amo           (io_to_int_bits_uop_is_amo),
    .io_ll_iresp_bits_uop_uses_stq         (io_to_int_bits_uop_uses_stq),
    .io_ll_iresp_bits_uop_dst_rtype        (io_to_int_bits_uop_dst_rtype),
    .io_ll_iresp_bits_data                 (_fpiu_unit_io_ll_iresp_bits_data),
    .io_ll_iresp_bits_predicated           (io_to_int_bits_predicated)
  );
  IssueUnitCollapsing_boom fp_issue_unit (	// @[fp-pipeline.scala:62:30]
    .clock                              (clock),
    .reset                              (reset),
    .io_dis_uops_0_valid                (io_dis_uops_0_valid),
    .io_dis_uops_0_bits_uopc            (io_dis_uops_0_bits_uopc),
    .io_dis_uops_0_bits_inst            (io_dis_uops_0_bits_inst),
    .io_dis_uops_0_bits_debug_inst      (io_dis_uops_0_bits_debug_inst),
    .io_dis_uops_0_bits_is_rvc          (io_dis_uops_0_bits_is_rvc),
    .io_dis_uops_0_bits_debug_pc        (io_dis_uops_0_bits_debug_pc),
    .io_dis_uops_0_bits_iq_type         (io_dis_uops_0_bits_iq_type),
    .io_dis_uops_0_bits_fu_code         (io_dis_uops_0_bits_fu_code),
    .io_dis_uops_0_bits_is_br           (io_dis_uops_0_bits_is_br),
    .io_dis_uops_0_bits_is_jalr         (io_dis_uops_0_bits_is_jalr),
    .io_dis_uops_0_bits_is_jal          (io_dis_uops_0_bits_is_jal),
    .io_dis_uops_0_bits_is_sfb          (io_dis_uops_0_bits_is_sfb),
    .io_dis_uops_0_bits_br_mask         (io_dis_uops_0_bits_br_mask),
    .io_dis_uops_0_bits_br_tag          (io_dis_uops_0_bits_br_tag),
    .io_dis_uops_0_bits_ftq_idx         (io_dis_uops_0_bits_ftq_idx),
    .io_dis_uops_0_bits_edge_inst       (io_dis_uops_0_bits_edge_inst),
    .io_dis_uops_0_bits_pc_lob          (io_dis_uops_0_bits_pc_lob),
    .io_dis_uops_0_bits_taken           (io_dis_uops_0_bits_taken),
    .io_dis_uops_0_bits_imm_packed      (io_dis_uops_0_bits_imm_packed),
    .io_dis_uops_0_bits_csr_addr        (io_dis_uops_0_bits_csr_addr),
    .io_dis_uops_0_bits_rob_idx         (io_dis_uops_0_bits_rob_idx),
    .io_dis_uops_0_bits_ldq_idx         (io_dis_uops_0_bits_ldq_idx),
    .io_dis_uops_0_bits_stq_idx         (io_dis_uops_0_bits_stq_idx),
    .io_dis_uops_0_bits_rxq_idx         (io_dis_uops_0_bits_rxq_idx),
    .io_dis_uops_0_bits_pdst            (io_dis_uops_0_bits_pdst),
    .io_dis_uops_0_bits_prs1            (io_dis_uops_0_bits_prs1),
    .io_dis_uops_0_bits_prs2            (io_dis_uops_0_bits_prs2),
    .io_dis_uops_0_bits_prs3            (io_dis_uops_0_bits_prs3),
    .io_dis_uops_0_bits_prs1_busy       (io_dis_uops_0_bits_prs1_busy),
    .io_dis_uops_0_bits_prs2_busy       (io_dis_uops_0_bits_prs2_busy),
    .io_dis_uops_0_bits_prs3_busy       (io_dis_uops_0_bits_prs3_busy),
    .io_dis_uops_0_bits_stale_pdst      (io_dis_uops_0_bits_stale_pdst),
    .io_dis_uops_0_bits_exception       (io_dis_uops_0_bits_exception),
    .io_dis_uops_0_bits_exc_cause       (io_dis_uops_0_bits_exc_cause),
    .io_dis_uops_0_bits_bypassable      (io_dis_uops_0_bits_bypassable),
    .io_dis_uops_0_bits_mem_cmd         (io_dis_uops_0_bits_mem_cmd),
    .io_dis_uops_0_bits_mem_size        (io_dis_uops_0_bits_mem_size),
    .io_dis_uops_0_bits_mem_signed      (io_dis_uops_0_bits_mem_signed),
    .io_dis_uops_0_bits_is_fence        (io_dis_uops_0_bits_is_fence),
    .io_dis_uops_0_bits_is_fencei       (io_dis_uops_0_bits_is_fencei),
    .io_dis_uops_0_bits_is_amo          (io_dis_uops_0_bits_is_amo),
    .io_dis_uops_0_bits_uses_ldq        (io_dis_uops_0_bits_uses_ldq),
    .io_dis_uops_0_bits_uses_stq        (io_dis_uops_0_bits_uses_stq),
    .io_dis_uops_0_bits_is_sys_pc2epc   (io_dis_uops_0_bits_is_sys_pc2epc),
    .io_dis_uops_0_bits_is_unique       (io_dis_uops_0_bits_is_unique),
    .io_dis_uops_0_bits_flush_on_commit (io_dis_uops_0_bits_flush_on_commit),
    .io_dis_uops_0_bits_ldst_is_rs1     (io_dis_uops_0_bits_ldst_is_rs1),
    .io_dis_uops_0_bits_ldst            (io_dis_uops_0_bits_ldst),
    .io_dis_uops_0_bits_lrs1            (io_dis_uops_0_bits_lrs1),
    .io_dis_uops_0_bits_lrs2            (io_dis_uops_0_bits_lrs2),
    .io_dis_uops_0_bits_lrs3            (io_dis_uops_0_bits_lrs3),
    .io_dis_uops_0_bits_ldst_val        (io_dis_uops_0_bits_ldst_val),
    .io_dis_uops_0_bits_dst_rtype       (io_dis_uops_0_bits_dst_rtype),
    .io_dis_uops_0_bits_lrs1_rtype      (io_dis_uops_0_bits_lrs1_rtype),
    .io_dis_uops_0_bits_lrs2_rtype      (io_dis_uops_0_bits_lrs2_rtype),
    .io_dis_uops_0_bits_frs3_en         (io_dis_uops_0_bits_frs3_en),
    .io_dis_uops_0_bits_fp_val          (io_dis_uops_0_bits_fp_val),
    .io_dis_uops_0_bits_fp_single       (io_dis_uops_0_bits_fp_single),
    .io_dis_uops_0_bits_xcpt_pf_if      (io_dis_uops_0_bits_xcpt_pf_if),
    .io_dis_uops_0_bits_xcpt_ae_if      (io_dis_uops_0_bits_xcpt_ae_if),
    .io_dis_uops_0_bits_xcpt_ma_if      (io_dis_uops_0_bits_xcpt_ma_if),
    .io_dis_uops_0_bits_bp_debug_if     (io_dis_uops_0_bits_bp_debug_if),
    .io_dis_uops_0_bits_bp_xcpt_if      (io_dis_uops_0_bits_bp_xcpt_if),
    .io_dis_uops_0_bits_debug_fsrc      (io_dis_uops_0_bits_debug_fsrc),
    .io_dis_uops_0_bits_debug_tsrc      (io_dis_uops_0_bits_debug_tsrc),
    .io_dis_uops_1_valid                (io_dis_uops_1_valid),
    .io_dis_uops_1_bits_uopc            (io_dis_uops_1_bits_uopc),
    .io_dis_uops_1_bits_inst            (io_dis_uops_1_bits_inst),
    .io_dis_uops_1_bits_debug_inst      (io_dis_uops_1_bits_debug_inst),
    .io_dis_uops_1_bits_is_rvc          (io_dis_uops_1_bits_is_rvc),
    .io_dis_uops_1_bits_debug_pc        (io_dis_uops_1_bits_debug_pc),
    .io_dis_uops_1_bits_iq_type         (io_dis_uops_1_bits_iq_type),
    .io_dis_uops_1_bits_fu_code         (io_dis_uops_1_bits_fu_code),
    .io_dis_uops_1_bits_is_br           (io_dis_uops_1_bits_is_br),
    .io_dis_uops_1_bits_is_jalr         (io_dis_uops_1_bits_is_jalr),
    .io_dis_uops_1_bits_is_jal          (io_dis_uops_1_bits_is_jal),
    .io_dis_uops_1_bits_is_sfb          (io_dis_uops_1_bits_is_sfb),
    .io_dis_uops_1_bits_br_mask         (io_dis_uops_1_bits_br_mask),
    .io_dis_uops_1_bits_br_tag          (io_dis_uops_1_bits_br_tag),
    .io_dis_uops_1_bits_ftq_idx         (io_dis_uops_1_bits_ftq_idx),
    .io_dis_uops_1_bits_edge_inst       (io_dis_uops_1_bits_edge_inst),
    .io_dis_uops_1_bits_pc_lob          (io_dis_uops_1_bits_pc_lob),
    .io_dis_uops_1_bits_taken           (io_dis_uops_1_bits_taken),
    .io_dis_uops_1_bits_imm_packed      (io_dis_uops_1_bits_imm_packed),
    .io_dis_uops_1_bits_csr_addr        (io_dis_uops_1_bits_csr_addr),
    .io_dis_uops_1_bits_rob_idx         (io_dis_uops_1_bits_rob_idx),
    .io_dis_uops_1_bits_ldq_idx         (io_dis_uops_1_bits_ldq_idx),
    .io_dis_uops_1_bits_stq_idx         (io_dis_uops_1_bits_stq_idx),
    .io_dis_uops_1_bits_rxq_idx         (io_dis_uops_1_bits_rxq_idx),
    .io_dis_uops_1_bits_pdst            (io_dis_uops_1_bits_pdst),
    .io_dis_uops_1_bits_prs1            (io_dis_uops_1_bits_prs1),
    .io_dis_uops_1_bits_prs2            (io_dis_uops_1_bits_prs2),
    .io_dis_uops_1_bits_prs3            (io_dis_uops_1_bits_prs3),
    .io_dis_uops_1_bits_prs1_busy       (io_dis_uops_1_bits_prs1_busy),
    .io_dis_uops_1_bits_prs2_busy       (io_dis_uops_1_bits_prs2_busy),
    .io_dis_uops_1_bits_prs3_busy       (io_dis_uops_1_bits_prs3_busy),
    .io_dis_uops_1_bits_stale_pdst      (io_dis_uops_1_bits_stale_pdst),
    .io_dis_uops_1_bits_exception       (io_dis_uops_1_bits_exception),
    .io_dis_uops_1_bits_exc_cause       (io_dis_uops_1_bits_exc_cause),
    .io_dis_uops_1_bits_bypassable      (io_dis_uops_1_bits_bypassable),
    .io_dis_uops_1_bits_mem_cmd         (io_dis_uops_1_bits_mem_cmd),
    .io_dis_uops_1_bits_mem_size        (io_dis_uops_1_bits_mem_size),
    .io_dis_uops_1_bits_mem_signed      (io_dis_uops_1_bits_mem_signed),
    .io_dis_uops_1_bits_is_fence        (io_dis_uops_1_bits_is_fence),
    .io_dis_uops_1_bits_is_fencei       (io_dis_uops_1_bits_is_fencei),
    .io_dis_uops_1_bits_is_amo          (io_dis_uops_1_bits_is_amo),
    .io_dis_uops_1_bits_uses_ldq        (io_dis_uops_1_bits_uses_ldq),
    .io_dis_uops_1_bits_uses_stq        (io_dis_uops_1_bits_uses_stq),
    .io_dis_uops_1_bits_is_sys_pc2epc   (io_dis_uops_1_bits_is_sys_pc2epc),
    .io_dis_uops_1_bits_is_unique       (io_dis_uops_1_bits_is_unique),
    .io_dis_uops_1_bits_flush_on_commit (io_dis_uops_1_bits_flush_on_commit),
    .io_dis_uops_1_bits_ldst_is_rs1     (io_dis_uops_1_bits_ldst_is_rs1),
    .io_dis_uops_1_bits_ldst            (io_dis_uops_1_bits_ldst),
    .io_dis_uops_1_bits_lrs1            (io_dis_uops_1_bits_lrs1),
    .io_dis_uops_1_bits_lrs2            (io_dis_uops_1_bits_lrs2),
    .io_dis_uops_1_bits_lrs3            (io_dis_uops_1_bits_lrs3),
    .io_dis_uops_1_bits_ldst_val        (io_dis_uops_1_bits_ldst_val),
    .io_dis_uops_1_bits_dst_rtype       (io_dis_uops_1_bits_dst_rtype),
    .io_dis_uops_1_bits_lrs1_rtype      (io_dis_uops_1_bits_lrs1_rtype),
    .io_dis_uops_1_bits_lrs2_rtype      (io_dis_uops_1_bits_lrs2_rtype),
    .io_dis_uops_1_bits_frs3_en         (io_dis_uops_1_bits_frs3_en),
    .io_dis_uops_1_bits_fp_val          (io_dis_uops_1_bits_fp_val),
    .io_dis_uops_1_bits_fp_single       (io_dis_uops_1_bits_fp_single),
    .io_dis_uops_1_bits_xcpt_pf_if      (io_dis_uops_1_bits_xcpt_pf_if),
    .io_dis_uops_1_bits_xcpt_ae_if      (io_dis_uops_1_bits_xcpt_ae_if),
    .io_dis_uops_1_bits_xcpt_ma_if      (io_dis_uops_1_bits_xcpt_ma_if),
    .io_dis_uops_1_bits_bp_debug_if     (io_dis_uops_1_bits_bp_debug_if),
    .io_dis_uops_1_bits_bp_xcpt_if      (io_dis_uops_1_bits_bp_xcpt_if),
    .io_dis_uops_1_bits_debug_fsrc      (io_dis_uops_1_bits_debug_fsrc),
    .io_dis_uops_1_bits_debug_tsrc      (io_dis_uops_1_bits_debug_tsrc),
    .io_wakeup_ports_0_valid            (_ll_wbarb_io_out_valid),	// @[fp-pipeline.scala:170:24]
    .io_wakeup_ports_0_bits_pdst        (_ll_wbarb_io_out_bits_uop_pdst),	// @[fp-pipeline.scala:170:24]
    .io_wakeup_ports_1_valid            (_io_wakeups_1_valid_output),	// @[fp-pipeline.scala:243:37]
    .io_wakeup_ports_1_bits_pdst        (_fpiu_unit_io_fresp_bits_uop_pdst),	// @[execution-units.scala:131:32]
    .io_fu_types_0                      (_fpiu_unit_io_fu_types & REG),	// @[execution-units.scala:131:32, fp-pipeline.scala:124:{27,36}]
    .io_brupdate_b1_resolve_mask        (io_brupdate_b1_resolve_mask),
    .io_brupdate_b1_mispredict_mask     (io_brupdate_b1_mispredict_mask),
    .io_flush_pipeline                  (io_flush_pipeline),
    .io_dis_uops_0_ready                (io_dis_uops_0_ready),
    .io_dis_uops_1_ready                (io_dis_uops_1_ready),
    .io_iss_valids_0                    (_fp_issue_unit_io_iss_valids_0),
    .io_iss_uops_0_uopc                 (_fp_issue_unit_io_iss_uops_0_uopc),
    .io_iss_uops_0_inst                 (_fp_issue_unit_io_iss_uops_0_inst),
    .io_iss_uops_0_debug_inst           (_fp_issue_unit_io_iss_uops_0_debug_inst),
    .io_iss_uops_0_is_rvc               (_fp_issue_unit_io_iss_uops_0_is_rvc),
    .io_iss_uops_0_debug_pc             (_fp_issue_unit_io_iss_uops_0_debug_pc),
    .io_iss_uops_0_iq_type              (_fp_issue_unit_io_iss_uops_0_iq_type),
    .io_iss_uops_0_fu_code              (_fp_issue_unit_io_iss_uops_0_fu_code),
    .io_iss_uops_0_iw_state             (_fp_issue_unit_io_iss_uops_0_iw_state),
    .io_iss_uops_0_is_br                (_fp_issue_unit_io_iss_uops_0_is_br),
    .io_iss_uops_0_is_jalr              (_fp_issue_unit_io_iss_uops_0_is_jalr),
    .io_iss_uops_0_is_jal               (_fp_issue_unit_io_iss_uops_0_is_jal),
    .io_iss_uops_0_is_sfb               (_fp_issue_unit_io_iss_uops_0_is_sfb),
    .io_iss_uops_0_br_mask              (_fp_issue_unit_io_iss_uops_0_br_mask),
    .io_iss_uops_0_br_tag               (_fp_issue_unit_io_iss_uops_0_br_tag),
    .io_iss_uops_0_ftq_idx              (_fp_issue_unit_io_iss_uops_0_ftq_idx),
    .io_iss_uops_0_edge_inst            (_fp_issue_unit_io_iss_uops_0_edge_inst),
    .io_iss_uops_0_pc_lob               (_fp_issue_unit_io_iss_uops_0_pc_lob),
    .io_iss_uops_0_taken                (_fp_issue_unit_io_iss_uops_0_taken),
    .io_iss_uops_0_imm_packed           (_fp_issue_unit_io_iss_uops_0_imm_packed),
    .io_iss_uops_0_csr_addr             (_fp_issue_unit_io_iss_uops_0_csr_addr),
    .io_iss_uops_0_rob_idx              (_fp_issue_unit_io_iss_uops_0_rob_idx),
    .io_iss_uops_0_ldq_idx              (_fp_issue_unit_io_iss_uops_0_ldq_idx),
    .io_iss_uops_0_stq_idx              (_fp_issue_unit_io_iss_uops_0_stq_idx),
    .io_iss_uops_0_rxq_idx              (_fp_issue_unit_io_iss_uops_0_rxq_idx),
    .io_iss_uops_0_pdst                 (_fp_issue_unit_io_iss_uops_0_pdst),
    .io_iss_uops_0_prs1                 (_fp_issue_unit_io_iss_uops_0_prs1),
    .io_iss_uops_0_prs2                 (_fp_issue_unit_io_iss_uops_0_prs2),
    .io_iss_uops_0_prs3                 (_fp_issue_unit_io_iss_uops_0_prs3),
    .io_iss_uops_0_ppred                (_fp_issue_unit_io_iss_uops_0_ppred),
    .io_iss_uops_0_prs1_busy            (_fp_issue_unit_io_iss_uops_0_prs1_busy),
    .io_iss_uops_0_prs2_busy            (_fp_issue_unit_io_iss_uops_0_prs2_busy),
    .io_iss_uops_0_prs3_busy            (_fp_issue_unit_io_iss_uops_0_prs3_busy),
    .io_iss_uops_0_ppred_busy           (_fp_issue_unit_io_iss_uops_0_ppred_busy),
    .io_iss_uops_0_stale_pdst           (_fp_issue_unit_io_iss_uops_0_stale_pdst),
    .io_iss_uops_0_exception            (_fp_issue_unit_io_iss_uops_0_exception),
    .io_iss_uops_0_exc_cause            (_fp_issue_unit_io_iss_uops_0_exc_cause),
    .io_iss_uops_0_bypassable           (_fp_issue_unit_io_iss_uops_0_bypassable),
    .io_iss_uops_0_mem_cmd              (_fp_issue_unit_io_iss_uops_0_mem_cmd),
    .io_iss_uops_0_mem_size             (_fp_issue_unit_io_iss_uops_0_mem_size),
    .io_iss_uops_0_mem_signed           (_fp_issue_unit_io_iss_uops_0_mem_signed),
    .io_iss_uops_0_is_fence             (_fp_issue_unit_io_iss_uops_0_is_fence),
    .io_iss_uops_0_is_fencei            (_fp_issue_unit_io_iss_uops_0_is_fencei),
    .io_iss_uops_0_is_amo               (_fp_issue_unit_io_iss_uops_0_is_amo),
    .io_iss_uops_0_uses_ldq             (_fp_issue_unit_io_iss_uops_0_uses_ldq),
    .io_iss_uops_0_uses_stq             (_fp_issue_unit_io_iss_uops_0_uses_stq),
    .io_iss_uops_0_is_sys_pc2epc        (_fp_issue_unit_io_iss_uops_0_is_sys_pc2epc),
    .io_iss_uops_0_is_unique            (_fp_issue_unit_io_iss_uops_0_is_unique),
    .io_iss_uops_0_flush_on_commit      (_fp_issue_unit_io_iss_uops_0_flush_on_commit),
    .io_iss_uops_0_ldst_is_rs1          (_fp_issue_unit_io_iss_uops_0_ldst_is_rs1),
    .io_iss_uops_0_ldst                 (_fp_issue_unit_io_iss_uops_0_ldst),
    .io_iss_uops_0_lrs1                 (_fp_issue_unit_io_iss_uops_0_lrs1),
    .io_iss_uops_0_lrs2                 (_fp_issue_unit_io_iss_uops_0_lrs2),
    .io_iss_uops_0_lrs3                 (_fp_issue_unit_io_iss_uops_0_lrs3),
    .io_iss_uops_0_ldst_val             (_fp_issue_unit_io_iss_uops_0_ldst_val),
    .io_iss_uops_0_dst_rtype            (_fp_issue_unit_io_iss_uops_0_dst_rtype),
    .io_iss_uops_0_lrs1_rtype           (_fp_issue_unit_io_iss_uops_0_lrs1_rtype),
    .io_iss_uops_0_lrs2_rtype           (_fp_issue_unit_io_iss_uops_0_lrs2_rtype),
    .io_iss_uops_0_frs3_en              (_fp_issue_unit_io_iss_uops_0_frs3_en),
    .io_iss_uops_0_fp_val               (_fp_issue_unit_io_iss_uops_0_fp_val),
    .io_iss_uops_0_fp_single            (_fp_issue_unit_io_iss_uops_0_fp_single),
    .io_iss_uops_0_xcpt_pf_if           (_fp_issue_unit_io_iss_uops_0_xcpt_pf_if),
    .io_iss_uops_0_xcpt_ae_if           (_fp_issue_unit_io_iss_uops_0_xcpt_ae_if),
    .io_iss_uops_0_xcpt_ma_if           (_fp_issue_unit_io_iss_uops_0_xcpt_ma_if),
    .io_iss_uops_0_bp_debug_if          (_fp_issue_unit_io_iss_uops_0_bp_debug_if),
    .io_iss_uops_0_bp_xcpt_if           (_fp_issue_unit_io_iss_uops_0_bp_xcpt_if),
    .io_iss_uops_0_debug_fsrc           (_fp_issue_unit_io_iss_uops_0_debug_fsrc),
    .io_iss_uops_0_debug_tsrc           (_fp_issue_unit_io_iss_uops_0_debug_tsrc)
  );
  RegisterFileSynthesizable_boom fregfile (	// @[fp-pipeline.scala:66:30]
    .clock                      (clock),
    .reset                      (reset),
    .io_read_ports_0_addr       (_fregister_read_io_rf_read_ports_0_addr),	// @[fp-pipeline.scala:73:30]
    .io_read_ports_1_addr       (_fregister_read_io_rf_read_ports_1_addr),	// @[fp-pipeline.scala:73:30]
    .io_read_ports_2_addr       (_fregister_read_io_rf_read_ports_2_addr),	// @[fp-pipeline.scala:73:30]
    .io_write_ports_0_valid     (fregfile_io_write_ports_0_REG_valid),	// @[fp-pipeline.scala:185:40]
    .io_write_ports_0_bits_addr ({1'h0, fregfile_io_write_ports_0_REG_bits_addr}),	// @[fp-pipeline.scala:185:{30,40}]
    .io_write_ports_0_bits_data (fregfile_io_write_ports_0_REG_bits_data),	// @[fp-pipeline.scala:185:40]
    .io_write_ports_1_valid     (_fpiu_unit_io_fresp_valid & _T_15),	// @[execution-units.scala:131:32, fp-pipeline.scala:199:69, micro-op.scala:149:36]
    .io_write_ports_1_bits_addr (_fpiu_unit_io_fresp_bits_uop_pdst),	// @[execution-units.scala:131:32]
    .io_write_ports_1_bits_data (_fpiu_unit_io_fresp_bits_data),	// @[execution-units.scala:131:32]
    .io_read_ports_0_data       (_fregfile_io_read_ports_0_data),
    .io_read_ports_1_data       (_fregfile_io_read_ports_1_data),
    .io_read_ports_2_data       (_fregfile_io_read_ports_2_data)
  );
  RegisterRead_boom fregister_read (	// @[fp-pipeline.scala:73:30]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_iss_valids_0                        (_fp_issue_unit_io_iss_valids_0),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_uopc                     (_fp_issue_unit_io_iss_uops_0_uopc),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_inst                     (_fp_issue_unit_io_iss_uops_0_inst),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_debug_inst               (_fp_issue_unit_io_iss_uops_0_debug_inst),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_rvc                   (_fp_issue_unit_io_iss_uops_0_is_rvc),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_debug_pc                 (_fp_issue_unit_io_iss_uops_0_debug_pc),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_iq_type                  (_fp_issue_unit_io_iss_uops_0_iq_type),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_fu_code                  (_fp_issue_unit_io_iss_uops_0_fu_code),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_iw_state                 (_fp_issue_unit_io_iss_uops_0_iw_state),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_br                    (_fp_issue_unit_io_iss_uops_0_is_br),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_jalr                  (_fp_issue_unit_io_iss_uops_0_is_jalr),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_jal                   (_fp_issue_unit_io_iss_uops_0_is_jal),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_sfb                   (_fp_issue_unit_io_iss_uops_0_is_sfb),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_br_mask                  (_fp_issue_unit_io_iss_uops_0_br_mask),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_br_tag                   (_fp_issue_unit_io_iss_uops_0_br_tag),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_ftq_idx                  (_fp_issue_unit_io_iss_uops_0_ftq_idx),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_edge_inst                (_fp_issue_unit_io_iss_uops_0_edge_inst),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_pc_lob                   (_fp_issue_unit_io_iss_uops_0_pc_lob),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_taken                    (_fp_issue_unit_io_iss_uops_0_taken),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_imm_packed               (_fp_issue_unit_io_iss_uops_0_imm_packed),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_csr_addr                 (_fp_issue_unit_io_iss_uops_0_csr_addr),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_rob_idx                  (_fp_issue_unit_io_iss_uops_0_rob_idx),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_ldq_idx                  (_fp_issue_unit_io_iss_uops_0_ldq_idx),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_stq_idx                  (_fp_issue_unit_io_iss_uops_0_stq_idx),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_rxq_idx                  (_fp_issue_unit_io_iss_uops_0_rxq_idx),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_pdst                     (_fp_issue_unit_io_iss_uops_0_pdst),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_prs1                     (_fp_issue_unit_io_iss_uops_0_prs1),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_prs2                     (_fp_issue_unit_io_iss_uops_0_prs2),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_prs3                     (_fp_issue_unit_io_iss_uops_0_prs3),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_ppred                    (_fp_issue_unit_io_iss_uops_0_ppred),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_prs1_busy                (_fp_issue_unit_io_iss_uops_0_prs1_busy),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_prs2_busy                (_fp_issue_unit_io_iss_uops_0_prs2_busy),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_prs3_busy                (_fp_issue_unit_io_iss_uops_0_prs3_busy),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_ppred_busy               (_fp_issue_unit_io_iss_uops_0_ppred_busy),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_stale_pdst               (_fp_issue_unit_io_iss_uops_0_stale_pdst),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_exception                (_fp_issue_unit_io_iss_uops_0_exception),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_exc_cause                (_fp_issue_unit_io_iss_uops_0_exc_cause),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_bypassable               (_fp_issue_unit_io_iss_uops_0_bypassable),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_mem_cmd                  (_fp_issue_unit_io_iss_uops_0_mem_cmd),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_mem_size                 (_fp_issue_unit_io_iss_uops_0_mem_size),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_mem_signed               (_fp_issue_unit_io_iss_uops_0_mem_signed),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_fence                 (_fp_issue_unit_io_iss_uops_0_is_fence),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_fencei                (_fp_issue_unit_io_iss_uops_0_is_fencei),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_amo                   (_fp_issue_unit_io_iss_uops_0_is_amo),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_uses_ldq                 (_fp_issue_unit_io_iss_uops_0_uses_ldq),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_uses_stq                 (_fp_issue_unit_io_iss_uops_0_uses_stq),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_sys_pc2epc            (_fp_issue_unit_io_iss_uops_0_is_sys_pc2epc),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_is_unique                (_fp_issue_unit_io_iss_uops_0_is_unique),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_flush_on_commit          (_fp_issue_unit_io_iss_uops_0_flush_on_commit),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_ldst_is_rs1              (_fp_issue_unit_io_iss_uops_0_ldst_is_rs1),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_ldst                     (_fp_issue_unit_io_iss_uops_0_ldst),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_lrs1                     (_fp_issue_unit_io_iss_uops_0_lrs1),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_lrs2                     (_fp_issue_unit_io_iss_uops_0_lrs2),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_lrs3                     (_fp_issue_unit_io_iss_uops_0_lrs3),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_ldst_val                 (_fp_issue_unit_io_iss_uops_0_ldst_val),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_dst_rtype                (_fp_issue_unit_io_iss_uops_0_dst_rtype),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_lrs1_rtype               (_fp_issue_unit_io_iss_uops_0_lrs1_rtype),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_lrs2_rtype               (_fp_issue_unit_io_iss_uops_0_lrs2_rtype),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_frs3_en                  (_fp_issue_unit_io_iss_uops_0_frs3_en),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_fp_val                   (_fp_issue_unit_io_iss_uops_0_fp_val),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_fp_single                (_fp_issue_unit_io_iss_uops_0_fp_single),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_xcpt_pf_if               (_fp_issue_unit_io_iss_uops_0_xcpt_pf_if),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_xcpt_ae_if               (_fp_issue_unit_io_iss_uops_0_xcpt_ae_if),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_xcpt_ma_if               (_fp_issue_unit_io_iss_uops_0_xcpt_ma_if),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_bp_debug_if              (_fp_issue_unit_io_iss_uops_0_bp_debug_if),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_bp_xcpt_if               (_fp_issue_unit_io_iss_uops_0_bp_xcpt_if),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_debug_fsrc               (_fp_issue_unit_io_iss_uops_0_debug_fsrc),	// @[fp-pipeline.scala:62:30]
    .io_iss_uops_0_debug_tsrc               (_fp_issue_unit_io_iss_uops_0_debug_tsrc),	// @[fp-pipeline.scala:62:30]
    .io_rf_read_ports_0_data                (_fregfile_io_read_ports_0_data),	// @[fp-pipeline.scala:66:30]
    .io_rf_read_ports_1_data                (_fregfile_io_read_ports_1_data),	// @[fp-pipeline.scala:66:30]
    .io_rf_read_ports_2_data                (_fregfile_io_read_ports_2_data),	// @[fp-pipeline.scala:66:30]
    .io_kill                                (io_flush_pipeline),
    .io_brupdate_b1_resolve_mask            (io_brupdate_b1_resolve_mask),
    .io_brupdate_b1_mispredict_mask         (io_brupdate_b1_mispredict_mask),
    .io_rf_read_ports_0_addr                (_fregister_read_io_rf_read_ports_0_addr),
    .io_rf_read_ports_1_addr                (_fregister_read_io_rf_read_ports_1_addr),
    .io_rf_read_ports_2_addr                (_fregister_read_io_rf_read_ports_2_addr),
    .io_exe_reqs_0_valid                    (_fregister_read_io_exe_reqs_0_valid),
    .io_exe_reqs_0_bits_uop_uopc            (_fregister_read_io_exe_reqs_0_bits_uop_uopc),
    .io_exe_reqs_0_bits_uop_inst            (_fregister_read_io_exe_reqs_0_bits_uop_inst),
    .io_exe_reqs_0_bits_uop_debug_inst      (_fregister_read_io_exe_reqs_0_bits_uop_debug_inst),
    .io_exe_reqs_0_bits_uop_is_rvc          (_fregister_read_io_exe_reqs_0_bits_uop_is_rvc),
    .io_exe_reqs_0_bits_uop_debug_pc        (_fregister_read_io_exe_reqs_0_bits_uop_debug_pc),
    .io_exe_reqs_0_bits_uop_iq_type         (_fregister_read_io_exe_reqs_0_bits_uop_iq_type),
    .io_exe_reqs_0_bits_uop_fu_code         (_fregister_read_io_exe_reqs_0_bits_uop_fu_code),
    .io_exe_reqs_0_bits_uop_ctrl_br_type    (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_br_type),
    .io_exe_reqs_0_bits_uop_ctrl_op1_sel    (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_op1_sel),
    .io_exe_reqs_0_bits_uop_ctrl_op2_sel    (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_op2_sel),
    .io_exe_reqs_0_bits_uop_ctrl_imm_sel    (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_imm_sel),
    .io_exe_reqs_0_bits_uop_ctrl_op_fcn     (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_op_fcn),
    .io_exe_reqs_0_bits_uop_ctrl_fcn_dw     (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_fcn_dw),
    .io_exe_reqs_0_bits_uop_ctrl_csr_cmd    (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_csr_cmd),
    .io_exe_reqs_0_bits_uop_ctrl_is_load    (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_is_load),
    .io_exe_reqs_0_bits_uop_ctrl_is_sta     (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_is_sta),
    .io_exe_reqs_0_bits_uop_ctrl_is_std     (_fregister_read_io_exe_reqs_0_bits_uop_ctrl_is_std),
    .io_exe_reqs_0_bits_uop_iw_state        (_fregister_read_io_exe_reqs_0_bits_uop_iw_state),
    .io_exe_reqs_0_bits_uop_is_br           (_fregister_read_io_exe_reqs_0_bits_uop_is_br),
    .io_exe_reqs_0_bits_uop_is_jalr         (_fregister_read_io_exe_reqs_0_bits_uop_is_jalr),
    .io_exe_reqs_0_bits_uop_is_jal          (_fregister_read_io_exe_reqs_0_bits_uop_is_jal),
    .io_exe_reqs_0_bits_uop_is_sfb          (_fregister_read_io_exe_reqs_0_bits_uop_is_sfb),
    .io_exe_reqs_0_bits_uop_br_mask         (_fregister_read_io_exe_reqs_0_bits_uop_br_mask),
    .io_exe_reqs_0_bits_uop_br_tag          (_fregister_read_io_exe_reqs_0_bits_uop_br_tag),
    .io_exe_reqs_0_bits_uop_ftq_idx         (_fregister_read_io_exe_reqs_0_bits_uop_ftq_idx),
    .io_exe_reqs_0_bits_uop_edge_inst       (_fregister_read_io_exe_reqs_0_bits_uop_edge_inst),
    .io_exe_reqs_0_bits_uop_pc_lob          (_fregister_read_io_exe_reqs_0_bits_uop_pc_lob),
    .io_exe_reqs_0_bits_uop_taken           (_fregister_read_io_exe_reqs_0_bits_uop_taken),
    .io_exe_reqs_0_bits_uop_imm_packed      (_fregister_read_io_exe_reqs_0_bits_uop_imm_packed),
    .io_exe_reqs_0_bits_uop_csr_addr        (_fregister_read_io_exe_reqs_0_bits_uop_csr_addr),
    .io_exe_reqs_0_bits_uop_rob_idx         (_fregister_read_io_exe_reqs_0_bits_uop_rob_idx),
    .io_exe_reqs_0_bits_uop_ldq_idx         (_fregister_read_io_exe_reqs_0_bits_uop_ldq_idx),
    .io_exe_reqs_0_bits_uop_stq_idx         (_fregister_read_io_exe_reqs_0_bits_uop_stq_idx),
    .io_exe_reqs_0_bits_uop_rxq_idx         (_fregister_read_io_exe_reqs_0_bits_uop_rxq_idx),
    .io_exe_reqs_0_bits_uop_pdst            (_fregister_read_io_exe_reqs_0_bits_uop_pdst),
    .io_exe_reqs_0_bits_uop_prs1            (_fregister_read_io_exe_reqs_0_bits_uop_prs1),
    .io_exe_reqs_0_bits_uop_prs2            (_fregister_read_io_exe_reqs_0_bits_uop_prs2),
    .io_exe_reqs_0_bits_uop_prs3            (_fregister_read_io_exe_reqs_0_bits_uop_prs3),
    .io_exe_reqs_0_bits_uop_ppred           (_fregister_read_io_exe_reqs_0_bits_uop_ppred),
    .io_exe_reqs_0_bits_uop_prs1_busy       (_fregister_read_io_exe_reqs_0_bits_uop_prs1_busy),
    .io_exe_reqs_0_bits_uop_prs2_busy       (_fregister_read_io_exe_reqs_0_bits_uop_prs2_busy),
    .io_exe_reqs_0_bits_uop_prs3_busy       (_fregister_read_io_exe_reqs_0_bits_uop_prs3_busy),
    .io_exe_reqs_0_bits_uop_ppred_busy      (_fregister_read_io_exe_reqs_0_bits_uop_ppred_busy),
    .io_exe_reqs_0_bits_uop_stale_pdst      (_fregister_read_io_exe_reqs_0_bits_uop_stale_pdst),
    .io_exe_reqs_0_bits_uop_exception       (_fregister_read_io_exe_reqs_0_bits_uop_exception),
    .io_exe_reqs_0_bits_uop_exc_cause       (_fregister_read_io_exe_reqs_0_bits_uop_exc_cause),
    .io_exe_reqs_0_bits_uop_bypassable      (_fregister_read_io_exe_reqs_0_bits_uop_bypassable),
    .io_exe_reqs_0_bits_uop_mem_cmd         (_fregister_read_io_exe_reqs_0_bits_uop_mem_cmd),
    .io_exe_reqs_0_bits_uop_mem_size        (_fregister_read_io_exe_reqs_0_bits_uop_mem_size),
    .io_exe_reqs_0_bits_uop_mem_signed      (_fregister_read_io_exe_reqs_0_bits_uop_mem_signed),
    .io_exe_reqs_0_bits_uop_is_fence        (_fregister_read_io_exe_reqs_0_bits_uop_is_fence),
    .io_exe_reqs_0_bits_uop_is_fencei       (_fregister_read_io_exe_reqs_0_bits_uop_is_fencei),
    .io_exe_reqs_0_bits_uop_is_amo          (_fregister_read_io_exe_reqs_0_bits_uop_is_amo),
    .io_exe_reqs_0_bits_uop_uses_ldq        (_fregister_read_io_exe_reqs_0_bits_uop_uses_ldq),
    .io_exe_reqs_0_bits_uop_uses_stq        (_fregister_read_io_exe_reqs_0_bits_uop_uses_stq),
    .io_exe_reqs_0_bits_uop_is_sys_pc2epc   (_fregister_read_io_exe_reqs_0_bits_uop_is_sys_pc2epc),
    .io_exe_reqs_0_bits_uop_is_unique       (_fregister_read_io_exe_reqs_0_bits_uop_is_unique),
    .io_exe_reqs_0_bits_uop_flush_on_commit (_fregister_read_io_exe_reqs_0_bits_uop_flush_on_commit),
    .io_exe_reqs_0_bits_uop_ldst_is_rs1     (_fregister_read_io_exe_reqs_0_bits_uop_ldst_is_rs1),
    .io_exe_reqs_0_bits_uop_ldst            (_fregister_read_io_exe_reqs_0_bits_uop_ldst),
    .io_exe_reqs_0_bits_uop_lrs1            (_fregister_read_io_exe_reqs_0_bits_uop_lrs1),
    .io_exe_reqs_0_bits_uop_lrs2            (_fregister_read_io_exe_reqs_0_bits_uop_lrs2),
    .io_exe_reqs_0_bits_uop_lrs3            (_fregister_read_io_exe_reqs_0_bits_uop_lrs3),
    .io_exe_reqs_0_bits_uop_ldst_val        (_fregister_read_io_exe_reqs_0_bits_uop_ldst_val),
    .io_exe_reqs_0_bits_uop_dst_rtype       (_fregister_read_io_exe_reqs_0_bits_uop_dst_rtype),
    .io_exe_reqs_0_bits_uop_lrs1_rtype      (_fregister_read_io_exe_reqs_0_bits_uop_lrs1_rtype),
    .io_exe_reqs_0_bits_uop_lrs2_rtype      (_fregister_read_io_exe_reqs_0_bits_uop_lrs2_rtype),
    .io_exe_reqs_0_bits_uop_frs3_en         (_fregister_read_io_exe_reqs_0_bits_uop_frs3_en),
    .io_exe_reqs_0_bits_uop_fp_val          (_fregister_read_io_exe_reqs_0_bits_uop_fp_val),
    .io_exe_reqs_0_bits_uop_fp_single       (_fregister_read_io_exe_reqs_0_bits_uop_fp_single),
    .io_exe_reqs_0_bits_uop_xcpt_pf_if      (_fregister_read_io_exe_reqs_0_bits_uop_xcpt_pf_if),
    .io_exe_reqs_0_bits_uop_xcpt_ae_if      (_fregister_read_io_exe_reqs_0_bits_uop_xcpt_ae_if),
    .io_exe_reqs_0_bits_uop_xcpt_ma_if      (_fregister_read_io_exe_reqs_0_bits_uop_xcpt_ma_if),
    .io_exe_reqs_0_bits_uop_bp_debug_if     (_fregister_read_io_exe_reqs_0_bits_uop_bp_debug_if),
    .io_exe_reqs_0_bits_uop_bp_xcpt_if      (_fregister_read_io_exe_reqs_0_bits_uop_bp_xcpt_if),
    .io_exe_reqs_0_bits_uop_debug_fsrc      (_fregister_read_io_exe_reqs_0_bits_uop_debug_fsrc),
    .io_exe_reqs_0_bits_uop_debug_tsrc      (_fregister_read_io_exe_reqs_0_bits_uop_debug_tsrc),
    .io_exe_reqs_0_bits_rs1_data            (_fregister_read_io_exe_reqs_0_bits_rs1_data),
    .io_exe_reqs_0_bits_rs2_data            (_fregister_read_io_exe_reqs_0_bits_rs2_data),
    .io_exe_reqs_0_bits_rs3_data            (_fregister_read_io_exe_reqs_0_bits_rs3_data)
  );
  Arbiter_16_boom ll_wbarb (	// @[fp-pipeline.scala:170:24]
    .io_in_0_valid                        (io_ll_wports_0_valid),
    .io_in_0_bits_uop_uopc                (io_ll_wports_0_bits_uop_uopc),
    .io_in_0_bits_uop_br_mask             (io_ll_wports_0_bits_uop_br_mask),
    .io_in_0_bits_uop_rob_idx             (io_ll_wports_0_bits_uop_rob_idx),
    .io_in_0_bits_uop_stq_idx             (io_ll_wports_0_bits_uop_stq_idx),
    .io_in_0_bits_uop_pdst                (io_ll_wports_0_bits_uop_pdst),
    .io_in_0_bits_uop_is_amo              (io_ll_wports_0_bits_uop_is_amo),
    .io_in_0_bits_uop_uses_stq            (io_ll_wports_0_bits_uop_uses_stq),
    .io_in_0_bits_uop_dst_rtype           (io_ll_wports_0_bits_uop_dst_rtype),
    .io_in_0_bits_uop_fp_val              (io_ll_wports_0_bits_uop_fp_val),
    .io_in_0_bits_data                    ({_GEN[63], _ll_wbarb_io_in_0_bits_data_T_7, (&_ll_wbarb_io_in_0_bits_data_T_7) ? {&(_ll_wbarb_io_in_0_bits_data_rawIn_out_sig_T_1[51:32]), ll_wbarb_io_in_0_bits_data_rawIn_adjustedExp[7:1], _ll_wbarb_io_in_0_bits_data_T_14[2], _ll_wbarb_io_in_0_bits_data_rawIn_out_sig_T_1[51:32], _GEN[31], _ll_wbarb_io_in_0_bits_data_T_14[1:0], ll_wbarb_io_in_0_bits_data_rawIn_adjustedExp_1[5:0], ll_wbarb_io_in_0_bits_data_rawIn_isZeroExpIn_1 ? {_ll_wbarb_io_in_0_bits_data_rawIn_subnormFract_T_2[21:0], 1'h0} : _GEN[22:0]} : {ll_wbarb_io_in_0_bits_data_rawIn_adjustedExp[8:0], _ll_wbarb_io_in_0_bits_data_rawIn_out_sig_T_1}}),	// @[Cat.scala:33:92, FPU.scala:243:56, :332:{8,42}, :333:8, :334:8, :337:8, :338:8, :425:23, rawFloatFromFN.scala:46:22, :48:25, :50:34, :54:{36,47,64}, :59:15, :72:42, recFNFromFN.scala:48:79, :50:23]
    .io_in_0_bits_predicated              (1'h0),
    .io_in_0_bits_fflags_valid            (1'h0),
    .io_in_0_bits_fflags_bits_uop_rob_idx (6'h0),
    .io_in_0_bits_fflags_bits_flags       (5'h0),
    .io_in_1_valid                        (io_from_int_valid),
    .io_in_1_bits_uop_uopc                (io_from_int_bits_uop_uopc),
    .io_in_1_bits_uop_br_mask             (io_from_int_bits_uop_br_mask),
    .io_in_1_bits_uop_rob_idx             (io_from_int_bits_uop_rob_idx),
    .io_in_1_bits_uop_stq_idx             (io_from_int_bits_uop_stq_idx),
    .io_in_1_bits_uop_pdst                (io_from_int_bits_uop_pdst),
    .io_in_1_bits_uop_is_amo              (io_from_int_bits_uop_is_amo),
    .io_in_1_bits_uop_uses_stq            (io_from_int_bits_uop_uses_stq),
    .io_in_1_bits_uop_dst_rtype           (io_from_int_bits_uop_dst_rtype),
    .io_in_1_bits_uop_fp_val              (io_from_int_bits_uop_fp_val),
    .io_in_1_bits_data                    (io_from_int_bits_data),
    .io_in_1_bits_predicated              (io_from_int_bits_predicated),
    .io_in_1_bits_fflags_valid            (io_from_int_bits_fflags_valid),
    .io_in_1_bits_fflags_bits_uop_rob_idx (io_from_int_bits_fflags_bits_uop_rob_idx),
    .io_in_1_bits_fflags_bits_flags       (io_from_int_bits_fflags_bits_flags),
    .io_out_ready                         (1'h1),	// @[fp-pipeline.scala:204:15]
    .io_in_0_ready                        (_ll_wbarb_io_in_0_ready),
    .io_in_1_ready                        (io_from_int_ready),
    .io_out_valid                         (_ll_wbarb_io_out_valid),
    .io_out_bits_uop_uopc                 (_ll_wbarb_io_out_bits_uop_uopc),
    .io_out_bits_uop_br_mask              (_ll_wbarb_io_out_bits_uop_br_mask),
    .io_out_bits_uop_rob_idx              (io_wakeups_0_bits_uop_rob_idx),
    .io_out_bits_uop_stq_idx              (_ll_wbarb_io_out_bits_uop_stq_idx),
    .io_out_bits_uop_pdst                 (_ll_wbarb_io_out_bits_uop_pdst),
    .io_out_bits_uop_is_amo               (_ll_wbarb_io_out_bits_uop_is_amo),
    .io_out_bits_uop_uses_stq             (_ll_wbarb_io_out_bits_uop_uses_stq),
    .io_out_bits_uop_dst_rtype            (_ll_wbarb_io_out_bits_uop_dst_rtype),
    .io_out_bits_uop_fp_val               (io_wakeups_0_bits_uop_fp_val),
    .io_out_bits_data                     (_ll_wbarb_io_out_bits_data),
    .io_out_bits_predicated               (io_wakeups_0_bits_predicated),
    .io_out_bits_fflags_valid             (io_wakeups_0_bits_fflags_valid),
    .io_out_bits_fflags_bits_uop_rob_idx  (io_wakeups_0_bits_fflags_bits_uop_rob_idx),
    .io_out_bits_fflags_bits_flags        (io_wakeups_0_bits_fflags_bits_flags)
  );
  assign io_to_sdq_valid = _io_to_sdq_valid_T & fpiu_is_sdq;	// @[Decoupled.scala:51:35, fp-pipeline.scala:214:57, :216:49]
  assign io_to_sdq_bits_uop_rob_idx = _fpiu_unit_io_ll_iresp_bits_uop_rob_idx;	// @[execution-units.scala:131:32]
  assign io_to_sdq_bits_data = _fpiu_unit_io_ll_iresp_bits_data[63:0];	// @[execution-units.scala:131:32, fp-pipeline.scala:217:19]
  assign io_to_int_valid = _io_to_sdq_valid_T & ~fpiu_is_sdq;	// @[Decoupled.scala:51:35, fp-pipeline.scala:214:57, :215:{49,52}]
  assign io_to_int_bits_uop_rob_idx = _fpiu_unit_io_ll_iresp_bits_uop_rob_idx;	// @[execution-units.scala:131:32]
  assign io_to_int_bits_data = _fpiu_unit_io_ll_iresp_bits_data[63:0];	// @[execution-units.scala:131:32, fp-pipeline.scala:217:19]
  assign io_wakeups_0_valid = _ll_wbarb_io_out_valid;	// @[fp-pipeline.scala:170:24]
  assign io_wakeups_0_bits_uop_pdst = _ll_wbarb_io_out_bits_uop_pdst;	// @[fp-pipeline.scala:170:24]
  assign io_wakeups_0_bits_uop_dst_rtype = _ll_wbarb_io_out_bits_uop_dst_rtype;	// @[fp-pipeline.scala:170:24]
  assign io_wakeups_1_valid = _io_wakeups_1_valid_output;	// @[fp-pipeline.scala:243:37]
  assign io_wakeups_1_bits_uop_pdst = _fpiu_unit_io_fresp_bits_uop_pdst;	// @[execution-units.scala:131:32]
  assign io_wakeups_1_bits_uop_dst_rtype = _fpiu_unit_io_fresp_bits_uop_dst_rtype;	// @[execution-units.scala:131:32]
  assign io_debug_wb_wdata_0 = {1'h0, _ll_wbarb_io_out_bits_data[64], (io_debug_wb_wdata_0_unrecoded_isSubnormal ? 11'h0 : _ll_wbarb_io_out_bits_data[62:52] + 11'h3FF) | {11{(&(_ll_wbarb_io_out_bits_data[63:62])) & _ll_wbarb_io_out_bits_data[61] | io_debug_wb_wdata_0_unrecoded_rawIn_isInf}}, io_debug_wb_wdata_0_unrecoded_fractOut[51:32], (&(_ll_wbarb_io_out_bits_data[63:61])) ? {_ll_wbarb_io_out_bits_data[31], (io_debug_wb_wdata_0_prevUnrecoded_isSubnormal ? 8'h0 : _ll_wbarb_io_out_bits_data[30:23] + 8'h7F) | {8{(&_io_debug_wb_wdata_0_prevUnrecoded_rawIn_isSpecial_T) & _ll_wbarb_io_out_bits_data[29] | io_debug_wb_wdata_0_prevUnrecoded_rawIn_isInf}}, io_debug_wb_wdata_0_prevUnrecoded_isSubnormal ? _io_debug_wb_wdata_0_prevUnrecoded_denormFract_T_1[22:0] : io_debug_wb_wdata_0_prevUnrecoded_rawIn_isInf ? 23'h0 : _ll_wbarb_io_out_bits_data[22:0]} : io_debug_wb_wdata_0_unrecoded_fractOut[31:0]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, FPU.scala:243:{25,56}, :436:10, :440:{21,44,81}, fNFromRecFN.scala:50:39, :52:{42,60}, :55:16, :57:{27,45}, :59:{15,44}, :61:16, :63:20, fp-pipeline.scala:170:24, :255:11, rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:{33,41}, :56:33, :58:25, :60:51]
  assign io_debug_wb_wdata_1 = {1'h0, _fpiu_unit_io_fresp_bits_data[64], (io_debug_wb_wdata_1_unrecoded_isSubnormal ? 11'h0 : _fpiu_unit_io_fresp_bits_data[62:52] + 11'h3FF) | {11{(&(_fpiu_unit_io_fresp_bits_data[63:62])) & _fpiu_unit_io_fresp_bits_data[61] | io_debug_wb_wdata_1_unrecoded_rawIn_isInf}}, io_debug_wb_wdata_1_unrecoded_fractOut[51:32], (&(_fpiu_unit_io_fresp_bits_data[63:61])) ? {_fpiu_unit_io_fresp_bits_data[31], (io_debug_wb_wdata_1_prevUnrecoded_isSubnormal ? 8'h0 : _fpiu_unit_io_fresp_bits_data[30:23] + 8'h7F) | {8{(&_io_debug_wb_wdata_1_prevUnrecoded_rawIn_isSpecial_T) & _fpiu_unit_io_fresp_bits_data[29] | io_debug_wb_wdata_1_prevUnrecoded_rawIn_isInf}}, io_debug_wb_wdata_1_prevUnrecoded_isSubnormal ? _io_debug_wb_wdata_1_prevUnrecoded_denormFract_T_1[22:0] : io_debug_wb_wdata_1_prevUnrecoded_rawIn_isInf ? 23'h0 : _fpiu_unit_io_fresp_bits_data[22:0]} : io_debug_wb_wdata_1_unrecoded_fractOut[31:0]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, FPU.scala:243:{25,56}, :436:10, :440:{21,44,81}, execution-units.scala:131:32, fNFromRecFN.scala:50:39, :52:{42,60}, :55:16, :57:{27,45}, :59:{15,44}, :61:16, :63:20, fp-pipeline.scala:255:11, rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:{33,41}, :56:33, :58:25, :60:51]
endmodule

