verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../../hw/bd/TC_ZYNQ_BD/ipshared/ec67/hdl" --include "../../../../../hw/bd/TC_ZYNQ_BD/ipshared/ee60/hdl" --include "../../../../../hw/bd/TC_ZYNQ_BD/ipshared/8713/hdl" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_processing_system7_0_0/sim/TC_ZYNQ_BD_processing_system7_0_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_xlconstant_0_0/sim/TC_ZYNQ_BD_xlconstant_0_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_xlconstant_1_0/sim/TC_ZYNQ_BD_xlconstant_1_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_xlconcat_0_0/sim/TC_ZYNQ_BD_xlconcat_0_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_xlconcat_1_0/sim/TC_ZYNQ_BD_xlconcat_1_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_xlconcat_2_0/sim/TC_ZYNQ_BD_xlconcat_2_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_xlconcat_3_0/sim/TC_ZYNQ_BD_xlconcat_3_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_xlconstant_2_0/sim/TC_ZYNQ_BD_xlconstant_2_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_xbar_0/sim/TC_ZYNQ_BD_xbar_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_pc_0/sim/TC_ZYNQ_BD_auto_pc_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_pc_1/sim/TC_ZYNQ_BD_auto_pc_1.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_k_0/hdl/tdata_TC_ZYNQ_BD_auto_ss_k_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_k_0/hdl/tuser_TC_ZYNQ_BD_auto_ss_k_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_k_0/hdl/tstrb_TC_ZYNQ_BD_auto_ss_k_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_k_0/hdl/tkeep_TC_ZYNQ_BD_auto_ss_k_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_k_0/hdl/tid_TC_ZYNQ_BD_auto_ss_k_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_k_0/hdl/tdest_TC_ZYNQ_BD_auto_ss_k_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_k_0/hdl/tlast_TC_ZYNQ_BD_auto_ss_k_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_k_0/hdl/top_TC_ZYNQ_BD_auto_ss_k_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_k_0/sim/TC_ZYNQ_BD_auto_ss_k_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_slid_0/hdl/tdata_TC_ZYNQ_BD_auto_ss_slid_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_slid_0/hdl/tuser_TC_ZYNQ_BD_auto_ss_slid_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_slid_0/hdl/tstrb_TC_ZYNQ_BD_auto_ss_slid_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_slid_0/hdl/tkeep_TC_ZYNQ_BD_auto_ss_slid_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_slid_0/hdl/tid_TC_ZYNQ_BD_auto_ss_slid_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_slid_0/hdl/tdest_TC_ZYNQ_BD_auto_ss_slid_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_slid_0/hdl/tlast_TC_ZYNQ_BD_auto_ss_slid_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_slid_0/hdl/top_TC_ZYNQ_BD_auto_ss_slid_0.v" \
"../../../bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_auto_ss_slid_0/sim/TC_ZYNQ_BD_auto_ss_slid_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
