$date
	Sun Oct 23 06:30:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#449365
b1011 !
1"
#449366
b1011 &
b1011 %
1$
#449367
0"
#449370
b100010 &
b100010 %
#449374
b10001 &
b10001 %
#449378
b110100 &
b110100 %
#449382
b11010 &
b11010 %
#449386
b1101 &
b1101 %
#449390
b101000 &
b101000 %
#449394
b10100 &
b10100 %
#449398
b1010 &
b1010 %
#449402
b101 &
b101 %
#449406
b10000 &
b10000 %
#449410
b1000 &
b1000 %
#449414
b100 &
b100 %
#449418
b10 &
b10 %
#449422
b1 &
1#
b1 %
#449426
b0 &
b0 %
0#
0$
#1420558
b101 &
b101 %
1$
b101 !
1"
#1420559
0"
#1420562
b10000 &
b10000 %
#1420566
b1000 &
b1000 %
#1420570
b100 &
b100 %
#1420574
b10 &
b10 %
#1420578
b1 &
b1 %
1#
#1420582
b0 &
0#
b0 %
0$
#2457406
b110 &
b110 %
1$
b110 !
1"
#2457407
0"
#2457410
b11 &
b11 %
#2457414
b1010 &
b1010 %
#2457418
b101 &
b101 %
#2457422
b10000 &
b10000 %
#2457426
b1000 &
b1000 %
#2457430
b100 &
b100 %
#2457434
b10 &
b10 %
#2457438
b1 &
1#
b1 %
#2457442
b0 &
b0 %
0#
0$
#4500012
