# VHDL-Programs Repository

This repository is a collection of VHDL projects and lab exercises created to practice and demonstrate digital logic design using various modeling techniques. It includes fundamental logic gates, conditionals, adders, counters, and a full FSM-based voting machine project with a certificate of completion.

## ðŸ“ Repository Structure

```
VHDL-Programs/
â”œâ”€â”€ Lab_1_Switch_led/                         # Simple LED control using switch input
â”œâ”€â”€ Voting_machine_project_with_FSM/         # Complete FSM-based voting machine project
â”œâ”€â”€ and_gate/                                # Basic AND gate and variations
â”œâ”€â”€ lab2_when_else/                          # Conditional design using when-else
â”œâ”€â”€ lab3_with_select/                        # Conditional design using with-select
â”œâ”€â”€ lab4_If_else/                            # Logic using if-else statements
â”œâ”€â”€ lab5case_select_and_process/             # Design with case-select and process block
â”œâ”€â”€ lab6_Full_adder_using_Half_adders/       # Full adder using two half adders
â”œâ”€â”€ lab7_counters_and_clock_dividers/        # Counters and clock divider implementations
â”œâ”€â”€ Certificate.jpg                          # Completion certificate (image format)
â”œâ”€â”€ Certificate.pdf                          # Completion certificate (PDF format)
```

## ðŸ” Featured Project: FSM-Based Voting Machine

The `Voting_machine_project_with_FSM` folder includes a complete project that:
- Uses Finite State Machine (FSM) design methodology
- Is implemented in Vivado using VHDL
- Includes simulation files, synthesized design, and source files
- Demonstrates secure voting, result display, and reset functionality

> A certificate of successful completion is included.

## ðŸ§  Topics Covered

- Logic gates (AND, OR, NOT)
- VHDL constructs: `when else`, `with select`, `if else`, `case`
- Structural vs. dataflow modeling
- Finite State Machines (FSM)
- Clock division and counters
- Assertion and reporting for testbenches

## ðŸ›  Tools Recommended

- Vivado Design Suite (for simulation/synthesis)
- ModelSim or GHDL (for simulation)
- Any VHDL-compatible text editor or IDE (e.g., VSCode with VHDL plugin)

## ðŸ“œ Certificate

Included in the root directory for validation and academic proof of the FSM project implementation.

## ðŸ“„ License

This repository is provided for academic, educational, and demonstration purposes. No commercial license is applied.

---
Explore each folder to learn VHDL step-by-step through practical labs and real-world digital design examples.
