// Seed: 1595099749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(!1 && 1'd0),
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_12 = 1 == id_6;
  assign id_4 = 1;
  wire id_13;
  assign id_2 = id_9 ? id_2 : (id_8);
  wire id_14, id_15;
  wire id_16 = id_15;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3
    , id_17,
    input wire id_4,
    input wor id_5,
    output tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input supply1 void id_14,
    output supply0 id_15
);
  tri0 id_18 = 1;
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17, id_18, id_18, id_17, id_18, id_17
  ); id_19(
      1, id_6, 1
  );
endmodule
