Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 04 22:50:30 2025
| Host         : panghu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              39 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------+------------------+------------------+----------------+
|           Clock Signal          |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------------------+------------------+------------------+----------------+
| ~u_ps2_keyboard/shift2_reg[7]_0 |                                       |                  |                2 |              2 |
|  clk_IBUF_BUFG                  | u_ps2_keyboard/final_input[3]_i_1_n_0 |                  |                2 |              4 |
|  clk_IBUF_BUFG                  |                                       | rst_IBUF         |                4 |             18 |
| ~u_ps2_keyboard/shift2_reg[7]_0 |                                       | rst_IBUF         |                4 |             21 |
+---------------------------------+---------------------------------------+------------------+------------------+----------------+


