<div id=toc></div>

# Table of Contents

- [cs.AR](#cs.AR) [Total: 2]


<div id='cs.AR'></div>

# cs.AR [[Back]](#toc)

### [1] [Res-DPU: Resource-shared Digital Processing-in-memory Unit for Edge-AI Workloads](https://arxiv.org/abs/2510.19260)
*Mukul Lokhande,Narendra Singh Dhakad,Seema Chouhan,Akash Sankhe,Santosh Kumar Vishvakarma*

Main category: cs.AR

TL;DR: Res-DPU是一种资源共享的数字内存处理单元，采用5T SRAM锁存器和共享2T AND计算逻辑，将每比特乘法成本降至5.25T，相比最先进技术减少56%晶体管数量。结合TRAIT加法器和CIA2M方法，在65nm工艺下实现0.43 TOPS吞吐量和87.22 TOPS/W能效。


<details>
  <summary>Details</summary>
Motivation: 解决现有数字内存处理方法中计算密度低的问题，主要由于使用庞大的比特单元和晶体管密集的加法器树，限制了宏的可扩展性和能效。

Method: 提出Res-DPU架构：1）双端口5T SRAM锁存器和共享2T AND计算逻辑；2）晶体管减少的2D交错加法器树(TRAIT)；3）周期控制的迭代近似-精确乘法(CIA2M)方法。

Result: 16KB REP-DPIM宏在TSMC 65nm工艺下实现：0.43 TOPS吞吐量、87.22 TOPS/W能效，相比传统28T RCA设计功耗降低21.35%，能效提升59%。在CIFAR-10数据集上，ResNet-18和VGG-16模型（含30%剪枝）达到96.85%质量结果。

Conclusion: Res-DPU为高可扩展性和高能效的实时边缘AI加速器建立了模块化解决方案，显著提升了内存处理单元的性能和效率。

Abstract: Processing-in-memory (PIM) has emerged as the go to solution for addressing
the von Neumann bottleneck in edge AI accelerators. However, state-of-the-art
(SoTA) digital PIM approaches suffer from low compute density, primarily due to
the use of bulky bit cells and transistor-heavy adder trees, which impose
limitations on macro scalability and energy efficiency. This work introduces
Res-DPU, a resource-shared digital PIM unit, with a dual-port 5T SRAM latch and
shared 2T AND compute logic. This reflects the per-bit multiplication cost to
just 5.25T and reduced the transistor count of the PIM array by up to 56% over
the SoTA works. Furthermore, a Transistor-Reduced 2D Interspersed Adder Tree
(TRAIT) with FA-7T and PG-FA-26T helps reduce the power consumption of the
adder tree by up to 21.35% and leads to improved energy efficiency by 59%
compared to conventional 28T RCA designs. We propose a Cycle-controlled
Iterative Approximate-Accurate Multiplication (CIA2M) approach, enabling
run-time accuracy-latency trade-offs without requiring error-correction
circuitry. The 16 KB REP-DPIM macro achieves 0.43 TOPS throughput and 87.22
TOPS/W energy efficiency in TSMC 65nm CMOS, with 96.85% QoR for ResNet-18 or
VGG-16 on CIFAR-10, including 30% pruning. The proposed results establish a
Res-DPU module for highly scalable and energy-efficient real-time edge AI
accelerators.

</details>


### [2] [gem5 Co-Pilot: AI Assistant Agent for Architectural Design Space Exploration](https://arxiv.org/abs/2510.19577)
*Zuoming Fu,Alex Manley,Mohammad Alian*

Main category: cs.AR

TL;DR: 开发了一个基于大语言模型的gem5协同驾驶代理，用于自动化计算机架构设计空间探索，通过网页界面和检索增强生成系统帮助用户快速找到满足性能与成本约束的最优参数。


<details>
  <summary>Details</summary>
Motivation: 计算机架构设计空间探索复杂耗时，需要分析大量参数设置和模拟统计。大语言模型能够加速长文本分析和智能决策，这是成功进行设计空间探索的关键功能。

Method: 构建gem5协同驾驶代理，包含网页GUI界面、设计空间探索语言和设计空间数据库(DSDB)，实现基于检索增强生成的系统。

Result: 在四个成本约束范围内进行优化实验，与两个基线模型比较，结果显示gem5协同驾驶代理能够基于性能和成本快速识别特定设计约束的最优参数，且用户交互有限。

Conclusion: gem5协同驾驶代理有效利用大语言模型能力，显著加速计算机架构设计空间探索过程，在有限用户交互下实现高效的参数优化。

Abstract: Generative AI is increasing the productivity of software and hardware
development across many application domains. In this work, we utilize the power
of Large Language Models (LLMs) to develop a co-pilot agent for assisting gem5
users with automating design space exploration. Computer architecture design
space exploration is complex and time-consuming, given that numerous parameter
settings and simulation statistics must be analyzed before improving the
current design. The emergence of LLMs has significantly accelerated the
analysis of long-text data as well as smart decision making, two key functions
in a successful design space exploration task. In this project, we first build
gem5 Co-Pilot, an AI agent assistant for gem5, which comes with a webpage-GUI
for smooth user interaction, agent automation, and result summarization. We
also implemented a language for design space exploration, as well as a Design
Space Database (DSDB). With DSDB, gem5 Co-Pilot effectively implements a
Retrieval Augmented Generation system for gem5 design space exploration. We
experiment on cost-constraint optimization with four cost ranges and compare
our results with two baseline models. Results show that gem5 Co-Pilot can
quickly identify optimal parameters for specific design constraints based on
performance and cost, with limited user interaction.

</details>
