$date
	Sat Nov 19 21:01:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_capa3 $end
$scope module dut $end
$var wire 1 ! rx_clk $end
$var wire 1 " rx_dv $end
$var wire 1 # rx_er $end
$var wire 8 $ rxd [7:0] $end
$var reg 3 % data_indication [2:0] $end
$var reg 1 & data_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
bx %
b0 $
0#
0"
1!
$end
#5
0!
#10
1!
#15
0!
#20
1&
b1 %
1!
b1111 $
1#
#25
0!
#30
1!
#35
0!
#40
b110 %
1!
b11111 $
#45
0!
#50
1!
#55
0!
#60
1!
b1001111 $
0#
1"
#65
0!
#70
1!
#75
0!
#80
0&
1!
b1011111 $
1#
#85
0!
#90
1!
#95
0!
#100
1!
#105
0!
#110
1!
#115
0!
#120
1!
#125
0!
#130
1!
#135
0!
#140
1!
#145
0!
#150
1!
#155
0!
#160
1!
#165
0!
#170
1!
#175
0!
#180
1!
#185
0!
#190
1!
#195
0!
#200
1!
