Analysis & Synthesis report for project_1
Wed Mar 16 11:58:08 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main|game:inst3|flag
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: vga:inst
 16. Parameter Settings for User Entity Instance: vgapll:inst9|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: game:inst3
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 16 11:58:08 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; project_1                                   ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 173                                         ;
; Total pins                      ; 43                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; main               ; project_1          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+---------+
; project_1/project_1.v            ; yes             ; User Verilog HDL File              ; C:/Users/peka/Desktop/pin-pong/project_1/project_1.v             ;         ;
; project_1/main.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/Users/peka/Desktop/pin-pong/project_1/main.bdf                ;         ;
; project_1/hvsync.v               ; yes             ; User Verilog HDL File              ; C:/Users/peka/Desktop/pin-pong/project_1/hvsync.v                ;         ;
; project_1/game.v                 ; yes             ; User Verilog HDL File              ; C:/Users/peka/Desktop/pin-pong/project_1/game.v                  ;         ;
; apll/apll_0002.v                 ; yes             ; User Verilog HDL File              ; C:/Users/peka/Desktop/pin-pong/apll/apll_0002.v                  ; apll    ;
; vgapll.v                         ; yes             ; User Wizard-Generated File         ; C:/Users/peka/Desktop/pin-pong/vgapll.v                          ; vgapll  ;
; vgapll/vgapll_0002.v             ; yes             ; User Verilog HDL File              ; C:/Users/peka/Desktop/pin-pong/vgapll/vgapll_0002.v              ; vgapll  ;
; output_files/dev.v               ; yes             ; User Verilog HDL File              ; C:/Users/peka/Desktop/pin-pong/output_files/dev.v                ;         ;
; altera_pll.v                     ; yes             ; Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 286                                                                         ;
;                                             ;                                                                             ;
; Combinational ALUT usage for logic          ; 482                                                                         ;
;     -- 7 input functions                    ; 0                                                                           ;
;     -- 6 input functions                    ; 86                                                                          ;
;     -- 5 input functions                    ; 46                                                                          ;
;     -- 4 input functions                    ; 50                                                                          ;
;     -- <=3 input functions                  ; 300                                                                         ;
;                                             ;                                                                             ;
; Dedicated logic registers                   ; 173                                                                         ;
;                                             ;                                                                             ;
; I/O pins                                    ; 43                                                                          ;
;                                             ;                                                                             ;
; Total DSP Blocks                            ; 4                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; vgapll:inst9|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 112                                                                         ;
; Total fan-out                               ; 2354                                                                        ;
; Average fan-out                             ; 3.16                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                              ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                ; Library Name ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------+--------------+
; |main                              ; 482 (0)           ; 173 (0)      ; 0                 ; 4          ; 43   ; 0            ; |main                                                              ; work         ;
;    |clk:inst4|                     ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |main|clk:inst4                                                    ; work         ;
;    |game:inst3|                    ; 368 (368)         ; 49 (49)      ; 0                 ; 4          ; 0    ; 0            ; |main|game:inst3                                                   ; work         ;
;    |ps2:inst5|                     ; 58 (58)           ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |main|ps2:inst5                                                    ; work         ;
;    |vga:inst|                      ; 38 (38)           ; 49 (49)      ; 0                 ; 0          ; 0    ; 0            ; |main|vga:inst                                                     ; work         ;
;    |vgapll:inst9|                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |main|vgapll:inst9                                                 ; vgapll       ;
;       |vgapll_0002:vgapll_inst|    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |main|vgapll:inst9|vgapll_0002:vgapll_inst                         ; vgapll       ;
;          |altera_pll:altera_pll_i| ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |main|vgapll:inst9|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i ; work         ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 2           ;
; Sum of two 18x18                ; 2           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |main|vgapll:inst9 ; vgapll.v        ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |main|game:inst3|flag                     ;
+-----------+-----------+-----------+-----------+-----------+
; Name      ; flag.0011 ; flag.0010 ; flag.0001 ; flag.0000 ;
+-----------+-----------+-----------+-----------+-----------+
; flag.0000 ; 0         ; 0         ; 0         ; 0         ;
; flag.0001 ; 0         ; 0         ; 1         ; 1         ;
; flag.0010 ; 0         ; 1         ; 0         ; 1         ;
; flag.0011 ; 1         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; vga:inst|char_count[11]                ; Stuck at GND due to stuck port data_in ;
; game:inst3|flag~2                      ; Lost fanout                            ;
; game:inst3|flag~3                      ; Lost fanout                            ;
; game:inst3|flag~4                      ; Lost fanout                            ;
; game:inst3|flag~5                      ; Lost fanout                            ;
; clk:inst4|counter[18..31]              ; Lost fanout                            ;
; Total Number of Removed Registers = 19 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 173   ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 89    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; game:inst3|i[8]                         ; 4       ;
; game:inst3|i[7]                         ; 4       ;
; game:inst3|i[6]                         ; 5       ;
; game:inst3|i[5]                         ; 4       ;
; game:inst3|i[0]                         ; 4       ;
; ps2:inst5|s                             ; 57      ;
; game:inst3|ball_x[7]                    ; 3       ;
; game:inst3|ball_x[5]                    ; 3       ;
; game:inst3|ball_x[9]                    ; 3       ;
; game:inst3|ball_x[10]                   ; 3       ;
; game:inst3|ball_x[3]                    ; 3       ;
; game:inst3|ball_y[0]                    ; 3       ;
; game:inst3|ball_y[5]                    ; 3       ;
; game:inst3|ball_y[6]                    ; 3       ;
; game:inst3|ball_y[7]                    ; 3       ;
; game:inst3|ball_y[8]                    ; 3       ;
; Total number of inverted registers = 16 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|ps2:inst5|count[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |main|ps2:inst5|bit[3]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|game:inst3|i         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|game:inst3|i         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|ps2:inst5|ShiftLeft0 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|ps2:inst5|ShiftLeft0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:inst ;
+---------------------+-------+-------------------------+
; Parameter Name      ; Value ; Type                    ;
+---------------------+-------+-------------------------+
; h_front_porch       ; 80    ; Signed Integer          ;
; h_sync              ; 152   ; Signed Integer          ;
; h_back_porch        ; 232   ; Signed Integer          ;
; h_active_pixels     ; 1440  ; Signed Integer          ;
; v_front_porch       ; 3     ; Signed Integer          ;
; v_sync              ; 6     ; Signed Integer          ;
; v_back_porch        ; 25    ; Signed Integer          ;
; v_active_scanilines ; 900   ; Signed Integer          ;
+---------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgapll:inst9|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                            ;
; operation_mode                       ; normal                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 106.500000 MHz         ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:inst3 ;
+---------------------+-------+---------------------------+
; Parameter Name      ; Value ; Type                      ;
+---------------------+-------+---------------------------+
; h_front_porch       ; 80    ; Signed Integer            ;
; h_sync              ; 152   ; Signed Integer            ;
; h_back_porch        ; 232   ; Signed Integer            ;
; h_active_pixels     ; 1440  ; Signed Integer            ;
; v_front_porch       ; 3     ; Signed Integer            ;
; v_sync              ; 6     ; Signed Integer            ;
; v_back_porch        ; 25    ; Signed Integer            ;
; v_active_scanilines ; 900   ; Signed Integer            ;
; start_vert          ; 481   ; Signed Integer            ;
; start_horz          ; 1774  ; Signed Integer            ;
+---------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 173                         ;
;     ENA               ; 28                          ;
;     ENA SCLR          ; 61                          ;
;     SCLR              ; 12                          ;
;     plain             ; 72                          ;
; arriav_lcell_comb     ; 486                         ;
;     arith             ; 235                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 141                         ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 23                          ;
;         5 data inputs ; 1                           ;
;     normal            ; 211                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 45                          ;
;         6 data inputs ; 86                          ;
;     shared            ; 40                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 14                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 43                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.90                        ;
; Average LUT depth     ; 5.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Mar 16 11:57:47 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pin-pong -c project_1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10463): Verilog HDL Declaration warning at project_1.v(8): "bit" is SystemVerilog-2005 keyword File: C:/Users/peka/Desktop/pin-pong/project_1/project_1.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file project_1/project_1.v
    Info (12023): Found entity 1: ps2 File: C:/Users/peka/Desktop/pin-pong/project_1/project_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file project_1/project_1.bdf
    Info (12023): Found entity 1: project_1
Info (12021): Found 1 design units, including 1 entities, in source file project_1/main.bdf
    Info (12023): Found entity 1: main
Warning (12090): Entity "altpll" obtained from "altpll.v" instead of from Quartus Prime megafunction library File: C:/Users/peka/Desktop/pin-pong/altpll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file altpll.v
    Info (12023): Found entity 1: altpll File: C:/Users/peka/Desktop/pin-pong/altpll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file altpll/altpll_0002.v
    Info (12023): Found entity 1: altpll_0002 File: C:/Users/peka/Desktop/pin-pong/altpll/altpll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file aplpll.vhd
    Info (12022): Found design unit 1: aplpll-rtl File: C:/Users/peka/Desktop/pin-pong/aplpll.vhd Line: 20
    Info (12023): Found entity 1: aplpll File: C:/Users/peka/Desktop/pin-pong/aplpll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file aplpll/aplpll_0002.v
    Info (12023): Found entity 1: aplpll_0002 File: C:/Users/peka/Desktop/pin-pong/aplpll/aplpll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file project_1/hvsync.v
    Info (12023): Found entity 1: vga File: C:/Users/peka/Desktop/pin-pong/project_1/hvsync.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file project_1/game.v
    Info (12023): Found entity 1: game File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file apll.vhd
    Info (12022): Found design unit 1: apll-rtl File: C:/Users/peka/Desktop/pin-pong/apll.vhd Line: 19
    Info (12023): Found entity 1: apll File: C:/Users/peka/Desktop/pin-pong/apll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file apll/apll_0002.v
    Info (12023): Found entity 1: apll_0002 File: C:/Users/peka/Desktop/pin-pong/apll/apll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vgapll.v
    Info (12023): Found entity 1: vgapll File: C:/Users/peka/Desktop/pin-pong/vgapll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vgapll/vgapll_0002.v
    Info (12023): Found entity 1: vgapll_0002 File: C:/Users/peka/Desktop/pin-pong/vgapll/vgapll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/dev.v
    Info (12023): Found entity 1: clk File: C:/Users/peka/Desktop/pin-pong/output_files/dev.v Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "vga" for hierarchy "vga:inst"
Warning (10036): Verilog HDL or VHDL warning at hvsync.v(31): object "count" assigned a value but never read File: C:/Users/peka/Desktop/pin-pong/project_1/hvsync.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at hvsync.v(32): object "i" assigned a value but never read File: C:/Users/peka/Desktop/pin-pong/project_1/hvsync.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at hvsync.v(36): object "coun" assigned a value but never read File: C:/Users/peka/Desktop/pin-pong/project_1/hvsync.v Line: 36
Info (12128): Elaborating entity "vgapll" for hierarchy "vgapll:inst9"
Info (12128): Elaborating entity "vgapll_0002" for hierarchy "vgapll:inst9|vgapll_0002:vgapll_inst" File: C:/Users/peka/Desktop/pin-pong/vgapll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "vgapll:inst9|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Users/peka/Desktop/pin-pong/vgapll/vgapll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vgapll:inst9|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Users/peka/Desktop/pin-pong/vgapll/vgapll_0002.v Line: 85
Info (12133): Instantiated megafunction "vgapll:inst9|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/peka/Desktop/pin-pong/vgapll/vgapll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "106.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clk" for hierarchy "clk:inst4"
Info (12128): Elaborating entity "game" for hierarchy "game:inst3"
Warning (10036): Verilog HDL or VHDL warning at game.v(43): object "s" assigned a value but never read File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 43
Warning (10230): Verilog HDL assignment warning at game.v(50): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 50
Warning (10230): Verilog HDL assignment warning at game.v(51): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 51
Warning (10230): Verilog HDL assignment warning at game.v(52): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at game.v(57): variable "goal" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at game.v(74): variable "goal_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 74
Warning (10230): Verilog HDL assignment warning at game.v(94): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 94
Warning (10230): Verilog HDL assignment warning at game.v(102): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 102
Warning (10230): Verilog HDL assignment warning at game.v(104): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 104
Warning (10230): Verilog HDL assignment warning at game.v(109): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 109
Warning (10230): Verilog HDL assignment warning at game.v(110): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 110
Warning (10230): Verilog HDL assignment warning at game.v(114): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 114
Warning (10230): Verilog HDL assignment warning at game.v(115): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 115
Warning (10230): Verilog HDL assignment warning at game.v(119): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 119
Warning (10230): Verilog HDL assignment warning at game.v(120): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 120
Warning (10230): Verilog HDL assignment warning at game.v(124): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 124
Warning (10230): Verilog HDL assignment warning at game.v(125): truncated value with size 32 to match size of target (12) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 125
Warning (10230): Verilog HDL assignment warning at game.v(152): truncated value with size 32 to match size of target (4) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 152
Warning (10230): Verilog HDL assignment warning at game.v(155): truncated value with size 32 to match size of target (5) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at game.v(166): variable "ball_x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 166
Warning (10235): Verilog HDL Always Construct warning at game.v(166): variable "char_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 166
Warning (10235): Verilog HDL Always Construct warning at game.v(166): variable "ball_y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 166
Warning (10235): Verilog HDL Always Construct warning at game.v(166): variable "line_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 166
Warning (10235): Verilog HDL Always Construct warning at game.v(171): variable "char_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 171
Warning (10235): Verilog HDL Always Construct warning at game.v(172): variable "line_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 172
Warning (10235): Verilog HDL Always Construct warning at game.v(172): variable "i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 172
Warning (10230): Verilog HDL assignment warning at game.v(173): truncated value with size 6 to match size of target (5) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 173
Warning (10230): Verilog HDL assignment warning at game.v(176): truncated value with size 6 to match size of target (5) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 176
Warning (10230): Verilog HDL assignment warning at game.v(179): truncated value with size 6 to match size of target (5) File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 179
Warning (10034): Output port "VGA_GREEN" at game.v(14) has no driver File: C:/Users/peka/Desktop/pin-pong/project_1/game.v Line: 14
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:inst5"
Warning (10230): Verilog HDL assignment warning at project_1.v(60): truncated value with size 32 to match size of target (4) File: C:/Users/peka/Desktop/pin-pong/project_1/project_1.v Line: 60
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLUE[0]" is stuck at GND
    Warning (13410): Pin "VGA_GREEN[5]" is stuck at GND
    Warning (13410): Pin "VGA_GREEN[4]" is stuck at GND
    Warning (13410): Pin "VGA_GREEN[3]" is stuck at GND
    Warning (13410): Pin "VGA_GREEN[2]" is stuck at GND
    Warning (13410): Pin "VGA_GREEN[1]" is stuck at GND
    Warning (13410): Pin "VGA_GREEN[0]" is stuck at GND
    Warning (13410): Pin "VGA_RED[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "altpll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity altpll -sip altpll.sip -library lib_altpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.1 -entity altpll -sip altpll.sip -library lib_altpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity altpll -sip altpll.sip -library lib_altpll was ignored
Warning (20013): Ignored 318 assignments for entity "altpll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "apll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity apll -sip apll.sip -library lib_apll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.1 -entity apll -sip apll.sip -library lib_apll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity apll -sip apll.sip -library lib_apll was ignored
Warning (20013): Ignored 318 assignments for entity "apll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "aplpll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity aplpll -sip aplpll.sip -library lib_aplpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.1 -entity aplpll -sip aplpll.sip -library lib_aplpll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity aplpll -sip aplpll.sip -library lib_aplpll was ignored
Warning (20013): Ignored 318 assignments for entity "aplpll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/peka/Desktop/pin-pong/output_files/project_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vgapll:inst9|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 593 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 545 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 875 megabytes
    Info: Processing ended: Wed Mar 16 11:58:08 2016
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/peka/Desktop/pin-pong/output_files/project_1.map.smsg.


