
Network Parameters:
MESH:	size: 4x4	Speed: 2 (x prcr speed)
	Width of links: 8 (in bytes)	Switch Buffer Size: 64 (in flits; )


Primary Cache Size 16KB, Line Size: 64B, Set Size: 1, Coherence: PR_WT, Adaptive: FALSE


Secondary Cache Size 64KB, Line Size: 64B, Set Size: 4, Coherence: WB_NREF, Adaptive: FALSE

Running simulation on *** shehnai.rice.edu ***
Associate Addr Node: start -2147483376 end -2147483108 node 7
Associate Addr Node: start -2147483520 end -2147483516 node 7
Associate Addr Node: start -2143288548 end -2143263972 node 0
Associate Addr Node: start -2143263972 end -2143239396 node 1
Associate Addr Node: start -2143239396 end -2143214820 node 2
Associate Addr Node: start -2143214820 end -2143190244 node 3
Associate Addr Node: start -2143190244 end -2143165668 node 4
Associate Addr Node: start -2143165668 end -2143141092 node 5
Associate Addr Node: start -2143141092 end -2143116516 node 6
Associate Addr Node: start -2143116516 end -2143091940 node 7
Associate Addr Node: start -2147482980 end -2147474784 node 0
Associate Addr Node: start -2147474784 end -2147466588 node 1
Associate Addr Node: start -2147466588 end -2147458392 node 2
Associate Addr Node: start -2147458392 end -2147450196 node 3
Associate Addr Node: start -2147450196 end -2147442000 node 4
Associate Addr Node: start -2147442000 end -2147433804 node 5
Associate Addr Node: start -2147433804 end -2147425608 node 6
Associate Addr Node: start -2147425608 end -2147417412 node 7
PROCESSOR 0 Phase 0 STATISTICS: 
Start cycle: 0		icount: 0
End cycle: 473058		icount: 1272805

Statistics Record Active list size:
   Number of samples = 472923,   Max Value = 64,   Min Value = 2
   Sampling interval = 473058,   Sampling rate = 0.999716
   Mean = 59.1342,   Standard Deviation = 7.27534
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1017.000 ( 0.22%) |
     8.000    2275.000 ( 0.48%) |
    16.000    1456.000 ( 0.31%) |
    24.000    1496.000 ( 0.32%) |
    32.000    10428.000 ( 2.21%) |*
    40.000    2291.000 ( 0.48%) |
    48.000    99748.000 (21.09%) |**********
    56.000    178611.000 (37.77%) |******************
    64.000    175601.000 (37.13%) |******************
End of Report


Statistics Record Speculation level:
   Number of samples = 472923,   Max Value = 8,   Min Value = 0
   Sampling interval = 473058,   Sampling rate = 0.999716
   Mean = 2.77362,   Standard Deviation = 2.05298
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 472923,   Max Value = 2,   Min Value = 0
   Sampling interval = 473058,   Sampling rate = 0.999716
   Mean = 0.216574,   Standard Deviation = 0.489348
End of Report


Statistics Record Load queue size:
   Number of samples = 472923,   Max Value = 16,   Min Value = 0
   Sampling interval = 473058,   Sampling rate = 0.999716
   Mean = 8.14084,   Standard Deviation = 4.2765
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    103037.000 (21.79%) |**********
     4.000    106467.000 (22.51%) |***********
     8.000    65535.000 (13.86%) |******
    12.000    197882.000 (41.84%) |********************
    16.000     2.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 134148, BPB Bad predictions: 1544, BPB Prediction rate: 0.988621
RAS Good predictions: 32972, RAS Bad predictions: 1280, RAS Prediction rate: 0.962630
Loads issued: 301589, speced: 231029, limbos: 222574, unlimbos: 222028, redos: 0, kills: 0
Memory unit fwds: 16568, Virtual store buffer fwds: 0 Partial overlaps: 4

Statistics Record Bad prediction flushes:
   Number of samples = 2295,   Max Value = 62,   Min Value = 0
   Sampling interval = 473052,   Sampling rate = 0.00485148
   Mean = 12.0636,   Standard Deviation = 9.63123
End of Report

Exceptions: 28
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 1 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 28,   Max Value = 51,   Min Value = 5
   Sampling interval = 473058,   Sampling rate = 5.91893e-05
   Mean = 25.5,   Standard Deviation = 15.0395
End of Report

ALU utilization: 89.7%
FPU utilization: 0.0%
Addr. gen. utilization: 42.9%

Statistics Record Waiting for exceptions:
   Number of samples = 28,   Max Value = 0,   Min Value = 0
   Sampling interval = 473058,   Sampling rate = 5.91893e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.151
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.036
Avail loss from Branch time: 0.011
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.160
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.002
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.022 excepts: 0.001



Associate Addr Node: start -2143091904 end -2143091636 node 0
Associate Addr Node: start -2143091636 end -2143091368 node 1
Associate Addr Node: start -2143091368 end -2143091100 node 2
Associate Addr Node: start -2143091100 end -2143090832 node 3
Associate Addr Node: start -2143090832 end -2143090564 node 4
Associate Addr Node: start -2143090564 end -2143090296 node 5
Associate Addr Node: start -2143090296 end -2143090028 node 6
Associate Addr Node: start -2143090028 end -2143089760 node 7

TIME FOR EXECUTION:	486918

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0          1914             1900(   99%)          0             0.003986
Num_hit: 1900  Num_miss: 14 Num_lat: 0
DEMAND READ	CACHE_HIT: 1888     (0.988,0.986)
DEMAND READ	CACHE_MISS_COLD: 4        (0.002,0.002)
DEMAND READ	CACHE_MISS_CONF: 3        (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3        (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 12       (0.006,0.006)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 4        (1.000,0.002)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.095 [stddev 0.395]

Statistics Record Mshr occupancy:
   Number of intervals = 13, Max Value = 3, Min Value = 0
   Sampling interval = 485983,   Sampling rate = 2.88076e-05
   Mean = 0.0953454,   Standard Deviation = 0.395267
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    9479.000 (92.89%) |**********************************************
     1.000    589.000 ( 5.77%) |**
     2.000    27.000 ( 0.26%) |
     3.000    110.000 ( 1.08%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.240 [stddev 0.911]

Statistics Record Mshr req occupancy:
   Number of intervals = 25, Max Value = 4, Min Value = 0
   Sampling interval = 485983,   Sampling rate = 5.34998e-05
   Mean = 0.24047,   Standard Deviation = 0.911289
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10205.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	11
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	11
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0          14                1(  7.1%)          0             0.000421
Num_hit: 1  Num_miss: 13 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (0.400,0.286)
DEMAND READ	CACHE_MISS_CONF: 3        (0.300,0.214)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3        (0.300,0.214)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 1        (0.250,0.071)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 3        (0.750,0.214)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 7 @ 127.000 [stddev 48.477]
DEMAND network miss WRITE	: 3 @ 119.333 [stddev 12.342]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.123 [stddev 0.484]

Statistics Record Mshr occupancy:
   Number of intervals = 19, Max Value = 3, Min Value = 0
   Sampling interval = 486153,   Sampling rate = 4.11393e-05
   Mean = 0.12312,   Standard Deviation = 0.483831
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    9549.000 (92.07%) |**********************************************
     1.000    569.000 ( 5.49%) |**
     2.000    54.000 ( 0.52%) |
     3.000    200.000 ( 1.93%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.123 [stddev 0.484]

Statistics Record Mshr req occupancy:
   Number of intervals = 19, Max Value = 3, Min Value = 0
   Sampling interval = 486153,   Sampling rate = 4.11393e-05
   Mean = 0.12312,   Standard Deviation = 0.483831
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10372.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	11
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	11
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	6
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1           612              607(   99%)          0             0.001269
Num_hit: 607  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 603      (0.989,0.985)
DEMAND READ	CACHE_MISS_COLD: 1        (0.002,0.002)
DEMAND READ	CACHE_MISS_CONF: 1        (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.007,0.007)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 2        (1.000,0.003)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.102 [stddev 0.302]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 486290,   Sampling rate = 8.22554e-06
   Mean = 0.101805,   Standard Deviation = 0.302437
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3035.000 (89.82%) |********************************************
     1.000    344.000 (10.18%) |*****
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.263 [stddev 0.914]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 4, Min Value = 0
   Sampling interval = 486290,   Sampling rate = 1.64511e-05
   Mean = 0.2628,   Standard Deviation = 0.913784
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3379.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1           5                0(    0%)          0             0.0001088
Num_hit: 0  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 1        (0.333,0.200)
DEMAND READ	CACHE_MISS_CONF: 1        (0.333,0.200)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.333,0.200)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 2        (1.000,0.400)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 2 @ 160.000 [stddev 28.284]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.133 [stddev 0.340]

Statistics Record Mshr occupancy:
   Number of intervals = 6, Max Value = 1, Min Value = 0
   Sampling interval = 486318,   Sampling rate = 1.43939e-05
   Mean = 0.133373,   Standard Deviation = 0.340027
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2950.000 (86.66%) |*******************************************
     1.000    454.000 (13.34%) |******
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.133 [stddev 0.340]

Statistics Record Mshr req occupancy:
   Number of intervals = 6, Max Value = 1, Min Value = 0
   Sampling interval = 486318,   Sampling rate = 1.43939e-05
   Mean = 0.133373,   Standard Deviation = 0.340027
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3404.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2           478              469(   98%)          0             0.001008
Num_hit: 469  Num_miss: 9 Num_lat: 0
DEMAND READ	CACHE_HIT: 461      (0.971,0.964)
DEMAND READ	CACHE_MISS_COLD: 2        (0.004,0.004)
DEMAND READ	CACHE_MISS_CONF: 2        (0.004,0.004)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.004,0.004)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.017,0.017)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 3        (1.000,0.006)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.236 [stddev 0.425]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 486362,   Sampling rate = 1.64487e-05
   Mean = 0.236003,   Standard Deviation = 0.424693
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2347.000 (76.40%) |**************************************
     1.000    725.000 (23.60%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.645 [stddev 1.363]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 4, Min Value = 0
   Sampling interval = 486362,   Sampling rate = 3.28973e-05
   Mean = 0.644531,   Standard Deviation = 1.36284
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3072.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2           9                0(    0%)          0             0.0001889
Num_hit: 0  Num_miss: 9 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 2        (0.333,0.222)
DEMAND READ	CACHE_MISS_CONF: 2        (0.333,0.222)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.333,0.222)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 3        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 4 @ 169.250 [stddev 62.222]
DEMAND network miss WRITE	: 1 @ 141.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.273 [stddev 0.445]

Statistics Record Mshr occupancy:
   Number of intervals = 11, Max Value = 2, Min Value = 0
   Sampling interval = 486397,   Sampling rate = 2.46712e-05
   Mean = 0.272552,   Standard Deviation = 0.445344
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2258.000 (72.74%) |************************************
     1.000    846.000 (27.26%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.273 [stddev 0.445]

Statistics Record Mshr req occupancy:
   Number of intervals = 11, Max Value = 2, Min Value = 0
   Sampling interval = 486397,   Sampling rate = 2.46712e-05
   Mean = 0.272552,   Standard Deviation = 0.445344
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3104.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3           519              517(1e+02%)          0             0.001072
Num_hit: 517  Num_miss: 2 Num_lat: 0
DEMAND READ	CACHE_HIT: 517      (0.998,0.996)
DEMAND READ	CACHE_MISS_COLD: 1        (0.002,0.002)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.002)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 483800,   Sampling rate = 4.13394e-06
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     1.000    152.000 (100.00%) |**************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr req occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 483800,   Sampling rate = 4.13394e-06
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    152.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3           2                0(    0%)          0             6.983e-05
Num_hit: 0  Num_miss: 2 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 1        (1.000,0.500)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.500)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 140.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.941 [stddev 0.236]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 483939,   Sampling rate = 8.2655e-06
   Mean = 0.940972,   Standard Deviation = 0.236087
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17.000 ( 5.90%) |**
     1.000    271.000 (94.10%) |***********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.941 [stddev 0.236]

Statistics Record Mshr req occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 483939,   Sampling rate = 8.2655e-06
   Mean = 0.940972,   Standard Deviation = 0.236087
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    288.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4           306              293(   96%)          0             0.0006675
Num_hit: 293  Num_miss: 13 Num_lat: 0
DEMAND READ	CACHE_HIT: 281      (0.930,0.918)
DEMAND READ	CACHE_MISS_COLD: 3        (0.010,0.010)
DEMAND READ	CACHE_MISS_CONF: 3        (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3        (0.010,0.010)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 12       (0.040,0.039)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 4        (1.000,0.013)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.403 [stddev 0.588]

Statistics Record Mshr occupancy:
   Number of intervals = 11, Max Value = 2, Min Value = 0
   Sampling interval = 486226,   Sampling rate = 2.46799e-05
   Mean = 0.403146,   Standard Deviation = 0.588169
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1445.000 (64.94%) |********************************
     1.000    663.000 (29.80%) |**************
     2.000    117.000 ( 5.26%) |**
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.014 [stddev 1.589]

Statistics Record Mshr req occupancy:
   Number of intervals = 23, Max Value = 4, Min Value = 0
   Sampling interval = 486226,   Sampling rate = 4.93598e-05
   Mean = 1.01393,   Standard Deviation = 1.5886
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2225.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	6
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	6
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4          13                0(    0%)          0             0.0003101
Num_hit: 0  Num_miss: 13 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (0.333,0.231)
DEMAND READ	CACHE_MISS_CONF: 3        (0.333,0.231)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3        (0.333,0.231)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4        (1.000,0.308)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 6 @ 137.500 [stddev 18.684]
DEMAND network miss WRITE	: 4 @ 124.500 [stddev 7.326]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.565 [stddev 0.785]

Statistics Record Mshr occupancy:
   Number of intervals = 19, Max Value = 3, Min Value = 0
   Sampling interval = 486401,   Sampling rate = 4.11183e-05
   Mean = 0.564873,   Standard Deviation = 0.784651
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1382.000 (57.66%) |****************************
     1.000    780.000 (32.54%) |****************
     2.000    131.000 ( 5.47%) |**
     3.000    104.000 ( 4.34%) |**
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.565 [stddev 0.785]

Statistics Record Mshr req occupancy:
   Number of intervals = 19, Max Value = 3, Min Value = 0
   Sampling interval = 486401,   Sampling rate = 4.11183e-05
   Mean = 0.564873,   Standard Deviation = 0.784651
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2397.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	6
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	6
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	4
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5           362              359(   99%)          0             0.0007599
Num_hit: 359  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 351      (0.975,0.970)
DEMAND READ	CACHE_MISS_COLD: 1        (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.022,0.022)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 1        (0.500,0.003)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (0.500,0.003)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.094 [stddev 0.292]

Statistics Record Mshr occupancy:
   Number of intervals = 4, Max Value = 1, Min Value = 0
   Sampling interval = 486327,   Sampling rate = 1.02811e-05
   Mean = 0.0937658,   Standard Deviation = 0.291577
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1788.000 (90.62%) |*********************************************
     1.000    185.000 ( 9.38%) |****
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.299 [stddev 0.997]

Statistics Record Mshr req occupancy:
   Number of intervals = 12, Max Value = 4, Min Value = 0
   Sampling interval = 486341,   Sampling rate = 2.67302e-05
   Mean = 0.298943,   Standard Deviation = 0.996577
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1987.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5           3                1(   33%)          0             9.447e-05
Num_hit: 1  Num_miss: 2 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 1        (0.500,0.333)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 1        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 31.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 140.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.090 [stddev 0.286]

Statistics Record Mshr occupancy:
   Number of intervals = 4, Max Value = 1, Min Value = 0
   Sampling interval = 486330,   Sampling rate = 1.02811e-05
   Mean = 0.0897111,   Standard Deviation = 0.28584
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1796.000 (91.03%) |*********************************************
     1.000    177.000 ( 8.97%) |****
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.090 [stddev 0.286]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 486330,   Sampling rate = 1.23373e-05
   Mean = 0.0897111,   Standard Deviation = 0.28584
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1973.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6           237              232(   98%)          0             0.0005114
Num_hit: 232  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 224      (0.949,0.945)
DEMAND READ	CACHE_MISS_COLD: 2        (0.008,0.008)
DEMAND READ	CACHE_MISS_CONF: 1        (0.004,0.004)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.004,0.004)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.034,0.034)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.004)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.282 [stddev 0.450]

Statistics Record Mshr occupancy:
   Number of intervals = 6, Max Value = 1, Min Value = 0
   Sampling interval = 486323,   Sampling rate = 1.43937e-05
   Mean = 0.282447,   Standard Deviation = 0.450329
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1161.000 (71.76%) |***********************************
     1.000    457.000 (28.24%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.586 [stddev 1.194]

Statistics Record Mshr req occupancy:
   Number of intervals = 14, Max Value = 4, Min Value = 0
   Sampling interval = 486336,   Sampling rate = 3.08429e-05
   Mean = 0.586143,   Standard Deviation = 1.19396
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1631.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6           5                0(    0%)          0             0.0001622
Num_hit: 0  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 2        (0.500,0.400)
DEMAND READ	CACHE_MISS_CONF: 1        (0.250,0.200)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.250,0.200)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.200)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 3 @ 140.333 [stddev 29.771]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.345 [stddev 0.475]

Statistics Record Mshr occupancy:
   Number of intervals = 8, Max Value = 1, Min Value = 0
   Sampling interval = 486326,   Sampling rate = 1.85061e-05
   Mean = 0.34487,   Standard Deviation = 0.475473
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1060.000 (65.51%) |********************************
     1.000    558.000 (34.49%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.345 [stddev 0.475]

Statistics Record Mshr req occupancy:
   Number of intervals = 8, Max Value = 1, Min Value = 0
   Sampling interval = 486326,   Sampling rate = 1.85061e-05
   Mean = 0.34487,   Standard Deviation = 0.475473
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1618.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7           237              235(   99%)          0             0.0004929
Num_hit: 235  Num_miss: 2 Num_lat: 0
DEMAND READ	CACHE_HIT: 235      (0.996,0.992)
DEMAND READ	CACHE_MISS_COLD: 1        (0.004,0.004)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.004)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 485208,   Sampling rate = 4.12194e-06
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     1.000    152.000 (100.00%) |**************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr req occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 485208,   Sampling rate = 4.12194e-06
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    152.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7           2                0(    0%)          0             6.983e-05
Num_hit: 0  Num_miss: 2 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 1        (1.000,0.500)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.500)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 140.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.941 [stddev 0.236]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 485347,   Sampling rate = 8.24153e-06
   Mean = 0.940972,   Standard Deviation = 0.236087
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17.000 ( 5.90%) |**
     1.000    271.000 (94.10%) |***********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.941 [stddev 0.236]

Statistics Record Mshr req occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 485347,   Sampling rate = 8.24153e-06
   Mean = 0.940972,   Standard Deviation = 0.236087
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    288.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 0.1086%
bus1: Bus Utilization (time spent delivering pkts) = 0.0493%
bus2: Bus Utilization (time spent delivering pkts) = 0.0697%
bus3: Bus Utilization (time spent delivering pkts) = 0.0300%
bus4: Bus Utilization (time spent delivering pkts) = 0.0987%
bus5: Bus Utilization (time spent delivering pkts) = 0.0382%
bus6: Bus Utilization (time spent delivering pkts) = 0.0590%
bus7: Bus Utilization (time spent delivering pkts) = 0.0300%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 13,   Max Value = 1,   Min Value = 1
   Sampling interval = 486354,   Sampling rate = 2.67295e-05
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000    13.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 39,   Max Value = 2,   Min Value = 1
   Sampling interval = 486398,   Sampling rate = 8.01812e-05
   Mean = 1.30769,   Standard Deviation = 0.467572
      Bin         Value
      ---         -----
     1.000    27.000 (69.23%) |**********************************
     2.000    12.000 (30.77%) |***************
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 39,   Max Value = 2,   Min Value = 2
   Sampling interval = 486398,   Sampling rate = 8.01812e-05
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    39.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 39,   Max Value = 34,   Min Value = 20
   Sampling interval = 486914,   Sampling rate = 8.00963e-05
   Mean = 24.1154,   Standard Deviation = 4.957
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 39,   Max Value = 34,   Min Value = 20
   Sampling interval = 486914,   Sampling rate = 8.00963e-05
   Mean = 23.6923,   Standard Deviation = 5.02181
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 39,   Max Value = 12,   Min Value = 0
   Sampling interval = 486914,   Sampling rate = 8.00963e-05
   Mean = 1.23077,   Standard Deviation = 2.70926
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 27,   Max Value = 32,   Min Value = 20
   Sampling interval = 486390,   Sampling rate = 5.55111e-05
   Mean = 21.3333,   Standard Deviation = 2.68901
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 27,   Max Value = 32,   Min Value = 20
   Sampling interval = 486390,   Sampling rate = 5.55111e-05
   Mean = 20.8889,   Standard Deviation = 2.75029
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 27,   Max Value = 12,   Min Value = 0
   Sampling interval = 486390,   Sampling rate = 5.55111e-05
   Mean = 0.888889,   Standard Deviation = 2.75029
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 12,   Max Value = 34,   Min Value = 28
   Sampling interval = 486398,   Sampling rate = 2.46711e-05
   Mean = 30.375,   Standard Deviation = 2.45991
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 12,   Max Value = 34,   Min Value = 28
   Sampling interval = 486398,   Sampling rate = 2.46711e-05
   Mean = 30,   Standard Deviation = 2.55841
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 12,   Max Value = 6,   Min Value = 0
   Sampling interval = 486398,   Sampling rate = 2.46711e-05
   Mean = 2,   Standard Deviation = 2.55841
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 39,   Max Value = 34,   Min Value = 20
   Sampling interval = 486398,   Sampling rate = 8.01812e-05
   Mean = 24.1154,   Standard Deviation = 4.957
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 39,   Max Value = 34,   Min Value = 20
   Sampling interval = 486398,   Sampling rate = 8.01812e-05
   Mean = 23.6923,   Standard Deviation = 5.02181
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 39,   Max Value = 12,   Min Value = 0
   Sampling interval = 486398,   Sampling rate = 8.01812e-05
   Mean = 1.23077,   Standard Deviation = 2.70926
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 46,   Max Value = 2,   Min Value = 1
   Sampling interval = 486384,   Sampling rate = 9.45756e-05
   Mean = 1.30435,   Standard Deviation = 0.465215
      Bin         Value
      ---         -----
     1.000    32.000 (69.57%) |**********************************
     2.000    14.000 (30.43%) |***************
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 46,   Max Value = 10,   Min Value = 2
   Sampling interval = 486384,   Sampling rate = 9.45756e-05
   Mean = 6.69565,   Standard Deviation = 3.98257
      Bin         Value
      ---         -----
     2.000    19.000 (41.30%) |********************
    10.000    27.000 (58.70%) |*****************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 19,   Max Value = 44.5,   Min Value = 26.5
   Sampling interval = 486899,   Sampling rate = 3.90225e-05
   Mean = 30.3947,   Standard Deviation = 5.67543
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 19,   Max Value = 44,   Min Value = 26
   Sampling interval = 486899,   Sampling rate = 3.90225e-05
   Mean = 29.8947,   Standard Deviation = 5.67543
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 19,   Max Value = 18,   Min Value = 0
   Sampling interval = 486899,   Sampling rate = 3.90225e-05
   Mean = 1.36842,   Standard Deviation = 4.21914
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 27,   Max Value = 110,   Min Value = 42
   Sampling interval = 486891,   Sampling rate = 5.54539e-05
   Mean = 53.2407,   Standard Deviation = 17.1578
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 27,   Max Value = 110,   Min Value = 42
   Sampling interval = 486891,   Sampling rate = 5.54539e-05
   Mean = 52.963,   Standard Deviation = 17.2615
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 27,   Max Value = 60,   Min Value = 0
   Sampling interval = 486891,   Sampling rate = 5.54539e-05
   Mean = 8.59259,   Standard Deviation = 15.6187
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 32,   Max Value = 78,   Min Value = 26.5
   Sampling interval = 486384,   Sampling rate = 6.57917e-05
   Mean = 39.5,   Standard Deviation = 12.5493
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 32,   Max Value = 78,   Min Value = 26
   Sampling interval = 486384,   Sampling rate = 6.57917e-05
   Mean = 39.125,   Standard Deviation = 12.6689
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 32,   Max Value = 36,   Min Value = 0
   Sampling interval = 486384,   Sampling rate = 6.57917e-05
   Mean = 3.625,   Standard Deviation = 8.16661
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 14,   Max Value = 110,   Min Value = 34.5
   Sampling interval = 486376,   Sampling rate = 2.87843e-05
   Mean = 53.6429,   Standard Deviation = 23.5743
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 14,   Max Value = 110,   Min Value = 34
   Sampling interval = 486376,   Sampling rate = 2.87843e-05
   Mean = 53.2857,   Standard Deviation = 23.7501
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 14,   Max Value = 60,   Min Value = 0
   Sampling interval = 486376,   Sampling rate = 2.87843e-05
   Mean = 10.1429,   Standard Deviation = 19.1426
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 46,   Max Value = 110,   Min Value = 26.5
   Sampling interval = 486384,   Sampling rate = 9.45756e-05
   Mean = 43.8043,   Standard Deviation = 17.6728
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 46,   Max Value = 110,   Min Value = 26
   Sampling interval = 486384,   Sampling rate = 9.45756e-05
   Mean = 43.4348,   Standard Deviation = 17.8022
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 46,   Max Value = 60,   Min Value = 0
   Sampling interval = 486384,   Sampling rate = 9.45756e-05
   Mean = 5.6087,   Standard Deviation = 12.6885
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.000283715
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.000402958
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.000127466
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.000201479
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.000106907
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 9.45718e-05
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.000254933
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.000168584
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.000127466
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 9.45718e-05
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.000106907
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 9.45718e-05
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.000127466
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.000222038
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.000822363
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.000164473
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.000296051
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.000131578
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.000394734
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.000164473
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.000296051
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.000131578
Utilization of oport 0 in network Reply = 0.000243625
Utilization of oport 1 in network Reply = 0.000124382
Utilization of oport 2 in network Reply = 0.000200451
Utilization of oport 3 in network Reply = 4.83138e-05
Utilization of oport 4 in network Reply = 0.000291939
Utilization of oport 5 in network Reply = 4.31741e-05
Utilization of oport 6 in network Reply = 0.000124382
Utilization of oport 7 in network Reply = 4.83138e-05
Reply Network Utilization: 0.000197984
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.000143914
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.000123355
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 6.16773e-05
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 6.16773e-05
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 4.11182e-05
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 4.11182e-05
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.000102795
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.000123355
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 6.16773e-05
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 6.16773e-05
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 4.11182e-05
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 4.11182e-05
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 8.22363e-05
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 6.16773e-05
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.000185032
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 8.22363e-05
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.000123355
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 4.11182e-05
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.000205591
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 4.11182e-05
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.000102795
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 4.11182e-05
Utilization of oport 0 in network Request = 5.65375e-05
Utilization of oport 1 in network Request = 1.54193e-05
Utilization of oport 2 in network Request = 2.56989e-05
Utilization of oport 3 in network Request = 1.02795e-05
Utilization of oport 4 in network Request = 4.11182e-05
Utilization of oport 5 in network Request = 1.54193e-05
Utilization of oport 6 in network Request = 2.56989e-05
Utilization of oport 7 in network Request = 1.02795e-05
Req Network Utilization: 6.90443e-05
Total Network Utilization: 0.000133514

PROCESSOR 7 Phase 1 STATISTICS: 
Start cycle: 487739		icount: 39861
End cycle: 2021155		icount: 3348932

Statistics Record Active list size:
   Number of samples = 1530905,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.53342e+06,   Sampling rate = 0.998363
   Mean = 40.2427,   Standard Deviation = 19.7355
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    61377.000 ( 4.01%) |**
     8.000    171012.000 (11.17%) |*****
    16.000    153309.000 (10.01%) |*****
    24.000    127594.000 ( 8.33%) |****
    32.000    280691.000 (18.33%) |*********
    40.000    193647.000 (12.65%) |******
    48.000    32039.000 ( 2.09%) |*
    56.000    33317.000 ( 2.18%) |*
    64.000    477919.000 (31.22%) |***************
End of Report


Statistics Record Speculation level:
   Number of samples = 1530905,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.53342e+06,   Sampling rate = 0.998363
   Mean = 4.91905,   Standard Deviation = 2.67735
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1530905,   Max Value = 74,   Min Value = 0
   Sampling interval = 1.53342e+06,   Sampling rate = 0.998363
   Mean = 1.59892,   Standard Deviation = 4.84391
End of Report


Statistics Record Load queue size:
   Number of samples = 1530905,   Max Value = 25,   Min Value = 0
   Sampling interval = 1.53342e+06,   Sampling rate = 0.998363
   Mean = 5.89969,   Standard Deviation = 4.27214
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    468242.000 (30.59%) |***************
     4.000    622645.000 (40.67%) |********************
     8.000    328544.000 (21.46%) |**********
    12.000    34261.000 ( 2.24%) |*
    16.000    31635.000 ( 2.07%) |*
    20.000    45382.000 ( 2.96%) |*
    24.000    196.000 ( 0.01%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 518125, BPB Bad predictions: 36012, BPB Prediction rate: 0.935012
RAS Good predictions: 656, RAS Bad predictions: 132, RAS Prediction rate: 0.832487
Loads issued: 832123, speced: 71241, limbos: 70915, unlimbos: 56358, redos: 5, kills: 20
Memory unit fwds: 15018, Virtual store buffer fwds: 33454 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 36119,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.53314e+06,   Sampling rate = 0.0235588
   Mean = 20.8726,   Standard Deviation = 12.2081
End of Report

Exceptions: 1804
Soft Exceptions: 1803
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 270

Statistics Record Exception flushes:
   Number of samples = 1804,   Max Value = 63,   Min Value = 5
   Sampling interval = 1.53342e+06,   Sampling rate = 0.00117646
   Mean = 10.8858,   Standard Deviation = 9.21833
End of Report

ALU utilization: 63.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.0%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 269,   Min Value = 269
   Sampling interval = 1.53342e+06,   Sampling rate = 6.52139e-07
   Mean = 269,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 525211(0.977,0.856) Mean 5.501/1.049/1.015 Stddev 9.731/2.636/1.486
Demand read L1COAL -- Num 10400(0.019,0.017) Mean 278.543/258.745/258.518 Stddev 164.694/154.236/154.220
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 75(0.000,0.000) Mean 103.627/22.280/22.213 Stddev 142.021/51.632/51.646
Demand read L2COAL -- Num 37(0.000,0.000) Mean 130.595/125.622/125.568 Stddev 75.525/75.274/75.235
Demand read DIR_LH_NOCOHE -- Num 100(0.000,0.000) Mean 412.870/385.080/385.080 Stddev 167.130/194.774/194.774
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 21(0.000,0.000) Mean 479.619/144.333/144.333 Stddev 182.422/24.161/24.161
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1643(0.003,0.003) Mean 321.718/246.752/246.743 Stddev 179.049/111.023/111.028
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 1640(0.022,0.003) Mean 144.734/138.294/134.092 Stddev 68.422/67.418/66.513
Demand write L2HIT -- Num 67199(0.884,0.109) Mean 23.484/18.521/12.306 Stddev 39.616/36.941/19.125
Demand write L2COAL -- Num 5617(0.074,0.009) Mean 225.667/216.908/184.123 Stddev 129.311/122.931/74.761
Demand write DIR_LH_NOCOHE -- Num 5(0.000,0.000) Mean 171.200/163.800/56.000 Stddev 232.606/236.104/24.617
Demand write DIR_LH_RCOHE -- Num 657(0.009,0.001) Mean 641.064/519.486/248.409 Stddev 362.580/272.149/143.402
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 52(0.001,0.000) Mean 244.731/239.058/153.692 Stddev 133.764/132.327/39.751
Demand write DIR_RH_RCOHE -- Num 756(0.010,0.001) Mean 292.878/288.754/233.770 Stddev 122.967/119.099/39.754
Demand write CACHE_TO_CACHE -- Num 87(0.001,0.000) Mean 471.736/438.494/311.920 Stddev 321.756/277.986/139.656
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 2(0.006,0.000) Mean 18.500/12.500/10.000 Stddev 0.707/0.707/0.000
Demand rmw L2COAL -- Num 30(0.083,0.000) Mean 302.867/296.867/273.433 Stddev 229.726/229.505/210.607
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 180(0.500,0.000) Mean 380.167/377.261/374.933 Stddev 151.893/150.865/149.181
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 148(0.411,0.000) Mean 416.122/412.331/409.432 Stddev 172.249/172.317/173.167
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.074
Avail loss from Write time: 0.000
Avail loss from Read time: 0.121
Avail loss from Branch time: 0.002
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.110
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.216
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.228 excepts: 0.006



PROCESSOR 6 Phase 1 STATISTICS: 
Start cycle: 487498		icount: 39155
End cycle: 2021805		icount: 3320627

Statistics Record Active list size:
   Number of samples = 1532110,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.53431e+06,   Sampling rate = 0.998569
   Mean = 41.78,   Standard Deviation = 19.2747
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    52561.000 ( 3.43%) |*
     8.000    144047.000 ( 9.40%) |****
    16.000    129918.000 ( 8.48%) |****
    24.000    107965.000 ( 7.05%) |***
    32.000    347474.000 (22.68%) |***********
    40.000    164550.000 (10.74%) |*****
    48.000    42372.000 ( 2.77%) |*
    56.000    26121.000 ( 1.70%) |
    64.000    517102.000 (33.75%) |****************
End of Report


Statistics Record Speculation level:
   Number of samples = 1532110,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.53431e+06,   Sampling rate = 0.998569
   Mean = 5.29906,   Standard Deviation = 2.67004
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1532110,   Max Value = 73,   Min Value = 0
   Sampling interval = 1.53431e+06,   Sampling rate = 0.998569
   Mean = 1.24018,   Standard Deviation = 4.21342
End of Report


Statistics Record Load queue size:
   Number of samples = 1532110,   Max Value = 25,   Min Value = 0
   Sampling interval = 1.53431e+06,   Sampling rate = 0.998569
   Mean = 6.12976,   Standard Deviation = 4.12008
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    435742.000 (28.44%) |**************
     4.000    525485.000 (34.30%) |*****************
     8.000    467279.000 (30.50%) |***************
    12.000    35474.000 ( 2.32%) |*
    16.000    35688.000 ( 2.33%) |*
    20.000    31461.000 ( 2.05%) |*
    24.000    981.000 ( 0.06%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 558632, BPB Bad predictions: 30131, BPB Prediction rate: 0.948823
RAS Good predictions: 578, RAS Bad predictions: 113, RAS Prediction rate: 0.836469
Loads issued: 927725, speced: 59573, limbos: 59291, unlimbos: 47195, redos: 7, kills: 20
Memory unit fwds: 12876, Virtual store buffer fwds: 29877 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 30219,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.5343e+06,   Sampling rate = 0.0196956
   Mean = 21.0957,   Standard Deviation = 12.1926
End of Report

Exceptions: 1660
Soft Exceptions: 1659
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1660,   Max Value = 62,   Min Value = 5
   Sampling interval = 1.53431e+06,   Sampling rate = 0.00108192
   Mean = 10.597,   Standard Deviation = 8.85764
End of Report

ALU utilization: 62.0%
FPU utilization: 0.0%
Addr. gen. utilization: 33.5%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.53431e+06,   Sampling rate = 6.5176e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 560200(0.979,0.880) Mean 5.263/1.034/1.014 Stddev 10.278/1.974/1.338
Demand read L1COAL -- Num 10625(0.019,0.017) Mean 307.728/292.476/292.333 Stddev 182.779/178.779/178.805
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 35(0.000,0.000) Mean 133.686/10.200/10.171 Stddev 229.936/0.868/0.857
Demand read L2COAL -- Num 32(0.000,0.000) Mean 145.094/140.562/140.562 Stddev 76.367/76.837/76.837
Demand read DIR_LH_NOCOHE -- Num 6(0.000,0.000) Mean 390.667/73.833/73.833 Stddev 168.590/73.076/73.076
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 230(0.000,0.000) Mean 473.670/442.270/442.270 Stddev 148.067/165.434/165.434
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1348(0.002,0.002) Mean 317.801/245.138/245.135 Stddev 190.688/124.346/124.347
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 1308(0.021,0.002) Mean 150.575/141.987/133.603 Stddev 90.159/85.701/77.837
Demand write L2HIT -- Num 56702(0.891,0.089) Mean 23.527/18.372/11.719 Stddev 42.146/38.173/15.992
Demand write L2COAL -- Num 4198(0.066,0.007) Mean 211.935/204.156/173.568 Stddev 118.490/112.639/71.318
Demand write DIR_LH_NOCOHE -- Num 8(0.000,0.000) Mean 102.500/95.625/45.250 Stddev 92.956/95.394/3.536
Demand write DIR_LH_RCOHE -- Num 121(0.002,0.000) Mean 208.917/205.083/157.868 Stddev 108.557/105.466/27.525
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 248(0.004,0.000) Mean 300.298/250.859/149.379 Stddev 218.059/124.053/31.393
Demand write DIR_RH_RCOHE -- Num 945(0.015,0.001) Mean 510.734/449.140/273.225 Stddev 359.202/275.900/123.626
Demand write CACHE_TO_CACHE -- Num 82(0.001,0.000) Mean 537.000/487.793/309.549 Stddev 371.497/300.799/118.823
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 22(0.054,0.000) Mean 307.364/298.273/289.500 Stddev 178.972/174.913/164.452
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 185(0.451,0.000) Mean 419.195/416.368/415.259 Stddev 185.504/184.168/183.386
Demand rmw CACHE_TO_CACHE -- Num 203(0.495,0.000) Mean 448.813/445.828/444.640 Stddev 190.233/190.495/190.636
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.080
Avail loss from Write time: 0.000
Avail loss from Read time: 0.087
Avail loss from Branch time: 0.002
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.091
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.264
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.194 excepts: 0.005



PROCESSOR 1 Phase 1 STATISTICS: 
Start cycle: 487238		icount: 44676
End cycle: 2023405		icount: 2474798

Statistics Record Active list size:
   Number of samples = 1534763,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.53617e+06,   Sampling rate = 0.999087
   Mean = 43.3271,   Standard Deviation = 16.2659
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    26365.000 ( 1.72%) |
     8.000    69604.000 ( 4.54%) |**
    16.000    60293.000 ( 3.93%) |*
    24.000    46060.000 ( 3.00%) |*
    32.000    723292.000 (47.13%) |***********************
    40.000    71553.000 ( 4.66%) |**
    48.000    32928.000 ( 2.15%) |*
    56.000    36252.000 ( 2.36%) |*
    64.000    468416.000 (30.52%) |***************
End of Report


Statistics Record Speculation level:
   Number of samples = 1534763,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.53617e+06,   Sampling rate = 0.999087
   Mean = 6.16513,   Standard Deviation = 2.48342
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1534763,   Max Value = 67,   Min Value = 0
   Sampling interval = 1.53617e+06,   Sampling rate = 0.999087
   Mean = 0.64066,   Standard Deviation = 3.36911
End of Report


Statistics Record Load queue size:
   Number of samples = 1534763,   Max Value = 26,   Min Value = 0
   Sampling interval = 1.53617e+06,   Sampling rate = 0.999087
   Mean = 6.30195,   Standard Deviation = 3.64425
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    388784.000 (25.33%) |************
     4.000    422454.000 (27.53%) |*************
     8.000    678138.000 (44.19%) |**********************
    12.000    17892.000 ( 1.17%) |
    16.000    10391.000 ( 0.68%) |
    20.000    14799.000 ( 0.96%) |
    24.000    2305.000 ( 0.15%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 483205, BPB Bad predictions: 14746, BPB Prediction rate: 0.970387
RAS Good predictions: 314, RAS Bad predictions: 68, RAS Prediction rate: 0.821990
Loads issued: 805199, speced: 31325, limbos: 31153, unlimbos: 24457, redos: 2, kills: 11
Memory unit fwds: 7103, Virtual store buffer fwds: 19403 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 14808,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.53616e+06,   Sampling rate = 0.0096396
   Mean = 20.8067,   Standard Deviation = 12.0453
End of Report

Exceptions: 916
Soft Exceptions: 915
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 916,   Max Value = 63,   Min Value = 5
   Sampling interval = 1.53617e+06,   Sampling rate = 0.000596289
   Mean = 11.4705,   Standard Deviation = 9.42258
End of Report

ALU utilization: 46.0%
FPU utilization: 0.0%
Addr. gen. utilization: 27.9%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.53617e+06,   Sampling rate = 6.50971e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 479459(0.970,0.909) Mean 4.150/1.017/1.006 Stddev 4.616/1.295/0.852
Demand read L1COAL -- Num 13380(0.027,0.025) Mean 408.206/401.600/401.554 Stddev 185.329/187.206/187.242
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 29(0.000,0.000) Mean 63.690/31.276/31.276 Stddev 118.498/90.728/90.728
Demand read L2COAL -- Num 15(0.000,0.000) Mean 147.867/143.867/143.867 Stddev 57.191/58.280/58.280
Demand read DIR_LH_NOCOHE -- Num 2(0.000,0.000) Mean 190.000/47.000/47.000 Stddev 195.161/4.243/4.243
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 823(0.002,0.002) Mean 483.320/479.143/479.143 Stddev 137.897/142.243/142.243
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 772(0.002,0.001) Mean 323.769/271.608/271.605 Stddev 179.236/152.152/152.153
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 849(0.026,0.002) Mean 150.624/143.568/136.029 Stddev 100.267/98.191/91.409
Demand write L2HIT -- Num 28461(0.883,0.054) Mean 23.481/18.366/11.938 Stddev 38.949/36.965/17.041
Demand write L2COAL -- Num 2307(0.072,0.004) Mean 215.119/206.890/167.795 Stddev 120.588/115.428/70.049
Demand write DIR_LH_NOCOHE -- Num 4(0.000,0.000) Mean 118.750/110.500/46.000 Stddev 122.935/127.050/4.000
Demand write DIR_LH_RCOHE -- Num 99(0.003,0.000) Mean 199.616/196.990/153.081 Stddev 112.504/111.631/31.317
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 69(0.002,0.000) Mean 342.319/322.551/174.406 Stddev 184.090/152.398/38.220
Demand write DIR_RH_RCOHE -- Num 382(0.012,0.001) Mean 517.853/498.555/272.487 Stddev 293.226/275.333/102.497
Demand write CACHE_TO_CACHE -- Num 54(0.002,0.000) Mean 506.204/480.148/267.259 Stddev 315.606/278.671/77.412
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 1(0.002,0.000) Mean 21.000/15.000/10.000 Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 14(0.024,0.000) Mean 167.286/161.786/158.643 Stddev 127.173/126.988/127.123
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 1(0.002,0.000) Mean 156.000/155.000/155.000 Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 91(0.154,0.000) Mean 400.846/398.308/397.286 Stddev 190.420/189.797/189.386
Demand rmw CACHE_TO_CACHE -- Num 484(0.819,0.001) Mean 451.058/449.626/449.372 Stddev 158.483/158.630/158.740
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.091
Avail loss from Write time: 0.000
Avail loss from Read time: 0.051
Avail loss from Branch time: 0.001
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.040
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.498
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.127 excepts: 0.004



PROCESSOR 3 Phase 1 STATISTICS: 
Start cycle: 487548		icount: 43536
End cycle: 2024916		icount: 3194185

Statistics Record Active list size:
   Number of samples = 1534930,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.53737e+06,   Sampling rate = 0.998415
   Mean = 42.6596,   Standard Deviation = 19.0772
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    48955.000 ( 3.19%) |*
     8.000    134217.000 ( 8.74%) |****
    16.000    117170.000 ( 7.63%) |***
    24.000    89562.000 ( 5.83%) |**
    32.000    392647.000 (25.58%) |************
    40.000    138320.000 ( 9.01%) |****
    48.000    39828.000 ( 2.59%) |*
    56.000    29646.000 ( 1.93%) |
    64.000    544585.000 (35.48%) |*****************
End of Report


Statistics Record Speculation level:
   Number of samples = 1534930,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.53737e+06,   Sampling rate = 0.998415
   Mean = 5.30409,   Standard Deviation = 2.67954
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1534930,   Max Value = 75,   Min Value = 0
   Sampling interval = 1.53737e+06,   Sampling rate = 0.998415
   Mean = 1.19829,   Standard Deviation = 4.22737
End of Report


Statistics Record Load queue size:
   Number of samples = 1534930,   Max Value = 25,   Min Value = 0
   Sampling interval = 1.53737e+06,   Sampling rate = 0.998415
   Mean = 6.07844,   Standard Deviation = 4.07089
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    416251.000 (27.12%) |*************
     4.000    583177.000 (37.99%) |******************
     8.000    440758.000 (28.72%) |**************
    12.000    35554.000 ( 2.32%) |*
    16.000    26600.000 ( 1.73%) |
    20.000    30877.000 ( 2.01%) |*
    24.000    1713.000 ( 0.11%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 554276, BPB Bad predictions: 27853, BPB Prediction rate: 0.952153
RAS Good predictions: 555, RAS Bad predictions: 119, RAS Prediction rate: 0.823442
Loads issued: 927422, speced: 57125, limbos: 56829, unlimbos: 44307, redos: 12, kills: 24
Memory unit fwds: 11974, Virtual store buffer fwds: 28153 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 27957,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.53736e+06,   Sampling rate = 0.018185
   Mean = 20.4973,   Standard Deviation = 11.8037
End of Report

Exceptions: 1683
Soft Exceptions: 1682
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1683,   Max Value = 62,   Min Value = 5
   Sampling interval = 1.53737e+06,   Sampling rate = 0.00109473
   Mean = 11.1373,   Standard Deviation = 8.8419
End of Report

ALU utilization: 59.2%
FPU utilization: 0.0%
Addr. gen. utilization: 33.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.53737e+06,   Sampling rate = 6.50462e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 559353(0.979,0.886) Mean 4.993/1.032/1.013 Stddev 7.249/1.923/1.315
Demand read L1COAL -- Num 10404(0.018,0.016) Mean 336.618/319.776/319.677 Stddev 191.299/186.619/186.649
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 37(0.000,0.000) Mean 131.919/41.432/41.432 Stddev 254.491/73.650/73.650
Demand read L2COAL -- Num 31(0.000,0.000) Mean 146.677/142.161/142.161 Stddev 73.780/73.789/73.789
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 327(0.001,0.001) Mean 482.431/455.333/455.333 Stddev 153.912/167.479/167.479
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1283(0.002,0.002) Mean 330.149/254.151/254.143 Stddev 194.299/126.548/126.551
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 1246(0.021,0.002) Mean 160.446/151.856/144.652 Stddev 96.883/93.676/89.280
Demand write L2HIT -- Num 52809(0.888,0.084) Mean 23.105/18.074/11.709 Stddev 39.464/35.988/15.908
Demand write L2COAL -- Num 4213(0.071,0.007) Mean 215.547/207.752/176.792 Stddev 122.962/117.920/78.198
Demand write DIR_LH_NOCOHE -- Num 3(0.000,0.000) Mean 55.333/45.333/45.333 Stddev 2.309/2.309/2.309
Demand write DIR_LH_RCOHE -- Num 68(0.001,0.000) Mean 249.132/237.574/160.029 Stddev 148.851/123.397/29.475
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 147(0.002,0.000) Mean 359.830/318.211/155.088 Stddev 216.955/148.554/27.716
Demand write DIR_RH_RCOHE -- Num 901(0.015,0.001) Mean 487.232/440.952/267.855 Stddev 337.020/266.927/107.342
Demand write CACHE_TO_CACHE -- Num 93(0.002,0.000) Mean 522.086/481.011/305.355 Stddev 344.152/272.310/119.724
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 1(0.002,0.000) Mean 18.000/12.000/10.000 Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 22(0.050,0.000) Mean 294.182/288.364/261.227 Stddev 188.094/187.777/158.744
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 152(0.347,0.000) Mean 394.829/391.914/390.651 Stddev 165.884/164.562/163.685
Demand rmw CACHE_TO_CACHE -- Num 263(0.600,0.000) Mean 446.673/444.175/442.479 Stddev 183.836/184.010/184.713
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.087
Avail loss from Write time: 0.000
Avail loss from Read time: 0.098
Avail loss from Branch time: 0.002
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.083
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.286
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.182 excepts: 0.006



PROCESSOR 0 Phase 1 STATISTICS: 
Start cycle: 486930		icount: 1311686
End cycle: 2026086		icount: 3617830

Statistics Record Active list size:
   Number of samples = 1538184,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.53916e+06,   Sampling rate = 0.999369
   Mean = 36.0563,   Standard Deviation = 14.5876
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    45961.000 ( 2.99%) |*
     8.000    116839.000 ( 7.60%) |***
    16.000    112677.000 ( 7.33%) |***
    24.000    116635.000 ( 7.58%) |***
    32.000    745383.000 (48.46%) |************************
    40.000    173133.000 (11.26%) |*****
    48.000    28352.000 ( 1.84%) |
    56.000    25356.000 ( 1.65%) |
    64.000    173848.000 (11.30%) |*****
End of Report


Statistics Record Speculation level:
   Number of samples = 1538184,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.53916e+06,   Sampling rate = 0.999369
   Mean = 5.98137,   Standard Deviation = 2.74339
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1538184,   Max Value = 74,   Min Value = 0
   Sampling interval = 1.53916e+06,   Sampling rate = 0.999369
   Mean = 0.559315,   Standard Deviation = 2.61044
End of Report


Statistics Record Load queue size:
   Number of samples = 1538184,   Max Value = 21,   Min Value = 0
   Sampling interval = 1.53916e+06,   Sampling rate = 0.999369
   Mean = 5.65857,   Standard Deviation = 3.80529
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    577408.000 (37.54%) |******************
     4.000    245007.000 (15.93%) |*******
     8.000    678717.000 (44.12%) |**********************
    12.000    15828.000 ( 1.03%) |
    16.000    9359.000 ( 0.61%) |
    20.000    11865.000 ( 0.77%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 312913, BPB Bad predictions: 27975, BPB Prediction rate: 0.917935
RAS Good predictions: 205, RAS Bad predictions: 44, RAS Prediction rate: 0.823293
Loads issued: 408436, speced: 33990, limbos: 33886, unlimbos: 27910, redos: 2, kills: 8
Memory unit fwds: 6423, Virtual store buffer fwds: 27471 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 28010,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.53899e+06,   Sampling rate = 0.0182003
   Mean = 24.6395,   Standard Deviation = 13.6342
End of Report

Exceptions: 594
Soft Exceptions: 593
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 594,   Max Value = 62,   Min Value = 5
   Sampling interval = 1.53916e+06,   Sampling rate = 0.000385926
   Mean = 12.0236,   Standard Deviation = 9.26922
End of Report

ALU utilization: 46.9%
FPU utilization: 0.0%
Addr. gen. utilization: 15.5%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.53916e+06,   Sampling rate = 6.49707e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 310569(0.921,0.820) Mean 4.447/1.034/1.012 Stddev 7.255/1.998/1.425
Demand read L1COAL -- Num 22569(0.067,0.060) Mean 249.571/245.118/245.092 Stddev 224.322/223.715/223.712
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 1914(0.006,0.005) Mean 13.998/10.129/10.026 Stddev 9.380/4.153/0.203
Demand read L2COAL -- Num 20(0.000,0.000) Mean 151.400/146.750/146.750 Stddev 69.130/70.004/70.004
Demand read DIR_LH_NOCOHE -- Num 130(0.000,0.000) Mean 53.546/44.092/44.092 Stddev 38.226/0.664/0.664
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1587(0.005,0.004) Mean 292.364/286.713/286.710 Stddev 188.532/190.024/190.027
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 456(0.001,0.001) Mean 354.743/289.555/289.550 Stddev 212.778/169.830/169.831
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 457(0.011,0.001) Mean 181.204/168.418/152.011 Stddev 133.025/123.136/112.014
Demand write L2HIT -- Num 38514(0.943,0.102) Mean 21.663/17.203/10.922 Stddev 38.647/35.987/12.175
Demand write L2COAL -- Num 1439(0.035,0.004) Mean 233.084/223.959/184.147 Stddev 122.602/116.631/70.450
Demand write DIR_LH_NOCOHE -- Num 5(0.000,0.000) Mean 106.200/99.200/44.200 Stddev 118.965/121.755/0.447
Demand write DIR_LH_RCOHE -- Num 26(0.001,0.000) Mean 224.962/213.038/176.346 Stddev 98.438/73.850/26.795
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 45(0.001,0.000) Mean 378.111/330.778/191.911 Stddev 244.845/161.264/35.478
Demand write DIR_RH_RCOHE -- Num 301(0.007,0.001) Mean 521.897/481.512/281.352 Stddev 359.339/301.333/129.014
Demand write CACHE_TO_CACHE -- Num 35(0.001,0.000) Mean 511.086/481.086/293.686 Stddev 339.389/300.459/132.093
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 3(0.006,0.000) Mean 19.000/13.333/10.000 Stddev 1.000/0.577/0.000
Demand rmw L2COAL -- Num 10(0.020,0.000) Mean 396.200/390.400/359.400 Stddev 285.868/285.655/241.573
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 1(0.002,0.000) Mean 173.000/167.000/167.000 Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 59(0.116,0.000) Mean 427.678/424.881/423.780 Stddev 200.154/198.969/198.199
Demand rmw CACHE_TO_CACHE -- Num 435(0.856,0.001) Mean 500.929/499.632/499.446 Stddev 166.246/166.431/166.551
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.055
Avail loss from Write time: 0.000
Avail loss from Read time: 0.046
Avail loss from Branch time: 0.003
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.066
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.516
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.299 excepts: 0.003



PROCESSOR 5 Phase 1 STATISTICS: 
Start cycle: 487422		icount: 40971
End cycle: 2027414		icount: 3055370

Statistics Record Active list size:
   Number of samples = 1538232,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.53999e+06,   Sampling rate = 0.998858
   Mean = 42.9643,   Standard Deviation = 18.4852
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    43112.000 ( 2.80%) |*
     8.000    118160.000 ( 7.68%) |***
    16.000    103669.000 ( 6.74%) |***
    24.000    82077.000 ( 5.34%) |**
    32.000    463033.000 (30.10%) |***************
    40.000    121523.000 ( 7.90%) |***
    48.000    42259.000 ( 2.75%) |*
    56.000    31102.000 ( 2.02%) |*
    64.000    533297.000 (34.67%) |*****************
End of Report


Statistics Record Speculation level:
   Number of samples = 1538232,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.53999e+06,   Sampling rate = 0.998858
   Mean = 5.47152,   Standard Deviation = 2.666
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1538232,   Max Value = 75,   Min Value = 0
   Sampling interval = 1.53999e+06,   Sampling rate = 0.998858
   Mean = 1.02133,   Standard Deviation = 3.83078
End of Report


Statistics Record Load queue size:
   Number of samples = 1538232,   Max Value = 25,   Min Value = 0
   Sampling interval = 1.53999e+06,   Sampling rate = 0.998858
   Mean = 5.99796,   Standard Deviation = 3.78285
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    411439.000 (26.75%) |*************
     4.000    556926.000 (36.21%) |******************
     8.000    502988.000 (32.70%) |****************
    12.000    24638.000 ( 1.60%) |
    16.000    22212.000 ( 1.44%) |
    20.000    18980.000 ( 1.23%) |
    24.000    1049.000 ( 0.07%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 542844, BPB Bad predictions: 24804, BPB Prediction rate: 0.956304
RAS Good predictions: 471, RAS Bad predictions: 96, RAS Prediction rate: 0.830688
Loads issued: 920214, speced: 50500, limbos: 50204, unlimbos: 39811, redos: 4, kills: 17
Memory unit fwds: 11373, Virtual store buffer fwds: 26353 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 24891,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.53999e+06,   Sampling rate = 0.0161631
   Mean = 20.9385,   Standard Deviation = 12.2281
End of Report

Exceptions: 1332
Soft Exceptions: 1331
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1332,   Max Value = 59,   Min Value = 5
   Sampling interval = 1.53999e+06,   Sampling rate = 0.00086494
   Mean = 10.5826,   Standard Deviation = 8.82895
End of Report

ALU utilization: 56.2%
FPU utilization: 0.0%
Addr. gen. utilization: 32.6%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.53999e+06,   Sampling rate = 6.49354e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 545740(0.977,0.891) Mean 4.738/1.025/1.009 Stddev 6.752/1.472/1.025
Demand read L1COAL -- Num 11277(0.020,0.018) Mean 348.683/337.898/337.739 Stddev 187.339/187.334/187.403
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 42(0.000,0.000) Mean 89.405/27.643/27.619 Stddev 157.916/72.764/72.629
Demand read L2COAL -- Num 27(0.000,0.000) Mean 162.370/158.556/158.519 Stddev 76.431/76.250/76.151
Demand read DIR_LH_NOCOHE -- Num 1(0.000,0.000) Mean 460.000/44.000/44.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 410(0.001,0.001) Mean 477.827/463.317/463.317 Stddev 145.543/157.416/157.416
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1220(0.002,0.002) Mean 306.343/257.143/257.141 Stddev 168.172/130.708/130.710
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 1012(0.019,0.002) Mean 167.275/157.775/147.935 Stddev 101.082/97.068/87.831
Demand write L2HIT -- Num 47615(0.896,0.078) Mean 23.197/18.145/11.629 Stddev 39.220/36.232/15.647
Demand write L2COAL -- Num 3457(0.065,0.006) Mean 217.684/209.881/174.541 Stddev 126.352/121.174/73.675
Demand write DIR_LH_NOCOHE -- Num 5(0.000,0.000) Mean 92.200/85.200/44.600 Stddev 86.552/89.338/1.342
Demand write DIR_LH_RCOHE -- Num 55(0.001,0.000) Mean 227.236/224.073/165.800 Stddev 134.620/134.565/37.298
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 181(0.003,0.000) Mean 303.453/286.376/165.453 Stddev 176.288/152.330/35.044
Demand write DIR_RH_RCOHE -- Num 767(0.014,0.001) Mean 482.890/459.072/272.842 Stddev 318.734/289.224/124.561
Demand write CACHE_TO_CACHE -- Num 78(0.001,0.000) Mean 459.705/438.128/288.103 Stddev 327.147/285.577/141.532
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 2(0.004,0.000) Mean 19.500/14.000/10.000 Stddev 2.121/1.414/0.000
Demand rmw L2COAL -- Num 22(0.046,0.000) Mean 335.364/329.727/315.136 Stddev 234.575/234.378/213.557
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 2(0.004,0.000) Mean 146.000/145.000/145.000 Stddev 11.314/11.314/11.314
Demand rmw DIR_RH_RCOHE -- Num 159(0.331,0.000) Mean 409.535/407.038/406.044 Stddev 181.369/180.362/179.613
Demand rmw CACHE_TO_CACHE -- Num 296(0.615,0.000) Mean 445.395/443.226/441.821 Stddev 158.735/159.107/157.962
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.085
Avail loss from Write time: 0.000
Avail loss from Read time: 0.084
Avail loss from Branch time: 0.002
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.071
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.339
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.173 excepts: 0.005



PROCESSOR 2 Phase 1 STATISTICS: 
Start cycle: 487314		icount: 42710
End cycle: 2028437		icount: 2919865

Statistics Record Active list size:
   Number of samples = 1539895,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.54112e+06,   Sampling rate = 0.999204
   Mean = 43.1973,   Standard Deviation = 17.928
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    38349.000 ( 2.49%) |*
     8.000    102332.000 ( 6.65%) |***
    16.000    90374.000 ( 5.87%) |**
    24.000    76966.000 ( 5.00%) |**
    32.000    523961.000 (34.03%) |*****************
    40.000    117573.000 ( 7.64%) |***
    48.000    34677.000 ( 2.25%) |*
    56.000    30859.000 ( 2.00%) |*
    64.000    524804.000 (34.08%) |*****************
End of Report


Statistics Record Speculation level:
   Number of samples = 1539895,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.54112e+06,   Sampling rate = 0.999204
   Mean = 5.6773,   Standard Deviation = 2.67347
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1539895,   Max Value = 73,   Min Value = 0
   Sampling interval = 1.54112e+06,   Sampling rate = 0.999204
   Mean = 0.818494,   Standard Deviation = 3.16544
End of Report


Statistics Record Load queue size:
   Number of samples = 1539895,   Max Value = 25,   Min Value = 0
   Sampling interval = 1.54112e+06,   Sampling rate = 0.999204
   Mean = 6.03472,   Standard Deviation = 3.79045
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    438665.000 (28.49%) |**************
     4.000    428384.000 (27.82%) |*************
     8.000    617960.000 (40.13%) |********************
    12.000    17854.000 ( 1.16%) |
    16.000    19459.000 ( 1.26%) |
    20.000    16426.000 ( 1.07%) |
    24.000    1147.000 ( 0.07%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 521984, BPB Bad predictions: 22318, BPB Prediction rate: 0.958997
RAS Good predictions: 356, RAS Bad predictions: 82, RAS Prediction rate: 0.812785
Loads issued: 883399, speced: 39303, limbos: 39085, unlimbos: 31299, redos: 9, kills: 17
Memory unit fwds: 8795, Virtual store buffer fwds: 24091 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 22389,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.54112e+06,   Sampling rate = 0.0145278
   Mean = 22.3838,   Standard Deviation = 13.1518
End of Report

Exceptions: 979
Soft Exceptions: 978
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 979,   Max Value = 63,   Min Value = 5
   Sampling interval = 1.54112e+06,   Sampling rate = 0.000635251
   Mean = 10.3166,   Standard Deviation = 8.78194
End of Report

ALU utilization: 53.7%
FPU utilization: 0.0%
Addr. gen. utilization: 30.9%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.54112e+06,   Sampling rate = 6.48877e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 523510(0.974,0.902) Mean 4.616/1.018/1.007 Stddev 5.862/1.311/1.011
Demand read L1COAL -- Num 12252(0.023,0.021) Mean 348.301/341.341/341.282 Stddev 199.872/200.175/200.193
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 68(0.000,0.000) Mean 39.176/16.191/15.897 Stddev 88.874/34.148/34.162
Demand read L2COAL -- Num 26(0.000,0.000) Mean 139.846/135.923/135.885 Stddev 72.974/73.392/73.437
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 539(0.001,0.001) Mean 486.495/480.325/480.325 Stddev 150.352/155.294/155.294
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1145(0.002,0.002) Mean 288.790/249.553/249.547 Stddev 167.702/133.392/133.395
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 662(0.016,0.001) Mean 156.224/146.929/139.337 Stddev 93.046/89.107/83.905
Demand write L2HIT -- Num 37530(0.881,0.065) Mean 22.939/17.967/11.265 Stddev 38.299/36.607/13.786
Demand write L2COAL -- Num 3282(0.077,0.006) Mean 178.750/172.661/152.107 Stddev 110.175/106.046/74.214
Demand write DIR_LH_NOCOHE -- Num 7(0.000,0.000) Mean 93.714/86.286/45.286 Stddev 86.875/89.697/2.628
Demand write DIR_LH_RCOHE -- Num 144(0.003,0.000) Mean 230.139/222.938/167.181 Stddev 110.696/102.076/26.164
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 201(0.005,0.000) Mean 238.279/222.184/153.030 Stddev 166.568/125.356/31.450
Demand write DIR_RH_RCOHE -- Num 680(0.016,0.001) Mean 444.791/419.457/256.379 Stddev 292.126/254.603/99.365
Demand write CACHE_TO_CACHE -- Num 73(0.002,0.000) Mean 482.192/462.699/283.301 Stddev 288.143/266.662/118.947
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 1(0.002,0.000) Mean 18.000/12.000/10.000 Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 14(0.029,0.000) Mean 240.286/234.429/230.000 Stddev 119.578/119.390/119.415
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 1(0.002,0.000) Mean 138.000/137.000/137.000 Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 115(0.241,0.000) Mean 416.704/414.313/413.417 Stddev 193.124/192.281/191.838
Demand rmw CACHE_TO_CACHE -- Num 346(0.725,0.001) Mean 453.286/451.445/450.936 Stddev 165.866/166.087/166.250
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.092
Avail loss from Write time: 0.000
Avail loss from Read time: 0.066
Avail loss from Branch time: 0.002
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.060
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.384
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.174 excepts: 0.004



PROCESSOR 4 Phase 1 STATISTICS: 
Start cycle: 487187		icount: 40168
End cycle: 2029178		icount: 2667771

Statistics Record Active list size:
   Number of samples = 1540699,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.54199e+06,   Sampling rate = 0.999163
   Mean = 42.8598,   Standard Deviation = 17.1447
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    33343.000 ( 2.16%) |*
     8.000    90762.000 ( 5.89%) |**
    16.000    78021.000 ( 5.06%) |**
    24.000    60912.000 ( 3.95%) |*
    32.000    637139.000 (41.35%) |********************
    40.000    97564.000 ( 6.33%) |***
    48.000    22716.000 ( 1.47%) |
    56.000    29221.000 ( 1.90%) |
    64.000    491021.000 (31.87%) |***************
End of Report


Statistics Record Speculation level:
   Number of samples = 1540699,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.54199e+06,   Sampling rate = 0.999163
   Mean = 5.94546,   Standard Deviation = 2.59401
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1540699,   Max Value = 96,   Min Value = 0
   Sampling interval = 1.54199e+06,   Sampling rate = 0.999163
   Mean = 0.913125,   Standard Deviation = 4.06694
End of Report


Statistics Record Load queue size:
   Number of samples = 1540699,   Max Value = 25,   Min Value = 0
   Sampling interval = 1.54199e+06,   Sampling rate = 0.999163
   Mean = 6.3135,   Standard Deviation = 3.68616
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    384953.000 (24.99%) |************
     4.000    417257.000 (27.08%) |*************
     8.000    687203.000 (44.60%) |**********************
    12.000    17812.000 ( 1.16%) |
    16.000    14038.000 ( 0.91%) |
    20.000    18543.000 ( 1.20%) |
    24.000    893.000 ( 0.06%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 496318, BPB Bad predictions: 18944, BPB Prediction rate: 0.963234
RAS Good predictions: 329, RAS Bad predictions: 64, RAS Prediction rate: 0.837150
Loads issued: 835858, speced: 38251, limbos: 38046, unlimbos: 30064, redos: 3, kills: 10
Memory unit fwds: 8371, Virtual store buffer fwds: 21996 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 19000,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.54199e+06,   Sampling rate = 0.0123218
   Mean = 20.8885,   Standard Deviation = 12.1434
End of Report

Exceptions: 1129
Soft Exceptions: 1128
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1129,   Max Value = 62,   Min Value = 5
   Sampling interval = 1.54199e+06,   Sampling rate = 0.00073217
   Mean = 9.83702,   Standard Deviation = 8.29445
End of Report

ALU utilization: 49.2%
FPU utilization: 0.0%
Addr. gen. utilization: 29.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.54199e+06,   Sampling rate = 6.48512e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 495212(0.973,0.900) Mean 4.612/1.027/1.009 Stddev 5.701/1.630/0.960
Demand read L1COAL -- Num 12346(0.024,0.022) Mean 404.066/394.298/394.234 Stddev 187.827/186.669/186.709
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 19(0.000,0.000) Mean 101.947/21.947/21.947 Stddev 175.229/52.077/52.077
Demand read L2COAL -- Num 24(0.000,0.000) Mean 140.875/135.125/135.083 Stddev 70.071/69.950/69.919
Demand read DIR_LH_NOCOHE -- Num 2(0.000,0.000) Mean 267.500/127.500/127.500 Stddev 72.832/118.087/118.087
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 705(0.001,0.001) Mean 488.609/481.454/481.454 Stddev 142.039/144.308/144.308
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 907(0.002,0.002) Mean 341.831/277.431/277.422 Stddev 207.552/149.739/149.743
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 1204(0.030,0.002) Mean 161.749/153.375/143.860 Stddev 96.605/91.091/79.855
Demand write L2HIT -- Num 35187(0.871,0.064) Mean 23.796/18.874/12.346 Stddev 41.485/39.101/19.540
Demand write L2COAL -- Num 3227(0.080,0.006) Mean 232.657/223.963/186.692 Stddev 122.091/116.271/69.574
Demand write DIR_LH_NOCOHE -- Num 5(0.000,0.000) Mean 104.600/97.200/45.400 Stddev 111.006/113.961/3.130
Demand write DIR_LH_RCOHE -- Num 74(0.002,0.000) Mean 243.662/237.797/176.676 Stddev 121.796/116.415/39.367
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 39(0.001,0.000) Mean 453.590/366.385/177.385 Stddev 299.687/154.063/32.252
Demand write DIR_RH_RCOHE -- Num 614(0.015,0.001) Mean 491.259/447.980/263.945 Stddev 342.223/263.547/87.064
Demand write CACHE_TO_CACHE -- Num 66(0.002,0.000) Mean 611.136/555.833/293.000 Stddev 373.792/301.532/136.271
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 5(0.009,0.000) Mean 79.400/73.600/10.000 Stddev 136.736/136.625/0.000
Demand rmw L2COAL -- Num 11(0.021,0.000) Mean 349.818/343.818/320.273 Stddev 302.607/302.662/296.119
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 105(0.198,0.000) Mean 440.705/438.010/436.848 Stddev 206.548/205.821/205.297
Demand rmw CACHE_TO_CACHE -- Num 408(0.771,0.001) Mean 428.125/426.574/425.699 Stddev 139.873/140.064/139.768
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.084
Avail loss from Write time: 0.000
Avail loss from Read time: 0.064
Avail loss from Branch time: 0.001
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.053
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.446
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.151 excepts: 0.004




TIME FOR EXECUTION:	2.03048e+06

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0        378648           331555(   88%)          0             0.1913
Num_hit: 331555  Num_miss: 47093 Num_lat: 0
DEMAND READ	CACHE_HIT: 308966   (0.918,0.816)
DEMAND READ	CACHE_MISS_COLD: 1045     (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 1168     (0.003,0.003)
DEMAND READ	CACHE_MISS_CAP: 1880     (0.006,0.005)
DEMAND READ	CACHE_MISS_COHE: 1029     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 22589    (0.067,0.060)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 27       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 27       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 40827    (0.999,0.108)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 457      (0.419,0.001)
DEMAND RMW	CACHE_MISS_CAP: 4        (0.004,0.000)
DEMAND RMW	CACHE_MISS_COHE: 452      (0.415,0.001)
DEMAND RMW	CACHE_MISS_UPGR: 176      (0.161,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.555 [stddev 0.530]

Statistics Record Mshr occupancy:
   Number of intervals = 9241, Max Value = 4, Min Value = 0
   Sampling interval = 1.54335e+06,   Sampling rate = 0.00598826
   Mean = 0.555413,   Standard Deviation = 0.530066
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    709666.000 (45.98%) |**********************
     1.000    812704.000 (52.66%) |**************************
     2.000    18588.000 ( 1.20%) |
     3.000    2186.000 ( 0.14%) |
     4.000    187.000 ( 0.01%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 3.658 [stddev 3.926]

Statistics Record Mshr req occupancy:
   Number of intervals = 31830, Max Value = 22, Min Value = 0
   Sampling interval = 1.54335e+06,   Sampling rate = 0.0206246
   Mean = 3.65753,   Standard Deviation = 3.92641
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1535776.000 (99.51%) |*************************************************
    12.800    7555.000 ( 0.49%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (1505)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (877)	CONF (0)	FULL (0)

Cohes:	4276
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4276
Cohe-replys merged:	297
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	1388
Cohe-replys nacked with docohe:	137
Cohe-replys nacked with failed merge:	2
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 2575	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       47098            42196(   90%)          0              0.124
Num_hit: 42196  Num_miss: 4902 Num_lat: 0
DEMAND READ	CACHE_HIT: 1929     (0.367,0.041)
DEMAND READ	CACHE_MISS_COLD: 1045     (0.199,0.022)
DEMAND READ	CACHE_MISS_CONF: 1127     (0.215,0.024)
DEMAND READ	CACHE_MISS_CAP: 7        (0.001,0.000)
DEMAND READ	CACHE_MISS_COHE: 1121     (0.214,0.024)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 20       (0.004,0.000)
DEMAND WRITE	CACHE_HIT: 38795    (0.952,0.824)
DEMAND WRITE	CACHE_MISS_COLD: 4        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 76       (0.002,0.002)
DEMAND WRITE	CACHE_MISS_CAP: 1        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 75       (0.002,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 352      (0.009,0.007)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 1439     (0.035,0.031)
DEMAND RMW	CACHE_HIT: 3        (0.003,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 460      (0.416,0.010)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 460      (0.416,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 172      (0.155,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 10       (0.009,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 2179 @ 258.591 [stddev 188.796]
DEMAND network miss WRITE	: 416 @ 248.151 [stddev 125.434]
DEMAND network miss RMW	: 495 @ 476.756 [stddev 172.614]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.591 [stddev 0.593]

Statistics Record Mshr occupancy:
   Number of intervals = 6179, Max Value = 6, Min Value = 0
   Sampling interval = 1.54352e+06,   Sampling rate = 0.00400383
   Mean = 0.590846,   Standard Deviation = 0.592828
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    695153.000 (45.04%) |**********************
     1.000    800559.000 (51.87%) |*************************
     2.000    36121.000 ( 2.34%) |*
     3.000    8338.000 ( 0.54%) |
     4.000    2659.000 ( 0.17%) |
     5.000    490.000 ( 0.03%) |
     6.000    178.000 ( 0.01%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.733 [stddev 1.468]

Statistics Record Mshr req occupancy:
   Number of intervals = 7648, Max Value = 32, Min Value = 0
   Sampling interval = 1.54352e+06,   Sampling rate = 0.00495555
   Mean = 0.732852,   Standard Deviation = 1.46817
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1535168.000 (99.46%) |*************************************************
    12.800    8242.000 ( 0.53%) |
    25.600    88.000 ( 0.01%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (35)	MAX_COAL (5508)	CONF (0)	FULL (0)

Cohes:	4268
Cohes nacked:	1
Cohes stalled:	0
Cohe-replys:	4267
Cohe-replys merged:	55
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	156
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	10
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1887
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 3	PR_CL: 6	PR_DY: 4
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1        526309           489680(   93%)          0              0.219
Num_hit: 489680  Num_miss: 36629 Num_lat: 0
DEMAND READ	CACHE_HIT: 476296   (0.967,0.905)
DEMAND READ	CACHE_MISS_COLD: 263      (0.001,0.000)
DEMAND READ	CACHE_MISS_CONF: 1359     (0.003,0.003)
DEMAND READ	CACHE_MISS_CAP: 5        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1325     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 13384    (0.027,0.025)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 29       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 27       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 32227    (0.998,0.061)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 519      (0.372,0.001)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 516      (0.370,0.001)
DEMAND RMW	CACHE_MISS_UPGR: 358      (0.257,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.558 [stddev 0.532]

Statistics Record Mshr occupancy:
   Number of intervals = 4466, Max Value = 4, Min Value = 0
   Sampling interval = 1.54347e+06,   Sampling rate = 0.00289413
   Mean = 0.557638,   Standard Deviation = 0.532032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    707709.000 (45.86%) |**********************
     1.000    813169.000 (52.70%) |**************************
     2.000    19595.000 ( 1.27%) |
     3.000    2503.000 ( 0.16%) |
     4.000    161.000 ( 0.01%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 3.568 [stddev 3.905]

Statistics Record Mshr req occupancy:
   Number of intervals = 17850, Max Value = 22, Min Value = 0
   Sampling interval = 1.54348e+06,   Sampling rate = 0.0115654
   Mean = 3.56796,   Standard Deviation = 3.90519
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1533247.000 (99.36%) |*************************************************
    12.800    9902.000 ( 0.64%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (699)	MSHR_COHE (473)	PEND_COHE (0)	MAX_COAL (160)	CONF (0)	FULL (0)

Cohes:	2758
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2758
Cohe-replys merged:	232
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	168
Cohe-replys nacked with docohe:	301
Cohe-replys nacked with failed merge:	10
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 71	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       36102            31019(   86%)          0             0.08528
Num_hit: 31019  Num_miss: 5083 Num_lat: 0
DEMAND READ	CACHE_HIT: 30       (0.010,0.001)
DEMAND READ	CACHE_MISS_COLD: 263      (0.088,0.007)
DEMAND READ	CACHE_MISS_CONF: 1334     (0.448,0.037)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1334     (0.448,0.037)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 15       (0.005,0.000)
DEMAND WRITE	CACHE_HIT: 28652    (0.904,0.794)
DEMAND WRITE	CACHE_MISS_COLD: 4        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 111      (0.004,0.003)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 111      (0.004,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 522      (0.016,0.014)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 2307     (0.073,0.064)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 517      (0.364,0.014)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 517      (0.364,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 369      (0.260,0.010)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 14       (0.010,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1597 @ 363.162 [stddev 181.563]
DEMAND network miss WRITE	: 610 @ 225.585 [stddev 103.095]
DEMAND network miss RMW	: 576 @ 427.630 [stddev 165.180]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.630 [stddev 0.630]

Statistics Record Mshr occupancy:
   Number of intervals = 5565, Max Value = 5, Min Value = 0
   Sampling interval = 1.54347e+06,   Sampling rate = 0.00360616
   Mean = 0.629843,   Standard Deviation = 0.630398
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    660578.000 (42.80%) |*********************
     1.000    822246.000 (53.27%) |**************************
     2.000    39785.000 ( 2.58%) |*
     3.000    14024.000 ( 0.91%) |
     4.000    5781.000 ( 0.37%) |
     5.000    1022.000 ( 0.07%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.838 [stddev 1.879]

Statistics Record Mshr req occupancy:
   Number of intervals = 7901, Max Value = 30, Min Value = 0
   Sampling interval = 1.54347e+06,   Sampling rate = 0.00511963
   Mean = 0.837768,   Standard Deviation = 1.87858
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1530006.000 (99.13%) |*************************************************
    12.800    12315.000 ( 0.80%) |
    25.600    1115.000 ( 0.07%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (21)	MAX_COAL (9891)	CONF (0)	FULL (0)

Cohes:	2758
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2758
Cohe-replys merged:	52
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	339
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	10
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1093
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2        578497           531884(   92%)          0             0.2426
Num_hit: 531884  Num_miss: 46613 Num_lat: 0
DEMAND READ	CACHE_HIT: 519624   (0.972,0.898)
DEMAND READ	CACHE_MISS_COLD: 539      (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 1154     (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 61       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1118     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 12260    (0.023,0.021)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 38       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 36       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 42581    (0.998,0.074)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 388      (0.357,0.001)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 387      (0.356,0.001)
DEMAND RMW	CACHE_MISS_UPGR: 309      (0.285,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.489 [stddev 0.549]

Statistics Record Mshr occupancy:
   Number of intervals = 4514, Max Value = 3, Min Value = 0
   Sampling interval = 1.54347e+06,   Sampling rate = 0.00292522
   Mean = 0.488667,   Standard Deviation = 0.549266
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    824578.000 (53.44%) |**************************
     1.000    687353.000 (44.54%) |**********************
     2.000    26710.000 ( 1.73%) |
     3.000    4424.000 ( 0.29%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 2.828 [stddev 3.734]

Statistics Record Mshr req occupancy:
   Number of intervals = 16774, Max Value = 22, Min Value = 0
   Sampling interval = 1.54348e+06,   Sampling rate = 0.0108683
   Mean = 2.82788,   Standard Deviation = 3.7341
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1534630.000 (99.45%) |*************************************************
    12.800    8446.000 ( 0.55%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (1141)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (634)	CONF (0)	FULL (0)

Cohes:	3210
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3210
Cohe-replys merged:	149
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	425
Cohe-replys nacked with docohe:	234
Cohe-replys nacked with failed merge:	7
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 204	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       46382            41174(   89%)          0             0.1103
Num_hit: 41174  Num_miss: 5208 Num_lat: 0
DEMAND READ	CACHE_HIT: 69       (0.024,0.001)
DEMAND READ	CACHE_MISS_COLD: 539      (0.184,0.012)
DEMAND READ	CACHE_MISS_CONF: 1146     (0.392,0.025)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1145     (0.391,0.025)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 26       (0.009,0.001)
DEMAND WRITE	CACHE_HIT: 37782    (0.892,0.815)
DEMAND WRITE	CACHE_MISS_COLD: 7        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 157      (0.004,0.003)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 157      (0.004,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 970      (0.023,0.021)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 3282     (0.077,0.071)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 384      (0.348,0.008)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 384      (0.348,0.008)
DEMAND RMW	CACHE_MISS_UPGR: 318      (0.289,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 14       (0.013,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1685 @ 309.027 [stddev 177.561]
DEMAND network miss WRITE	: 1109 @ 211.803 [stddev 97.186]
DEMAND network miss RMW	: 462 @ 427.918 [stddev 173.923]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.624 [stddev 0.695]

Statistics Record Mshr occupancy:
   Number of intervals = 6510, Max Value = 5, Min Value = 0
   Sampling interval = 1.54348e+06,   Sampling rate = 0.0042184
   Mean = 0.623863,   Standard Deviation = 0.695493
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    726028.000 (47.04%) |***********************
     1.000    708149.000 (45.88%) |**********************
     2.000    81991.000 ( 5.31%) |**
     3.000    19461.000 ( 1.26%) |
     4.000    6438.000 ( 0.42%) |
     5.000    1319.000 ( 0.09%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.878 [stddev 1.854]

Statistics Record Mshr req occupancy:
   Number of intervals = 9832, Max Value = 34, Min Value = 0
   Sampling interval = 1.54348e+06,   Sampling rate = 0.00637069
   Mean = 0.877939,   Standard Deviation = 1.85448
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1532459.000 (99.29%) |*************************************************
    12.800    10026.000 ( 0.65%) |
    25.600    901.000 ( 0.06%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (54)	MAX_COAL (7053)	CONF (0)	FULL (0)

Cohes:	3210
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3210
Cohe-replys merged:	33
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	268
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	18
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1488
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3        630971           567719(   90%)          0             0.2571
Num_hit: 567719  Num_miss: 63252 Num_lat: 0
DEMAND READ	CACHE_HIT: 557310   (0.977,0.883)
DEMAND READ	CACHE_MISS_COLD: 470      (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 1150     (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 30       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1120     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 10409    (0.018,0.016)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 50       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 49       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 59483    (0.998,0.094)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 325      (0.361,0.001)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 324      (0.360,0.001)
DEMAND RMW	CACHE_MISS_UPGR: 250      (0.278,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.429 [stddev 0.558]

Statistics Record Mshr occupancy:
   Number of intervals = 4237, Max Value = 4, Min Value = 0
   Sampling interval = 1.53849e+06,   Sampling rate = 0.00275465
   Mean = 0.429397,   Standard Deviation = 0.557949
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    923406.000 (60.02%) |******************************
     1.000    574511.000 (37.34%) |******************
     2.000    35879.000 ( 2.33%) |*
     3.000    4258.000 ( 0.28%) |
     4.000    390.000 ( 0.03%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 2.291 [stddev 3.591]

Statistics Record Mshr req occupancy:
   Number of intervals = 14646, Max Value = 22, Min Value = 0
   Sampling interval = 1.53849e+06,   Sampling rate = 0.00952037
   Mean = 2.29108,   Standard Deviation = 3.59132
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1520405.000 (98.83%) |*************************************************
    12.800    18039.000 ( 1.17%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (2452)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (1057)	CONF (0)	FULL (0)

Cohes:	3049
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3049
Cohe-replys merged:	151
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	369
Cohe-replys nacked with docohe:	157
Cohe-replys nacked with failed merge:	5
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 159	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       62604            57484(   92%)          0             0.1423
Num_hit: 57484  Num_miss: 5120 Num_lat: 0
DEMAND READ	CACHE_HIT: 38       (0.013,0.001)
DEMAND READ	CACHE_MISS_COLD: 470      (0.167,0.008)
DEMAND READ	CACHE_MISS_CONF: 1142     (0.405,0.018)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1137     (0.403,0.018)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 31       (0.011,0.000)
DEMAND WRITE	CACHE_HIT: 53179    (0.903,0.849)
DEMAND WRITE	CACHE_MISS_COLD: 3        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 214      (0.004,0.003)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 214      (0.004,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 1043     (0.018,0.017)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 4213     (0.072,0.067)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 320      (0.348,0.005)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 320      (0.348,0.005)
DEMAND RMW	CACHE_MISS_UPGR: 256      (0.278,0.004)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 22       (0.024,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1612 @ 278.612 [stddev 158.877]
DEMAND network miss WRITE	: 1214 @ 235.806 [stddev 108.507]
DEMAND network miss RMW	: 415 @ 410.492 [stddev 178.855]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.595 [stddev 0.750]

Statistics Record Mshr occupancy:
   Number of intervals = 6481, Max Value = 6, Min Value = 0
   Sampling interval = 1.53851e+06,   Sampling rate = 0.00421317
   Mean = 0.595064,   Standard Deviation = 0.75001
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    800332.000 (52.02%) |**************************
     1.000    612431.000 (39.81%) |*******************
     2.000    88871.000 ( 5.78%) |**
     3.000    25201.000 ( 1.64%) |
     4.000    8729.000 ( 0.57%) |
     5.000    2591.000 ( 0.17%) |
     6.000    306.000 ( 0.02%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.996 [stddev 2.420]

Statistics Record Mshr req occupancy:
   Number of intervals = 10747, Max Value = 33, Min Value = 0
   Sampling interval = 1.53851e+06,   Sampling rate = 0.00698598
   Mean = 0.995752,   Standard Deviation = 2.4199
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1515853.000 (98.53%) |*************************************************
    12.800    21598.000 ( 1.40%) |
    25.600    1010.000 ( 0.07%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (60)	MAX_COAL (14976)	CONF (0)	FULL (0)

Cohes:	3049
Cohes nacked:	1
Cohes stalled:	0
Cohe-replys:	3048
Cohe-replys merged:	26
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	208
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	30
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1477
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 1	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4        548442           503794(   92%)          0             0.2275
Num_hit: 503794  Num_miss: 44648 Num_lat: 0
DEMAND READ	CACHE_HIT: 491436   (0.970,0.896)
DEMAND READ	CACHE_MISS_COLD: 316      (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 1312     (0.003,0.002)
DEMAND READ	CACHE_MISS_CAP: 8        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1299     (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 12358    (0.024,0.023)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 33       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 33       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 40418    (0.998,0.074)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 455      (0.370,0.001)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 455      (0.370,0.001)
DEMAND RMW	CACHE_MISS_UPGR: 318      (0.259,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.529 [stddev 0.537]

Statistics Record Mshr occupancy:
   Number of intervals = 4378, Max Value = 3, Min Value = 0
   Sampling interval = 1.54345e+06,   Sampling rate = 0.00283716
   Mean = 0.528924,   Standard Deviation = 0.537475
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    754736.000 (48.91%) |************************
     1.000    763501.000 (49.48%) |************************
     2.000    22073.000 ( 1.43%) |
     3.000    2857.000 ( 0.19%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 3.252 [stddev 3.847]

Statistics Record Mshr req occupancy:
   Number of intervals = 16736, Max Value = 21, Min Value = 0
   Sampling interval = 1.54346e+06,   Sampling rate = 0.0108438
   Mean = 3.25245,   Standard Deviation = 3.84747
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1531102.000 (99.22%) |*************************************************
    12.800    12077.000 ( 0.78%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (1325)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (320)	CONF (0)	FULL (0)

Cohes:	2861
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2861
Cohe-replys merged:	253
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	264
Cohe-replys nacked with docohe:	254
Cohe-replys nacked with failed merge:	2
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 82	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       43800            38712(   88%)          0              0.104
Num_hit: 38712  Num_miss: 5088 Num_lat: 0
DEMAND READ	CACHE_HIT: 20       (0.007,0.000)
DEMAND READ	CACHE_MISS_COLD: 316      (0.107,0.007)
DEMAND READ	CACHE_MISS_CONF: 1300     (0.439,0.030)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1300     (0.439,0.030)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 24       (0.008,0.001)
DEMAND WRITE	CACHE_HIT: 35425    (0.894,0.809)
DEMAND WRITE	CACHE_MISS_COLD: 5        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 131      (0.003,0.003)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 131      (0.003,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 685      (0.017,0.016)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 3227     (0.081,0.074)
DEMAND RMW	CACHE_HIT: 5        (0.004,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 452      (0.366,0.010)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 452      (0.366,0.010)
DEMAND RMW	CACHE_MISS_UPGR: 315      (0.255,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 11       (0.009,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1616 @ 350.400 [stddev 180.126]
DEMAND network miss WRITE	: 799 @ 237.141 [stddev 93.182]
DEMAND network miss RMW	: 513 @ 414.981 [stddev 155.275]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.633 [stddev 0.647]

Statistics Record Mshr occupancy:
   Number of intervals = 5856, Max Value = 5, Min Value = 0
   Sampling interval = 1.54345e+06,   Sampling rate = 0.00379475
   Mean = 0.63337,   Standard Deviation = 0.646895
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    675720.000 (43.79%) |*********************
     1.000    784469.000 (50.84%) |*************************
     2.000    61988.000 ( 4.02%) |**
     3.000    15827.000 ( 1.03%) |
     4.000    4346.000 ( 0.28%) |
     5.000    817.000 ( 0.05%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.958 [stddev 2.223]

Statistics Record Mshr req occupancy:
   Number of intervals = 9118, Max Value = 33, Min Value = 0
   Sampling interval = 1.54345e+06,   Sampling rate = 0.00590819
   Mean = 0.958412,   Standard Deviation = 2.22343
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1524412.000 (98.78%) |*************************************************
    12.800    17206.000 ( 1.11%) |
    25.600    1549.000 ( 0.10%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (56)	MAX_COAL (13234)	CONF (0)	FULL (0)

Cohes:	2861
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2862
Cohe-replys merged:	98
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	277
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	18
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1226
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5        611189           554108(   91%)          0             0.2521
Num_hit: 554108  Num_miss: 57081 Num_lat: 0
DEMAND READ	CACHE_HIT: 542831   (0.975,0.888)
DEMAND READ	CACHE_MISS_COLD: 419      (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 1232     (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1169     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 11277    (0.020,0.018)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 47       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 47       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 53173    (0.998,0.087)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 356      (0.367,0.001)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 349      (0.360,0.001)
DEMAND RMW	CACHE_MISS_UPGR: 264      (0.272,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.460 [stddev 0.551]

Statistics Record Mshr occupancy:
   Number of intervals = 4364, Max Value = 4, Min Value = 0
   Sampling interval = 1.54099e+06,   Sampling rate = 0.00283259
   Mean = 0.460208,   Standard Deviation = 0.551449
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    871122.000 (56.53%) |****************************
     1.000    633880.000 (41.14%) |********************
     2.000    32645.000 ( 2.12%) |*
     3.000    3140.000 ( 0.20%) |
     4.000    139.000 ( 0.01%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 2.588 [stddev 3.679]

Statistics Record Mshr req occupancy:
   Number of intervals = 15641, Max Value = 22, Min Value = 0
   Sampling interval = 1.54099e+06,   Sampling rate = 0.0101506
   Mean = 2.58812,   Standard Deviation = 3.67854
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1526473.000 (99.06%) |*************************************************
    12.800    14453.000 ( 0.94%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (1121)	MSHR_COHE (840)	PEND_COHE (0)	MAX_COAL (997)	CONF (0)	FULL (0)

Cohes:	3021
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3021
Cohe-replys merged:	235
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	381
Cohe-replys nacked with docohe:	160
Cohe-replys nacked with failed merge:	12
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 147	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       56625            51493(   91%)          0             0.1294
Num_hit: 51493  Num_miss: 5132 Num_lat: 0
DEMAND READ	CACHE_HIT: 43       (0.015,0.001)
DEMAND READ	CACHE_MISS_COLD: 419      (0.144,0.007)
DEMAND READ	CACHE_MISS_CONF: 1213     (0.417,0.021)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1206     (0.415,0.021)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 27       (0.009,0.000)
DEMAND WRITE	CACHE_HIT: 47942    (0.910,0.847)
DEMAND WRITE	CACHE_MISS_COLD: 5        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 195      (0.004,0.003)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 195      (0.004,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 917      (0.017,0.016)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 3457     (0.066,0.061)
DEMAND RMW	CACHE_HIT: 2        (0.002,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 354      (0.352,0.006)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 354      (0.352,0.006)
DEMAND RMW	CACHE_MISS_UPGR: 273      (0.271,0.005)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 22       (0.022,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1632 @ 292.939 [stddev 165.084]
DEMAND network miss WRITE	: 1087 @ 234.820 [stddev 121.371]
DEMAND network miss RMW	: 457 @ 415.072 [stddev 167.224]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.605 [stddev 0.713]

Statistics Record Mshr occupancy:
   Number of intervals = 6350, Max Value = 6, Min Value = 0
   Sampling interval = 1.54099e+06,   Sampling rate = 0.00412138
   Mean = 0.605099,   Standard Deviation = 0.713305
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    765151.000 (49.66%) |************************
     1.000    659039.000 (42.77%) |*********************
     2.000    86431.000 ( 5.61%) |**
     3.000    22360.000 ( 1.45%) |
     4.000    6453.000 ( 0.42%) |
     5.000    1349.000 ( 0.09%) |
     6.000    146.000 ( 0.01%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.928 [stddev 2.172]

Statistics Record Mshr req occupancy:
   Number of intervals = 9856, Max Value = 34, Min Value = 0
   Sampling interval = 1.54099e+06,   Sampling rate = 0.00639654
   Mean = 0.928485,   Standard Deviation = 2.17155
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1523388.000 (98.86%) |*************************************************
    12.800    16543.000 ( 1.07%) |
    25.600    998.000 ( 0.06%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (74)	MAX_COAL (12583)	CONF (0)	FULL (0)

Cohes:	3021
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3021
Cohe-replys merged:	72
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	201
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	22
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1426
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6        637228           570117(   89%)          0             0.2653
Num_hit: 570117  Num_miss: 67111 Num_lat: 0
DEMAND READ	CACHE_HIT: 559488   (0.977,0.878)
DEMAND READ	CACHE_MISS_COLD: 546      (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 1039     (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 37       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1002     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 10629    (0.019,0.017)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 52       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 52       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 63616    (0.998,0.100)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 281      (0.366,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 279      (0.364,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 206      (0.269,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.397 [stddev 0.549]

Statistics Record Mshr occupancy:
   Number of intervals = 4126, Max Value = 3, Min Value = 0
   Sampling interval = 1.53561e+06,   Sampling rate = 0.00268753
   Mean = 0.396676,   Standard Deviation = 0.548565
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    970017.000 (63.17%) |*******************************
     1.000    525488.000 (34.22%) |*****************
     2.000    36306.000 ( 2.36%) |*
     3.000    3662.000 ( 0.24%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 2.142 [stddev 3.566]

Statistics Record Mshr req occupancy:
   Number of intervals = 14755, Max Value = 21, Min Value = 0
   Sampling interval = 1.53561e+06,   Sampling rate = 0.0096092
   Mean = 2.14165,   Standard Deviation = 3.56633
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1512207.000 (98.48%) |*************************************************
    12.800    23266.000 ( 1.52%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (1068)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (1688)	CONF (0)	FULL (0)

Cohes:	3179
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3179
Cohe-replys merged:	202
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	437
Cohe-replys nacked with docohe:	98
Cohe-replys nacked with failed merge:	5
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 174	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       66419            61376(   92%)          0              0.152
Num_hit: 61376  Num_miss: 5043 Num_lat: 0
DEMAND READ	CACHE_HIT: 38       (0.014,0.001)
DEMAND READ	CACHE_MISS_COLD: 546      (0.203,0.008)
DEMAND READ	CACHE_MISS_CONF: 1040     (0.387,0.016)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1034     (0.384,0.016)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 32       (0.012,0.000)
DEMAND WRITE	CACHE_HIT: 57086    (0.907,0.859)
DEMAND WRITE	CACHE_MISS_COLD: 8        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 214      (0.003,0.003)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 214      (0.003,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 1219     (0.019,0.018)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 4198     (0.067,0.063)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 277      (0.351,0.004)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 277      (0.351,0.004)
DEMAND RMW	CACHE_MISS_UPGR: 213      (0.270,0.003)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 22       (0.028,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1586 @ 256.625 [stddev 148.857]
DEMAND network miss WRITE	: 1407 @ 228.215 [stddev 121.467]
DEMAND network miss RMW	: 388 @ 417.631 [stddev 187.549]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.586 [stddev 0.753]

Statistics Record Mshr occupancy:
   Number of intervals = 6760, Max Value = 6, Min Value = 0
   Sampling interval = 1.53583e+06,   Sampling rate = 0.00440219
   Mean = 0.586112,   Standard Deviation = 0.753048
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    827246.000 (53.87%) |**************************
     1.000    562342.000 (36.62%) |******************
     2.000    111138.000 ( 7.24%) |***
     3.000    25797.000 ( 1.68%) |
     4.000    7810.000 ( 0.51%) |
     5.000    1331.000 ( 0.09%) |
     6.000    31.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.976 [stddev 2.387]

Statistics Record Mshr req occupancy:
   Number of intervals = 11012, Max Value = 32, Min Value = 0
   Sampling interval = 1.53583e+06,   Sampling rate = 0.00717073
   Mean = 0.975555,   Standard Deviation = 2.38734
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1514571.000 (98.62%) |*************************************************
    12.800    19984.000 ( 1.30%) |
    25.600    1140.000 ( 0.07%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (79)	MAX_COAL (14916)	CONF (0)	FULL (0)

Cohes:	3178
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3178
Cohe-replys merged:	46
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	137
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	30
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1638
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 1	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7        615557           535957(   87%)          0             0.2615
Num_hit: 535957  Num_miss: 79600 Num_lat: 0
DEMAND READ	CACHE_HIT: 525553   (0.975,0.854)
DEMAND READ	CACHE_MISS_COLD: 644      (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 1129     (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 68       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1007     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 10404    (0.019,0.017)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 64       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 64       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 76016    (0.998,0.123)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_CONF: 222      (0.365,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_COHE: 208      (0.342,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 176      (0.289,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.383 [stddev 0.547]

Statistics Record Mshr occupancy:
   Number of intervals = 4475, Max Value = 4, Min Value = 0
   Sampling interval = 1.53473e+06,   Sampling rate = 0.00291647
   Mean = 0.382848,   Standard Deviation = 0.547291
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    992616.000 (64.69%) |********************************
     1.000    499050.000 (32.52%) |****************
     2.000    40253.000 ( 2.62%) |*
     3.000    2407.000 ( 0.16%) |
     4.000    176.000 ( 0.01%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.872 [stddev 3.345]

Statistics Record Mshr req occupancy:
   Number of intervals = 14879, Max Value = 21, Min Value = 0
   Sampling interval = 1.53473e+06,   Sampling rate = 0.0096955
   Mean = 1.87234,   Standard Deviation = 3.34516
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1510792.000 (98.45%) |*************************************************
    12.800    23710.000 ( 1.55%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (1539)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (1139)	CONF (0)	FULL (0)

Cohes:	3362
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3362
Cohe-replys merged:	80
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	513
Cohe-replys nacked with docohe:	67
Cohe-replys nacked with failed merge:	1
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 296	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       78731            73422(   93%)          0              0.181
Num_hit: 73422  Num_miss: 5309 Num_lat: 0
DEMAND READ	CACHE_HIT: 80       (0.027,0.001)
DEMAND READ	CACHE_MISS_COLD: 644      (0.216,0.008)
DEMAND READ	CACHE_MISS_CONF: 1121     (0.375,0.014)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1106     (0.370,0.014)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 37       (0.012,0.000)
DEMAND WRITE	CACHE_HIT: 67656    (0.901,0.859)
DEMAND WRITE	CACHE_MISS_COLD: 5        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 225      (0.003,0.003)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 222      (0.003,0.003)
DEMAND WRITE	CACHE_MISS_UPGR: 1371     (0.018,0.017)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 5617     (0.075,0.071)
DEMAND RMW	CACHE_HIT: 2        (0.003,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_CONF: 219      (0.338,0.003)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 219      (0.338,0.003)
DEMAND RMW	CACHE_MISS_UPGR: 176      (0.272,0.002)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 30       (0.046,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1765 @ 234.594 [stddev 120.289]
DEMAND network miss WRITE	: 1558 @ 227.542 [stddev 105.327]
DEMAND network miss RMW	: 328 @ 377.497 [stddev 161.117]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.589 [stddev 0.769]

Statistics Record Mshr occupancy:
   Number of intervals = 7301, Max Value = 5, Min Value = 0
   Sampling interval = 1.53422e+06,   Sampling rate = 0.00475941
   Mean = 0.588892,   Standard Deviation = 0.768711
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    842663.000 (54.93%) |***************************
     1.000    525175.000 (34.24%) |*****************
     2.000    128978.000 ( 8.41%) |****
     3.000    29418.000 ( 1.92%) |
     4.000    6815.000 ( 0.44%) |
     5.000    942.000 ( 0.06%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.153 [stddev 2.814]

Statistics Record Mshr req occupancy:
   Number of intervals = 12985, Max Value = 34, Min Value = 0
   Sampling interval = 1.53422e+06,   Sampling rate = 0.00846421
   Mean = 1.15279,   Standard Deviation = 2.81353
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1500864.000 (97.84%) |************************************************
    12.800    31804.000 ( 2.07%) |*
    25.600    1323.000 ( 0.09%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (114)	MAX_COAL (23446)	CONF (0)	FULL (0)

Cohes:	3358
Cohes nacked:	1
Cohes stalled:	0
Cohe-replys:	3357
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	111
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	10
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1706
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 5	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 457	Stalls	Full: 0	MAX_COAL: 1081	read_match: 0
wbuf1	Coalescings: 849	Stalls	Full: 0	MAX_COAL: 1366	read_match: 85
wbuf2	Coalescings: 662	Stalls	Full: 0	MAX_COAL: 1623	read_match: 0
wbuf3	Coalescings: 1246	Stalls	Full: 0	MAX_COAL: 2407	read_match: 828
wbuf4	Coalescings: 1204	Stalls	Full: 0	MAX_COAL: 2558	read_match: 226
wbuf5	Coalescings: 1012	Stalls	Full: 0	MAX_COAL: 2397	read_match: 227
wbuf6	Coalescings: 1308	Stalls	Full: 0	MAX_COAL: 3126	read_match: 0
wbuf7	Coalescings: 1640	Stalls	Full: 0	MAX_COAL: 4428	read_match: 431
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 14.5477%
bus1: Bus Utilization (time spent delivering pkts) = 11.8317%
bus2: Bus Utilization (time spent delivering pkts) = 12.9102%
bus3: Bus Utilization (time spent delivering pkts) = 12.0041%
bus4: Bus Utilization (time spent delivering pkts) = 11.6198%
bus5: Bus Utilization (time spent delivering pkts) = 12.2493%
bus6: Bus Utilization (time spent delivering pkts) = 13.1586%
bus7: Bus Utilization (time spent delivering pkts) = 39.6693%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 8637,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.54345e+06,   Sampling rate = 0.00559592
   Mean = 1.57636,   Standard Deviation = 1.21157
      Bin         Value
      ---         -----
     1.000    6612.000 (76.55%) |**************************************
     2.000    588.000 ( 6.81%) |***
     3.000    544.000 ( 6.30%) |***
     4.000    443.000 ( 5.13%) |**
     5.000    296.000 ( 3.43%) |*
     6.000    135.000 ( 1.56%) |
     7.000    19.000 ( 0.22%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 44758,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.54354e+06,   Sampling rate = 0.0289969
   Mean = 2.14686,   Standard Deviation = 0.978324
      Bin         Value
      ---         -----
     1.000    14125.000 (31.56%) |***************
     2.000    14425.000 (32.23%) |****************
     3.000    11718.000 (26.18%) |*************
     4.000    4490.000 (10.03%) |*****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 44758,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.54354e+06,   Sampling rate = 0.0289969
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    44758.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 44758,   Max Value = 79,   Min Value = 20
   Sampling interval = 1.54354e+06,   Sampling rate = 0.0289969
   Mean = 30.9632,   Standard Deviation = 9.04896
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 44758,   Max Value = 79,   Min Value = 20
   Sampling interval = 1.54354e+06,   Sampling rate = 0.0289969
   Mean = 30.7053,   Standard Deviation = 9.0691
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 44758,   Max Value = 40,   Min Value = 0
   Sampling interval = 1.54354e+06,   Sampling rate = 0.0289969
   Mean = 1.53041,   Standard Deviation = 3.58544
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 14125,   Max Value = 54,   Min Value = 20
   Sampling interval = 1.54353e+06,   Sampling rate = 0.0091511
   Mean = 21.3171,   Standard Deviation = 2.82341
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 14125,   Max Value = 54,   Min Value = 20
   Sampling interval = 1.54353e+06,   Sampling rate = 0.0091511
   Mean = 21.062,   Standard Deviation = 2.86839
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 14125,   Max Value = 34,   Min Value = 0
   Sampling interval = 1.54353e+06,   Sampling rate = 0.0091511
   Mean = 1.06202,   Standard Deviation = 2.86839
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 14425,   Max Value = 58,   Min Value = 28
   Sampling interval = 1.54354e+06,   Sampling rate = 0.00934538
   Mean = 29.5742,   Standard Deviation = 3.16099
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 14425,   Max Value = 58,   Min Value = 28
   Sampling interval = 1.54354e+06,   Sampling rate = 0.00934538
   Mean = 29.312,   Standard Deviation = 3.20505
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 14425,   Max Value = 30,   Min Value = 0
   Sampling interval = 1.54354e+06,   Sampling rate = 0.00934538
   Mean = 1.31196,   Standard Deviation = 3.20505
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 11718,   Max Value = 76,   Min Value = 36
   Sampling interval = 1.54213e+06,   Sampling rate = 0.00759856
   Mean = 38.0749,   Standard Deviation = 3.73398
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 11718,   Max Value = 76,   Min Value = 36
   Sampling interval = 1.54213e+06,   Sampling rate = 0.00759856
   Mean = 37.8194,   Standard Deviation = 3.78664
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 11718,   Max Value = 40,   Min Value = 0
   Sampling interval = 1.54213e+06,   Sampling rate = 0.00759856
   Mean = 1.81942,   Standard Deviation = 3.78664
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 4490,   Max Value = 79,   Min Value = 44
   Sampling interval = 1.54021e+06,   Sampling rate = 0.00291519
   Mean = 47.2111,   Standard Deviation = 5.27001
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 4490,   Max Value = 79,   Min Value = 44
   Sampling interval = 1.54021e+06,   Sampling rate = 0.00291519
   Mean = 46.9514,   Standard Deviation = 5.36387
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 4490,   Max Value = 35,   Min Value = 0
   Sampling interval = 1.54021e+06,   Sampling rate = 0.00291519
   Mean = 2.95145,   Standard Deviation = 5.36387
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 44758,   Max Value = 79,   Min Value = 20
   Sampling interval = 1.54354e+06,   Sampling rate = 0.0289969
   Mean = 30.9632,   Standard Deviation = 9.04896
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 44758,   Max Value = 79,   Min Value = 20
   Sampling interval = 1.54354e+06,   Sampling rate = 0.0289969
   Mean = 30.7053,   Standard Deviation = 9.0691
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 44758,   Max Value = 40,   Min Value = 0
   Sampling interval = 1.54354e+06,   Sampling rate = 0.0289969
   Mean = 1.53041,   Standard Deviation = 3.58544
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 46287,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.54352e+06,   Sampling rate = 0.029988
   Mean = 2.12675,   Standard Deviation = 0.980047
      Bin         Value
      ---         -----
     1.000    14965.000 (32.33%) |****************
     2.000    15192.000 (32.82%) |****************
     3.000    11428.000 (24.69%) |************
     4.000    4702.000 (10.16%) |*****
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 46287,   Max Value = 10,   Min Value = 2
   Sampling interval = 1.54352e+06,   Sampling rate = 0.029988
   Mean = 6.31274,   Standard Deviation = 3.9878
      Bin         Value
      ---         -----
     2.000    21334.000 (46.09%) |***********************
    10.000    24953.000 (53.91%) |**************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 21334,   Max Value = 160,   Min Value = 26
   Sampling interval = 1.54352e+06,   Sampling rate = 0.0138217
   Mean = 38.4806,   Standard Deviation = 11.4653
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 21334,   Max Value = 160,   Min Value = 26
   Sampling interval = 1.54352e+06,   Sampling rate = 0.0138217
   Mean = 38.1486,   Standard Deviation = 11.4865
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 21334,   Max Value = 118,   Min Value = 0
   Sampling interval = 1.54352e+06,   Sampling rate = 0.0138217
   Mean = 3.08779,   Standard Deviation = 8.71887
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 24953,   Max Value = 184,   Min Value = 42
   Sampling interval = 1.54333e+06,   Sampling rate = 0.0161682
   Mean = 61.5231,   Standard Deviation = 15.6143
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 24953,   Max Value = 184,   Min Value = 42
   Sampling interval = 1.54333e+06,   Sampling rate = 0.0161682
   Mean = 61.3168,   Standard Deviation = 15.7229
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 24953,   Max Value = 126,   Min Value = 0
   Sampling interval = 1.54333e+06,   Sampling rate = 0.0161682
   Mean = 10.3216,   Standard Deviation = 13.3202
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 14965,   Max Value = 167,   Min Value = 26
   Sampling interval = 1.54351e+06,   Sampling rate = 0.00969546
   Mean = 41.8726,   Standard Deviation = 16.0533
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 14965,   Max Value = 167,   Min Value = 26
   Sampling interval = 1.54351e+06,   Sampling rate = 0.00969546
   Mean = 41.6105,   Standard Deviation = 16.1491
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 14965,   Max Value = 125,   Min Value = 0
   Sampling interval = 1.54351e+06,   Sampling rate = 0.00969546
   Mean = 6.87377,   Standard Deviation = 12.0185
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 15192,   Max Value = 163,   Min Value = 34
   Sampling interval = 1.54352e+06,   Sampling rate = 0.00984246
   Mean = 49.9665,   Standard Deviation = 16.008
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 15192,   Max Value = 163,   Min Value = 34
   Sampling interval = 1.54352e+06,   Sampling rate = 0.00984246
   Mean = 49.7001,   Standard Deviation = 16.109
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 15192,   Max Value = 113,   Min Value = 0
   Sampling interval = 1.54352e+06,   Sampling rate = 0.00984246
   Mean = 6.99684,   Standard Deviation = 11.9632
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 11428,   Max Value = 184,   Min Value = 42
   Sampling interval = 1.54222e+06,   Sampling rate = 0.00741009
   Mean = 57.5186,   Standard Deviation = 16.399
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 11428,   Max Value = 184,   Min Value = 42
   Sampling interval = 1.54222e+06,   Sampling rate = 0.00741009
   Mean = 57.2581,   Standard Deviation = 16.5228
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 11428,   Max Value = 126,   Min Value = 0
   Sampling interval = 1.54222e+06,   Sampling rate = 0.00741009
   Mean = 7.02511,   Standard Deviation = 11.9395
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 4702,   Max Value = 159,   Min Value = 50
   Sampling interval = 1.54027e+06,   Sampling rate = 0.00305271
   Mean = 66.5878,   Standard Deviation = 16.5106
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 4702,   Max Value = 159,   Min Value = 50
   Sampling interval = 1.54027e+06,   Sampling rate = 0.00305271
   Mean = 66.3143,   Standard Deviation = 16.6483
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 4702,   Max Value = 96,   Min Value = 0
   Sampling interval = 1.54027e+06,   Sampling rate = 0.00305271
   Mean = 7.22799,   Standard Deviation = 12.0775
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 46287,   Max Value = 184,   Min Value = 26
   Sampling interval = 1.54352e+06,   Sampling rate = 0.029988
   Mean = 50.9027,   Standard Deviation = 17.9986
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 46287,   Max Value = 184,   Min Value = 26
   Sampling interval = 1.54352e+06,   Sampling rate = 0.029988
   Mean = 50.6384,   Standard Deviation = 18.0956
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 46287,   Max Value = 126,   Min Value = 0
   Sampling interval = 1.54352e+06,   Sampling rate = 0.029988
   Mean = 6.98751,   Standard Deviation = 11.987
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0517728
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0399714
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0799442
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0490835
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0787534
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0354857
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0469022
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0757111
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0798308
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.12049
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.0801061
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.14294
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0205694
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.0257717
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.0239363
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.0788655
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.052052
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.0350166
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.0389621
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.0427248
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.102205
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0660256
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.080294
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0791097
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0699005
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0788052
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0870751
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.179414
Utilization of oport 0 in network Reply = 0.0382326
Utilization of oport 1 in network Reply = 0.0375051
Utilization of oport 2 in network Reply = 0.0361381
Utilization of oport 3 in network Reply = 0.0335447
Utilization of oport 4 in network Reply = 0.0353574
Utilization of oport 5 in network Reply = 0.0350678
Utilization of oport 6 in network Reply = 0.0346257
Utilization of oport 7 in network Reply = 0.0834938
Reply Network Utilization: 0.0632134
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0306689
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0118201
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0468795
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0172952
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0518363
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0118266
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.023328
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0334832
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.0424463
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0629405
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.0511567
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.0820018
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00756955
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00980207
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00797252
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.0580376
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0179774
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.019908
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Request = 0.0179689
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.0185008
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0255022
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0268524
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0274225
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0259279
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0253642
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0272242
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0284156
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.103494
Utilization of oport 0 in network Request = 0.00848692
Utilization of oport 1 in network Request = 0.00686566
Utilization of oport 2 in network Request = 0.00696122
Utilization of oport 3 in network Request = 0.00636681
Utilization of oport 4 in network Request = 0.00642835
Utilization of oport 5 in network Request = 0.0067458
Utilization of oport 6 in network Request = 0.0069596
Utilization of oport 7 in network Request = 0.0236775
Req Network Utilization: 0.0273921
Total Network Utilization: 0.0453028

PROCESSOR 4 Phase 2 STATISTICS: 
Start cycle: 2030727		icount: 2670753
End cycle: 2030736		icount: 2670778

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 1 Phase 2 STATISTICS: 
Start cycle: 2030769		icount: 2495945
End cycle: 2030778		icount: 2495970

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 2 Phase 2 STATISTICS: 
Start cycle: 2030860		icount: 2925547
End cycle: 2030869		icount: 2925572

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 5 Phase 2 STATISTICS: 
Start cycle: 2030953		icount: 3065185
End cycle: 2030962		icount: 3065210

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 6 Phase 2 STATISTICS: 
Start cycle: 2031043		icount: 3346641
End cycle: 2031052		icount: 3346666

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 3 Phase 2 STATISTICS: 
Start cycle: 2031081		icount: 3211874
End cycle: 2031090		icount: 3211899

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 7 Phase 2 STATISTICS: 
Start cycle: 2031264		icount: 3378453
End cycle: 2031273		icount: 3378478

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 0 Phase 2 STATISTICS: 
Start cycle: 2030489		icount: 3628266
End cycle: 2088336		icount: 3793654

Statistics Record Active list size:
   Number of samples = 57846,   Max Value = 55,   Min Value = 2
   Sampling interval = 57846,   Sampling rate = 1
   Mean = 46.6802,   Standard Deviation = 2.2004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    40.000 ( 0.07%) |
     8.000    90.000 ( 0.16%) |
    16.000    52.000 ( 0.09%) |
    24.000    50.000 ( 0.09%) |
    32.000    254.000 ( 0.44%) |
    40.000    57345.000 (99.13%) |*************************************************
    48.000    15.000 ( 0.03%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 57846,   Max Value = 8,   Min Value = 0
   Sampling interval = 57846,   Sampling rate = 1
   Mean = 7.6912,   Standard Deviation = 0.57949
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 57846,   Max Value = 2,   Min Value = 0
   Sampling interval = 57846,   Sampling rate = 1
   Mean = 0.000518618,   Standard Deviation = 0.0249416
End of Report


Statistics Record Load queue size:
   Number of samples = 57846,   Max Value = 7,   Min Value = 0
   Sampling interval = 57846,   Sampling rate = 1
   Mean = 4.13188,   Standard Deviation = 0.420925
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    296.000 ( 0.51%) |
     4.000    57550.000 (99.49%) |*************************************************
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 32977, BPB Bad predictions: 18, BPB Prediction rate: 0.999454
RAS Good predictions: 9, RAS Bad predictions: 9, RAS Prediction rate: 0.500000
Loads issued: 49385, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 27,   Max Value = 48,   Min Value = 0
   Sampling interval = 57847,   Sampling rate = 0.000466748
   Mean = 17.3704,   Standard Deviation = 16.2768
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 57847,   Sampling rate = 1.7287e-05
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 100.0%
FPU utilization: 0.0%
Addr. gen. utilization: 42.7%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 57847,   Sampling rate = 1.7287e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.178
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.107
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.003 excepts: 0.000




TIME FOR EXECUTION:	2.08835e+06

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1             3                0(    0%)          0             1.915e-06
Num_hit: 0  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: NaN [stddev NaN]

Statistics Record Mshr occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 101,   Sampling rate = 0.00990099
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean MSHR request occupancy: NaN [stddev NaN]

Statistics Record Mshr req occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 101,   Sampling rate = 0.00990099
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	0
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	0
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1           3                0(    0%)          0             9.098e-06
Num_hit: 0  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 180.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 122.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.786 [stddev 0.411]

Statistics Record Mshr occupancy:
   Number of intervals = 2, Max Value = 1, Min Value = 0
   Sampling interval = 254,   Sampling rate = 0.011811
   Mean = 0.786164,   Standard Deviation = 0.411308
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    34.000 (21.38%) |**********
     1.000    125.000 (78.62%) |***************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.786 [stddev 0.411]

Statistics Record Mshr req occupancy:
   Number of intervals = 2, Max Value = 1, Min Value = 0
   Sampling interval = 254,   Sampling rate = 0.011811
   Mean = 0.786164,   Standard Deviation = 0.411308
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    159.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	0
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	0
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2             4                0(    0%)          0             4.31e-06
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 2        (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: NaN [stddev NaN]

Statistics Record Mshr occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 173,   Sampling rate = 0.00578035
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean MSHR request occupancy: NaN [stddev NaN]

Statistics Record Mshr req occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 173,   Sampling rate = 0.00578035
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2           4                0(    0%)          0             2.203e-05
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 2        (1.000,0.500)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 248.000 [stddev NaN]
DEMAND network miss WRITE	: 2 @ 123.500 [stddev 16.263]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.421 [stddev 0.749]

Statistics Record Mshr occupancy:
   Number of intervals = 4, Max Value = 2, Min Value = 0
   Sampling interval = 345,   Sampling rate = 0.0144928
   Mean = 1.42135,   Standard Deviation = 0.749383
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    28.000 (15.73%) |*******
     1.000    47.000 (26.40%) |*************
     2.000    103.000 (57.87%) |****************************
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.421 [stddev 0.749]

Statistics Record Mshr req occupancy:
   Number of intervals = 4, Max Value = 2, Min Value = 0
   Sampling interval = 345,   Sampling rate = 0.0144928
   Mean = 1.42135,   Standard Deviation = 0.749383
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    178.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3            60               57(   95%)          0             3.017e-05
Num_hit: 57  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 53       (0.898,0.883)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.017,0.017)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.017,0.017)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.068,0.067)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.017)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 413,   Sampling rate = 0.00484262
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     1.000    146.000 (100.00%) |**************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 3.801 [stddev 0.701]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 4, Min Value = 0
   Sampling interval = 413,   Sampling rate = 0.0145278
   Mean = 3.80137,   Standard Deviation = 0.700934
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    146.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3           3                0(    0%)          0             1.341e-05
Num_hit: 0  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 134.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 122.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.885 [stddev 0.319]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 566,   Sampling rate = 0.00706714
   Mean = 0.885135,   Standard Deviation = 0.319399
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    34.000 (11.49%) |*****
     1.000    262.000 (88.51%) |********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.885 [stddev 0.319]

Statistics Record Mshr req occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 566,   Sampling rate = 0.00706714
   Mean = 0.885135,   Standard Deviation = 0.319399
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    296.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4             5                0(    0%)          0             6.704e-06
Num_hit: 0  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.200)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.200)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 3        (1.000,0.600)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: NaN [stddev NaN]

Statistics Record Mshr occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 37,   Sampling rate = 0.027027
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean MSHR request occupancy: NaN [stddev NaN]

Statistics Record Mshr req occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 37,   Sampling rate = 0.027027
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4           5                0(    0%)          0             3.208e-05
Num_hit: 0  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.200)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.200)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 3        (1.000,0.600)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 137.000 [stddev NaN]
DEMAND network miss WRITE	: 3 @ 124.667 [stddev 9.292]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 2.122 [stddev 1.163]

Statistics Record Mshr occupancy:
   Number of intervals = 6, Max Value = 3, Min Value = 0
   Sampling interval = 212,   Sampling rate = 0.0330189
   Mean = 2.12155,   Standard Deviation = 1.16267
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    29.000 (16.02%) |********
     1.000    25.000 (13.81%) |******
     2.000    22.000 (12.15%) |******
     3.000    105.000 (58.01%) |*****************************
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 2.122 [stddev 1.163]

Statistics Record Mshr req occupancy:
   Number of intervals = 6, Max Value = 3, Min Value = 0
   Sampling interval = 212,   Sampling rate = 0.0330189
   Mean = 2.12155,   Standard Deviation = 1.16267
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    181.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5            34               31(   91%)          0             1.82e-05
Num_hit: 31  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 27       (0.818,0.794)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.030,0.029)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.030,0.029)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.121,0.118)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.029)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 285,   Sampling rate = 0.00701754
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     1.000    146.000 (100.00%) |**************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 3.795 [stddev 0.723]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 4, Min Value = 0
   Sampling interval = 285,   Sampling rate = 0.0210526
   Mean = 3.79452,   Standard Deviation = 0.72319
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    146.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5           3                0(    0%)          0             1.341e-05
Num_hit: 0  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 134.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 122.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.885 [stddev 0.319]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 438,   Sampling rate = 0.00913242
   Mean = 0.885135,   Standard Deviation = 0.319399
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    34.000 (11.49%) |*****
     1.000    262.000 (88.51%) |********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.885 [stddev 0.319]

Statistics Record Mshr req occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 438,   Sampling rate = 0.00913242
   Mean = 0.885135,   Standard Deviation = 0.319399
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    296.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6            35               31(   89%)          0             2.059e-05
Num_hit: 31  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 27       (0.818,0.771)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.030,0.029)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.030,0.029)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.121,0.114)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 2        (1.000,0.057)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 357,   Sampling rate = 0.00560224
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     1.000    220.000 (100.00%) |**************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 3.886 [stddev 0.533]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 4, Min Value = 0
   Sampling interval = 357,   Sampling rate = 0.0168067
   Mean = 3.88636,   Standard Deviation = 0.532758
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    220.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6           4                0(    0%)          0             2.634e-05
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 2        (1.000,0.500)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 208.000 [stddev NaN]
DEMAND network miss WRITE	: 2 @ 122.500 [stddev 16.263]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.191 [stddev 0.547]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 2, Min Value = 0
   Sampling interval = 528,   Sampling rate = 0.0113636
   Mean = 1.19072,   Standard Deviation = 0.547219
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    28.000 ( 7.22%) |***
     1.000    258.000 (66.49%) |*********************************
     2.000    102.000 (26.29%) |*************
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.191 [stddev 0.547]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 2, Min Value = 0
   Sampling interval = 528,   Sampling rate = 0.0113636
   Mean = 1.19072,   Standard Deviation = 0.547219
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    388.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7            97               94(   97%)          0             4.836e-05
Num_hit: 94  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 90       (0.938,0.928)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.010,0.010)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.010,0.010)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.042,0.041)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.010)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 596,   Sampling rate = 0.0033557
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     1.000    146.000 (100.00%) |**************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 3.795 [stddev 0.723]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 4, Min Value = 0
   Sampling interval = 596,   Sampling rate = 0.0100671
   Mean = 3.79452,   Standard Deviation = 0.72319
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    146.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7           3                0(    0%)          0             1.341e-05
Num_hit: 0  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 134.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 122.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.885 [stddev 0.319]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 749,   Sampling rate = 0.00534045
   Mean = 0.885135,   Standard Deviation = 0.319399
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    34.000 (11.49%) |*****
     1.000    262.000 (88.51%) |********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.885 [stddev 0.319]

Statistics Record Mshr req occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 749,   Sampling rate = 0.00534045
   Mean = 0.885135,   Standard Deviation = 0.319399
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    296.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 0.1884%
bus1: Bus Utilization (time spent delivering pkts) = 0.1141%
bus2: Bus Utilization (time spent delivering pkts) = 0.2402%
bus3: Bus Utilization (time spent delivering pkts) = 0.1866%
bus4: Bus Utilization (time spent delivering pkts) = 0.3664%
bus5: Bus Utilization (time spent delivering pkts) = 0.1866%
bus6: Bus Utilization (time spent delivering pkts) = 0.3128%
bus7: Bus Utilization (time spent delivering pkts) = 0.1866%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 11,   Max Value = 1,   Min Value = 1
   Sampling interval = 660.5,   Sampling rate = 0.016654
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000    11.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 15,   Max Value = 2,   Min Value = 1
   Sampling interval = 695.5,   Sampling rate = 0.0215672
   Mean = 1.26667,   Standard Deviation = 0.457738
      Bin         Value
      ---         -----
     1.000    11.000 (73.33%) |************************************
     2.000     4.000 (26.67%) |*************
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 15,   Max Value = 2,   Min Value = 2
   Sampling interval = 695.5,   Sampling rate = 0.0215672
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    15.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 15,   Max Value = 32.5,   Min Value = 20
   Sampling interval = 695.5,   Sampling rate = 0.0215672
   Mean = 22.9,   Standard Deviation = 4.25189
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 15,   Max Value = 32,   Min Value = 20
   Sampling interval = 695.5,   Sampling rate = 0.0215672
   Mean = 22.7333,   Standard Deviation = 4.21675
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 15,   Max Value = 5,   Min Value = 0
   Sampling interval = 695.5,   Sampling rate = 0.0215672
   Mean = 0.6,   Standard Deviation = 1.59463
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 11,   Max Value = 25.5,   Min Value = 20
   Sampling interval = 695.5,   Sampling rate = 0.015816
   Mean = 20.6364,   Standard Deviation = 1.62928
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 11,   Max Value = 25,   Min Value = 20
   Sampling interval = 695.5,   Sampling rate = 0.015816
   Mean = 20.4545,   Standard Deviation = 1.50756
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 11,   Max Value = 5,   Min Value = 0
   Sampling interval = 695.5,   Sampling rate = 0.015816
   Mean = 0.454545,   Standard Deviation = 1.50756
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 4,   Max Value = 32.5,   Min Value = 28
   Sampling interval = 464.5,   Sampling rate = 0.00861141
   Mean = 29.125,   Standard Deviation = 2.25
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 4,   Max Value = 32,   Min Value = 28
   Sampling interval = 464.5,   Sampling rate = 0.00861141
   Mean = 29,   Standard Deviation = 2
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 4,   Max Value = 4,   Min Value = 0
   Sampling interval = 464.5,   Sampling rate = 0.00861141
   Mean = 1,   Standard Deviation = 2
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 76,   Min Value = 36
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 76,   Min Value = 36
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 40,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 79,   Min Value = 44
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 79,   Min Value = 44
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 35,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 15,   Max Value = 32.5,   Min Value = 20
   Sampling interval = 695.5,   Sampling rate = 0.0215672
   Mean = 22.9,   Standard Deviation = 4.25189
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 15,   Max Value = 32,   Min Value = 20
   Sampling interval = 695.5,   Sampling rate = 0.0215672
   Mean = 22.7333,   Standard Deviation = 4.21675
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 15,   Max Value = 5,   Min Value = 0
   Sampling interval = 695.5,   Sampling rate = 0.0215672
   Mean = 0.6,   Standard Deviation = 1.59463
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 25,   Max Value = 2,   Min Value = 1
   Sampling interval = 735.5,   Sampling rate = 0.0339905
   Mean = 1.28,   Standard Deviation = 0.458258
      Bin         Value
      ---         -----
     1.000    18.000 (72.00%) |************************************
     2.000     7.000 (28.00%) |**************
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 25,   Max Value = 10,   Min Value = 2
   Sampling interval = 735.5,   Sampling rate = 0.0339905
   Mean = 6.48,   Standard Deviation = 4.05298
      Bin         Value
      ---         -----
     2.000    11.000 (44.00%) |**********************
    10.000    14.000 (56.00%) |****************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 11,   Max Value = 44.5,   Min Value = 26.5
   Sampling interval = 735.5,   Sampling rate = 0.0149558
   Mean = 30.6818,   Standard Deviation = 6.35324
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 11,   Max Value = 44,   Min Value = 26
   Sampling interval = 735.5,   Sampling rate = 0.0149558
   Mean = 30.1818,   Standard Deviation = 6.35324
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 11,   Max Value = 18,   Min Value = 0
   Sampling interval = 735.5,   Sampling rate = 0.0149558
   Mean = 2,   Standard Deviation = 5.44059
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 14,   Max Value = 110,   Min Value = 42.5
   Sampling interval = 609.5,   Sampling rate = 0.0229696
   Mean = 64.1429,   Standard Deviation = 22.0222
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 14,   Max Value = 110,   Min Value = 42
   Sampling interval = 609.5,   Sampling rate = 0.0229696
   Mean = 64,   Standard Deviation = 22.1741
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 14,   Max Value = 60,   Min Value = 0
   Sampling interval = 609.5,   Sampling rate = 0.0229696
   Mean = 19.7143,   Standard Deviation = 19.181
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 18,   Max Value = 78,   Min Value = 26.5
   Sampling interval = 735.5,   Sampling rate = 0.0244731
   Mean = 42.2222,   Standard Deviation = 15.5981
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 18,   Max Value = 78,   Min Value = 26
   Sampling interval = 735.5,   Sampling rate = 0.0244731
   Mean = 41.8889,   Standard Deviation = 15.7998
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 18,   Max Value = 36,   Min Value = 0
   Sampling interval = 735.5,   Sampling rate = 0.0244731
   Mean = 7,   Standard Deviation = 10.544
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 7,   Max Value = 110,   Min Value = 34.5
   Sampling interval = 512.5,   Sampling rate = 0.0136585
   Mean = 67.9286,   Standard Deviation = 31.9862
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 7,   Max Value = 110,   Min Value = 34
   Sampling interval = 512.5,   Sampling rate = 0.0136585
   Mean = 67.7143,   Standard Deviation = 32.2372
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 7,   Max Value = 60,   Min Value = 0
   Sampling interval = 512.5,   Sampling rate = 0.0136585
   Mean = 24.5714,   Standard Deviation = 24.378
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 184,   Min Value = 42
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 184,   Min Value = 42
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 126,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 159,   Min Value = 50
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 159,   Min Value = 50
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 96,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 25,   Max Value = 110,   Min Value = 26.5
   Sampling interval = 735.5,   Sampling rate = 0.0339905
   Mean = 49.42,   Standard Deviation = 23.8094
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 25,   Max Value = 110,   Min Value = 26
   Sampling interval = 735.5,   Sampling rate = 0.0339905
   Mean = 49.12,   Standard Deviation = 24.0144
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 25,   Max Value = 60,   Min Value = 0
   Sampling interval = 735.5,   Sampling rate = 0.0339905
   Mean = 11.92,   Standard Deviation = 17.0927
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.00214296
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.00107148
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.000172819
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.00107148
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.000345638
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.00214296
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.000172819
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.00107148
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.000172819
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00107148
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.00107148
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.00414766
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.00138255
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.00027651
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0027651
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.00027651
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.00165906
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.00027651
Utilization of oport 1 in network Reply = 0.000682635
Utilization of oport 2 in network Reply = 0.00072584
Utilization of oport 3 in network Reply = 0.000682635
Utilization of oport 4 in network Reply = 0.000769045
Utilization of oport 5 in network Reply = 0.000682635
Utilization of oport 6 in network Reply = 0.00072584
Utilization of oport 7 in network Reply = 0.000682635
Reply Network Utilization: 0.0010497
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.000345638
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.000172819
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.000345638
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.000172819
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.000691276
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.000345638
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.000345638
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.000172819
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.000345638
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.000172819
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.000172819
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.000172819
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.000345638
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.000345638
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.000518457
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.000345638
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.000518457
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.000345638
Utilization of oport 0 in network Request = 0.000129614
Utilization of oport 2 in network Request = 8.64095e-05
Utilization of oport 3 in network Request = 4.32048e-05
Utilization of oport 4 in network Request = 0.000172819
Utilization of oport 5 in network Request = 4.32048e-05
Utilization of oport 6 in network Request = 0.000129614
Utilization of oport 7 in network Request = 4.32048e-05
Req Network Utilization: 0.000260957
Total Network Utilization: 0.00065533

PROCESSOR 0 Phase -1 STATISTICS: 
Start cycle: 2088336		icount: 3793654
End cycle: 2088837		icount: 3795085

Statistics Record Active list size:
   Number of samples = 495,   Max Value = 48,   Min Value = 1
   Sampling interval = 500,   Sampling rate = 0.99
   Mean = 19.8808,   Standard Deviation = 12.2213
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    73.000 (14.75%) |*******
     8.000    168.000 (33.94%) |****************
    16.000    84.000 (16.97%) |********
    24.000    38.000 ( 7.68%) |***
    32.000    91.000 (18.38%) |*********
    40.000    40.000 ( 8.08%) |****
    48.000     1.000 ( 0.20%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 495,   Max Value = 8,   Min Value = 0
   Sampling interval = 500,   Sampling rate = 0.99
   Mean = 3.54747,   Standard Deviation = 2.56835
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 495,   Max Value = 2,   Min Value = 0
   Sampling interval = 500,   Sampling rate = 0.99
   Mean = 0.0161616,   Standard Deviation = 0.167566
End of Report


Statistics Record Load queue size:
   Number of samples = 495,   Max Value = 11,   Min Value = 0
   Sampling interval = 500,   Sampling rate = 0.99
   Mean = 0.880808,   Standard Deviation = 1.13463
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    488.000 (98.59%) |*************************************************
     4.000     3.000 ( 0.61%) |
     8.000     4.000 ( 0.81%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 153, BPB Bad predictions: 30, BPB Prediction rate: 0.836066
RAS Good predictions: 12, RAS Bad predictions: 16, RAS Prediction rate: 0.428571
Loads issued: 162, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 46,   Max Value = 46,   Min Value = 0
   Sampling interval = 497,   Sampling rate = 0.0925553
   Mean = 10.4565,   Standard Deviation = 8.95348
End of Report

Exceptions: 7
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 7,   Max Value = 21,   Min Value = 2
   Sampling interval = 501,   Sampling rate = 0.0139721
   Mean = 7.57143,   Standard Deviation = 6.60447
End of Report

ALU utilization: 94.7%
FPU utilization: 0.0%
Addr. gen. utilization: 20.9%

Statistics Record Waiting for exceptions:
   Number of samples = 7,   Max Value = 0,   Min Value = 0
   Sampling interval = 501,   Sampling rate = 0.0139721
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.213
Efficiency loss from Unpredicted branch: 0.027
Efficiency loss from Shadow mappers full: 0.037
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.336 excepts: 0.037



PROCESSOR 1 Phase -1 STATISTICS: 
Start cycle: 2030778		icount: 2495970
End cycle: 2088836		icount: 2497459

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57539

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



PROCESSOR 2 Phase -1 STATISTICS: 
Start cycle: 2030869		icount: 2925572
End cycle: 2088836		icount: 2927061

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57448

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



PROCESSOR 3 Phase -1 STATISTICS: 
Start cycle: 2031090		icount: 3211899
End cycle: 2088836		icount: 3213388

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57227

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



PROCESSOR 4 Phase -1 STATISTICS: 
Start cycle: 2030736		icount: 2670778
End cycle: 2088836		icount: 2672267

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57581

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



PROCESSOR 5 Phase -1 STATISTICS: 
Start cycle: 2030962		icount: 3065210
End cycle: 2088836		icount: 3066699

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57355

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



PROCESSOR 6 Phase -1 STATISTICS: 
Start cycle: 2031052		icount: 3346666
End cycle: 2088836		icount: 3348155

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57265

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



PROCESSOR 7 Phase -1 STATISTICS: 
Start cycle: 2031273		icount: 3378478
End cycle: 2088836		icount: 3379967

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57044

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



