m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1
vadd_sub
Z1 !s110 1699091231
!i10b 1
!s100 P[^^PKHNVPS62nRSmRACz0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ib52A81dV<C>ezHR75RP9?0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1693639150
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v
!i122 131
L0 1 31
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1699091231.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vALU_Decoder
R1
!i10b 1
!s100 j0Z9QdV2:m4hmkzI?LNkg3
R2
Iae>KD<0[AQh;Y:1M9[@gP2
R3
R0
w1695452192
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v
!i122 132
L0 1 35
R5
r1
!s85 0
31
R6
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v|
!i113 1
R7
R8
n@a@l@u_@decoder
vALU_RISCv
Z9 !s110 1699091232
!i10b 1
!s100 1R4Wemh2]BF^^VCl^[IQ81
R2
I_k1;OKW<UT]R2kaJlLFd83
R3
R0
w1698333836
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v
!i122 133
L0 1 33
R5
r1
!s85 0
31
R6
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v|
!i113 1
R7
R8
n@a@l@u_@r@i@s@cv
vAND_1bit_2inp
Z10 !s110 1699091234
!i10b 1
!s100 WIl8GC]O`<I^O]g2K9Em31
R2
Il=<TkFP`0MF>D0?B2zVMP0
R3
R0
R4
Z11 8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v
Z12 FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v
!i122 139
L0 19 5
R5
r1
!s85 0
31
Z13 !s108 1699091233.000000
Z14 !s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v|
Z15 !s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v|
!i113 1
R7
R8
n@a@n@d_1bit_2inp
vAND_1bit_3inp
R10
!i10b 1
!s100 l:>Tn8PFXo_K_e?@V<KFn1
R2
IPI;l<DV?=SVT9Kfi::OOn0
R3
R0
R4
R11
R12
!i122 139
L0 13 5
R5
r1
!s85 0
31
R13
R14
R15
!i113 1
R7
R8
n@a@n@d_1bit_3inp
vbitwiseAND
R9
!i10b 1
!s100 TH2kcQ;WU[^=554nE3Aif2
R2
I4dX49VciVB?RHQXB_jUI<3
R3
R0
R4
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v
!i122 134
Z16 L0 1 19
R5
r1
!s85 0
31
Z17 !s108 1699091232.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v|
!i113 1
R7
R8
nbitwise@a@n@d
vcontrol_unit
R9
!i10b 1
!s100 [@N=g2<mzlT6MoUa`O[;20
R2
Iz<]HHN5^Kn5C3kdVkFNWY1
R3
R0
w1698589940
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v
!i122 135
L0 1 73
R5
r1
!s85 0
31
R17
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v|
!i113 1
R7
R8
vDFlipFlop
Z18 !s110 1699091233
!i10b 1
!s100 <7Yc1D_6VIdiG3cTHR<<M3
R2
IXWH_l<H0HO;PZ8HRXflkM1
R3
R0
w1695403362
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v
!i122 136
L0 3 12
R5
r1
!s85 0
31
R17
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v|
!i113 1
R7
R8
n@d@flip@flop
vDisplayDriver
!s110 1698323428
!i10b 1
!s100 nPja`IF;ETl`D5TPc^IFM2
R2
In>]kA[CYOdfZlHnWm3hQ10
R3
R0
w1697945427
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/DisplayDriver.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/DisplayDriver.v
!i122 52
L0 22 194
R5
r1
!s85 0
31
Z19 !s108 1698323428.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/DisplayDriver.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/DisplayDriver.v|
!i113 1
R7
R8
n@display@driver
vExtender
R18
!i10b 1
!s100 dzA4][>PIfzPWm7YIDK8a0
R2
IWF;mMY>IGUL]zEPg?2LOD3
R3
R0
Z20 w1698257985
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v
!i122 137
L0 1 15
R5
r1
!s85 0
31
R13
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v|
!i113 1
R7
R8
n@extender
vfulladder
R18
!i10b 1
!s100 8idW@Khk:dW5jdk7`_H_o3
R2
IZ7kTiAbcFUd4iI<=^cWUC0
R3
R0
w1697785318
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v
!i122 138
L0 1 4
R5
r1
!s85 0
31
R13
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v|
!i113 1
R7
R8
vInstr_Decoder
R10
!i10b 1
!s100 8UkB8M>m6JgHzXUkd7Q9g0
R2
Iz18bYiHh5aESb5N0PBEYK0
R3
R0
R20
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v
!i122 140
L0 1 16
R5
r1
!s85 0
31
Z21 !s108 1699091234.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v|
!i113 1
R7
R8
n@instr_@decoder
vMain_Decoder
R10
!i10b 1
!s100 SkX9OJ4LU>7oSIA]<N1fU0
R2
IC_hVh89ALE>LW?`d?`hWG2
R3
R0
w1698689475
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v
!i122 141
L0 1 203
R5
r1
!s85 0
31
R21
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v|
!i113 1
R7
R8
n@main_@decoder
vMemory
Z22 !s110 1699091235
!i10b 1
!s100 afRJ:OKR^ie<4DO1kdM?V3
R2
IME[ZF_9Tn5DEZ^67U5;=K0
R3
R0
w1698605622
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v
!i122 142
L0 2 122
R5
r1
!s85 0
31
Z23 !s108 1699091235.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v|
!i113 1
R7
R8
n@memory
vMUX2x1_1bit
R22
!i10b 1
!s100 ]8cmfhP:aI0e5Zz?@gJRN2
R2
I<FeX::CVfkDdHo<a3T9G=3
R3
R0
Z24 w1695398609
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v
!i122 143
Z25 L0 1 7
R5
r1
!s85 0
31
R23
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v|
!i113 1
R7
R8
n@m@u@x2x1_1bit
vMUX2x1_32bit
Z26 !s110 1699091236
!i10b 1
!s100 Am`PiQVh1kWRRITI[WzXT1
R2
IOZ5eBa:k3bEG>7[lzX[;k0
R3
R0
R24
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v
!i122 144
R25
R5
r1
!s85 0
31
R23
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v|
!i113 1
R7
R8
n@m@u@x2x1_32bit
vMUX4x1_32bit
!s110 1699096195
!i10b 1
!s100 1hCLf=:Z_@UmV^[<R^jM@3
R2
IiWcoAB7Ih`V_^ebQh<Wch3
R3
R0
w1699096185
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v
!i122 170
L0 1 21
R5
r1
!s85 0
31
!s108 1699096195.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v|
!i113 1
R7
R8
n@m@u@x4x1_32bit
vMUX8x1_32bit
R26
!i10b 1
!s100 a;<WRz[59VBF>=]6e[iG81
R2
IK7aE^Z9:`d;N8h22?Bjjg0
R3
R0
R24
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v
!i122 146
L0 1 22
R5
r1
!s85 0
31
!s108 1699091236.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v|
!i113 1
R7
R8
n@m@u@x8x1_32bit
vNOT_32bit
Z27 !s110 1699091237
!i10b 1
!s100 YQ]fW?zP49XPcz3C>AkHj3
R2
IQ;c=JUnSkV4FRaf3`3NMO3
R3
R0
R4
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v
!i122 147
Z28 L0 1 8
R5
r1
!s85 0
31
Z29 !s108 1699091237.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v|
!i113 1
R7
R8
n@n@o@t_32bit
vprocessor
!s110 1699096638
!i10b 1
!s100 lK595ge_R7RG;gWb@bFCM3
R2
I^0NMo^BXDPTMnMP9>]oa10
R3
R0
w1699096621
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v
!i122 174
L0 1 132
R5
r1
!s85 0
31
!s108 1699096638.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v|
!i113 1
R7
R8
vRAM
!s110 1698491695
!i10b 1
!s100 Jd:hdmB4eON4SD`?3T`W;2
R2
If6zgH0gU1>kNS]m<BVbV43
R3
R0
w1698429471
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v
!i122 118
L0 2 32
R5
r1
!s85 0
31
!s108 1698491694.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v|
!i113 1
R7
R8
n@r@a@m
vreg_file
R27
!i10b 1
!s100 ADS[_KX5FknVGI0=zePOm3
R2
IKFM09?`Ji9EMhM86Gm]OE0
R3
R0
w1698682766
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v
!i122 149
L0 2 41
R5
r1
!s85 0
31
R29
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v|
!i113 1
R7
R8
vregister_1bit
Z30 !s110 1699091238
!i10b 1
!s100 V7=NA4;7]o6[Wa^7:oaiz3
R2
IXTj=Bf0gMH]6<=i[^mh7[2
R3
R0
w1695403612
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v
!i122 150
L0 1 12
R5
r1
!s85 0
31
Z31 !s108 1699091238.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v|
!i113 1
R7
R8
vregister_32bit
R30
!i10b 1
!s100 5]U:fOL`hRKBEQN_3:NQ@3
R2
I<3Z7W8a0z[7dnkWSngN>h2
R3
R0
R24
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v
!i122 151
R16
R5
r1
!s85 0
31
R31
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v|
!i113 1
R7
R8
vROM
!s110 1699092481
!i10b 1
!s100 [fTWUVEaD>L:<hoN1=Cjn0
R2
I=<CGB_=`U5;^kX73E6fJ@2
R3
R0
w1699092423
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v
!i122 161
L0 1 40
R5
r1
!s85 0
31
!s108 1699092481.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v|
!i113 1
R7
R8
n@r@o@m
vScreen_Memory
!s110 1698491697
!i10b 1
!s100 [YkPmiOfm61B>P`c;1NJg3
R2
I;=hfCeOZOn7j[P`0EfVkA0
R3
R0
w1698434223
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v
!i122 123
L0 1 48
R5
r1
!s85 0
31
!s108 1698491697.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v|
!i113 1
R7
R8
n@screen_@memory
vTB_ALU_RISCv
!s110 1698328034
!i10b 1
!s100 6_YT2OGedK=Z3gQ]lUUIL2
R2
Id1Q<5W;=lmm<KRkI1RWe=0
R3
R0
w1698328031
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
!i122 61
L0 1 93
R5
r1
!s85 0
31
!s108 1698328034.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!i113 1
R7
R8
n@t@b_@a@l@u_@r@i@s@cv
vTB_Processor
!s110 1699096945
!i10b 1
!s100 I:X_K[2YH[C45XWOUJQUb2
R2
Ia@zAjiC>4j8XA_6`dgzbI1
R3
R0
w1699096937
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v
!i122 175
L0 2 38
R5
r1
!s85 0
31
!s108 1699096945.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TB_Processor.v|
!i113 1
R7
R8
n@t@b_@processor
vTMDS_encoder
!s110 1698323429
!i10b 1
!s100 Ve0>PDR9oY`?BnMMz[Y=C2
R2
I]@?:6EdhiGFOWef2XL`V02
R3
R0
w1697945456
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TMDS_encoder.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TMDS_encoder.v
!i122 53
L0 22 24
R5
r1
!s85 0
31
R19
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TMDS_encoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/new/TMDS_encoder.v|
!i113 1
R7
R8
n@t@m@d@s_encoder
vXNOR_1bit_3inp
R10
!i10b 1
!s100 YPLkGUgSdLn`_H3F9nB?T0
R2
IWCQO[OWn=eg?=9d2e:_S?2
R3
R0
R4
R11
R12
!i122 139
L0 7 5
R5
r1
!s85 0
31
R13
R14
R15
!i113 1
R7
R8
n@x@n@o@r_1bit_3inp
vXOR_1bit_2inp
R10
!i10b 1
!s100 NV6``F6zDBFf:hiAPVk3l1
R2
I6NO[4FFO1T>5NIkzE`Y`f3
R3
R0
R4
R11
R12
!i122 139
L0 1 5
R5
r1
!s85 0
31
R13
R14
R15
!i113 1
R7
R8
n@x@o@r_1bit_2inp
vzero_extender
!s110 1699091239
!i10b 1
!s100 A4cUh?[n4nA^DfS9WzZV;1
R2
I4QWV6;6R]<?mJ=7TnmDZj0
R3
R0
R4
8D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v
FD:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v
!i122 153
R28
R5
r1
!s85 0
31
!s108 1699091239.000000
!s107 D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v|
!i113 1
R7
R8
