<stg><name>exec</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %y_in_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y_in_V_read)

]]></Node>
<StgValue><ssdm name="y_in_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %h_V_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %h_V_read)

]]></Node>
<StgValue><ssdm name="h_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x_in_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_in_V_read)

]]></Node>
<StgValue><ssdm name="x_in_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %systolic_y1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read)

]]></Node>
<StgValue><ssdm name="systolic_y1_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %systolic_y0_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read)

]]></Node>
<StgValue><ssdm name="systolic_y0_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %systolic_x1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read)

]]></Node>
<StgValue><ssdm name="systolic_x1_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %systolic_x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read)

]]></Node>
<StgValue><ssdm name="systolic_x_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="5">
<![CDATA[
:7  %h_V_read_cast = zext i5 %h_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="h_V_read_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln68 = add i32 %systolic_y0_V_read, %y_in_V_read_1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln68 = mul i32 %h_V_read_cast, %systolic_x1_V_read

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln68 = mul i32 %h_V_read_cast, %systolic_x1_V_read

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="192" op_0_bw="192" op_1_bw="32">
<![CDATA[
:10  %mrv_s = insertvalue { i32, i32, i32, i32, i32, i32 } undef, i32 %systolic_x1_V_read, 0

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="192" op_0_bw="192" op_1_bw="32">
<![CDATA[
:11  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %systolic_y1_V_read, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="192" op_0_bw="192" op_1_bw="32">
<![CDATA[
:12  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %x_in_V_read_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="192" op_0_bw="192" op_1_bw="32">
<![CDATA[
:13  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %systolic_x_V_read, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="192" op_0_bw="192" op_1_bw="32">
<![CDATA[
:14  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %mul_ln68, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="192" op_0_bw="192" op_1_bw="32">
<![CDATA[
:15  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %add_ln68, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="192">
<![CDATA[
:16  ret { i32, i32, i32, i32, i32, i32 } %mrv_5

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
