git clone --depth 1 --no-tags https://github.com/jferrer08/latinpractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778083562
git clone --depth 1 --no-tags https://github.com/couchand/tt06-chacha-flowy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785277904
git clone --depth 1 --no-tags https://github.com/barawn/firmware-pueo-surf6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778909985
git clone --depth 1 --no-tags https://github.com/Noe-Reyes/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779482644
git clone --depth 1 --no-tags https://github.com/qwert7700/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785412028
git clone --depth 1 --no-tags https://github.com/elijahlovold/ee324Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784391074
git clone --depth 1 --no-tags https://github.com/fabinahian/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785268703
git clone --depth 1 --no-tags https://github.com/Debug-xmh/Systiolic-Matrix-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785525310
git clone --depth 1 --no-tags https://github.com/harsh3002/T-Flop-pulse-synchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777030994
git clone --depth 1 --no-tags https://github.com/seunggihong/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777169378
git clone --depth 1 --no-tags https://github.com/duniajaser/BCD-adder-subtractor-circuit--Verilog-HDL-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777877892
git clone --depth 1 --no-tags https://github.com/hesscharlie/ASIC_Compressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777864369
git clone --depth 1 --no-tags https://github.com/phillipmmarlowe/tt06_hsc_tdc_and_delay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778401618
git clone --depth 1 --no-tags https://github.com/375432636/calculate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778453318
git clone --depth 1 --no-tags https://github.com/vincentzhang6130/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778708699
git clone --depth 1 --no-tags https://github.com/Lovekumar2/UART-Interfacing-with-ARM-Cortex-M0-By-Using-AHB-Lite-Bus-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779162728
git clone --depth 1 --no-tags https://github.com/Siddharthjha8/7-Segment-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779393698
git clone --depth 1 --no-tags https://github.com/SamBridgess/FS_LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779693797
git clone --depth 1 --no-tags https://github.com/yk3066/Yosys-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779409887
git clone --depth 1 --no-tags https://github.com/Ajay1141/Verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779199799
git clone --depth 1 --no-tags https://github.com/DoidoRK/timed_counter_7_segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779869923
git clone --depth 1 --no-tags https://github.com/RaneemDaqa/Multicycle-RISC-processor-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780025622
git clone --depth 1 --no-tags https://github.com/Yuxiang-512/AES-descyption-and-encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780103928
git clone --depth 1 --no-tags https://github.com/gce8111/combinational-logic-blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779506311
git clone --depth 1 --no-tags https://github.com/riy-1/hex_keypad.asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780311935
git clone --depth 1 --no-tags https://github.com/Darshan769403/ATM-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780597788
git clone --depth 1 --no-tags https://github.com/Yuchen1203/PWM_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780644958
git clone --depth 1 --no-tags https://github.com/icastillo12/TDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781054097
git clone --depth 1 --no-tags https://github.com/GandhamSanjay/EEL4783-Example-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781530252
git clone --depth 1 --no-tags https://github.com/RazvanN25/PASSWORD_CHECKER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781588726
git clone --depth 1 --no-tags https://github.com/natfb/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781203367
git clone --depth 1 --no-tags https://github.com/samatahkiran/2_to_1_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782383973
git clone --depth 1 --no-tags https://github.com/parsaM110/Led_Btn-Tang-Nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781917636
git clone --depth 1 --no-tags https://github.com/EternalStelle/riscv_seed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781982182
git clone --depth 1 --no-tags https://github.com/RT216/fpga-pid_motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781231418
git clone --depth 1 --no-tags https://github.com/gary920209/CA_Finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782969226
git clone --depth 1 --no-tags https://github.com/Cryolian/EE2026-pool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783229681
git clone --depth 1 --no-tags https://github.com/SujalAVMP/DS_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783235424
git clone --depth 1 --no-tags https://github.com/NickolayTernovoy/accel_int4_mm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782659872
git clone --depth 1 --no-tags https://github.com/Navanisim/Smart-Traffic-Control-using-Digital-Logic-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783389830
git clone --depth 1 --no-tags https://github.com/waliwaliwaa/MIP32-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783394216
git clone --depth 1 --no-tags https://github.com/samatahkiran/fifo_ff_2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783544829
git clone --depth 1 --no-tags https://github.com/OCagy/FB_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783660928
git clone --depth 1 --no-tags https://github.com/doctorbyt/Verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779662325
git clone --depth 1 --no-tags https://github.com/klaudiuszpastor/FPGA-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783839179
git clone --depth 1 --no-tags https://github.com/YCHM0304/Verilog_CPUwithPipelines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784779667
git clone --depth 1 --no-tags https://github.com/Mintn1k35/ScoreBoard_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784786650
git clone --depth 1 --no-tags https://github.com/ignaciosim/watchdog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784431112
git clone --depth 1 --no-tags https://github.com/zixuBAO/mycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784698979
git clone --depth 1 --no-tags https://github.com/jej6042/assignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781435595
git clone --depth 1 --no-tags https://github.com/AnoushkaTripathi/NeuroLogic-Harmonizing-Digital-Design-and-AI-Neural-Networks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782778772
git clone --depth 1 --no-tags https://github.com/poloz9r/MPU_SUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785185015
git clone --depth 1 --no-tags https://github.com/trishna7/thirdtry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785106010
git clone --depth 1 --no-tags https://github.com/Pritham13/RISCV32_PROC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784227673
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/xuppl4_bc_emu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779485883
git clone --depth 1 --no-tags https://github.com/tommythorn/tt06-tommythorn-4b-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785019343
git clone --depth 1 --no-tags https://github.com/Yoshicake/CMPEN-331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785498410
git clone --depth 1 --no-tags https://github.com/luis-asimon/tt_tdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781024778
git clone --depth 1 --no-tags https://github.com/HiccupHan/CS-152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785463716
git clone --depth 1 --no-tags https://github.com/ccorduroy/doom-nexys4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782240906
git clone --depth 1 --no-tags https://github.com/Hao111y/ECE532_24W_FinalDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785701193
git clone --depth 1 --no-tags https://github.com/cepdnaclk/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785958744
git clone --depth 1 --no-tags https://github.com/AntTranAnt/CS_4341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785542117
git clone --depth 1 --no-tags https://github.com/Marcelosgc1/Projetos-de-Circuitos-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785930013
git clone --depth 1 --no-tags https://github.com/SperanzaTY/-risc-v-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777238673
git clone --depth 1 --no-tags https://github.com/AllEN2303/NYCU_Digital_Circuit_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778131597
git clone --depth 1 --no-tags https://github.com/radish-gourmet/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778031529
git clone --depth 1 --no-tags https://github.com/efabless/EF_I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778273592
git clone --depth 1 --no-tags https://github.com/310581003/IC-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777679977
git clone --depth 1 --no-tags https://github.com/MiCorreia/seguidor-de-muro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777785613
git clone --depth 1 --no-tags https://github.com/dementev-dv/I2Cproto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779407919
git clone --depth 1 --no-tags https://github.com/akielaries/tangnano9k_hello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779145994
git clone --depth 1 --no-tags https://github.com/ziahmedshah/Traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778507806
git clone --depth 1 --no-tags https://github.com/NguyenDuong163/VLSI-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779174963
git clone --depth 1 --no-tags https://github.com/r09943170/RgbdVoAsic_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780295075
git clone --depth 1 --no-tags https://github.com/sasaovch/lab_3_fs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780333202
git clone --depth 1 --no-tags https://github.com/ebepho/Snake-Game-on-De1-Soc-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780522557
git clone --depth 1 --no-tags https://github.com/parsaM110/BRAM-Mars-AX3-Artix-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779976830
git clone --depth 1 --no-tags https://github.com/Minhkhoa444/FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780738320
git clone --depth 1 --no-tags https://github.com/RazvanN25/Calculator_siruri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781592980
git clone --depth 1 --no-tags https://github.com/alfiero88/tt06-SimpleOpAmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781539245
git clone --depth 1 --no-tags https://github.com/Meher-Adbol/caravel_meher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781626974
git clone --depth 1 --no-tags https://github.com/saumyabalina/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782634023
git clone --depth 1 --no-tags https://github.com/fedgn/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782970784
git clone --depth 1 --no-tags https://github.com/VMSAHB/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782523783
git clone --depth 1 --no-tags https://github.com/vishalsavarna/CS666-Hardware-Security-For-Internet-Of-Things-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781360938
git clone --depth 1 --no-tags https://github.com/ajdvpr/8-bit-ALU-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783193575
git clone --depth 1 --no-tags https://github.com/Anndress07/Verificacion_FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784057984
git clone --depth 1 --no-tags https://github.com/Riyan-Gupta/FSMTrafficControllerVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784147930
git clone --depth 1 --no-tags https://github.com/OpenChip2035/wbUartTxSlave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784081795
