Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Mar  5 22:11:58 2023
| Host         : ubuntu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file wrap_adder_timing_summary_routed.rpt -pb wrap_adder_timing_summary_routed.pb -rpx wrap_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : wrap_adder
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.572        0.000                      0                   50        0.164        0.000                      0                   50        3.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.572        0.000                      0                   50        0.164        0.000                      0                   50        3.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oCarryOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.582ns (25.811%)  route 4.547ns (74.189%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.497     8.362    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT6 (Prop_lut6_I5_O)        0.328     8.690 r  rResult[12]_i_5/O
                         net (fo=1, routed)           0.414     9.104    oCout10_out__3
    SLICE_X110Y107       LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.311     9.539    ripple_carry_inst/cout_wire_6
    SLICE_X110Y109       LUT6 (Prop_lut6_I5_O)        0.124     9.663 r  oCarryOut_i_4/O
                         net (fo=1, routed)           0.442    10.105    oCout10_out__8
    SLICE_X110Y111       LUT6 (Prop_lut6_I0_O)        0.124    10.229 r  oCarryOut_i_3/O
                         net (fo=1, routed)           0.433    10.662    ripple_carry_inst/cout_wire_11
    SLICE_X110Y111       LUT5 (Prop_lut5_I0_O)        0.124    10.786 r  oCarryOut_i_2/O
                         net (fo=1, routed)           0.640    11.426    ripple_carry_inst/cout_wire_13
    SLICE_X110Y111       LUT5 (Prop_lut5_I0_O)        0.152    11.578 r  oCarryOut_i_1/O
                         net (fo=1, routed)           0.680    12.258    wCarryOut
    SLICE_X112Y107       FDRE                                         r  oCarryOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.859    13.624    iClk_IBUF_BUFG
    SLICE_X112Y107       FDRE                                         r  oCarryOut_reg/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y107       FDRE (Setup_fdre_C_D)       -0.239    13.830    oCarryOut_reg
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 2.312ns (36.747%)  route 3.980ns (63.253%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.507     8.371    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT5 (Prop_lut5_I0_O)        0.321     8.692 r  rResult[5]_i_2/O
                         net (fo=3, routed)           0.584     9.276    ripple_carry_inst/cout_wire_3
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.343     9.619 r  rResult[7]_i_2/O
                         net (fo=3, routed)           0.591    10.211    ripple_carry_inst/cout_wire_5
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.358    10.569 r  rResult[9]_i_2/O
                         net (fo=3, routed)           0.608    11.177    ripple_carry_inst/cout_wire_7
    SLICE_X110Y109       LUT5 (Prop_lut5_I0_O)        0.358    11.535 r  rResult[11]_i_2/O
                         net (fo=2, routed)           0.559    12.094    ripple_carry_inst/cout_wire_9
    SLICE_X110Y111       LUT3 (Prop_lut3_I0_O)        0.326    12.420 r  rResult[10]_i_1/O
                         net (fo=1, routed)           0.000    12.420    wResult[10]
    SLICE_X110Y111       FDRE                                         r  rResult_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.857    13.622    iClk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  rResult_reg[10]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_D)        0.029    14.096    rResult_reg[10]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.306ns (36.686%)  route 3.980ns (63.314%))
  Logic Levels:           6  (LUT5=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.507     8.371    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT5 (Prop_lut5_I0_O)        0.321     8.692 r  rResult[5]_i_2/O
                         net (fo=3, routed)           0.584     9.276    ripple_carry_inst/cout_wire_3
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.343     9.619 r  rResult[7]_i_2/O
                         net (fo=3, routed)           0.591    10.211    ripple_carry_inst/cout_wire_5
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.358    10.569 r  rResult[9]_i_2/O
                         net (fo=3, routed)           0.608    11.177    ripple_carry_inst/cout_wire_7
    SLICE_X110Y109       LUT5 (Prop_lut5_I0_O)        0.358    11.535 r  rResult[11]_i_2/O
                         net (fo=2, routed)           0.559    12.094    ripple_carry_inst/cout_wire_9
    SLICE_X110Y111       LUT5 (Prop_lut5_I2_O)        0.320    12.414 r  rResult[11]_i_1/O
                         net (fo=1, routed)           0.000    12.414    wResult[11]
    SLICE_X110Y111       FDRE                                         r  rResult_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.857    13.622    iClk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  rResult_reg[11]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_D)        0.075    14.142    rResult_reg[11]
  -------------------------------------------------------------------
                         required time                         14.142    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.960ns (36.429%)  route 3.420ns (63.571%))
  Logic Levels:           5  (LUT5=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.507     8.371    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT5 (Prop_lut5_I0_O)        0.321     8.692 r  rResult[5]_i_2/O
                         net (fo=3, routed)           0.584     9.276    ripple_carry_inst/cout_wire_3
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.343     9.619 r  rResult[7]_i_2/O
                         net (fo=3, routed)           0.591    10.211    ripple_carry_inst/cout_wire_5
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.358    10.569 r  rResult[9]_i_2/O
                         net (fo=3, routed)           0.608    11.177    ripple_carry_inst/cout_wire_7
    SLICE_X110Y109       LUT5 (Prop_lut5_I2_O)        0.332    11.509 r  rResult[9]_i_1/O
                         net (fo=1, routed)           0.000    11.509    wResult[9]
    SLICE_X110Y109       FDRE                                         r  rResult_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858    13.623    iClk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  rResult_reg[9]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.029    14.097    rResult_reg[9]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.750ns (32.290%)  route 3.670ns (67.710%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.497     8.362    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT6 (Prop_lut6_I5_O)        0.328     8.690 r  rResult[12]_i_5/O
                         net (fo=1, routed)           0.414     9.104    oCout10_out__3
    SLICE_X110Y107       LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.311     9.539    ripple_carry_inst/cout_wire_6
    SLICE_X110Y109       LUT5 (Prop_lut5_I0_O)        0.124     9.663 r  rResult[12]_i_3/O
                         net (fo=1, routed)           0.407    10.070    ripple_carry_inst/cout_wire_8
    SLICE_X112Y110       LUT5 (Prop_lut5_I0_O)        0.124    10.194 r  rResult[12]_i_2/O
                         net (fo=2, routed)           0.417    10.612    ripple_carry_inst/cout_wire_10
    SLICE_X112Y111       LUT5 (Prop_lut5_I0_O)        0.116    10.728 r  rResult[15]_i_2/O
                         net (fo=3, routed)           0.493    11.220    ripple_carry_inst/cout_wire_12
    SLICE_X112Y111       LUT3 (Prop_lut3_I0_O)        0.328    11.548 r  rResult[13]_i_1/O
                         net (fo=1, routed)           0.000    11.548    wResult[13]
    SLICE_X112Y111       FDRE                                         r  rResult_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.857    13.622    iClk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  rResult_reg[13]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.081    14.148    rResult_reg[13]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.750ns (32.448%)  route 3.643ns (67.552%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.497     8.362    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT6 (Prop_lut6_I5_O)        0.328     8.690 r  rResult[12]_i_5/O
                         net (fo=1, routed)           0.414     9.104    oCout10_out__3
    SLICE_X110Y107       LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.311     9.539    ripple_carry_inst/cout_wire_6
    SLICE_X110Y109       LUT5 (Prop_lut5_I0_O)        0.124     9.663 r  rResult[12]_i_3/O
                         net (fo=1, routed)           0.407    10.070    ripple_carry_inst/cout_wire_8
    SLICE_X112Y110       LUT5 (Prop_lut5_I0_O)        0.124    10.194 r  rResult[12]_i_2/O
                         net (fo=2, routed)           0.417    10.612    ripple_carry_inst/cout_wire_10
    SLICE_X112Y111       LUT5 (Prop_lut5_I0_O)        0.116    10.728 r  rResult[15]_i_2/O
                         net (fo=3, routed)           0.466    11.194    ripple_carry_inst/cout_wire_12
    SLICE_X112Y111       LUT6 (Prop_lut6_I4_O)        0.328    11.522 r  rResult[15]_i_1/O
                         net (fo=1, routed)           0.000    11.522    wResult[15]
    SLICE_X112Y111       FDRE                                         r  rResult_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.857    13.622    iClk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  rResult_reg[15]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.079    14.146    rResult_reg[15]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.743ns (32.202%)  route 3.670ns (67.798%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.497     8.362    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT6 (Prop_lut6_I5_O)        0.328     8.690 r  rResult[12]_i_5/O
                         net (fo=1, routed)           0.414     9.104    oCout10_out__3
    SLICE_X110Y107       LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.311     9.539    ripple_carry_inst/cout_wire_6
    SLICE_X110Y109       LUT5 (Prop_lut5_I0_O)        0.124     9.663 r  rResult[12]_i_3/O
                         net (fo=1, routed)           0.407    10.070    ripple_carry_inst/cout_wire_8
    SLICE_X112Y110       LUT5 (Prop_lut5_I0_O)        0.124    10.194 r  rResult[12]_i_2/O
                         net (fo=2, routed)           0.417    10.612    ripple_carry_inst/cout_wire_10
    SLICE_X112Y111       LUT5 (Prop_lut5_I0_O)        0.116    10.728 r  rResult[15]_i_2/O
                         net (fo=3, routed)           0.493    11.220    ripple_carry_inst/cout_wire_12
    SLICE_X112Y111       LUT5 (Prop_lut5_I2_O)        0.321    11.541 r  rResult[14]_i_1/O
                         net (fo=1, routed)           0.000    11.541    wResult[14]
    SLICE_X112Y111       FDRE                                         r  rResult_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.857    13.622    iClk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  rResult_reg[14]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.118    14.185    rResult_reg[14]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.960ns (38.615%)  route 3.116ns (61.385%))
  Logic Levels:           5  (LUT3=1 LUT5=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.507     8.371    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT5 (Prop_lut5_I0_O)        0.321     8.692 r  rResult[5]_i_2/O
                         net (fo=3, routed)           0.584     9.276    ripple_carry_inst/cout_wire_3
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.343     9.619 r  rResult[7]_i_2/O
                         net (fo=3, routed)           0.591    10.211    ripple_carry_inst/cout_wire_5
    SLICE_X110Y108       LUT5 (Prop_lut5_I0_O)        0.358    10.569 r  rResult[9]_i_2/O
                         net (fo=3, routed)           0.304    10.872    ripple_carry_inst/cout_wire_7
    SLICE_X110Y108       LUT3 (Prop_lut3_I0_O)        0.332    11.204 r  rResult[8]_i_1/O
                         net (fo=1, routed)           0.000    11.204    wResult[8]
    SLICE_X110Y108       FDRE                                         r  rResult_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.859    13.624    iClk_IBUF_BUFG
    SLICE_X110Y108       FDRE                                         r  rResult_reg[8]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)        0.031    14.100    rResult_reg[8]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.602ns (33.382%)  route 3.197ns (66.618%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.507     8.371    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT5 (Prop_lut5_I0_O)        0.321     8.692 r  rResult[5]_i_2/O
                         net (fo=3, routed)           0.584     9.276    ripple_carry_inst/cout_wire_3
    SLICE_X110Y107       LUT5 (Prop_lut5_I0_O)        0.343     9.619 r  rResult[7]_i_2/O
                         net (fo=3, routed)           0.591    10.211    ripple_carry_inst/cout_wire_5
    SLICE_X110Y108       LUT5 (Prop_lut5_I2_O)        0.332    10.543 r  rResult[7]_i_1/O
                         net (fo=1, routed)           0.385    10.928    wResult[7]
    SLICE_X110Y108       FDRE                                         r  rResult_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.859    13.624    iClk_IBUF_BUFG
    SLICE_X110Y108       FDRE                                         r  rResult_reg[7]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.047    14.022    rResult_reg[7]
  -------------------------------------------------------------------
                         required time                         14.022    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 rCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.430ns (31.040%)  route 3.177ns (68.960%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  rCnt_reg[18]/Q
                         net (fo=3, routed)           1.130     7.715    rCnt_reg[18]
    SLICE_X112Y107       LUT5 (Prop_lut5_I4_O)        0.150     7.865 r  rResult[3]_i_2/O
                         net (fo=4, routed)           0.497     8.362    ripple_carry_inst/cout_wire_1
    SLICE_X112Y107       LUT6 (Prop_lut6_I5_O)        0.328     8.690 r  rResult[12]_i_5/O
                         net (fo=1, routed)           0.414     9.104    oCout10_out__3
    SLICE_X110Y107       LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  rResult[12]_i_4/O
                         net (fo=2, routed)           0.311     9.539    ripple_carry_inst/cout_wire_6
    SLICE_X110Y109       LUT5 (Prop_lut5_I0_O)        0.124     9.663 r  rResult[12]_i_3/O
                         net (fo=1, routed)           0.407    10.070    ripple_carry_inst/cout_wire_8
    SLICE_X112Y110       LUT5 (Prop_lut5_I0_O)        0.124    10.194 r  rResult[12]_i_2/O
                         net (fo=2, routed)           0.417    10.612    ripple_carry_inst/cout_wire_10
    SLICE_X112Y111       LUT5 (Prop_lut5_I2_O)        0.124    10.736 r  rResult[12]_i_1/O
                         net (fo=1, routed)           0.000    10.736    wResult[12]
    SLICE_X112Y111       FDRE                                         r  rResult_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.857    13.622    iClk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  rResult_reg[12]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.077    14.144    rResult_reg[12]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  3.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.248%)  route 0.083ns (30.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.717     1.804    iClk_IBUF_BUFG
    SLICE_X111Y108       FDRE                                         r  rCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rCnt_reg[9]/Q
                         net (fo=6, routed)           0.083     2.027    rCnt_reg[9]
    SLICE_X110Y108       LUT3 (Prop_lut3_I2_O)        0.045     2.072 r  rResult[8]_i_1/O
                         net (fo=1, routed)           0.000     2.072    wResult[8]
    SLICE_X110Y108       FDRE                                         r  rResult_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.993     2.335    iClk_IBUF_BUFG
    SLICE_X110Y108       FDRE                                         r  rResult_reg[8]/C
                         clock pessimism             -0.519     1.817    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.092     1.909    rResult_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.264%)  route 0.177ns (48.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  rCnt_reg[17]/Q
                         net (fo=4, routed)           0.177     2.120    rCnt_reg[17]
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.045     2.165 r  rResult[0]_i_1/O
                         net (fo=1, routed)           0.000     2.165    wResult[0]
    SLICE_X112Y107       FDRE                                         r  rResult_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.993     2.335    iClk_IBUF_BUFG
    SLICE_X112Y107       FDRE                                         r  rResult_reg[0]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.121     1.941    rResult_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rResult_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.400%)  route 0.183ns (49.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.717     1.804    iClk_IBUF_BUFG
    SLICE_X111Y108       FDRE                                         r  rCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rCnt_reg[9]/Q
                         net (fo=6, routed)           0.183     2.128    rCnt_reg[9]
    SLICE_X110Y109       LUT5 (Prop_lut5_I1_O)        0.045     2.173 r  rResult[9]_i_1/O
                         net (fo=1, routed)           0.000     2.173    wResult[9]
    SLICE_X110Y109       FDRE                                         r  rResult_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.993     2.335    iClk_IBUF_BUFG
    SLICE_X110Y109       FDRE                                         r  rResult_reg[9]/C
                         clock pessimism             -0.516     1.820    
    SLICE_X110Y109       FDRE (Hold_fdre_C_D)         0.091     1.911    rResult_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rCnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.715     1.802    iClk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  rCnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.141     1.943 r  rCnt_reg[27]/Q
                         net (fo=5, routed)           0.118     2.061    rCnt_reg[27]
    SLICE_X111Y112       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.169 r  rCnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.169    rCnt_reg[24]_i_1_n_4
    SLICE_X111Y112       FDRE                                         r  rCnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.332    iClk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  rCnt_reg[27]/C
                         clock pessimism             -0.531     1.802    
    SLICE_X111Y112       FDRE (Hold_fdre_C_D)         0.105     1.907    rCnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.718     1.805    iClk_IBUF_BUFG
    SLICE_X111Y106       FDRE                                         r  rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  rCnt_reg[3]/Q
                         net (fo=5, routed)           0.120     2.066    rCnt_reg[3]
    SLICE_X111Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.174 r  rCnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.174    rCnt_reg[0]_i_1_n_4
    SLICE_X111Y106       FDRE                                         r  rCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.994     2.336    iClk_IBUF_BUFG
    SLICE_X111Y106       FDRE                                         r  rCnt_reg[3]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.105     1.910    rCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.717     1.804    iClk_IBUF_BUFG
    SLICE_X111Y108       FDRE                                         r  rCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rCnt_reg[11]/Q
                         net (fo=5, routed)           0.120     2.065    rCnt_reg[11]
    SLICE_X111Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.173 r  rCnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.173    rCnt_reg[8]_i_1_n_4
    SLICE_X111Y108       FDRE                                         r  rCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.993     2.335    iClk_IBUF_BUFG
    SLICE_X111Y108       FDRE                                         r  rCnt_reg[11]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.105     1.909    rCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.717     1.804    iClk_IBUF_BUFG
    SLICE_X111Y109       FDRE                                         r  rCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rCnt_reg[15]/Q
                         net (fo=4, routed)           0.120     2.065    rCnt_reg[15]
    SLICE_X111Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.173 r  rCnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.173    rCnt_reg[12]_i_1_n_4
    SLICE_X111Y109       FDRE                                         r  rCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.993     2.335    iClk_IBUF_BUFG
    SLICE_X111Y109       FDRE                                         r  rCnt_reg[15]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.105     1.909    rCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  rCnt_reg[19]/Q
                         net (fo=5, routed)           0.120     2.064    rCnt_reg[19]
    SLICE_X111Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.172 r  rCnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.172    rCnt_reg[16]_i_1_n_4
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.992     2.334    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[19]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.105     1.908    rCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  rCnt_reg[16]/Q
                         net (fo=3, routed)           0.115     2.059    rCnt_reg[16]
    SLICE_X111Y110       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.174 r  rCnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.174    rCnt_reg[16]_i_1_n_7
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.992     2.334    iClk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  rCnt_reg[16]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.105     1.908    rCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.717     1.804    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  rCnt_reg[4]/Q
                         net (fo=4, routed)           0.115     2.060    rCnt_reg[4]
    SLICE_X111Y107       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.175 r  rCnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.175    rCnt_reg[4]_i_1_n_7
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.993     2.335    iClk_IBUF_BUFG
    SLICE_X111Y107       FDRE                                         r  rCnt_reg[4]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X111Y107       FDRE (Hold_fdre_C_D)         0.105     1.909    rCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y107  oCarryOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y106  rCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y108  rCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y108  rCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y109  rCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y109  rCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y109  rCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y109  rCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y110  rCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  rCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  rCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  rCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  rCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  rCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  rCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  rCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  rCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  rCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  rCnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  oCarryOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  oCarryOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y106  rCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y106  rCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y108  rCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y108  rCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y108  rCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y108  rCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  rCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  rCnt_reg[13]/C



