
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.052259                       # Number of seconds simulated
sim_ticks                                 52258924500                       # Number of ticks simulated
final_tick                                52258924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 438172                       # Simulator instruction rate (inst/s)
host_op_rate                                   538635                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1496543980                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669852                       # Number of bytes of host memory used
host_seconds                                    34.92                       # Real time elapsed on the host
sim_insts                                    15300803                       # Number of instructions simulated
sim_ops                                      18808946                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5661472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5692384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2623552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2623552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          176921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              177887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        81986                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81986                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            591516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         108335027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108926543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       591516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           591516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50202947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50202947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50202947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           591516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        108335027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            159129490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     75858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    174907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001932732500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4636                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4636                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              439874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              71461                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      177887                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81986                       # Number of write requests accepted
system.mem_ctrls.readBursts                    177887                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81986                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11255872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  128896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4853120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5692384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2623552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2014                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6128                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3675                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   52258827500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                177887                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                81986                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  175872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        99560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.784492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.652132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.483231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        52700     52.93%     52.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24964     25.07%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14170     14.23%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2581      2.59%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1952      1.96%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          833      0.84%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          515      0.52%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          373      0.37%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1472      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        99560                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.756687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.618787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     76.837866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           4259     91.87%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           84      1.81%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          105      2.26%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          103      2.22%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           22      0.47%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            7      0.15%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           15      0.32%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           13      0.28%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           10      0.22%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.02%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.356773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.340913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3706     79.94%     79.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              213      4.59%     84.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              710     15.31%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4636                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        30912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5597024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2426560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 591516.191650672001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107101783.160501137376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46433408.708975635469                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       176921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        81986                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     34560500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6686430750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1025143781250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35776.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37793.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12503888.24                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   3423372500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6720991250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  879365000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19465.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38215.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       215.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        92.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   113578                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     201093.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                361541040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                192156030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               649383000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              200515860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3172771680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3098317080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            105525600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13025890800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1790066880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3078061500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            25674895710                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            491.301648                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          45188100500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    131385500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1342120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  11960914750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4661731750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5596572750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  28566199750                       # Time in different power states
system.mem_ctrls_1.actEnergy                349360200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                185674170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               606350220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              195316740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3230547840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2922229830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            106528320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13349539080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1945674720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2891471400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            25782970140                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            493.369705                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          45572790500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    129702500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1366560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  11230305250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5066644000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5189824500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  29275888250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                 10023                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     52258924500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        104517849                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    15300803                       # Number of instructions committed
system.cpu.committedOps                      18808946                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              16514084                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      981071                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      2577924                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     16514084                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            26808211                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10434183                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             69334335                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             8674167                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6901817                       # number of memory refs
system.cpu.num_load_insts                     4104063                       # Number of load instructions
system.cpu.num_store_insts                    2797754                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  104517849                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           3814169                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  12269964     63.92%     63.92% # Class of executed instruction
system.cpu.op_class::IntMult                    24444      0.13%     64.05% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     64.05% # Class of executed instruction
system.cpu.op_class::MemRead                  4104063     21.38%     85.43% # Class of executed instruction
system.cpu.op_class::MemWrite                 2797738     14.57%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   19196225                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.998578                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6609835                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            354775                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.631062                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    30.998578                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26794115                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26794115                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3615326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3615326                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2559668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2559668                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        40033                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40033                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        40033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40033                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      6174994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6174994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6174994                       # number of overall hits
system.cpu.dcache.overall_hits::total         6174994                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       305102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        305102                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        49673                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        49673                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       354775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         354775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       354775                       # number of overall misses
system.cpu.dcache.overall_misses::total        354775                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16268614500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16268614500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2156935500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2156935500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  18425550000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18425550000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18425550000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18425550000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3920428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3920428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2609341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2609341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        40033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        40033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6529769                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6529769                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6529769                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6529769                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.077824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077824                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019037                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054332                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054332                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054332                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054332                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53321.887434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53321.887434                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43422.694422                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43422.694422                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51935.874850                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51935.874850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51935.874850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51935.874850                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       146438                       # number of writebacks
system.cpu.dcache.writebacks::total            146438                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       305102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       305102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        49673                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        49673                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       354775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       354775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       354775                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       354775                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15963512500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15963512500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2107262500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2107262500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18070775000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18070775000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18070775000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18070775000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.077824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.077824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.054332                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054332                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.054332                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054332                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52321.887434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52321.887434                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42422.694422                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42422.694422                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50935.874850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50935.874850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50935.874850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50935.874850                       # average overall mshr miss latency
system.cpu.dcache.replacements                 354744                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.989051                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15439100                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1010793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.274245                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.989051                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16449893                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16449893                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     14428307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14428307                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     14428307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14428307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14428307                       # number of overall hits
system.cpu.icache.overall_hits::total        14428307                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1010793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1010793                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1010793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1010793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1010793                       # number of overall misses
system.cpu.icache.overall_misses::total       1010793                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13213845000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13213845000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  13213845000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13213845000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13213845000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13213845000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15439100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15439100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     15439100                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15439100                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15439100                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15439100                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065470                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065470                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065470                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065470                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065470                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065470                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13072.750801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13072.750801                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13072.750801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13072.750801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13072.750801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13072.750801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1010729                       # number of writebacks
system.cpu.icache.writebacks::total           1010729                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1010793                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1010793                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1010793                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1010793                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1010793                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1010793                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12203052000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12203052000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12203052000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12203052000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12203052000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12203052000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065470                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12072.750801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12072.750801                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12072.750801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12072.750801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12072.750801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12072.750801                       # average overall mshr miss latency
system.cpu.icache.replacements                1010729                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.745552                       # Cycle average of tags in use
system.l2.tags.total_refs                     2730987                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    178207                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.324802                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.680542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        66.932128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       434.132882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.130727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.847916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999503                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43874415                       # Number of tag accesses
system.l2.tags.data_accesses                 43874415                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       146438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           146438                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1010713                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1010713                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             29114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29114                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1009827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1009827                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        148740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            148740                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1009827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               177854                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1187681                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1009827                       # number of overall hits
system.l2.overall_hits::.cpu.data              177854                       # number of overall hits
system.l2.overall_hits::total                 1187681                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           20559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20559                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              966                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       156362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          156362                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             176921                       # number of demand (read+write) misses
system.l2.demand_misses::total                 177887                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               966                       # number of overall misses
system.l2.overall_misses::.cpu.data            176921                       # number of overall misses
system.l2.overall_misses::total                177887                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1727056000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1727056000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83660000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83660000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  13944072000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13944072000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     83660000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15671128000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15754788000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83660000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15671128000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15754788000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       146438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       146438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1010713                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1010713                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         49673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             49673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1010793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1010793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       305102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        305102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1010793                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           354775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1365568                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1010793                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          354775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1365568                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.413887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.413887                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000956                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.512491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.512491                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.000956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.498685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130266                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.498685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130266                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84004.864050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84004.864050                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86604.554865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86604.554865                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89178.137911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89178.137911                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86604.554865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88576.980686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88566.269598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86604.554865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88576.980686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88566.269598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               81986                       # number of writebacks
system.l2.writebacks::total                     81986                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        20559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20559                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          966                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          966                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       156362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       156362                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        176921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            177887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       176921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           177887                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1521466000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1521466000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     74000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     74000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12380452000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12380452000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     74000000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13901918000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13975918000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     74000000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13901918000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13975918000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.413887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.413887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.512491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.512491                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.498685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.130266                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.498685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.130266                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74004.864050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74004.864050                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76604.554865                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76604.554865                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79178.137911                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79178.137911                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76604.554865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78576.980686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78566.269598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76604.554865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78576.980686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78566.269598                       # average overall mshr miss latency
system.l2.replacements                         177695                       # number of replacements
system.membus.snoop_filter.tot_requests        355245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       177360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             157328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        81986                       # Transaction distribution
system.membus.trans_dist::CleanEvict            95372                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20559                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        157328                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       533132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 533132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8315936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8315936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              177887                       # Request fanout histogram
system.membus.reqLayer0.occupancy           524435000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          599083750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2731041                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1365473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            363                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          363                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  52258924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1315895                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       228424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1010729                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          304015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            49673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           49673                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1010793                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       305102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3032315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1064294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4096609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     64688704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16038816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80727520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          177695                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2623552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1543263                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000253                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015915                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1542872     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    391      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1543263                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1944104000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1010793000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         354775000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
