
*** Running vivado
    with args -log top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Command: synth_design -top top_wrapper -part xc7a200tlffg1156-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200tl'
INFO: [Device 21-403] Loading part xc7a200tlffg1156-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 142521
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/berkb/project_3/project_3.srcs/sources_1/new/controlOnfi.sv:129]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2144.859 ; gain = 5.961 ; free physical = 4294 ; free virtual = 13453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [/home/berkb/project_3/project_3.srcs/sources_1/imports/new/top_wrapper.vhd:59]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 40 - type: integer 
	Parameter CMND_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_PER_PAGE bound to: 2112 - type: integer 
	Parameter PAGE_PER_BLOCK bound to: 64 - type: integer 
	Parameter BLOCK_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'Encoder' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder.vhd:12' bound to instance 'u_encoder' of component 'Encoder' [/home/berkb/project_3/project_3.srcs/sources_1/imports/new/top_wrapper.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Encoder' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder.vhd:74]
INFO: [Synth 8-3491] module 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:12' bound to instance 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0' of component 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder.vhd:1413]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:33]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:91]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (1#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (2#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (3#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' (4#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:33]
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:12' bound to instance 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_U0' of component 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:54]
	Parameter DataWidth bound to: 63 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V.vhd:67' bound to instance 'w2_V_U' of component 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:544]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V.vhd:80]
	Parameter DataWidth bound to: 63 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V_rom' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V.vhd:9' bound to instance 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V_rom_U' of component 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V_rom' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V.vhd:92]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V_rom' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V.vhd:24]
	Parameter DWIDTH bound to: 63 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V_rom' (5#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V' (6#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V.vhd:80]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_8s_24_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:31' bound to instance 'Encoder_mul_mul_16s_8s_24_1_1_U4' of component 'Encoder_mul_mul_16s_8s_24_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:556]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_16s_8s_24_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_8s_24_1_1_DSP48_0' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:6' bound to instance 'Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U' of component 'Encoder_mul_mul_16s_8s_24_1_1_DSP48_0' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_16s_8s_24_1_1_DSP48_0' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_16s_8s_24_1_1_DSP48_0' (7#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_16s_8s_24_1_1' (8#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_8s_24_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:31' bound to instance 'Encoder_mul_mul_16s_8s_24_1_1_U5' of component 'Encoder_mul_mul_16s_8s_24_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:568]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_8s_24_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:31' bound to instance 'Encoder_mul_mul_16s_8s_24_1_1_U6' of component 'Encoder_mul_mul_16s_8s_24_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:580]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_8s_24_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:31' bound to instance 'Encoder_mul_mul_16s_8s_24_1_1_U7' of component 'Encoder_mul_mul_16s_8s_24_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:592]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_8s_24_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:31' bound to instance 'Encoder_mul_mul_16s_8s_24_1_1_U8' of component 'Encoder_mul_mul_16s_8s_24_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:604]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_8s_24_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:31' bound to instance 'Encoder_mul_mul_16s_8s_24_1_1_U9' of component 'Encoder_mul_mul_16s_8s_24_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:616]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_8s_24_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_8s_24_1_1.vhd:31' bound to instance 'Encoder_mul_mul_16s_8s_24_1_1_U10' of component 'Encoder_mul_mul_16s_8s_24_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:628]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_7s_23_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_7s_23_1_1.vhd:31' bound to instance 'Encoder_mul_mul_16s_7s_23_1_1_U11' of component 'Encoder_mul_mul_16s_7s_23_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:640]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_16s_7s_23_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_7s_23_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_16s_7s_23_1_1_DSP48_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_7s_23_1_1.vhd:6' bound to instance 'Encoder_mul_mul_16s_7s_23_1_1_DSP48_1_U' of component 'Encoder_mul_mul_16s_7s_23_1_1_DSP48_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_7s_23_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_16s_7s_23_1_1_DSP48_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_7s_23_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_16s_7s_23_1_1_DSP48_1' (9#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_7s_23_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_16s_7s_23_1_1' (10#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_16s_7s_23_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s' (11#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s.vhd:54]
INFO: [Synth 8-3491] module 'zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s.vhd:12' bound to instance 'zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0' of component 'zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder.vhd:1472]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s' (12#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_s.vhd:75]
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:12' bound to instance 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0' of component 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder.vhd:1533]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:75]
	Parameter DataWidth bound to: 1277 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V.vhd:62' bound to instance 'w5_V_U' of component 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7879]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V.vhd:75]
	Parameter DataWidth bound to: 1277 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V.vhd:9' bound to instance 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U' of component 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V.vhd:87]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V.vhd:24]
	Parameter DWIDTH bound to: 1277 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom' (13#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V' (14#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U40' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7891]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1_DSP48_2' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:6' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U' of component 'Encoder_mul_mul_8s_24s_32_1_1_DSP48_2' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_8s_24s_32_1_1_DSP48_2' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_8s_24s_32_1_1_DSP48_2' (15#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_8s_24s_32_1_1' (16#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U41' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7903]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U42' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7915]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U43' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7927]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U44' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7939]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U45' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7951]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U46' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7963]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U47' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7975]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U48' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7987]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U49' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:7999]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U50' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8011]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U51' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8023]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U52' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8035]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U53' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8047]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U54' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8059]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U55' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8071]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U56' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8083]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U57' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8095]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U58' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8107]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U59' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8119]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U60' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U61' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8143]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U62' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8155]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U63' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8167]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U64' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8179]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U65' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8191]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U66' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8203]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U67' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8215]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U68' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8227]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U69' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8239]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U70' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8251]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U71' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8263]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U72' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8275]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U73' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8287]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U74' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U75' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8311]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U76' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8323]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U77' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8335]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U78' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8347]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U79' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8359]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U80' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8371]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U81' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8383]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U82' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8395]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U83' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8407]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U84' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8419]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U85' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8431]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U86' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8443]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U87' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8455]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U88' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8467]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U89' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8479]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U90' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U91' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8503]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U92' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8515]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U93' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8527]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U94' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8539]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U95' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8551]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U96' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8563]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U97' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8575]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U98' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8587]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U99' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8599]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U100' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8611]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U101' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8623]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U102' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8635]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U103' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8647]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U104' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8659]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U105' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8671]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U106' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8683]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U107' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8695]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U108' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8707]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U109' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U110' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8731]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U111' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8743]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U112' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8755]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U113' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8767]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U114' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8779]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U115' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8791]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Encoder_mul_mul_8s_24s_32_1_1' declared at '/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_8s_24s_32_1_1.vhd:31' bound to instance 'Encoder_mul_mul_8s_24s_32_1_1_U116' of component 'Encoder_mul_mul_8s_24s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:8803]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s' (17#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_s' (18#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s.vhd:63]
	Parameter DataWidth bound to: 639 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V.vhd:75]
	Parameter DataWidth bound to: 639 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V_rom' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V.vhd:24]
	Parameter DWIDTH bound to: 639 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V_rom' (19#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V' (20#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_24s_8s_32_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_8s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_24s_8s_32_1_1_DSP48_3' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_8s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_24s_8s_32_1_1_DSP48_3' (21#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_8s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_24s_8s_32_1_1' (22#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_8s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_24s_7s_31_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_7s_31_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_24s_7s_31_1_1_DSP48_4' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_7s_31_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_24s_7s_31_1_1_DSP48_4' (23#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_7s_31_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_24s_7s_31_1_1' (24#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_7s_31_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s' (25#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s.vhd:63]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_s' (26#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_s.vhd:51]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s.vhd:51]
	Parameter DataWidth bound to: 318 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V.vhd:79]
	Parameter DataWidth bound to: 318 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V_rom' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V.vhd:24]
	Parameter DWIDTH bound to: 318 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V_rom' (27#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V' (28#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V.vhd:79]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_24s_6s_30_1_1' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_6s_30_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Encoder_mul_mul_24s_6s_30_1_1_DSP48_5' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_6s_30_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_24s_6s_30_1_1_DSP48_5' (29#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_6s_30_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Encoder_mul_mul_24s_6s_30_1_1' (30#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder_mul_mul_24s_6s_30_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s' (31#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s.vhd:51]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s.vhd:87]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s.vhd:103]
	Parameter DataWidth bound to: 4093 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V.vhd:75]
	Parameter DataWidth bound to: 4093 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V_rom' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V.vhd:24]
	Parameter DWIDTH bound to: 4093 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V_rom' (32#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V' (33#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s' (34#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s' (35#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s.vhd:87]
INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s.vhd:120]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s' (36#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s.vhd:120]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d66_A' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w16_d66_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d66_A' (37#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w16_d66_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d64_A' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d64_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d64_A' (38#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d64_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d68_A' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d68_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d68_A' (39#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d68_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d67_A' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d67_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 67 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d67_A' (40#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d67_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d32_A' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d32_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d32_A_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d32_A.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d32_A_shiftReg' (41#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d32_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d32_A' (42#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d32_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d35_A' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d35_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 35 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d35_A_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d35_A.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d35_A_shiftReg' (43#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d35_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d35_A' (44#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d35_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d16_A' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d16_A_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d16_A_shiftReg' (45#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d16_A' (46#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d1_A_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A_shiftReg' (47#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d1_A' (48#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/fifo_w24_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb_shiftReg' (49#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb' (50#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2bkb.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0_shiftReg' (51#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0' (52#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config19_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0_shiftReg' (53#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0' (54#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0_shiftReg' (55#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0' (56#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_8u_config20_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0_shiftReg' (57#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0' (58#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0_shiftReg' (59#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0' (60#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_24_16_0_0_0_4u_config21_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud_shiftReg' (61#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud' (62#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11cud.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0_shiftReg' (63#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0' (64#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_shiftReg' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0_shiftReg' (65#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0' (66#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/start_for_linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (67#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/Encoder.vhd:74]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 40 - type: integer 
	Parameter CMND_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_PER_PAGE bound to: 2112 - type: integer 
	Parameter PAGE_PER_BLOCK bound to: 64 - type: integer 
	Parameter BLOCK_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nand_flash_controller_wrapper' [/home/berkb/project_3/project_3.srcs/sources_1/new/onfi_wrapper.vhd:51]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 40 - type: integer 
	Parameter CMND_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_PER_PAGE bound to: 2112 - type: integer 
	Parameter PAGE_PER_BLOCK bound to: 64 - type: integer 
	Parameter BLOCK_SIZE bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 40 - type: integer 
	Parameter CMND_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_PER_PAGE bound to: 2112 - type: integer 
	Parameter PAGE_PER_BLOCK bound to: 64 - type: integer 
	Parameter BLOCK_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nand_flash_controller' [/home/berkb/project_3/project_3.srcs/sources_1/new/controlOnfi.sv:1]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 40 - type: integer 
	Parameter CMND_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_PER_PAGE bound to: 2112 - type: integer 
	Parameter PAGE_PER_BLOCK bound to: 64 - type: integer 
	Parameter BLOCK_SIZE bound to: 4096 - type: integer 
	Parameter COUNT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/berkb/project_3/project_3.srcs/sources_1/new/controlOnfi.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'nand_flash_controller' (68#1) [/home/berkb/project_3/project_3.srcs/sources_1/new/controlOnfi.sv:1]
INFO: [Synth 8-256] done synthesizing module 'nand_flash_controller_wrapper' (69#1) [/home/berkb/project_3/project_3.srcs/sources_1/new/onfi_wrapper.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (70#1) [/home/berkb/project_3/project_3.srcs/sources_1/imports/new/top_wrapper.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2828.062 ; gain = 689.164 ; free physical = 3800 ; free virtual = 12972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2828.062 ; gain = 689.164 ; free physical = 3896 ; free virtual = 13068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2828.062 ; gain = 689.164 ; free physical = 3896 ; free virtual = 13068
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2828.062 ; gain = 0.000 ; free physical = 3729 ; free virtual = 12901
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_I[7]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_I[6]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_I[5]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:5]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_I[4]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_I[3]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_I[2]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_I[1]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_I[0]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_O[7]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_O[6]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_O[5]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:25]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_O[4]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_O[3]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:33]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_O[2]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:37]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_O[1]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'IO_O[0]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[39]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[38]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:53]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[37]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:57]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[36]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[35]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:65]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[34]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[33]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:73]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[32]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:77]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[31]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:81]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[30]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:85]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[29]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:89]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[28]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:93]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[27]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:97]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[26]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:101]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[25]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:105]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[24]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:109]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[23]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:113]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[22]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:117]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[21]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:121]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[20]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:125]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[19]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:129]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[18]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:133]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[17]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:137]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[16]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:141]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[15]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:145]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[14]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:149]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[13]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:153]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[12]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:157]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[11]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:161]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[10]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:165]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[9]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:169]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[8]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:173]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[7]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:177]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[6]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:181]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[5]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:185]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[4]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:189]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[3]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:193]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[2]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:197]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[1]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:201]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_address[0]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:205]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[255]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:209]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[254]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:213]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[253]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:217]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[252]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:221]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[251]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:225]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[250]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:229]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[249]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:233]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[248]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:237]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[247]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:241]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[246]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:245]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[245]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:249]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[244]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:253]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[243]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:257]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[242]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:261]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[241]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:265]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[240]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:269]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[239]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:273]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[238]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:277]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[237]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:281]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[236]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:285]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[235]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:289]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[234]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:293]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[233]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:297]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[232]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:301]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[231]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:305]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[230]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:309]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[229]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:313]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[228]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:317]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[227]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:321]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[226]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:325]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[225]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:329]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[224]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:333]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[223]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:337]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[222]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:341]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[221]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:345]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[220]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:349]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[219]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:353]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[218]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:357]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[217]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:361]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[216]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:365]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[215]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:369]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[214]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:373]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[213]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:377]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buf_rd_write_data[212]' [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:381]
INFO: [Common 17-14] Message 'Common 17-69' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc:381]
Finished Parsing XDC File [/home/berkb/project_3/project_3.srcs/constrs_1/imports/project_3/impl_1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.844 ; gain = 0.000 ; free physical = 3505 ; free virtual = 12678
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3060.844 ; gain = 0.000 ; free physical = 3504 ; free virtual = 12678
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 3869 ; free virtual = 13043
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'nand_flash_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 | 00000000000000000000000000000000
                COMMAND1 |                              001 | 00000000000000000000000000000001
                 ADDRESS |                              010 | 00000000000000000000000000000011
                COMMAND2 |                              011 | 00000000000000000000000000000010
                 DATA_RD |                              100 | 00000000000000000000000000000101
                 DATA_WR |                              101 | 00000000000000000000000000000100
                    DONE |                              110 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'nand_flash_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 218 ; free virtual = 9131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   25 Bit       Adders := 800   
	   2 Input   24 Bit       Adders := 1590  
	   2 Input   23 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 16    
	   2 Input   12 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 61    
	   2 Input    6 Bit       Adders := 54    
	   2 Input    5 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 31    
+---XORs : 
	   2 Input      1 Bit         XORs := 5588  
+---Registers : 
	             4093 Bit    Registers := 1     
	             1277 Bit    Registers := 1     
	              639 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 725   
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1439  
	               23 Bit    Registers := 4     
	               17 Bit    Registers := 34    
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 797   
	                7 Bit    Registers := 49    
	                6 Bit    Registers := 44    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 51    
	                1 Bit    Registers := 2627  
+---RAMs : 
	               1K Bit	(67 X 24 bit)          RAMs := 8     
	               1K Bit	(64 X 24 bit)          RAMs := 16    
	               1K Bit	(68 X 24 bit)          RAMs := 8     
	               1K Bit	(66 X 16 bit)          RAMs := 1     
+---Muxes : 
	   3 Input 4093 Bit        Muxes := 1     
	   3 Input 1277 Bit        Muxes := 1     
	   3 Input  639 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 5314  
	   3 Input   24 Bit        Muxes := 20    
	   2 Input   17 Bit        Muxes := 17    
	   2 Input   16 Bit        Muxes := 38    
	   2 Input   12 Bit        Muxes := 5     
	   7 Input   12 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 34    
	   3 Input    6 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 76    
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 65    
	   5 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 1173  
	   3 Input    1 Bit        Muxes := 66    
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U276/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U276/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U276/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U277/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U277/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U277/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U278/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U278/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U278/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U279/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U279/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U279/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U256/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U256/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U256/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U257/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U257/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U257/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U258/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U258/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U258/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U259/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U259/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U259/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U236/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U236/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U236/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U237/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U237/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U237/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U238/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U238/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U238/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U296/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U296/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U296/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U297/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U297/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U297/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U298/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U298/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U298/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U293/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_reg_23456_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U293/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U293/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U293/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U294/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_20_reg_23466_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U294/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U294/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U294/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U295/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U295/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U295/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U291/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U291/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U291/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U292/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U292/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U292/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U273/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_reg_23456_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U273/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U273/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U273/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U274/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_20_reg_23466_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U274/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U274/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U274/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U275/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U275/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U275/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U255/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U255/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U255/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U254/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_20_reg_23466_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U254/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U254/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U254/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U253/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_reg_23456_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U253/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U253/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U253/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U251/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U251/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U251/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U252/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U252/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U252/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U233/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_reg_23456_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U233/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U233/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U233/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U234/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_20_reg_23466_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U234/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U234/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U234/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U235/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U235/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U235/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U881/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U881/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U881/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U468/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U468/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U468/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U466/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U466/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U466/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U465/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U465/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U465/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U564/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U564/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U564/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U754/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U754/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U754/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U820/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U820/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U820/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U532/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U532/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U532/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U818/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U818/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U818/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U819/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U819/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U819/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U755/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U755/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U755/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U435/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U435/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U435/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U436/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U436/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U436/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U625/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U625/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U625/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U565/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U565/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U565/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U437/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U437/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U437/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U470/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U470/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U470/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U469/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U469/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U469/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U886/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U886/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U886/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U629/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U629/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U629/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U566/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U566/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U566/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U758/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U758/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U758/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U757/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U757/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U757/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U434/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U434/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U434/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U406/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U406/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U406/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U405/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U405/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U405/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U882/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U882/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U882/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U598/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U598/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U598/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U502/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U502/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U502/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U501/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U501/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U501/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U822/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U822/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U822/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U498/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U498/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U498/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U533/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U533/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U533/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U823/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_436_reg_145992_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U823/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U823/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U823/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U531/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U531/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U531/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U691/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_304_reg_145332_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U691/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U691/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U691/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U759/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_372_reg_145672_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U759/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U759/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U759/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U630/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U630/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U630/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U821/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_434_reg_145982_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U821/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U821/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U821/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U631/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U631/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U631/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U727/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_340_reg_145512_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U727/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U727/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U727/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U726/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_339_reg_145507_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U726/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U726/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U726/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U725/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_338_reg_145502_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U725/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U725/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U725/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U595/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U595/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U595/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U597/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U597/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U597/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U599/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U599/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U599/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U885/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U885/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U885/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U887/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U887/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U887/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U690/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_303_reg_145327_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U690/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U690/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U690/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U467/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U467/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U467/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U627/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U627/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U627/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U626/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U626/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U626/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U850/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U850/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U850/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U454/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_67_reg_144147_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U454/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U454/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U454/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_66_reg_144142_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_3_reg_143676_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U838/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_451_reg_146067_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U838/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U838/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U838/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U789/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U789/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U789/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U788/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U788/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U788/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U728/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U728/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U728/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U692/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U692/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U692/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U693/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U693/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U693/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U696/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U696/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U696/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U660/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U660/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U660/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_407_reg_145847_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_24_reg_143886_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_406_reg_145842_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_23_reg_143876_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U792/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_405_reg_145837_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U792/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U792/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U792/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_342_reg_145522_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_23_reg_143876_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U888/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_501_reg_146317_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U888/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U888/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U888/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_278_reg_145202_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_23_reg_143876_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U664/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_277_reg_145197_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U664/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U664/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U664/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_272_reg_145172_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_17_reg_143816_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U608/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U608/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U608/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U607/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U607/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U607/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U605/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U605/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U605/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U609/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U609/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U609/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U414/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U414/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U414/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U765/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U765/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U765/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U640/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U640/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U640/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U415/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U415/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U415/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U702/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U702/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U702/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U701/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U701/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U701/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U737/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_350_reg_145562_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U737/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U737/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U737/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U489/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U489/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U489/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U511/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U511/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U511/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U575/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U575/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U575/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U578/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U578/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U578/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U617/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U617/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U617/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U834/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U834/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U834/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U674/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U674/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U674/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U452/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U452/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U452/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U452/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U486/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_99_reg_144307_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U486/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U486/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U486/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U485/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_98_reg_144302_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U485/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U485/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U485/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_97_reg_144297_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U614/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_227_reg_144947_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U614/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U614/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U614/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U613/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_226_reg_144942_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U613/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U613/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U613/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_225_reg_144937_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U806/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U806/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U806/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U805/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U805/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U805/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U804/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U804/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U804/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U804/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_289_reg_145257_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_349_reg_145557_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_30_reg_143946_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U540/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U540/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U540/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U541/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U541/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U541/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U446/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U446/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U446/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U445/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U445/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U445/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U411/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U411/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U411/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U412/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U412/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U412/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U413/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U413/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U413/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U444/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U444/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U444/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U443/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U443/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U443/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U734/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U734/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U734/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U733/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U733/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U733/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U732/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U732/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U732/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U797/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U797/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U797/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U796/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U796/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U796/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U828/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U828/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U828/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U40/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U40/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U40/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U41/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U41/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U41/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U169/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U169/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U169/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U170/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U170/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U170/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U137/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U137/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U137/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U155/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U155/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U155/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U60/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U60/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U60/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U61/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U61/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U61/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U135/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U135/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U135/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U120/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U120/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U120/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U121/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U121/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U121/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U134/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U134/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U134/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U133/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U133/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U133/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U175/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U175/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U175/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U174/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U174/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U174/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U173/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U173/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U173/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U172/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U172/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U172/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U171/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U171/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U171/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U160/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U160/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U160/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U161/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U161/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U161/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U195/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U195/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U195/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U132/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U132/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U132/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U192/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U192/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U192/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U164/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U164/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U164/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U163/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U163/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U163/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U162/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U162/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U162/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U153/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U153/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U153/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U152/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U152/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U152/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U57/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U57/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U57/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U146/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U146/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U146/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U55/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U55/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U55/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U54/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U54/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U54/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U53/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U53/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U53/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U52/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U52/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U52/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U129/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U129/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U129/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U166/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U166/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U166/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U44/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U44/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U44/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U184/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U184/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U184/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U183/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U183/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U183/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U111/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U111/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U111/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U142/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U142/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U142/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U122/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U122/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U122/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U112/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U112/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U112/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U77/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U77/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U77/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U75/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U75/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U75/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U74/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U74/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U74/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U73/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U73/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U73/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U72/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U72/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U72/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U71/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U71/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U71/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U70/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U70/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U70/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U69/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U69/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U69/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U115/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U115/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U115/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U95/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U95/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U95/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U94/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U94/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U94/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U93/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U93/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U93/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U92/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U92/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U92/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U91/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U91/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U91/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U90/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U90/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U90/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U89/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U89/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U89/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U63/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U63/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U63/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U62/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U62/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U62/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U97/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U97/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U97/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U82/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U82/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U82/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U83/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U83/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U83/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[30]' (FD) to 'trunc_ln708_566_reg_47529_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[6]' (FD) to 'tmp_4441_reg_47534_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[7]' (FD) to 'trunc_ln708_566_reg_47529_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[8]' (FD) to 'trunc_ln708_566_reg_47529_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[9]' (FD) to 'trunc_ln708_566_reg_47529_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[10]' (FD) to 'trunc_ln708_566_reg_47529_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[11]' (FD) to 'trunc_ln708_566_reg_47529_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[12]' (FD) to 'trunc_ln708_566_reg_47529_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[13]' (FD) to 'trunc_ln708_566_reg_47529_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[14]' (FD) to 'trunc_ln708_566_reg_47529_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[15]' (FD) to 'trunc_ln708_566_reg_47529_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[16]' (FD) to 'trunc_ln708_566_reg_47529_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[17]' (FD) to 'trunc_ln708_566_reg_47529_reg[10]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[18]' (FD) to 'trunc_ln708_566_reg_47529_reg[11]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[19]' (FD) to 'trunc_ln708_566_reg_47529_reg[12]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[20]' (FD) to 'trunc_ln708_566_reg_47529_reg[13]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[21]' (FD) to 'trunc_ln708_566_reg_47529_reg[14]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[22]' (FD) to 'trunc_ln708_566_reg_47529_reg[15]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[23]' (FD) to 'trunc_ln708_566_reg_47529_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[24]' (FD) to 'trunc_ln708_566_reg_47529_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[25]' (FD) to 'trunc_ln708_566_reg_47529_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[26]' (FD) to 'trunc_ln708_566_reg_47529_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[27]' (FD) to 'trunc_ln708_566_reg_47529_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[28]' (FD) to 'trunc_ln708_566_reg_47529_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_561_reg_47517_reg[29]' (FD) to 'trunc_ln708_566_reg_47529_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[30]' (FD) to 'trunc_ln708_565_reg_47500_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[6]' (FD) to 'tmp_4434_reg_47505_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[7]' (FD) to 'trunc_ln708_565_reg_47500_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[8]' (FD) to 'trunc_ln708_565_reg_47500_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[9]' (FD) to 'trunc_ln708_565_reg_47500_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[10]' (FD) to 'trunc_ln708_565_reg_47500_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[11]' (FD) to 'trunc_ln708_565_reg_47500_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[12]' (FD) to 'trunc_ln708_565_reg_47500_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[13]' (FD) to 'trunc_ln708_565_reg_47500_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[14]' (FD) to 'trunc_ln708_565_reg_47500_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[15]' (FD) to 'trunc_ln708_565_reg_47500_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[16]' (FD) to 'trunc_ln708_565_reg_47500_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[17]' (FD) to 'trunc_ln708_565_reg_47500_reg[10]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[18]' (FD) to 'trunc_ln708_565_reg_47500_reg[11]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[19]' (FD) to 'trunc_ln708_565_reg_47500_reg[12]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[20]' (FD) to 'trunc_ln708_565_reg_47500_reg[13]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[21]' (FD) to 'trunc_ln708_565_reg_47500_reg[14]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[22]' (FD) to 'trunc_ln708_565_reg_47500_reg[15]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[23]' (FD) to 'trunc_ln708_565_reg_47500_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[24]' (FD) to 'trunc_ln708_565_reg_47500_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[25]' (FD) to 'trunc_ln708_565_reg_47500_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[26]' (FD) to 'trunc_ln708_565_reg_47500_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[27]' (FD) to 'trunc_ln708_565_reg_47500_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[28]' (FD) to 'trunc_ln708_565_reg_47500_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_560_reg_47488_reg[29]' (FD) to 'trunc_ln708_565_reg_47500_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[30]' (FD) to 'trunc_ln708_580_reg_47935_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[6]' (FD) to 'tmp_4539_reg_47940_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[7]' (FD) to 'trunc_ln708_580_reg_47935_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[8]' (FD) to 'trunc_ln708_580_reg_47935_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[9]' (FD) to 'trunc_ln708_580_reg_47935_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[10]' (FD) to 'trunc_ln708_580_reg_47935_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[11]' (FD) to 'trunc_ln708_580_reg_47935_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[12]' (FD) to 'trunc_ln708_580_reg_47935_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[13]' (FD) to 'trunc_ln708_580_reg_47935_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[14]' (FD) to 'trunc_ln708_580_reg_47935_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[15]' (FD) to 'trunc_ln708_580_reg_47935_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[16]' (FD) to 'trunc_ln708_580_reg_47935_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[17]' (FD) to 'trunc_ln708_580_reg_47935_reg[10]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[18]' (FD) to 'trunc_ln708_580_reg_47935_reg[11]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[19]' (FD) to 'trunc_ln708_580_reg_47935_reg[12]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[20]' (FD) to 'trunc_ln708_580_reg_47935_reg[13]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[21]' (FD) to 'trunc_ln708_580_reg_47935_reg[14]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[22]' (FD) to 'trunc_ln708_580_reg_47935_reg[15]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[23]' (FD) to 'trunc_ln708_580_reg_47935_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[24]' (FD) to 'trunc_ln708_580_reg_47935_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[25]' (FD) to 'trunc_ln708_580_reg_47935_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[26]' (FD) to 'trunc_ln708_580_reg_47935_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[27]' (FD) to 'trunc_ln708_580_reg_47935_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[28]' (FD) to 'trunc_ln708_580_reg_47935_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_575_reg_47923_reg[29]' (FD) to 'trunc_ln708_580_reg_47935_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[30]' (FD) to 'trunc_ln708_560_reg_47373_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[6]' (FD) to 'tmp_4399_reg_47378_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[7]' (FD) to 'trunc_ln708_560_reg_47373_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[8]' (FD) to 'trunc_ln708_560_reg_47373_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[9]' (FD) to 'trunc_ln708_560_reg_47373_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[10]' (FD) to 'trunc_ln708_560_reg_47373_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[11]' (FD) to 'trunc_ln708_560_reg_47373_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[12]' (FD) to 'trunc_ln708_560_reg_47373_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[13]' (FD) to 'trunc_ln708_560_reg_47373_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[14]' (FD) to 'trunc_ln708_560_reg_47373_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[15]' (FD) to 'trunc_ln708_560_reg_47373_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[16]' (FD) to 'trunc_ln708_560_reg_47373_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[17]' (FD) to 'trunc_ln708_560_reg_47373_reg[10]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[18]' (FD) to 'trunc_ln708_560_reg_47373_reg[11]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[19]' (FD) to 'trunc_ln708_560_reg_47373_reg[12]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[20]' (FD) to 'trunc_ln708_560_reg_47373_reg[13]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[21]' (FD) to 'trunc_ln708_560_reg_47373_reg[14]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[22]' (FD) to 'trunc_ln708_560_reg_47373_reg[15]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[23]' (FD) to 'trunc_ln708_560_reg_47373_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[24]' (FD) to 'trunc_ln708_560_reg_47373_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[25]' (FD) to 'trunc_ln708_560_reg_47373_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[26]' (FD) to 'trunc_ln708_560_reg_47373_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[27]' (FD) to 'trunc_ln708_560_reg_47373_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[28]' (FD) to 'trunc_ln708_560_reg_47373_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_555_reg_47361_reg[29]' (FD) to 'trunc_ln708_560_reg_47373_reg[22]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_566_reg_45749_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_565_reg_45744_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_567_reg_45754_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_568_reg_45759_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_562_reg_45729_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_569_reg_45764_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_549_reg_45664_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_548_reg_45659_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_547_reg_45654_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_546_reg_45649_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_545_reg_45644_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_622_reg_46029_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_621_reg_46024_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_607_reg_45954_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_557_reg_45704_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_669_reg_46264_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_668_reg_46259_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_667_reg_46254_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_666_reg_46249_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_649_reg_46164_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_648_reg_46159_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_661_reg_46224_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_589_reg_45864_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_588_reg_45859_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_585_reg_45844_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_581_reg_45824_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_646_reg_46149_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1146] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1148] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1155] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1220] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1222] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1223] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1241] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1247] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[960] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[964] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[965] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[966] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[967] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[968] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[969] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[970] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[973] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[974] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[975] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[977] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[978] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[979] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[980] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[981] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[982] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[983] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[986] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[988] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[993] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[996] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1033] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1044] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1051] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1064] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1065] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1068] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1070] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1072] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1073] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[1084] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[816] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[819] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[820] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[821] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[822] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[823] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[849] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[850] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[852] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[853] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[896] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[897] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[899] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[900] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[901] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[904] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[905] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[907] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[908] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[909] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[910] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[911] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[920] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w5_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s_w5_V_rom_U/q0_reg[921] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'select_ln56_19_reg_45613_reg[23:0]' into 'select_ln56_19_reg_45613_reg[23:0]' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s.vhd:10864]
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U138/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_619_reg_46014_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U138/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U138/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U138/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_620_reg_46019_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U136/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_617_reg_46004_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U136/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U136/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U136/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U198/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_679_reg_46314_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U198/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U198/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U198/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U197/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_678_reg_46309_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U197/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U197/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U197/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U196/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_677_reg_46304_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U196/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U196/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U196/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U178/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_659_reg_46214_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U178/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U178/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U178/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U177/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_658_reg_46209_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U177/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U177/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U177/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_660_reg_46219_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_640_reg_46119_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U176/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_657_reg_46204_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U176/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U176/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U176/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U116/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_597_reg_45904_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U116/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U116/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U116/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_580_reg_45819_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U98/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_579_reg_45814_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U98/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U98/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U98/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U96/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_577_reg_45804_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U96/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U96/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U96/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_540_reg_45619_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U58/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_539_reg_45608_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U58/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U58/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U58/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U56/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_537_reg_45598_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U56/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U56/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U56/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U156/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_637_reg_46104_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U156/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U156/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U156/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U131/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_612_reg_45979_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U131/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U131/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U131/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U130/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_611_reg_45974_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U130/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U130/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U130/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U128/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_609_reg_45964_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U128/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U128/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U128/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U127/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_608_reg_45959_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U127/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U127/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U127/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U125/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_606_reg_45949_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U125/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U125/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U125/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U124/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_605_reg_45944_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U124/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U124/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U124/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U123/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_604_reg_45939_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U123/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U123/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U123/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U151/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_632_reg_46079_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U151/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U151/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U151/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U150/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_631_reg_46074_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U150/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U150/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U150/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U149/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_630_reg_46069_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U149/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U149/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U149/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U148/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_629_reg_46064_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U148/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U148/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U148/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U147/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_628_reg_46059_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U147/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U147/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U147/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U145/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_626_reg_46049_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U145/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U145/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U145/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U144/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_625_reg_46044_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U144/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U144/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U144/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U143/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_624_reg_46039_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U143/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U143/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U143/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U191/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_672_reg_46279_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U191/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U191/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U191/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U190/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_671_reg_46274_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U190/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U190/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U190/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U189/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_670_reg_46269_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U189/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U189/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U189/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_561_reg_45724_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_reg_45508_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U51/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_532_reg_45573_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U51/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U51/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U51/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U50/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_531_reg_45568_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U50/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U50/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U50/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U49/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_530_reg_45563_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U49/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U49/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U49/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U48/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_529_reg_45558_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U48/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U48/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U48/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U47/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_528_reg_45553_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U47/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U47/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U47/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U158/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U158/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U158/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U157/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U157/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U157/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U154/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U154/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U154/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U119/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U119/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U119/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U118/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U118/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U118/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U117/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U117/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U117/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U114/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U114/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U114/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U113/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U113/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U113/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U110/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U110/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U110/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U109/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U109/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U109/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U106/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U106/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U106/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U105/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U105/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U105/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U103/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U103/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U103/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U102/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U102/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U102/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U101/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_1_reg_45518_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U101/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U101/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U101/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U194/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U194/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U194/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U193/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U193/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U193/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U182/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U182/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U182/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U181/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_1_reg_45518_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U181/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U181/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U181/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U79/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U79/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U79/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U78/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U78/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U78/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U46/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U46/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U46/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U45/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U45/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U45/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U43/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U43/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U43/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U42/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U42/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U42/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_748_reg_23796_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_749_reg_23801_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_750_reg_23806_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_751_reg_23811_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_752_reg_23816_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_753_reg_23821_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_754_reg_23826_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_755_reg_23831_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_756_reg_23836_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_757_reg_23841_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_758_reg_23846_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_759_reg_23851_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_760_reg_23856_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_7s_31_1_1_U312/Encoder_mul_mul_24s_7s_31_1_1_DSP48_4_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_7s_31_1_1_U312/Encoder_mul_mul_24s_7s_31_1_1_DSP48_4_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_7s_31_1_1_U312/Encoder_mul_mul_24s_7s_31_1_1_DSP48_4_U/p_cvt.
DSP Report: register tmp_761_reg_23861_reg is absorbed into DSP Encoder_mul_mul_24s_7s_31_1_1_U312/Encoder_mul_mul_24s_7s_31_1_1_DSP48_4_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_7s_31_1_1_U312/Encoder_mul_mul_24s_7s_31_1_1_DSP48_4_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_7s_31_1_1_U312/Encoder_mul_mul_24s_7s_31_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_688_reg_23496_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_689_reg_23501_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_690_reg_23506_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_691_reg_23511_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_692_reg_23516_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_693_reg_23521_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_694_reg_23526_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_695_reg_23531_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_696_reg_23536_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_697_reg_23541_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_698_reg_23546_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_699_reg_23551_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_709_reg_23601_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_710_reg_23606_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_711_reg_23611_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_712_reg_23616_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_713_reg_23621_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_714_reg_23626_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_715_reg_23631_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_716_reg_23636_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_717_reg_23641_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_718_reg_23646_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U270/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U270/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U270/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_719_reg_23651_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U270/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U270/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U270/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_720_reg_23656_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_721_reg_23661_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_729_reg_23701_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_730_reg_23706_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_731_reg_23711_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_732_reg_23716_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_733_reg_23721_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_734_reg_23726_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_735_reg_23731_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_736_reg_23736_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_737_reg_23741_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_738_reg_23746_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_739_reg_23751_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\w8_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V_rom_U/q0_reg[513] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w8_V_U/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s_w8_V_rom_U/q0_reg[524] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_746_reg_23786_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_747_reg_23791_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U878/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U878/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U878/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U623/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U623/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U623/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U624/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U624/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U624/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U756/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U756/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U756/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U560/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U560/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U560/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U559/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U559/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U559/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U558/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U558/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U558/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U557/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U557/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U557/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U688/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U688/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U688/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U561/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U561/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U561/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U562/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U562/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U562/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U563/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U563/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U563/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U723/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U723/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U723/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U497/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U497/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U497/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U499/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U499/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U499/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U500/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U500/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U500/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U879/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U879/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U879/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U724/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U724/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U724/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U880/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U880/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U880/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U526/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U526/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U526/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U492/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U492/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U492/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U525/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U525/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U525/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U530/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U530/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U530/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U529/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U529/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U529/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U528/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U528/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U528/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U527/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U527/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U527/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U813/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U813/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U813/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U814/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U814/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U814/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U815/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U815/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U815/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U628/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U628/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U628/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U658/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U658/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U658/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U816/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U816/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U816/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U590/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U590/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U590/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U589/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U589/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U589/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U752/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U752/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U752/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U817/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U817/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U817/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U689/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U689/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U689/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U722/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U722/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U722/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U460/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U460/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U460/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U687/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U687/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U687/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U461/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U461/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U461/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U462/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U462/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U462/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U463/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U463/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U463/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U464/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U464/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U464/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U596/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U596/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U596/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U433/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U433/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U433/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U753/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U753/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U753/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U402/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U402/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U402/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U399/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U399/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U399/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U787/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U787/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U787/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U876/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U876/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U876/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U875/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U875/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U875/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U874/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U874/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U874/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U877/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U877/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U877/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U619/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_232_reg_144972_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U619/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U619/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U619/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U620/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_233_reg_144977_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U620/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U620/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U620/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U621/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_234_reg_144982_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U621/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U621/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U621/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U622/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_235_reg_144987_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U622/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U622/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U622/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U429/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U429/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U429/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U428/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U428/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U428/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U427/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U427/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U427/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U426/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U426/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U426/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U425/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U425/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U425/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U424/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U424/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U424/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U524/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U524/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U524/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U523/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U523/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U523/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U522/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U522/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U522/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U521/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U521/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U521/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U520/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U520/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U520/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U400/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U400/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U400/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U398/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U398/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U398/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U397/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U397/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U397/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U396/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U396/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U396/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U395/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U395/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U395/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U812/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_425_reg_145937_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U812/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U812/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U812/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U811/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_424_reg_145932_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U811/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U811/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U811/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U810/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_423_reg_145927_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U810/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U810/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U810/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U809/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_422_reg_145922_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U809/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U809/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U809/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U808/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_421_reg_145917_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U808/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U808/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U808/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U585/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U585/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U585/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U584/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U584/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U584/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U843/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U843/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U843/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U844/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U844/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U844/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U845/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U845/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U845/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U846/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_12_reg_143766_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U846/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U846/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U846/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U490/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U490/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U490/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U491/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U491/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U491/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U493/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U493/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U493/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U494/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_12_reg_143766_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U494/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U494/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U494/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U495/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U495/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U495/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U496/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U496/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U496/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U847/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U847/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U847/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U848/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U848/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U848/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U849/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U849/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U849/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U884/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U884/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U884/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U883/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U883/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U883/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U851/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U851/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U851/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U852/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U852/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U852/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U459/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U459/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U459/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U588/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U588/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U588/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U587/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U587/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U587/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U586/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U586/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U586/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U657/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U657/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U657/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U656/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U656/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U656/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U655/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U655/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U655/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U654/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_12_reg_143766_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U654/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U654/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U654/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U653/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U653/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U653/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U652/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U652/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U652/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U650/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U650/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U650/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U432/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U432/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U432/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U431/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U431/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U431/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U430/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_12_reg_143766_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U430/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U430/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U430/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U404/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U404/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U404/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U403/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U403/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U403/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U401/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U401/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U401/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U786/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_399_reg_145807_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U786/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U786/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U786/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U785/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_398_reg_145802_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U785/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U785/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U785/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U784/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_397_reg_145797_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U784/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U784/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U784/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U686/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_299_reg_145307_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U686/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U686/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U686/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_298_reg_145302_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_11_reg_143756_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U684/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_297_reg_145297_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U684/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U684/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U684/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_296_reg_145292_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U682/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_295_reg_145287_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U682/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U682/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U682/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U681/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_294_reg_145282_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U681/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U681/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U681/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U680/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_293_reg_145277_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U680/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U680/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U680/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U783/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_396_reg_145792_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U783/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U783/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U783/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U782/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_395_reg_145787_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U782/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U782/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U782/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_394_reg_145782_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_11_reg_143756_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U780/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_393_reg_145777_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U780/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U780/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U780/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_392_reg_145772_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U618/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_231_reg_144967_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U618/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U618/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U618/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U616/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_229_reg_144957_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U616/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U616/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U616/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U751/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_364_reg_145632_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U751/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U751/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U751/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U750/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_363_reg_145627_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U750/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U750/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U750/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_362_reg_145622_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_11_reg_143756_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U748/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_361_reg_145617_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U748/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U748/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U748/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_360_reg_145612_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U746/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_359_reg_145607_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U746/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U746/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U746/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U745/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_358_reg_145602_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U745/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U745/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U745/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U456/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_69_reg_144157_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U456/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U456/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U456/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U556/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_169_reg_144657_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U556/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U556/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U556/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_168_reg_144652_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U554/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_167_reg_144647_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U554/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U554/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U554/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U721/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_334_reg_145482_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U721/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U721/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U721/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U720/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_333_reg_145477_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U720/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U720/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U720/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U719/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_332_reg_145472_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U719/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U719/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U719/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U718/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_331_reg_145467_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U718/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U718/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U718/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_330_reg_145462_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_11_reg_143756_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U716/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_329_reg_145457_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U716/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U716/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U716/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U594/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_207_reg_144847_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U594/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U594/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U594/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U593/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_206_reg_144842_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U593/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U593/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U593/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U592/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_205_reg_144837_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U592/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U592/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U592/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U591/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_204_reg_144832_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U591/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U591/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U591/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_328_reg_145452_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U714/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_327_reg_145447_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U714/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U714/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U714/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U394/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_8_reg_143731_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U394/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U394/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U394/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U393/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_7_reg_143721_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U393/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U393/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U393/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U392/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_6_reg_143711_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U392/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U392/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U392/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U648/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_261_reg_145117_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U648/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U648/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U648/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U649/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_262_reg_145122_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U649/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U649/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U649/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_264_reg_145132_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_196_reg_144792_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_194_reg_144782_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_193_reg_144777_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_452_reg_146072_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_420_reg_145912_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_450_reg_146062_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_449_reg_146057_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_453_reg_146077_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_166_reg_144642_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_165_reg_144637_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_164_reg_144632_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_163_reg_144627_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_162_reg_144622_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_161_reg_144617_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_159_reg_144607_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_292_reg_145272_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_291_reg_145267_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_290_reg_145262_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_486_reg_146242_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_485_reg_146237_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_484_reg_146232_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_483_reg_146227_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_482_reg_146222_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_481_reg_146217_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_455_reg_146087_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_454_reg_146082_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_391_reg_145767_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_390_reg_145762_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_389_reg_145757_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_326_reg_145442_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_325_reg_145437_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_324_reg_145432_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_323_reg_145427_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_321_reg_145417_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_357_reg_145597_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_356_reg_145592_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_355_reg_145587_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_354_reg_145582_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_353_reg_145577_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_68_reg_144152_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_70_reg_144162_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_71_reg_144167_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_5_reg_143701_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_4_reg_143691_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_3_reg_143681_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_2_reg_143671_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U438/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U438/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U438/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U439/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U439/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U439/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U473/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U473/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U473/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U475/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U475/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U475/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U476/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U476/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U476/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U859/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_472_reg_146172_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U859/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U859/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U859/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U791/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U791/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U791/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U790/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U790/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U790/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U890/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_503_reg_146327_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U890/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U890/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U890/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U889/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_502_reg_146322_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U889/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U889/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U889/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U891/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_504_reg_146332_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U891/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U891/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U891/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U892/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_505_reg_146337_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U892/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U892/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U892/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U893/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_506_reg_146342_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U893/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U893/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U893/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U894/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_507_reg_146347_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U894/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U894/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U894/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U694/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U694/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U694/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U695/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U695/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U695/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U730/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U730/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U730/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U731/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U731/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U731/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U763/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U763/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U763/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U764/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U764/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U764/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U666/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U666/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U666/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U667/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U667/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U667/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U862/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U862/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U862/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U861/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U861/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U861/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U860/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U860/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U860/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U668/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U668/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U668/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U669/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U669/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U669/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U670/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U670/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U670/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U637/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U637/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U637/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U636/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U636/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U636/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U635/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U635/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U635/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U634/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U634/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U634/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U633/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U633/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U633/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U632/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U632/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U632/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U638/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U638/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U638/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U795/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U795/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U795/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U700/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U700/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U700/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U699/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U699/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U699/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U698/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U698/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U698/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U697/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U697/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U697/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U440/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U440/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U440/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U760/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U760/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U760/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U761/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U761/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U761/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U762/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_375_reg_145687_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U762/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U762/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U762/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U574/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U574/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U574/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U573/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U573/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U573/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U572/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U572/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U572/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U571/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U571/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U571/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U570/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U570/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U570/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U569/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U569/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U569/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U568/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U568/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U568/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U567/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U567/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U567/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
INFO: [Synth 8-4471] merging register 'select_ln56_31_reg_143956_reg[23:0]' into 'select_ln56_31_reg_143956_reg[23:0]' [/home/berkb/project_3/project_3.srcs/sources_1/imports/hls4ml_prj/Encoder_prj/solution1/impl/vhdl/dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s.vhd:35662]
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U707/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_320_reg_145412_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U707/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U707/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U707/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U706/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_319_reg_145407_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U706/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U706/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U706/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U510/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U510/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U510/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U417/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U417/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U417/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U417/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U416/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U416/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U416/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U865/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U865/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U865/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U865/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U864/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U864/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U864/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U863/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U863/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U863/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U386/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U386/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U386/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U387/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U387/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U387/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U835/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U835/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U835/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U450/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U450/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U450/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U451/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U451/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U451/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U768/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U768/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U768/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U767/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U767/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U767/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U766/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U766/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U766/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U512/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U512/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U512/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U488/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_101_reg_144317_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U488/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U488/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U488/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U482/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U482/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U482/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U483/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U483/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U483/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U704/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U704/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U704/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U703/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U703/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U703/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_318_reg_145402_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U487/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U487/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U487/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U547/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U547/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U547/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U480/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U480/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U480/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U675/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B2.
DSP Report: register tmp_288_reg_145252_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U675/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U675/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U675/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U579/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U579/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U579/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U610/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U610/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U610/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U611/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U611/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U611/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U672/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U672/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U672/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U671/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U671/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U671/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U673/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U673/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U673/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U673/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U896/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U896/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U896/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U895/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U895/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U895/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U479/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U479/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U479/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U478/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U478/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U478/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U615/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U615/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U615/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U738/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U738/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U738/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U739/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U739/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U739/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U641/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U641/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U641/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U641/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U769/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U769/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U769/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U769/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U866/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U866/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U866/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U867/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U867/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U867/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U513/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U513/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U513/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U513/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U477/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U477/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U477/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U639/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U639/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U639/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U481/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U481/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U481/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U481/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U606/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U606/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U606/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U577/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U577/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U577/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U577/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U576/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U576/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U576/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U803/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U803/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U803/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U802/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U802/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U802/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U833/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U833/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U833/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U832/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U832/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U832/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U831/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U831/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U831/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U830/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U830/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U830/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U829/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U829/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U829/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U827/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U827/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U827/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U826/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U826/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U826/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U419/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U419/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U419/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U418/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U418/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U418/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U449/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U449/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U449/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U448/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U448/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U448/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U447/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U447/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U447/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U420/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U420/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U420/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U421/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U421/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U421/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U422/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U422/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U422/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U423/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U423/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U423/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U542/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U542/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U542/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U539/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U539/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U539/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U538/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U538/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U538/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U543/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U543/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U543/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U514/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U514/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U514/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U515/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U515/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U515/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U801/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U801/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U801/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U800/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U800/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U800/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U799/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U799/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U799/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U798/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U798/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U798/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U775/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U775/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U775/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U774/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U774/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U774/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U773/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U773/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U773/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U772/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U772/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U772/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U771/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U771/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U771/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U770/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U770/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U770/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U544/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U544/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U544/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U735/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U735/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U735/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U519/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U519/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U519/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U709/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U709/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U709/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U509/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U509/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U509/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U518/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U518/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U518/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U517/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U517/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U517/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U516/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U516/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U516/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U642/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U642/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U642/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U643/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U643/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U643/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U647/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U647/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U647/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U646/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U646/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U646/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U645/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U645/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U645/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U644/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U644/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U644/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U545/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U545/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U545/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U507/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U507/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U507/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U603/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U603/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U603/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U537/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U537/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U537/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U536/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U536/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U536/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U508/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_26_reg_143906_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U508/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U508/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U508/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U506/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U506/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U506/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U505/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U505/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U505/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U604/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_26_reg_143906_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U604/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U604/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U604/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U602/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U602/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U602/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U601/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U601/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U601/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U600/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U600/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U600/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U442/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U442/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U442/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U441/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U441/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U441/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U582/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_4_reg_143686_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U582/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U582/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U582/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U410/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U410/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U410/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U409/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U409/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U409/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U858/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U858/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U858/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U857/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U857/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U857/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U856/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U856/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U856/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U825/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U825/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U825/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U824/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U824/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U824/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U474/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U474/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U474/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U472/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_22_reg_143866_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U472/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U472/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U472/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U471/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U471/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U471/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U471/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U504/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_22_reg_143866_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U504/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U504/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U504/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U503/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U503/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U503/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U503/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U535/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U535/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U535/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U535/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U534/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_20_reg_143846_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U534/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U534/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U534/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U663/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U663/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U663/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U663/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U408/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_22_reg_143866_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U408/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U408/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U408/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U407/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U407/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U407/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U407/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U662/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_20_reg_143846_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U662/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U662/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U662/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U661/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U661/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U661/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U855/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U855/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U855/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U855/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U854/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B.
DSP Report: register select_ln56_20_reg_143846_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U854/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U854/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U854/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U853/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is: A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U853/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U853/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register trunc_ln56_reg_11967_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_reg_11962_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_764_reg_11977_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_39_reg_11972_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_773_reg_12022_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_reg_11962_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_774_reg_12027_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_39_reg_11972_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_783_reg_12072_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_reg_11962_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_784_reg_12077_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_39_reg_11972_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_793_reg_12122_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_reg_11962_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_794_reg_12127_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_39_reg_11972_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U338/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U338/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U338/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_765_reg_11982_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U338/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U338/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U338/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_766_reg_11987_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_767_reg_11992_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_768_reg_11997_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_769_reg_12002_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_770_reg_12007_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_771_reg_12012_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_772_reg_12017_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_775_reg_12032_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_776_reg_12037_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_777_reg_12042_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_778_reg_12047_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_779_reg_12052_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_780_reg_12057_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_781_reg_12062_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_782_reg_12067_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_785_reg_12082_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_786_reg_12087_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_787_reg_12092_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_788_reg_12097_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_789_reg_12102_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_790_reg_12107_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_791_reg_12112_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_792_reg_12117_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_795_reg_12132_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_796_reg_12137_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_797_reg_12142_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_798_reg_12147_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_799_reg_12152_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_800_reg_12157_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_801_reg_12162_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_6s_30_1_1_U375/Encoder_mul_mul_24s_6s_30_1_1_DSP48_5_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_24s_6s_30_1_1_U375/Encoder_mul_mul_24s_6s_30_1_1_DSP48_5_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_6s_30_1_1_U375/Encoder_mul_mul_24s_6s_30_1_1_DSP48_5_U/p_cvt.
DSP Report: register tmp_802_reg_12167_reg is absorbed into DSP Encoder_mul_mul_24s_6s_30_1_1_U375/Encoder_mul_mul_24s_6s_30_1_1_DSP48_5_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_6s_30_1_1_U375/Encoder_mul_mul_24s_6s_30_1_1_DSP48_5_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_6s_30_1_1_U375/Encoder_mul_mul_24s_6s_30_1_1_DSP48_5_U/p_cvt.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP Encoder_mul_mul_16s_8s_24_1_1_U4/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_16s_8s_24_1_1_U4/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U4/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: register trunc_ln56_reg_2440_reg is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U4/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: operator Encoder_mul_mul_16s_8s_24_1_1_U4/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U4/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_16s_8s_24_1_1_U5/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_16s_8s_24_1_1_U5/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U5/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_513_reg_2445_reg is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U5/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: operator Encoder_mul_mul_16s_8s_24_1_1_U5/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U5/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_16s_8s_24_1_1_U6/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_16s_8s_24_1_1_U6/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U6/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_514_reg_2450_reg is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U6/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: operator Encoder_mul_mul_16s_8s_24_1_1_U6/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U6/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_16s_8s_24_1_1_U7/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_16s_8s_24_1_1_U7/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U7/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_515_reg_2455_reg is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U7/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: operator Encoder_mul_mul_16s_8s_24_1_1_U7/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U7/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_16s_8s_24_1_1_U8/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_16s_8s_24_1_1_U8/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U8/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_516_reg_2460_reg is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U8/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: operator Encoder_mul_mul_16s_8s_24_1_1_U8/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U8/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_16s_8s_24_1_1_U9/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_16s_8s_24_1_1_U9/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U9/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_517_reg_2465_reg is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U9/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: operator Encoder_mul_mul_16s_8s_24_1_1_U9/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U9/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_16s_8s_24_1_1_U10/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_16s_8s_24_1_1_U10/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U10/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_518_reg_2470_reg is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U10/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: operator Encoder_mul_mul_16s_8s_24_1_1_U10/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_8s_24_1_1_U10/Encoder_mul_mul_16s_8s_24_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_16s_7s_23_1_1_U11/Encoder_mul_mul_16s_7s_23_1_1_DSP48_1_U/p_cvt, operation Mode is: A*B''.
DSP Report: register Encoder_mul_mul_16s_7s_23_1_1_U11/Encoder_mul_mul_16s_7s_23_1_1_DSP48_1_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_7s_23_1_1_U11/Encoder_mul_mul_16s_7s_23_1_1_DSP48_1_U/p_cvt.
DSP Report: register tmp_519_reg_2475_reg is absorbed into DSP Encoder_mul_mul_16s_7s_23_1_1_U11/Encoder_mul_mul_16s_7s_23_1_1_DSP48_1_U/p_cvt.
DSP Report: operator Encoder_mul_mul_16s_7s_23_1_1_U11/Encoder_mul_mul_16s_7s_23_1_1_DSP48_1_U/p_cvt is absorbed into DSP Encoder_mul_mul_16s_7s_23_1_1_U11/Encoder_mul_mul_16s_7s_23_1_1_DSP48_1_U/p_cvt.
WARNING: [Synth 8-7129] Port data_V_data_0_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_0_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_0_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_0_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_0_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_0_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_0_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_1_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_1_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_1_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_1_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_1_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_1_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_1_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_2_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_2_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_2_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_2_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_2_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_2_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_2_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_3_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_3_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_3_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_3_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_3_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_3_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_3_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_4_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_4_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_4_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_4_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_4_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_4_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_4_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_5_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_5_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_5_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_5_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_5_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_5_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_5_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_7_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_7_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_7_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_7_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_7_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_7_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_7_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_8_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_8_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_8_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_8_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_8_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_8_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_8_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_9_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_9_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_9_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_9_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_9_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_9_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_9_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_10_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_10_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_10_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_10_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_10_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_10_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_10_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_11_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_11_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_11_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_11_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_11_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_11_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_11_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_12_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_12_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_12_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_12_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_12_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_12_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_12_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_13_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_13_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_13_V_dout[4] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_13_V_dout[3] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_13_V_dout[2] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_13_V_dout[1] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_13_V_dout[0] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_14_V_dout[6] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_14_V_dout[5] in module linear_array_array_ap_fixed_16_16_0_0_0_16u_linear_config17_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 230 ; free virtual = 8748
---------------------------------------------------------------------------------
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U40/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U40/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U40/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U41/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U41/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U41/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U169/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U169/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U169/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U170/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U170/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U170/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U137/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U137/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U137/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U155/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U155/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U155/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U60/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U60/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U60/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U61/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U61/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U61/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U135/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U135/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U135/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U120/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U120/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U120/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U121/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U121/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U121/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U134/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U134/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U134/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U133/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U133/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U133/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U175/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U175/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U175/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U174/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U174/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U174/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U173/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U173/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U173/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U172/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U172/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U172/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U171/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U171/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U171/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U160/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U160/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U160/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U161/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U161/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U161/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U195/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U195/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U195/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U132/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U132/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U132/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U192/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U192/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U192/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U164/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U164/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U164/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U163/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U163/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U163/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U162/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U162/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U162/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U153/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U153/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U153/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U152/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U152/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U152/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U57/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U57/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U57/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U146/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U146/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U146/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U55/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U55/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U55/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U54/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U54/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U54/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U53/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U53/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U53/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U52/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U52/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U52/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U129/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U129/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U129/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U166/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U166/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U166/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U44/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U44/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U44/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U184/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U184/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U184/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U183/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U183/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U183/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U111/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U111/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U111/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U142/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U142/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U142/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U122/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U122/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U122/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U112/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U112/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U112/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U77/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U77/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U77/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U75/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U75/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U75/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U74/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U74/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U74/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U73/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U73/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U73/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U72/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U72/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U72/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U71/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U71/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U71/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U70/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U70/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U70/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U69/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U69/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U69/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U115/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U115/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U115/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U63/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U63/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U63/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U62/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U62/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U62/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U82/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U82/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U82/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U83/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U83/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U83/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_566_reg_45749_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U85/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_565_reg_45744_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U84/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_567_reg_45754_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U86/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_568_reg_45759_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U87/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_562_reg_45729_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U81/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_569_reg_45764_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U88/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_549_reg_45664_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U68/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_548_reg_45659_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U67/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_547_reg_45654_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U66/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_546_reg_45649_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U65/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_545_reg_45644_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U64/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_622_reg_46029_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U141/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_621_reg_46024_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U140/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_607_reg_45954_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U126/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_557_reg_45704_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U76/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_669_reg_46264_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U188/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_668_reg_46259_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U187/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_667_reg_46254_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U186/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_666_reg_46249_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U185/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_649_reg_46164_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U168/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_648_reg_46159_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U167/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_661_reg_46224_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U180/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_589_reg_45864_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U108/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_588_reg_45859_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U107/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_585_reg_45844_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U104/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_581_reg_45824_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U100/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_646_reg_46149_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U165/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U138/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_619_reg_46014_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U138/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U138/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U138/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_620_reg_46019_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U139/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U136/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_617_reg_46004_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U136/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U136/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U136/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U198/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_679_reg_46314_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U198/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U198/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U198/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U197/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_678_reg_46309_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U197/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U197/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U197/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U196/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_677_reg_46304_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U196/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U196/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U196/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U178/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_659_reg_46214_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U178/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U178/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U178/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U177/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_658_reg_46209_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U177/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U177/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U177/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_660_reg_46219_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U179/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_640_reg_46119_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U159/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U176/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_657_reg_46204_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U176/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U176/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U176/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U116/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_597_reg_45904_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U116/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U116/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U116/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_580_reg_45819_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U99/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U98/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_579_reg_45814_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U98/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U98/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U98/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U96/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_577_reg_45804_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U96/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U96/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U96/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_540_reg_45619_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_19_reg_45613_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U59/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U58/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_539_reg_45608_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U58/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U58/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U58/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U56/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_537_reg_45598_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U56/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U56/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U56/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U156/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_637_reg_46104_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U156/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U156/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U156/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U131/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_612_reg_45979_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U131/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U131/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U131/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U130/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_611_reg_45974_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U130/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U130/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U130/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U128/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_609_reg_45964_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U128/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U128/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U128/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U127/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_608_reg_45959_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U127/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U127/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U127/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U125/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_606_reg_45949_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U125/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U125/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U125/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U124/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_605_reg_45944_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U124/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U124/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U124/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U123/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_604_reg_45939_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U123/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U123/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U123/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U151/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_632_reg_46079_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U151/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U151/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U151/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U150/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_631_reg_46074_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U150/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U150/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U150/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U149/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_630_reg_46069_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U149/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U149/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U149/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U148/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_629_reg_46064_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U148/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U148/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U148/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U147/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_628_reg_46059_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U147/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U147/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U147/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U145/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_626_reg_46049_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U145/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U145/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U145/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U144/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_625_reg_46044_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U144/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U144/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U144/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U143/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_624_reg_46039_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U143/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U143/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U143/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U191/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_672_reg_46279_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U191/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U191/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U191/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U190/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_671_reg_46274_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U190/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U190/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U190/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U189/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_670_reg_46269_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U189/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U189/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U189/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_561_reg_45724_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_reg_45508_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U80/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U51/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_532_reg_45573_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U51/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U51/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U51/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U50/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_531_reg_45568_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U50/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U50/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U50/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U49/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_530_reg_45563_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U49/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U49/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U49/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U48/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_529_reg_45558_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U48/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U48/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U48/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U47/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_528_reg_45553_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U47/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U47/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U47/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U158/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U158/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U158/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U157/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U157/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U157/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U154/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U154/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U154/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U119/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U119/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U119/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U118/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U118/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U118/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U117/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U117/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U117/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U114/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U114/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U114/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U113/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U113/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U113/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U110/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U110/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U110/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U109/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U109/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U109/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U106/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U106/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U106/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U105/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U105/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U105/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U103/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U103/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U103/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U102/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U102/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U102/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U101/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_1_reg_45518_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U101/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U101/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U101/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U194/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U194/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U194/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U193/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U193/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U193/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U182/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U182/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U182/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U181/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_1_reg_45518_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U181/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U181/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U181/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U79/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U79/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U79/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U78/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U78/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U78/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U46/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U46/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U46/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U45/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U45/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U45/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U43/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U43/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U43/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U42/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U42/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U42/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_748_reg_23796_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U299/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_749_reg_23801_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U300/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_750_reg_23806_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U301/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_751_reg_23811_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U302/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_752_reg_23816_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U303/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_753_reg_23821_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U304/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_754_reg_23826_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U305/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_755_reg_23831_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U306/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_756_reg_23836_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U307/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_757_reg_23841_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U308/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_758_reg_23846_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U309/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_759_reg_23851_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U310/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_760_reg_23856_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U311/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_688_reg_23496_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U239/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_689_reg_23501_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U240/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_690_reg_23506_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U241/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_691_reg_23511_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U242/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_692_reg_23516_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U243/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_693_reg_23521_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U244/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_694_reg_23526_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U245/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_695_reg_23531_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U246/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_696_reg_23536_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U247/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_697_reg_23541_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U248/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_698_reg_23546_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U249/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_699_reg_23551_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U250/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_709_reg_23601_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U260/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_710_reg_23606_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U261/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_711_reg_23611_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U262/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_712_reg_23616_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U263/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_713_reg_23621_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U264/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_714_reg_23626_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U265/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_715_reg_23631_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U266/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_716_reg_23636_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U267/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_717_reg_23641_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U268/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_718_reg_23646_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U269/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U270/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U270/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U270/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_720_reg_23656_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U271/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_721_reg_23661_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U272/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_729_reg_23701_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U280/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_730_reg_23706_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U281/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_731_reg_23711_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U282/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_732_reg_23716_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U283/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_733_reg_23721_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U284/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_734_reg_23726_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U285/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_735_reg_23731_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U286/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_736_reg_23736_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U287/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_737_reg_23741_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U288/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_738_reg_23746_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U289/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_739_reg_23751_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U290/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U276/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U276/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U276/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U277/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U277/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U277/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U278/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U278/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U278/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U279/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U279/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U279/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U256/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U256/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U256/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U257/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U257/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U257/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U258/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U258/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U258/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U259/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U259/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U259/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U236/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U236/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U236/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U237/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U237/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U237/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U238/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U238/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U238/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U296/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U296/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U296/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U297/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U297/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U297/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U298/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U298/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U298/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U293/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_reg_23456_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U293/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U293/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U293/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U294/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_20_reg_23466_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U294/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U294/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U294/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U295/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U295/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U295/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U291/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U291/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U291/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U292/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U292/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U292/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U273/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_reg_23456_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U273/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U273/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U273/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U274/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_20_reg_23466_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U274/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U274/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U274/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U275/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U275/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U275/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U255/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U255/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U255/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U254/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_20_reg_23466_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U254/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U254/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U254/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U253/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_reg_23456_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U253/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U253/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U253/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U251/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U251/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U251/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U252/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U252/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U252/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U233/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_reg_23456_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U233/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U233/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U233/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U234/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_20_reg_23466_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U234/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U234/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U234/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U235/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U235/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U235/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U623/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U623/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U623/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U624/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U624/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U624/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U756/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U756/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U756/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U560/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U560/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U560/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U559/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U559/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U559/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U558/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U558/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U558/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U557/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U557/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U557/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U688/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U688/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U688/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U561/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U561/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U561/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U562/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U562/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U562/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U563/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U563/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U563/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U723/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U723/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U723/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U497/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U497/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U497/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U499/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U499/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U499/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U500/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U500/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U500/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U724/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U724/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U724/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U526/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U526/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U526/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U492/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U492/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U492/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U525/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U525/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U525/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U530/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U530/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U530/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U529/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U529/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U529/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U528/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U528/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U528/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U527/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U527/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U527/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U813/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U813/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U813/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U814/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U814/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U814/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U815/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U815/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U815/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U628/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U628/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U628/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U658/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U658/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U658/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U816/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U816/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U816/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U590/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U590/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U590/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U589/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U589/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U589/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U752/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U752/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U752/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U817/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U817/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U817/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U689/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U689/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U689/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U722/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U722/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U722/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U460/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U460/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U460/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U687/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U687/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U687/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U461/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U461/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U461/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U462/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U462/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U462/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U463/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U463/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U463/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U464/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U464/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U464/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U596/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U596/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U596/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U433/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U433/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U433/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U753/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U753/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U753/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U402/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U402/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U402/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U399/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U399/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U399/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U787/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U787/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U787/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U468/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U468/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U468/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U466/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U466/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U466/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U465/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U465/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U465/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U564/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U564/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U564/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U754/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U754/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U754/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U820/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U820/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U820/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U532/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U532/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U532/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U818/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U818/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U818/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U819/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U819/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U819/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U755/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U755/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U755/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U435/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U435/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U435/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U436/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U436/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U436/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U625/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U625/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U625/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U565/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U565/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U565/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U437/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U437/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U437/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U470/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U470/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U470/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U469/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U469/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U469/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U629/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U629/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U629/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U566/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U566/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U566/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U758/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U758/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U758/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U757/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U757/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U757/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U434/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U434/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U434/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U406/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U406/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U406/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U405/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U405/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U405/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U598/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U598/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U598/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U502/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U502/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U502/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U501/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U501/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U501/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U822/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U822/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U822/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U498/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U498/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U498/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U533/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U533/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U533/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U823/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_436_reg_145992_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U823/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U823/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U823/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U531/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U531/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U531/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U691/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_304_reg_145332_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U691/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U691/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U691/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U759/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_372_reg_145672_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U759/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U759/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U759/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U630/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U630/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U630/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U821/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_434_reg_145982_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U821/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U821/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U821/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U631/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U631/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U631/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U727/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_340_reg_145512_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U727/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U727/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U727/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U726/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_339_reg_145507_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U726/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U726/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U726/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U725/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_338_reg_145502_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U725/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U725/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U725/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U595/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U595/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U595/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U597/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U597/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U597/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U599/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U599/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U599/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U690/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_303_reg_145327_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U690/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U690/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U690/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U467/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U467/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U467/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U627/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U627/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U627/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U626/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U626/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U626/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U619/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_232_reg_144972_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U619/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U619/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U619/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U620/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_233_reg_144977_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U620/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U620/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U620/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U621/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_234_reg_144982_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U621/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U621/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U621/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U622/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_235_reg_144987_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U622/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U622/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U622/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U429/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U429/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U429/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U428/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U428/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U428/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U427/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U427/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U427/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U426/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U426/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U426/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U425/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U425/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U425/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U424/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U424/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U424/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U524/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U524/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U524/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U523/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U523/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U523/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U522/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U522/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U522/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U521/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U521/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U521/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U520/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U520/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U520/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U400/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U400/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U400/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U398/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U398/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U398/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U397/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U397/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U397/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U396/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U396/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U396/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U395/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U395/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U395/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U812/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_425_reg_145937_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U812/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U812/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U812/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U811/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_424_reg_145932_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U811/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U811/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U811/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U810/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_423_reg_145927_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U810/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U810/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U810/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U809/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_422_reg_145922_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U809/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U809/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U809/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U808/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_421_reg_145917_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U808/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U808/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U808/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U585/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U585/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U585/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U584/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U584/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U584/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U846/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_12_reg_143766_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U846/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U846/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U846/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U490/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U490/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U490/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U491/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U491/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U491/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U493/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U493/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U493/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U494/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_12_reg_143766_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U494/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U494/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U494/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U495/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U495/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U495/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U496/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U496/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U496/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U459/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U459/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U459/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U588/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U588/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U588/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U587/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U587/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U587/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U586/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U586/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U586/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U657/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U657/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U657/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U656/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U656/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U656/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U655/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U655/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U655/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U654/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_12_reg_143766_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U654/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U654/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U654/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U653/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U653/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U653/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U652/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U652/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U652/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U650/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U650/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U650/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U432/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U432/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U432/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U431/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U431/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U431/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U430/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_12_reg_143766_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U430/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U430/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U430/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U404/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U404/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U404/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U403/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U403/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U403/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U401/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U401/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U401/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U786/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_399_reg_145807_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U786/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U786/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U786/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U785/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_398_reg_145802_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U785/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U785/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U785/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U784/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_397_reg_145797_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U784/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U784/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U784/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U686/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_299_reg_145307_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U686/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U686/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U686/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_298_reg_145302_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_11_reg_143756_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U685/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U684/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_297_reg_145297_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U684/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U684/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U684/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_296_reg_145292_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U683/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U682/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_295_reg_145287_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U682/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U682/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U682/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U681/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_294_reg_145282_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U681/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U681/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U681/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U680/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_293_reg_145277_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U680/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U680/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U680/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U783/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_396_reg_145792_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U783/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U783/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U783/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U782/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_395_reg_145787_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U782/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U782/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U782/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_394_reg_145782_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_11_reg_143756_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U781/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U780/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_393_reg_145777_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U780/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U780/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U780/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_392_reg_145772_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U779/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U618/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_231_reg_144967_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U618/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U618/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U618/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U616/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_229_reg_144957_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U616/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U616/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U616/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U751/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_364_reg_145632_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U751/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U751/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U751/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U750/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_363_reg_145627_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U750/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U750/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U750/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_362_reg_145622_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_11_reg_143756_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U749/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U748/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_361_reg_145617_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U748/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U748/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U748/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_360_reg_145612_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U747/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U746/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_359_reg_145607_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U746/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U746/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U746/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U745/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_358_reg_145602_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U745/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U745/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U745/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U456/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_69_reg_144157_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U456/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U456/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U456/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U556/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_169_reg_144657_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U556/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U556/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U556/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_168_reg_144652_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U555/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U554/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_167_reg_144647_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U554/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U554/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U554/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U721/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_334_reg_145482_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U721/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U721/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U721/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U720/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_333_reg_145477_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U720/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U720/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U720/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U719/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_332_reg_145472_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U719/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U719/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U719/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U718/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_331_reg_145467_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U718/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U718/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U718/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_330_reg_145462_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_11_reg_143756_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U717/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U716/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_329_reg_145457_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U716/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U716/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U716/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U594/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_207_reg_144847_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U594/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U594/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U594/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U593/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_206_reg_144842_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U593/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U593/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U593/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U592/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_205_reg_144837_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U592/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U592/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U592/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U591/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_204_reg_144832_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U591/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U591/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U591/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_328_reg_145452_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U715/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U714/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_327_reg_145447_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U714/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U714/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U714/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U394/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_8_reg_143731_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U394/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U394/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U394/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U393/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_7_reg_143721_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U393/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U393/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U393/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U392/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_6_reg_143711_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U392/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U392/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U392/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U648/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_261_reg_145117_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U648/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U648/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U648/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U649/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_262_reg_145122_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U649/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U649/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U649/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_264_reg_145132_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_9_reg_143736_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U651/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_196_reg_144792_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U583/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_194_reg_144782_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U581/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_193_reg_144777_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U580/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_452_reg_146072_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U839/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_420_reg_145912_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U807/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_450_reg_146062_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U837/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_449_reg_146057_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U836/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_453_reg_146077_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U840/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_166_reg_144642_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U553/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_165_reg_144637_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U552/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_164_reg_144632_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U551/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_163_reg_144627_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U550/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_162_reg_144622_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U549/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_161_reg_144617_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U548/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_159_reg_144607_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U546/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_292_reg_145272_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U679/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_291_reg_145267_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U678/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_290_reg_145262_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U677/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_486_reg_146242_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U873/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_485_reg_146237_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U872/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_484_reg_146232_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U871/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_483_reg_146227_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U870/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_482_reg_146222_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U869/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_481_reg_146217_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U868/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_455_reg_146087_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U842/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_454_reg_146082_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U841/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_391_reg_145767_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U778/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_390_reg_145762_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U777/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_389_reg_145757_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U776/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_326_reg_145442_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U713/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_325_reg_145437_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U712/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_324_reg_145432_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U711/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_323_reg_145427_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U710/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_321_reg_145417_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U708/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_357_reg_145597_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U744/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_356_reg_145592_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U743/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_355_reg_145587_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U742/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_354_reg_145582_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U741/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_353_reg_145577_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U740/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_68_reg_144152_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U455/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_70_reg_144162_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U457/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_71_reg_144167_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U458/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_5_reg_143701_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U391/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_4_reg_143691_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U390/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_3_reg_143681_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U389/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register tmp_2_reg_143671_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U388/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U454/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_67_reg_144147_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U454/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U454/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U454/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_66_reg_144142_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_3_reg_143676_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U453/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U838/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_451_reg_146067_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U838/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U838/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U838/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U438/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U438/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U438/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U439/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U439/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U439/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U473/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U473/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U473/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U475/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U475/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U475/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U476/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U476/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U476/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U859/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_472_reg_146172_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U859/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U859/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U859/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U791/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U791/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U791/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U790/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U790/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U790/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U890/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_503_reg_146327_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U890/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U890/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U890/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U889/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_502_reg_146322_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U889/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U889/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U889/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U891/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_504_reg_146332_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U891/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U891/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U891/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U892/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_505_reg_146337_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U892/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U892/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U892/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U893/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_506_reg_146342_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U893/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U893/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U893/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U894/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_507_reg_146347_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U894/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U894/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U894/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U694/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U694/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U694/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U695/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U695/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U695/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U730/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U730/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U730/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U731/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U731/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U731/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U763/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U763/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U763/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U764/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U764/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U764/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U666/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U666/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U666/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U667/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U667/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U667/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U668/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U668/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U668/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U669/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U669/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U669/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U670/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U670/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U670/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U637/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U637/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U637/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U636/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U636/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U636/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U635/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U635/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U635/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U634/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U634/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U634/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U633/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U633/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U633/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U632/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U632/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U632/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U638/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U638/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U638/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U795/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U795/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U795/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U700/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U700/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U700/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U699/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U699/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U699/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U698/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U698/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U698/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U697/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U697/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U697/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U440/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U440/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U440/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U760/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U760/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U760/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U761/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U761/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U761/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U762/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_375_reg_145687_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U762/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U762/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U762/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U574/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U574/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U574/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U573/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U573/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U573/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U572/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U572/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U572/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U571/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U571/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U571/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U570/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U570/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U570/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U569/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U569/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U569/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U568/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U568/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U568/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U567/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U567/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U567/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U789/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U789/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U789/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U788/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U788/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U788/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U728/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U728/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U728/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U692/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U692/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U692/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U693/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U693/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U693/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U696/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U696/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U696/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U660/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U660/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U660/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_407_reg_145847_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_24_reg_143886_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U794/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_406_reg_145842_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_23_reg_143876_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U793/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U792/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_405_reg_145837_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U792/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U792/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U792/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_342_reg_145522_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_23_reg_143876_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U729/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U888/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_501_reg_146317_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U888/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U888/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U888/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_278_reg_145202_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_23_reg_143876_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U665/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U664/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_277_reg_145197_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U664/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U664/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U664/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_272_reg_145172_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_17_reg_143816_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U659/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U707/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_320_reg_145412_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U707/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U707/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U707/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U706/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_319_reg_145407_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U706/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U706/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U706/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U510/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U510/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U510/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U417/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U417/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U417/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U417/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U416/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U416/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U416/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U865/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U865/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U865/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U865/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U386/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U386/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U386/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U387/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U387/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U387/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U450/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U450/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U450/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U451/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U451/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U451/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U768/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U768/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U768/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U767/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U767/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U767/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U766/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U766/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U766/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U512/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U512/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U512/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U488/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_101_reg_144317_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U488/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U488/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U488/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U482/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U482/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U482/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U483/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U483/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U483/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U704/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U704/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U704/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U703/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U703/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U703/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_318_reg_145402_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U705/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U487/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U487/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U487/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U547/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U547/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U547/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U480/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U480/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U480/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U675/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_288_reg_145252_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U675/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U675/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U675/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U579/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U579/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U579/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U610/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U610/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U610/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U611/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U611/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U611/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U672/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U672/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U672/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U671/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U671/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U671/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U673/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U673/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U673/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U673/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U479/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U479/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U479/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U478/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U478/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U478/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U615/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U615/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U615/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U738/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U738/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U738/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U739/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U739/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U739/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U641/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U641/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U641/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U641/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U769/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U769/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U769/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U769/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U513/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U513/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U513/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U513/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U477/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U477/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U477/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U639/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U639/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U639/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U481/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U481/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U481/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U481/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U606/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U606/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U606/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U577/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_31_reg_143956_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U577/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U577/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U577/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U576/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U576/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U576/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U608/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U608/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U608/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U607/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U607/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U607/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U605/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U605/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U605/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U609/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U609/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U609/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U414/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U414/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U414/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U765/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U765/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U765/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U640/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U640/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U640/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U415/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U415/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U415/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U702/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U702/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U702/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U701/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U701/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U701/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U737/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_350_reg_145562_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U737/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U737/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U737/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U489/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U489/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U489/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U511/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U511/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U511/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U575/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U575/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U575/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U578/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U578/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U578/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U617/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U617/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U617/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U674/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U674/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U674/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U452/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U452/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U452/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U452/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U486/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_99_reg_144307_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U486/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U486/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U486/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U485/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_98_reg_144302_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U485/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U485/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U485/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_97_reg_144297_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U484/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U614/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_227_reg_144947_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U614/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U614/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U614/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U613/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B2.
DSP Report: register tmp_226_reg_144942_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U613/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U613/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U613/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_225_reg_144937_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U612/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U806/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U806/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U806/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U805/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U805/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U805/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U804/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U804/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U804/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U804/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_289_reg_145257_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_2_reg_143666_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U676/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B2.
DSP Report: register tmp_349_reg_145557_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: register select_ln56_30_reg_143946_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U736/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U803/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U803/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U803/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U802/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U802/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U802/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U831/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U831/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U831/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U830/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U830/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U830/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U829/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U829/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U829/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U827/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U827/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U827/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U826/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U826/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U826/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U419/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U419/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U419/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U418/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U418/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U418/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U449/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U449/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U449/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U448/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U448/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U448/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U447/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U447/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U447/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U420/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U420/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U420/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U421/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U421/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U421/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U422/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U422/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U422/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U423/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U423/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U423/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U542/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U542/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U542/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U539/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U539/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U539/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U538/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U538/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U538/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U543/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U543/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U543/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U514/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U514/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U514/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U515/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U515/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U515/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U801/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U801/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U801/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U800/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U800/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U800/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U799/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U799/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U799/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U798/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U798/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U798/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U775/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U775/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U775/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U774/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U774/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U774/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U773/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U773/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U773/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U772/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U772/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U772/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U771/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U771/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U771/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U770/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U770/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U770/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U544/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U544/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U544/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U735/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U735/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U735/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U519/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U519/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U519/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U709/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U709/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U709/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U509/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U509/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U509/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U518/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U518/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U518/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U517/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U517/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U517/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U516/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U516/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U516/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U642/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U642/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U642/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U643/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U643/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U643/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U647/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U647/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U647/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U646/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U646/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U646/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U645/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U645/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U645/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U644/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U644/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U644/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U545/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U545/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U545/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U507/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U507/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U507/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U603/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U603/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U603/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U540/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U540/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U540/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U541/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U541/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U541/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U446/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U446/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U446/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U445/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U445/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U445/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U411/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U411/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U411/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U412/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U412/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U412/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U413/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U413/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U413/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U444/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U444/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U444/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U443/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U443/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U443/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U734/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U734/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U734/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U733/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U733/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U733/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U732/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U732/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U732/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U797/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U797/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U797/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U796/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U796/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U796/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U828/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U828/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U828/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U537/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U537/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U537/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U536/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U536/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U536/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U508/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_26_reg_143906_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U508/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U508/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U508/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U506/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U506/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U506/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U505/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U505/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U505/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U604/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_26_reg_143906_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U604/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U604/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U604/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U602/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U602/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U602/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U601/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U601/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U601/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U600/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U600/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U600/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U442/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U442/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U442/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U441/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U441/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U441/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U582/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_4_reg_143686_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U582/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U582/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U582/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U410/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U410/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U410/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U409/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U409/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U409/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U825/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U825/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U825/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U824/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U824/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U824/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U474/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U474/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U474/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U472/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_22_reg_143866_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U472/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U472/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U472/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U471/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U471/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U471/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U471/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U504/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_22_reg_143866_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U504/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U504/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U504/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U503/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U503/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U503/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U503/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U535/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U535/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U535/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U535/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U534/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_20_reg_143846_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U534/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U534/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U534/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U663/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U663/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U663/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U663/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U408/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_22_reg_143866_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U408/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U408/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U408/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U407/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U407/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U407/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U407/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U662/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_20_reg_143846_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U662/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U662/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U662/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U661/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U661/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U661/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U855/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_21_reg_143856_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U855/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U855/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U855/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_8s_24s_32_1_1_U854/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt, operation Mode is (post resource management): A2*B.
DSP Report: register select_ln56_20_reg_143846_reg is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U854/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: operator Encoder_mul_mul_8s_24s_32_1_1_U854/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt is absorbed into DSP Encoder_mul_mul_8s_24s_32_1_1_U854/Encoder_mul_mul_8s_24s_32_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register trunc_ln56_reg_11967_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_reg_11962_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U336/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_764_reg_11977_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_39_reg_11972_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U337/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_773_reg_12022_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_reg_11962_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U346/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_774_reg_12027_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_39_reg_11972_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U347/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_783_reg_12072_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_reg_11962_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U356/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_784_reg_12077_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_39_reg_11972_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U357/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_793_reg_12122_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_reg_11962_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U366/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A2*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_794_reg_12127_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register select_ln56_39_reg_11972_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U367/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U338/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U338/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U338/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_766_reg_11987_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U339/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_767_reg_11992_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U340/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_768_reg_11997_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U341/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_769_reg_12002_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U342/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_770_reg_12007_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U343/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_771_reg_12012_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U344/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_772_reg_12017_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U345/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_775_reg_12032_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U348/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_776_reg_12037_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U349/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_777_reg_12042_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U350/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_778_reg_12047_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U351/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_779_reg_12052_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U352/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_780_reg_12057_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U353/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_781_reg_12062_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U354/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_782_reg_12067_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U355/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_785_reg_12082_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U358/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_786_reg_12087_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U359/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_787_reg_12092_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U360/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_788_reg_12097_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U361/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_789_reg_12102_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U362/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_790_reg_12107_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U363/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_791_reg_12112_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U364/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_792_reg_12117_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U365/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_795_reg_12132_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U368/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_796_reg_12137_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U369/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_797_reg_12142_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U370/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_798_reg_12147_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U371/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_799_reg_12152_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U372/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_800_reg_12157_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U373/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt, operation Mode is (post resource management): A*B''.
DSP Report: register Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: register tmp_801_reg_12162_reg is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
DSP Report: operator Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt is absorbed into DSP Encoder_mul_mul_24s_8s_32_1_1_U374/Encoder_mul_mul_24s_8s_32_1_1_DSP48_3_U/p_cvt.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                     | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------------+------------+---------------+----------------+
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s_w2_V_rom  | p_0_out    | 4x8           | LUT            | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s_w11_V_rom | p_0_out    | 2x4           | LUT            | 
+--------------------------------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Encoder__GCB0            | layer20_out_V_data_7_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_6_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_5_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_0_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_1_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_2_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_3_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_4_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_5_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_6_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_7_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_0_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_1_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_2_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_3_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_4_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_7_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_6_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_5_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_4_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_3_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_2_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_1_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_0_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer18_out_V_data_0_V_U | mem_reg                          | 66 x 16(READ_FIRST)    | W |   | 66 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_24s_8s_32_1_1_DSP48_3                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_wrapper                                                               | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB1 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB2 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB3 | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB4 | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_8u_config5_s__GB4 | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 7      | -      | -      | 31     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_24_16_0_0_0_4u_config8_s__GB0 | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB4   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB4   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB4   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB4   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB4   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB4   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB4   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB4   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB4   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB5   | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB5   | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB5   | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB5   | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB6   | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB7   | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB9   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB9   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB9   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB9   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB9   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB9   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB9   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB9   | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A2*B2       | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A*B2        | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB12  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB18  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB18  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB18  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s__GB19  | A2*B        | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Encoder_mul_mul_8s_24s_32_1_1_DSP48_2                                     | A*B         | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A2*B''      | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A2*B''      | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A2*B''      | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A2*B''      | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A2*B''      | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A2*B''      | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A2*B''      | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A2*B''      | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 8      | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_4u_config11_s     | A*B''       | 24     | 6      | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s     | A*B''       | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s     | A*B''       | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s     | A*B''       | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s     | A*B''       | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s     | A*B''       | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s     | A*B''       | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s     | A*B''       | 16     | 8      | -      | -      | 24     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_24_16_0_0_0_8u_config2_s     | A*B''       | 16     | 7      | -      | -      | 23     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:42 ; elapsed = 00:02:45 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 126 ; free virtual = 8678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:52 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 130 ; free virtual = 8679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Encoder__GCB0            | layer20_out_V_data_7_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_6_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_5_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_0_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_1_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_2_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_3_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_4_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_5_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_6_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer5_out_V_data_7_V_U/mem_reg  | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_0_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_1_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_2_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_3_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Encoder__GCB0            | layer20_out_V_data_4_V_U/mem_reg | 67 x 24(READ_FIRST)    | W |   | 67 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_7_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_6_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_5_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_4_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_3_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_2_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_1_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer19_out_V_data_0_V_U | mem_reg                          | 68 x 24(READ_FIRST)    | W |   | 68 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U  | mem_reg                          | 64 x 24(READ_FIRST)    | W |   | 64 x 24(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer18_out_V_data_0_V_U | mem_reg                          | 66 x 16(READ_FIRST)    | W |   | 66 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer20_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer20_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer20_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer20_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer20_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer20_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer20_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_29/u_encoder/layer20_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer19_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer19_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer19_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer19_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer19_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer19_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer19_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer19_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoderi_4_30/u_encoder/layer18_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:08 ; elapsed = 00:03:15 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 319 ; free virtual = 8252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer20_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer20_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer20_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer20_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer20_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer20_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer20_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer20_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer19_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer19_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer19_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer19_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer19_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer19_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer19_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer19_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_encoder/layer18_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:03:29 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 225 ; free virtual = 8248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:23 ; elapsed = 00:03:30 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 225 ; free virtual = 8248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:28 ; elapsed = 00:03:35 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 208 ; free virtual = 8232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:29 ; elapsed = 00:03:35 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 208 ; free virtual = 8232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:29 ; elapsed = 00:03:36 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 211 ; free virtual = 8235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:30 ; elapsed = 00:03:36 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 211 ; free virtual = 8235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[31] | 24     | 24         | 0      | 24      | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[34] | 24     | 24         | 0      | 48      | 24     | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  9257|
|3     |DSP48E1  |   356|
|9     |LUT1     |   565|
|10    |LUT2     |  3662|
|11    |LUT3     | 15287|
|12    |LUT4     | 17707|
|13    |LUT5     | 10380|
|14    |LUT6     |  9524|
|15    |MUXF7    |   106|
|16    |RAMB18E1 |    33|
|18    |SRL16E   |    96|
|19    |SRLC32E  |   288|
|20    |FDRE     | 25539|
|21    |FDSE     |  1201|
|22    |IBUF     |   127|
|23    |OBUF     |   360|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:03:36 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 211 ; free virtual = 8235
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:19 ; elapsed = 00:03:27 . Memory (MB): peak = 3060.844 ; gain = 689.164 ; free physical = 5101 ; free virtual = 13211
Synthesis Optimization Complete : Time (s): cpu = 00:03:34 ; elapsed = 00:03:38 . Memory (MB): peak = 3060.844 ; gain = 921.945 ; free physical = 5112 ; free virtual = 13211
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3060.844 ; gain = 0.000 ; free physical = 5198 ; free virtual = 13300
INFO: [Netlist 29-17] Analyzing 9752 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3084.855 ; gain = 0.000 ; free physical = 5129 ; free virtual = 13242
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
554 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:56 . Memory (MB): peak = 3084.855 ; gain = 945.957 ; free physical = 5328 ; free virtual = 13442
INFO: [Common 17-1381] The checkpoint '/home/berkb/project_3/project_3.runs/synth_1/top_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3116.871 ; gain = 32.016 ; free physical = 5311 ; free virtual = 13444
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 23 11:48:16 2024...
