Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Tue Jun 20 12:59:29 2023
| Host              : HP-EliteDesk-800-G2-TWR running 64-bit Ubuntu 22.04.2 LTS
| Command           : report_timing -nworst 1 -delay_type max -sort_by group -file reports/ariane.timing.rpt
| Design            : ariane_xilinx
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_dm_top/i_dm_csrs/sbdata_q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.404ns  (clk_out1_xlnx_clk_gen rise@2980.000ns - mmcm_clkout0 rise@2979.596ns)
  Data Path Delay:        0.605ns  (logic 0.078ns (12.893%)  route 0.527ns (87.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 2984.016 - 2980.000 ) 
    Source Clock Delay      (SCD):    3.667ns = ( 2983.263 - 2979.596 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.145ns
  Clock Net Delay (Source):      1.650ns (routing 0.833ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.855ns, distribution 0.910ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                   2979.596  2979.596 r  
    K22                                               0.000  2979.596 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100  2979.696    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469  2980.165 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  2980.215    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2980.215 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336  2980.551    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2980.579 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888  2981.467    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  2981.340 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  2981.585    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  2981.614 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.650  2983.263    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/dReg_reg[13]
    SLICE_X28Y169        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078  2983.341 f  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=197, routed)         0.527  2983.868    i_dm_top/i_dm_csrs/rst_r1_alias_1
    SLICE_X30Y164        FDCE                                         f  i_dm_top/i_dm_csrs/sbdata_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                   2980.000  2980.000 r  
    BUFGCE_X0Y95         BUFGCE                       0.000  2980.000 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
                         net (fo=1, routed)           1.381  2981.381    i_xlnx_clk_gen/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  2982.011 r  i_xlnx_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216  2982.227    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  2982.251 r  i_xlnx_clk_gen/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=36506, routed)       1.765  2984.016    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X30Y164        FDCE                                         r  i_dm_top/i_dm_csrs/sbdata_q_reg[13]/C
                         clock pessimism              0.000  2984.016    
                         clock uncertainty           -0.215  2983.802    
    SLICE_X30Y164        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066  2983.736    i_dm_top/i_dm_csrs/sbdata_q_reg[13]
  -------------------------------------------------------------------
                         required time                       2983.736    
                         arrival time                       -2983.868    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_ddr/inst/u_ddr_axi/axi_ar_channel_0/r_rlast_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (mmcm_clkout0 rise@3.001ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.978ns (34.671%)  route 1.843ns (65.329%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.952ns = ( 6.953 - 3.001 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.833ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.756ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888     1.871    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.744 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.989    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.017 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.699     3.716    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X18Y207        FDRE                                         r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y207        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.795 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[33]/Q
                         net (fo=41, routed)          0.190     3.986    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/sr_arsize[0]
    SLICE_X17Y207        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     4.134 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arburst[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.009     4.143    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arburst[1]_INST_0_i_8_n_0
    SLICE_X17Y207        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     4.323 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arburst[1]_INST_0_i_1/CO[3]
                         net (fo=14, routed)          0.211     4.534    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_READ.read_addr_inst/cmd_packed_wrap_i1
    SLICE_X16Y205        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.625 f  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[4]_INST_0_i_3/O
                         net (fo=5, routed)           0.263     4.888    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_READ.read_addr_inst/p_6_in
    SLICE_X15Y205        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.013 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][36]_srl32_i_1__0/O
                         net (fo=2, routed)           0.201     5.214    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[37]_0[33]
    SLICE_X17Y204        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     5.249 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[2]_INST_0_i_3/O
                         net (fo=6, routed)           0.157     5.406    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_READ.read_addr_inst/access_need_extra_word
    SLICE_X18Y204        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     5.456 r  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.200     5.656    i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[4]_INST_0_i_1_n_0
    SLICE_X19Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.707 f  i_axi_dwidth_converter_256_64/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[4]_INST_0/O
                         net (fo=3, routed)           0.157     5.864    i_ddr/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/c0_ddr4_s_axi_arlen[4]
    SLICE_X19Y205        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     5.899 f  i_ddr/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[6]_i_3/O
                         net (fo=2, routed)           0.064     5.963    i_ddr/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[6]_i_3_n_0
    SLICE_X19Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     6.111 r  i_ddr/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt[6]_i_2/O
                         net (fo=3, routed)           0.088     6.199    i_ddr/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[4]_0
    SLICE_X19Y206        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     6.235 r  i_ddr/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2/O
                         net (fo=3, routed)           0.302     6.537    i_ddr/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0_n_33
    SLICE_X20Y206        FDRE                                         r  i_ddr/inst/u_ddr_axi/axi_ar_channel_0/r_rlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.001     3.001 r  
    K22                                               0.000     3.001 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.080    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.453 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.493    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.493 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     3.790    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.814 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.782     4.596    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.226 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.441    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.465 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.488     6.953    i_ddr/inst/u_ddr_axi/axi_ar_channel_0/axlen_cnt_reg[3]_0
    SLICE_X20Y206        FDRE                                         r  i_ddr/inst/u_ddr_axi/axi_ar_channel_0/r_rlast_reg/C
                         clock pessimism             -0.331     6.622    
                         clock uncertainty           -0.062     6.560    
    SLICE_X20Y206        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.585    i_ddr/inst/u_ddr_axi/axi_ar_channel_0/r_rlast_reg
  -------------------------------------------------------------------
                         required time                          6.585    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.500ns period=3.001ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (pll_clk[0]_DIV rise@3.001ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.076ns (6.882%)  route 1.028ns (93.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 6.514 - 3.001 ) 
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      1.718ns (routing 0.833ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.756ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888     1.871    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.744 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.989    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.017 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.718     3.735    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y154         FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.811 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=5, routed)           1.028     4.840    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.001     3.001 f  
    K22                                               0.000     3.001 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.080    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.453 f  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.493    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.493 f  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     3.790    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.814 f  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.782     4.596    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.226 f  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.441    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.465 f  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.389     6.854    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.630     6.224 f  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=5, routed)           0.098     6.322    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.439 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.514 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.340     6.174    
                         clock uncertainty           -0.170     6.004    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.889    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.889    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.500ns period=3.001ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (pll_clk[1]_DIV rise@3.001ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.079ns (6.172%)  route 1.201ns (93.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 6.675 - 3.001 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      1.729ns (routing 0.833ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888     1.871    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.744 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.989    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.017 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.729     3.746    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X3Y214         FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.825 r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.201     5.026    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq10[2]
    BITSLICE_RX_TX_X0Y179
                         RXTX_BITSLICE                                r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.001     3.001 f  
    K22                                               0.000     3.001 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.080    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.453 f  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.493    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.493 f  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     3.790    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.814 f  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.782     4.596    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.226 f  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.441    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.465 f  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=14078, routed)       1.430     6.895    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.630     6.265 f  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.091     6.356    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.462 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.537 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.662 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.013     6.675    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y179
                         RXTX_BITSLICE                                r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.336     6.339    
                         clock uncertainty           -0.170     6.169    
    BITSLICE_RX_TX_X0Y179
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.013     6.156    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.001ns period=6.001ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (mmcm_clkout6 rise@6.001ns - mmcm_clkout0 rise@3.001ns)
  Data Path Delay:        0.996ns  (logic 0.078ns (7.831%)  route 0.918ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 9.949 - 6.001 ) 
    Source Clock Delay      (SCD):    3.725ns = ( 6.726 - 3.001 ) 
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.708ns (routing 0.833ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.756ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.001     3.001 r  
    K22                                               0.000     3.001 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     3.101    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     3.570 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.620    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.620 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     3.956    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.984 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888     4.872    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.745 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     4.990    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.018 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=14078, routed)       1.708     6.726    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[13]
    SLICE_X15Y199        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.804 r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.918     7.722    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X14Y172        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.001     6.001 r  
    K22                                               0.000     6.001 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     6.080    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     6.454 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     6.791    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.815 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.782     7.597    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.227 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.453    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.477 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y2 (CLOCK_ROOT)    net (fo=1632, routed)        1.473     9.949    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X14Y172        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.481     9.468    
                         clock uncertainty           -0.188     9.280    
    SLICE_X14Y172        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     9.305    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@1.667ns period=3.334ns})
  Destination:            i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@1.667ns period=3.334ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (c0_sys_clk_p rise@3.334ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.346ns (30.047%)  route 0.806ns (69.953%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 5.155 - 3.334 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.160ns (routing 0.171ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.155ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.160     2.144    i_ddr/inst/u_ddr4_infrastructure/lopt
    SLICE_X25Y181        FDRE                                         r  i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y181        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.222 f  i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=3, routed)           0.247     2.469    i_ddr/inst/u_ddr4_infrastructure/counter_input_rst[3]
    SLICE_X25Y181        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.614 f  i_ddr/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.099     2.713    i_ddr/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X25Y182        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.836 r  i_ddr/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.459     3.295    i_ddr/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X25Y181        FDRE                                         r  i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      3.334     3.334 r  
    K22                                               0.000     3.334 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079     3.413    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.787 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.124    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.148 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=18, routed)          1.008     5.155    i_ddr/inst/u_ddr4_infrastructure/lopt
    SLICE_X25Y181        FDRE                                         r  i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.313     5.469    
                         clock uncertainty           -0.035     5.433    
    SLICE_X25Y181        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074     5.359    i_ddr/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.500ns period=3.001ns})
  Destination:            i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.001ns  (MaxDelay Path 3.001ns)
  Data Path Delay:        0.621ns  (logic 0.077ns (12.399%)  route 0.544ns (87.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.001ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y199                                     0.000     0.000 r  i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X21Y199        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.544     0.621    i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X21Y199        FDRE                                         r  i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.001     3.001    
    SLICE_X21Y199        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.026    i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.026    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.001ns period=12.002ns})
  Destination:            i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.001ns period=12.002ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.002ns  (mmcm_clkout5 rise@12.002ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.374ns (15.828%)  route 1.989ns (84.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 16.154 - 12.002 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 1.042ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.945ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.955    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.983 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.888     1.871    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     1.744 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.236     1.980    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.008 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=568, routed)         2.057     4.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X43Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=44, routed)          1.730     5.875    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[5]
    SLICE_X26Y138        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     6.021 r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[11]_i_2/O
                         net (fo=1, routed)           0.200     6.221    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[11]_i_2_n_0
    SLICE_X28Y138        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.370 r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[11]_i_1/O
                         net (fo=1, routed)           0.059     6.429    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[11]
    SLICE_X28Y138        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     12.002    12.002 r  
    K22                                               0.000    12.002 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.079    12.081    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    12.455 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.495    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.495 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    12.792    i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X0Y54         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.816 r  i_ddr/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.782    13.598    i_ddr/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.228 r  i_ddr/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.207    14.435    i_ddr/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.459 r  i_ddr/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=568, routed)         1.695    16.154    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X28Y138        FDRE                                         r  i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism             -0.309    15.844    
                         clock uncertainty           -0.076    15.769    
    SLICE_X28Y138        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    15.794    i_ddr/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  9.365    

Slack (MET) :             11.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.001ns period=12.002ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.002ns  (MaxDelay Path 12.002ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.002ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X48Y112        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.336     0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.002    12.002    
    SLICE_X48Y112        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.027    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                 11.612    

Slack (MET) :             18.989ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.036ns  (logic 0.079ns (7.626%)  route 0.957ns (92.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y172                                     0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
    SLICE_X29Y172        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=11, routed)          0.957     1.036    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg_0
    SLICE_X37Y184        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X37Y184        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025    20.025    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 18.989    




