info x 59 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 tictactoe
term mark 279 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 8 0 516 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 98 8 0 516 100 50 50 10 10 0 0 0 0 LOADInstd_logicRISING_EDGECLK
var add 3 0 0 98 8 0 516 100 50 50 10 10 0 0 0 0 STOPInstd_logicRISING_EDGECLK
var add 4 0 0 98 8 0 516 100 50 50 10 10 0 0 0 0 DATAINInstd_logicRISING_EDGECLK
var add 5 3 0 100 9 0 516 100 50 50 10 10 0 0 0 0 tris_0Outstd_logic_vectorRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 94 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 124 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 164 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 192 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 196 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 3337081384 30409573 0 0 0 0 0 0 0 0 0 0 0 0 0 TicTacToe.vhd
utd true 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.37500000000000
