Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/35-openroad-cts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.010803    0.041626    0.180207    0.299657 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041626    0.000054    0.299711 v _129_/A (sg13g2_inv_2)
     2    0.013877    0.038098    0.043392    0.343103 ^ _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.038098    0.000024    0.343126 ^ _159_/A (sg13g2_xnor2_1)
     1    0.001554    0.026247    0.058026    0.401153 v _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026247    0.000000    0.401153 v _291_/D (sg13g2_dfrbpq_1)
                                              0.401153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269450   clock uncertainty
                                  0.000000    0.269450   clock reconvergence pessimism
                                 -0.035809    0.233640   library hold time
                                              0.233640   data required time
---------------------------------------------------------------------------------------------
                                              0.233640   data required time
                                             -0.401153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.167513   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000074    0.119455 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.025994    0.064104    0.208543    0.327998 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.064104    0.000060    0.328058 ^ fanout67/A (sg13g2_buf_8)
     8    0.038753    0.033388    0.092784    0.420842 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033388    0.000138    0.420980 ^ _133_/A (sg13g2_inv_2)
     4    0.012463    0.026643    0.035460    0.456440 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.026643    0.000007    0.456446 v _284_/D (sg13g2_dfrbpq_2)
                                              0.456446   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000074    0.119455 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269455   clock uncertainty
                                  0.000000    0.269455   clock reconvergence pessimism
                                 -0.035975    0.233481   library hold time
                                              0.233481   data required time
---------------------------------------------------------------------------------------------
                                              0.233481   data required time
                                             -0.456446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222966   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000074    0.119455 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.024805    0.050403    0.201114    0.320569 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.050403    0.000057    0.320626 v fanout67/A (sg13g2_buf_8)
     8    0.037756    0.029626    0.091178    0.411804 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029626    0.000102    0.411906 v _272_/A (sg13g2_xnor2_1)
     1    0.001880    0.028168    0.056289    0.468195 v _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028168    0.000003    0.468198 v _285_/D (sg13g2_dfrbpq_1)
                                              0.468198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000055    0.119436 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269436   clock uncertainty
                                  0.000000    0.269436   clock reconvergence pessimism
                                 -0.036418    0.233018   library hold time
                                              0.233018   data required time
---------------------------------------------------------------------------------------------
                                              0.233018   data required time
                                             -0.468198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235179   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000035    0.302519 v fanout47/A (sg13g2_buf_8)
     8    0.036754    0.029129    0.088229    0.390748 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.029129    0.000129    0.390877 v _167_/B1 (sg13g2_a21oi_1)
     1    0.005870    0.050098    0.053680    0.444556 ^ _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.050098    0.000045    0.444601 ^ _168_/B (sg13g2_nor2_1)
     1    0.002213    0.020724    0.033870    0.478471 v _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.020724    0.000005    0.478476 v _292_/D (sg13g2_dfrbpq_1)
                                              0.478476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269433   clock uncertainty
                                  0.000000    0.269433   clock reconvergence pessimism
                                 -0.034059    0.235374   library hold time
                                              0.235374   data required time
---------------------------------------------------------------------------------------------
                                              0.235374   data required time
                                             -0.478476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243102   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.019913    0.160852    0.280282 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019913    0.000003    0.280285 v fanout63/A (sg13g2_buf_2)
     4    0.024921    0.049776    0.093672    0.373957 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.049776    0.000194    0.374151 v _143_/B (sg13g2_xor2_1)
     2    0.009474    0.044816    0.088668    0.462818 v _143_/X (sg13g2_xor2_1)
                                                         _095_ (net)
                      0.044816    0.000021    0.462839 v _273_/B (sg13g2_xor2_1)
     1    0.001538    0.024030    0.051302    0.514141 v _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024030    0.000000    0.514142 v _286_/D (sg13g2_dfrbpq_1)
                                              0.514142   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269430   clock uncertainty
                                  0.000000    0.269430   clock reconvergence pessimism
                                 -0.035107    0.234324   library hold time
                                              0.234324   data required time
---------------------------------------------------------------------------------------------
                                              0.234324   data required time
                                             -0.514142   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279818   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000035    0.302519 v fanout47/A (sg13g2_buf_8)
     8    0.036754    0.029129    0.088229    0.390748 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.029129    0.000098    0.390846 v _147_/A (sg13g2_xor2_1)
     2    0.009314    0.044352    0.083740    0.474587 v _147_/X (sg13g2_xor2_1)
                                                         _099_ (net)
                      0.044352    0.000019    0.474606 v _275_/B (sg13g2_xor2_1)
     1    0.002377    0.026188    0.054843    0.529449 v _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026188    0.000006    0.529455 v _288_/D (sg13g2_dfrbpq_2)
                                              0.529455   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.268847   clock uncertainty
                                  0.000000    0.268847   clock reconvergence pessimism
                                 -0.035971    0.232875   library hold time
                                              0.232875   data required time
---------------------------------------------------------------------------------------------
                                              0.232875   data required time
                                             -0.529455   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296580   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.016868    0.038632    0.189966    0.308817 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038632    0.000102    0.308919 v fanout59/A (sg13g2_buf_8)
     8    0.035550    0.028534    0.084753    0.393671 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028534    0.000055    0.393726 v _145_/B (sg13g2_xnor2_1)
     2    0.009652    0.069186    0.082352    0.476079 v _145_/Y (sg13g2_xnor2_1)
                                                         _097_ (net)
                      0.069186    0.000017    0.476096 v _274_/B (sg13g2_xor2_1)
     1    0.002411    0.025947    0.064595    0.540690 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025947    0.000007    0.540697 v _287_/D (sg13g2_dfrbpq_2)
                                              0.540697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.268851   clock uncertainty
                                  0.000000    0.268851   clock reconvergence pessimism
                                 -0.035894    0.232958   library hold time
                                              0.232958   data required time
---------------------------------------------------------------------------------------------
                                              0.232958   data required time
                                             -0.540697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307740   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000022    0.302505 v fanout48/A (sg13g2_buf_2)
     5    0.027410    0.054068    0.108931    0.411436 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.054068    0.000248    0.411684 v _151_/A (sg13g2_xnor2_1)
     1    0.005785    0.047921    0.082636    0.494320 v _151_/Y (sg13g2_xnor2_1)
                                                         _102_ (net)
                      0.047921    0.000014    0.494334 v _152_/B (sg13g2_xnor2_1)
     1    0.002338    0.029512    0.057356    0.551690 v _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029512    0.000006    0.551696 v _290_/D (sg13g2_dfrbpq_1)
                                              0.551696   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268836   clock uncertainty
                                  0.000000    0.268836   clock reconvergence pessimism
                                 -0.036987    0.231849   library hold time
                                              0.231849   data required time
---------------------------------------------------------------------------------------------
                                              0.231849   data required time
                                             -0.551696   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319848   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.010803    0.041626    0.180207    0.299657 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041626    0.000058    0.299715 v output2/A (sg13g2_buf_2)
     1    0.080875    0.131266    0.171830    0.471546 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.131266    0.000263    0.471808 v sign (out)
                                              0.471808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321808   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000022    0.302505 v fanout48/A (sg13g2_buf_2)
     5    0.027410    0.054068    0.108931    0.411436 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.054068    0.000233    0.411669 v _136_/A (sg13g2_xnor2_1)
     2    0.009740    0.069569    0.100110    0.511779 v _136_/Y (sg13g2_xnor2_1)
                                                         _088_ (net)
                      0.069569    0.000010    0.511789 v _149_/A (sg13g2_xor2_1)
     1    0.001938    0.025055    0.067432    0.579221 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025055    0.000003    0.579224 v _289_/D (sg13g2_dfrbpq_1)
                                              0.579224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000017    0.118840 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.268840   clock uncertainty
                                  0.000000    0.268840   clock reconvergence pessimism
                                 -0.035574    0.233266   library hold time
                                              0.233266   data required time
---------------------------------------------------------------------------------------------
                                              0.233266   data required time
                                             -0.579224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345958   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.011093    0.054202    0.187648    0.307097 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.054202    0.000056    0.307153 ^ _129_/A (sg13g2_inv_2)
     2    0.013723    0.032042    0.043724    0.350876 v _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.032042    0.000116    0.350992 v output3/A (sg13g2_buf_2)
     1    0.080729    0.130998    0.167071    0.518063 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.130998    0.000221    0.518284 v signB (out)
                                              0.518284   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368284   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000311    0.409272 ^ _257_/A1 (sg13g2_a21oi_1)
     1    0.006913    0.030313    0.069439    0.478711 v _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.030313    0.000075    0.478786 v output19/A (sg13g2_buf_2)
     1    0.081920    0.132879    0.167318    0.646104 v output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.132880    0.000552    0.646656 v sine_out[7] (out)
                                              0.646656   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.646656   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496656   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000030    0.321698 ^ fanout55/A (sg13g2_buf_8)
     8    0.032622    0.030409    0.087105    0.408803 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030411    0.000419    0.409221 ^ _271_/A1 (sg13g2_o21ai_1)
     1    0.004918    0.045251    0.067245    0.476466 v _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.045251    0.000033    0.476499 v output12/A (sg13g2_buf_2)
     1    0.084246    0.136610    0.176615    0.653114 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.136620    0.001254    0.654368 v sine_out[17] (out)
                                              0.654368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.654368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504368   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000040    0.462567 ^ _266_/B1 (sg13g2_a21oi_1)
     1    0.003002    0.019212    0.029313    0.491880 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.019212    0.000004    0.491885 v output8/A (sg13g2_buf_2)
     1    0.082504    0.133763    0.162487    0.654372 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.133765    0.000718    0.655089 v sine_out[13] (out)
                                              0.655089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505089   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000038    0.462565 ^ _265_/B1 (sg13g2_a21oi_1)
     1    0.003291    0.019511    0.030023    0.492588 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.019511    0.000008    0.492595 v output7/A (sg13g2_buf_2)
     1    0.081846    0.132721    0.162036    0.654631 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.132722    0.000529    0.655160 v sine_out[12] (out)
                                              0.655160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505160   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000082    0.462609 ^ _259_/B1 (sg13g2_a21oi_1)
     1    0.005157    0.024579    0.034605    0.497213 v _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.024579    0.000037    0.497250 v output21/A (sg13g2_buf_2)
     1    0.081846    0.132740    0.164483    0.661733 v output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.132741    0.000529    0.662262 v sine_out[9] (out)
                                              0.662262   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662262   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512262   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000017    0.118840 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.008821    0.036927    0.175058    0.293898 v _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036927    0.000012    0.293910 v fanout52/A (sg13g2_buf_8)
     8    0.034876    0.028256    0.083654    0.377565 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.028258    0.000398    0.377962 v _213_/A1 (sg13g2_o21ai_1)
     1    0.003415    0.038402    0.087326    0.465288 ^ _213_/Y (sg13g2_o21ai_1)
                                                         _042_ (net)
                      0.038402    0.000005    0.465294 ^ _214_/B1 (sg13g2_a21oi_1)
     1    0.002949    0.021010    0.032257    0.497551 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.021010    0.000004    0.497554 v output4/A (sg13g2_buf_2)
     1    0.083228    0.134918    0.163996    0.661550 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.134923    0.000947    0.662497 v sine_out[0] (out)
                                              0.662497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512497   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000133    0.462660 ^ _263_/A (sg13g2_nor2_1)
     1    0.004807    0.026772    0.037548    0.500208 v _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.026772    0.000029    0.500237 v output6/A (sg13g2_buf_2)
     1    0.081877    0.132797    0.165570    0.665807 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.132798    0.000539    0.666346 v sine_out[11] (out)
                                              0.666346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516346   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009520    0.048218    0.182749    0.301585 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048218    0.000026    0.301611 ^ fanout50/A (sg13g2_buf_8)
     8    0.041584    0.033956    0.086073    0.387684 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033957    0.000223    0.387907 ^ fanout49/A (sg13g2_buf_8)
     8    0.029883    0.028182    0.074620    0.462527 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.028182    0.000104    0.462631 ^ _267_/B1 (sg13g2_o21ai_1)
     1    0.003375    0.034234    0.043391    0.506022 v _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.034234    0.000009    0.506031 v output9/A (sg13g2_buf_2)
     1    0.083150    0.134839    0.170318    0.676349 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.134844    0.000914    0.677263 v sine_out[14] (out)
                                              0.677263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527263   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000013    0.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009234    0.037039    0.176055    0.294891 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037039    0.000025    0.294916 v fanout50/A (sg13g2_buf_8)
     8    0.040785    0.030193    0.085767    0.380683 v fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.030210    0.000405    0.381088 v _249_/S (sg13g2_mux2_1)
     1    0.003464    0.030021    0.093348    0.474436 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.030021    0.000002    0.474438 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.004183    0.036529    0.047442    0.521880 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.036529    0.000020    0.521900 v output14/A (sg13g2_buf_2)
     1    0.081790    0.132695    0.170205    0.692105 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132695    0.000512    0.692617 v sine_out[2] (out)
                                              0.692617   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542617   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000017    0.118840 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009107    0.048273    0.181559    0.300399 ^ _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048273    0.000013    0.300412 ^ fanout52/A (sg13g2_buf_8)
     8    0.035932    0.031462    0.083902    0.384313 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031463    0.000398    0.384712 ^ _218_/A (sg13g2_nor2b_1)
     3    0.010600    0.040818    0.049325    0.434037 v _218_/Y (sg13g2_nor2b_1)
                                                         _046_ (net)
                      0.040818    0.000017    0.434054 v _228_/B (sg13g2_nand2b_1)
     1    0.003508    0.028261    0.041363    0.475417 ^ _228_/Y (sg13g2_nand2b_1)
                                                         _056_ (net)
                      0.028261    0.000006    0.475423 ^ _233_/A1 (sg13g2_a21oi_1)
     1    0.003436    0.022028    0.053577    0.529000 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022028    0.000010    0.529010 v output13/A (sg13g2_buf_2)
     1    0.082634    0.133979    0.163962    0.692972 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.133982    0.000759    0.693731 v sine_out[1] (out)
                                              0.693731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.693731   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543731   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000030    0.321698 ^ fanout55/A (sg13g2_buf_8)
     8    0.032622    0.030409    0.087105    0.408803 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030411    0.000413    0.409215 ^ _260_/A_N (sg13g2_nand3b_1)
     1    0.003863    0.031107    0.068236    0.477452 ^ _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.031107    0.000009    0.477461 ^ _261_/B (sg13g2_nand2_1)
     1    0.004078    0.035202    0.052069    0.529530 v _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.035202    0.000018    0.529548 v output5/A (sg13g2_buf_2)
     1    0.081846    0.132779    0.169613    0.699161 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.132779    0.000529    0.699690 v sine_out[10] (out)
                                              0.699690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.699690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.549690   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.017300    0.047786    0.194583    0.313434 ^ _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.047786    0.000104    0.313539 ^ fanout59/A (sg13g2_buf_8)
     8    0.036006    0.031487    0.083742    0.397281 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031488    0.000205    0.397486 ^ _264_/A_N (sg13g2_nand2b_1)
     2    0.006896    0.039337    0.074853    0.472339 ^ _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.039337    0.000016    0.472355 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003705    0.026807    0.059090    0.531445 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.026807    0.000013    0.531458 v output11/A (sg13g2_buf_2)
     1    0.083749    0.135762    0.167255    0.698713 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.135770    0.001113    0.699826 v sine_out[16] (out)
                                              0.699826   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.699826   data arrival time
---------------------------------------------------------------------------------------------
                                              0.549826   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000319    0.409280 ^ fanout53/A (sg13g2_buf_2)
     8    0.026716    0.063858    0.101203    0.510483 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.063858    0.000034    0.510517 ^ _255_/A (sg13g2_nor3_1)
     1    0.003668    0.025790    0.053057    0.563574 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.025790    0.000013    0.563587 v output17/A (sg13g2_buf_2)
     1    0.081846    0.132745    0.165068    0.728655 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.132745    0.000529    0.729184 v sine_out[5] (out)
                                              0.729184   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.729184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579184   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000319    0.409280 ^ fanout53/A (sg13g2_buf_2)
     8    0.026716    0.063858    0.101203    0.510483 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.063858    0.000098    0.510581 ^ _253_/A (sg13g2_nor3_1)
     1    0.006022    0.032188    0.059357    0.569938 v _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.032188    0.000053    0.569991 v output16/A (sg13g2_buf_2)
     1    0.081790    0.132679    0.168108    0.738099 v output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.132680    0.000512    0.738611 v sine_out[4] (out)
                                              0.738611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588611   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000319    0.409280 ^ fanout53/A (sg13g2_buf_2)
     8    0.026716    0.063858    0.101203    0.510483 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.063858    0.000040    0.510523 ^ _256_/A1 (sg13g2_a21oi_1)
     1    0.003501    0.020833    0.067814    0.578337 v _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.020833    0.000010    0.578347 v output18/A (sg13g2_buf_2)
     1    0.081976    0.132933    0.162789    0.741136 v output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.132934    0.000570    0.741706 v sine_out[6] (out)
                                              0.741706   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.741706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591706   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    0.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.022544    0.057566    0.202822    0.321668 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.057566    0.000094    0.321763 ^ fanout54/A (sg13g2_buf_8)
     8    0.032747    0.030474    0.087199    0.408961 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030475    0.000319    0.409280 ^ fanout53/A (sg13g2_buf_2)
     8    0.026716    0.063858    0.101203    0.510483 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.063858    0.000032    0.510515 ^ _258_/A1 (sg13g2_a21oi_1)
     1    0.004851    0.024461    0.073969    0.584484 v _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.024461    0.000032    0.584516 v output20/A (sg13g2_buf_2)
     1    0.082007    0.132995    0.164569    0.749085 v output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.132996    0.000579    0.749664 v sine_out[8] (out)
                                              0.749664   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.749664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.599664   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.016868    0.038632    0.189966    0.308817 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038632    0.000102    0.308919 v fanout59/A (sg13g2_buf_8)
     8    0.035550    0.028534    0.084753    0.393671 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028534    0.000198    0.393869 v _164_/A (sg13g2_nand2_1)
     4    0.012778    0.062580    0.060567    0.454436 ^ _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062580    0.000004    0.454440 ^ _268_/A2 (sg13g2_a21o_1)
     1    0.004858    0.029708    0.115612    0.570052 ^ _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.029708    0.000031    0.570083 ^ output10/A (sg13g2_buf_2)
     1    0.083020    0.174610    0.181840    0.751923 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.174616    0.000873    0.752796 ^ sine_out[15] (out)
                                              0.752796   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752796   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602796   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    0.054784 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    0.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    0.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.017300    0.047786    0.194583    0.313434 ^ _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.047786    0.000138    0.313572 ^ fanout60/A (sg13g2_buf_1)
     4    0.013789    0.064512    0.099730    0.413302 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.064512    0.000018    0.413320 ^ _210_/B (sg13g2_nor2_1)
     2    0.007200    0.036799    0.052820    0.466140 v _210_/Y (sg13g2_nor2_1)
                                                         _039_ (net)
                      0.036799    0.000009    0.466149 v _251_/B (sg13g2_nand2_1)
     3    0.012509    0.064325    0.067289    0.533439 ^ _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.064325    0.000109    0.533547 ^ _252_/B (sg13g2_nor2_1)
     1    0.006987    0.033467    0.052100    0.585647 v _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.033467    0.000079    0.585727 v output15/A (sg13g2_buf_2)
     1    0.081846    0.132773    0.168775    0.754502 v output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.132773    0.000529    0.755031 v sine_out[3] (out)
                                              0.755031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.755031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605031   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000055    0.119436 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008850    0.037011    0.175459    0.294896 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037011    0.000013    0.294909 v fanout65/A (sg13g2_buf_8)
     7    0.043847    0.031243    0.086872    0.381781 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031246    0.000291    0.382072 v fanout64/A (sg13g2_buf_8)
     8    0.034126    0.027831    0.080707    0.462779 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027831    0.000108    0.462887 v _193_/A1 (sg13g2_o21ai_1)
     5    0.017830    0.209801    0.188362    0.651249 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.209801    0.000023    0.651272 ^ _203_/B (sg13g2_nand2b_1)
     3    0.009594    0.089517    0.129914    0.781186 v _203_/Y (sg13g2_nand2b_1)
                                                         _032_ (net)
                      0.089517    0.000005    0.781191 v _237_/B (sg13g2_nand2b_1)
     2    0.007180    0.056457    0.072015    0.853206 ^ _237_/Y (sg13g2_nand2b_1)
                                                         _064_ (net)
                      0.056457    0.000018    0.853224 ^ _244_/C (sg13g2_nand3_1)
     1    0.003634    0.059055    0.085876    0.939100 v _244_/Y (sg13g2_nand3_1)
                                                         _071_ (net)
                      0.059055    0.000008    0.939108 v _248_/A2 (sg13g2_a221oi_1)
     1    0.003453    0.113840    0.156254    1.095362 ^ _248_/Y (sg13g2_a221oi_1)
                                                         _075_ (net)
                      0.113840    0.000006    1.095369 ^ _249_/A1 (sg13g2_mux2_1)
     1    0.003464    0.037476    0.120089    1.215458 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.037476    0.000002    1.215460 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.004183    0.044774    0.049683    1.265142 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.044774    0.000020    1.265163 v output14/A (sg13g2_buf_2)
     1    0.081790    0.132725    0.174186    1.439349 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132726    0.000512    1.439860 v sine_out[2] (out)
                                              1.439860   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.439860   data arrival time
---------------------------------------------------------------------------------------------
                                              2.410140   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.019913    0.160852    0.280282 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019913    0.000003    0.280285 v fanout63/A (sg13g2_buf_2)
     4    0.024921    0.049776    0.093672    0.373957 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.049776    0.000160    0.374117 v fanout62/A (sg13g2_buf_8)
     6    0.027509    0.026265    0.087250    0.461367 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026265    0.000162    0.461529 v fanout61/A (sg13g2_buf_8)
     8    0.040722    0.029857    0.080646    0.542175 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029857    0.000059    0.542234 v _170_/A (sg13g2_nor2_2)
     7    0.024725    0.119295    0.114494    0.656728 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.119295    0.000031    0.656759 ^ _181_/A2 (sg13g2_a22oi_1)
     2    0.010136    0.089170    0.127673    0.784432 v _181_/Y (sg13g2_a22oi_1)
                                                         _010_ (net)
                      0.089170    0.000031    0.784463 v _182_/B (sg13g2_and2_1)
     2    0.007968    0.035843    0.111834    0.896297 v _182_/X (sg13g2_and2_1)
                                                         _011_ (net)
                      0.035843    0.000011    0.896308 v _199_/A1 (sg13g2_o21ai_1)
     1    0.003778    0.078292    0.092693    0.989001 ^ _199_/Y (sg13g2_o21ai_1)
                                                         _028_ (net)
                      0.078292    0.000008    0.989009 ^ _202_/B (sg13g2_nand2b_1)
     1    0.003553    0.041453    0.067546    1.056555 v _202_/Y (sg13g2_nand2b_1)
                                                         _031_ (net)
                      0.041453    0.000005    1.056560 v _213_/A2 (sg13g2_o21ai_1)
     1    0.003415    0.073616    0.084319    1.140879 ^ _213_/Y (sg13g2_o21ai_1)
                                                         _042_ (net)
                      0.073616    0.000005    1.140884 ^ _214_/B1 (sg13g2_a21oi_1)
     1    0.002949    0.053341    0.043657    1.184541 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.053341    0.000004    1.184545 v output4/A (sg13g2_buf_2)
     1    0.083228    0.135034    0.179608    1.364153 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.135039    0.000947    1.365100 v sine_out[0] (out)
                                              1.365100   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.365100   data arrival time
---------------------------------------------------------------------------------------------
                                              2.484900   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002970    0.024722    0.164009    0.283439 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.024722    0.000003    0.283442 ^ fanout63/A (sg13g2_buf_2)
     4    0.025542    0.061454    0.096513    0.379956 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.061454    0.000164    0.380119 ^ fanout62/A (sg13g2_buf_8)
     6    0.028504    0.028796    0.087451    0.467570 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028796    0.000168    0.467738 ^ fanout61/A (sg13g2_buf_8)
     8    0.041495    0.033144    0.076630    0.544369 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.033144    0.000139    0.544507 ^ _197_/A (sg13g2_xor2_1)
     3    0.012733    0.132748    0.148729    0.693237 ^ _197_/X (sg13g2_xor2_1)
                                                         _026_ (net)
                      0.132748    0.000020    0.693256 ^ _220_/A (sg13g2_nand2_1)
     1    0.004699    0.057122    0.079279    0.772535 v _220_/Y (sg13g2_nand2_1)
                                                         _048_ (net)
                      0.057122    0.000025    0.772560 v _221_/B1 (sg13g2_a221oi_1)
     1    0.003709    0.116840    0.133074    0.905634 ^ _221_/Y (sg13g2_a221oi_1)
                                                         _049_ (net)
                      0.116840    0.000005    0.905639 ^ _222_/B1 (sg13g2_o21ai_1)
     1    0.003820    0.051982    0.069251    0.974891 v _222_/Y (sg13g2_o21ai_1)
                                                         _050_ (net)
                      0.051982    0.000012    0.974903 v _223_/B1 (sg13g2_a21oi_1)
     1    0.003485    0.061233    0.071106    1.046009 ^ _223_/Y (sg13g2_a21oi_1)
                                                         _051_ (net)
                      0.061233    0.000006    1.046015 ^ _233_/B1 (sg13g2_a21oi_1)
     1    0.003436    0.048873    0.041282    1.087298 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.048873    0.000010    1.087307 v output13/A (sg13g2_buf_2)
     1    0.082634    0.134076    0.176925    1.264233 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.134078    0.000759    1.264991 v sine_out[1] (out)
                                              1.264991   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.264991   data arrival time
---------------------------------------------------------------------------------------------
                                              2.585009   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.019913    0.160852    0.280282 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019913    0.000003    0.280285 v fanout63/A (sg13g2_buf_2)
     4    0.024921    0.049776    0.093672    0.373957 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.049776    0.000160    0.374117 v fanout62/A (sg13g2_buf_8)
     6    0.027509    0.026265    0.087250    0.461367 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026265    0.000162    0.461529 v fanout61/A (sg13g2_buf_8)
     8    0.040722    0.029857    0.080646    0.542175 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029857    0.000059    0.542234 v _170_/A (sg13g2_nor2_2)
     7    0.024725    0.119295    0.114494    0.656728 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.119295    0.000028    0.656756 ^ _238_/A (sg13g2_nor2b_1)
     3    0.011524    0.060748    0.085579    0.742334 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.060748    0.000050    0.742384 v _239_/B1 (sg13g2_o21ai_1)
     2    0.011429    0.142977    0.080096    0.822481 ^ _239_/Y (sg13g2_o21ai_1)
                                                         _066_ (net)
                      0.142977    0.000119    0.822599 ^ _260_/C (sg13g2_nand3b_1)
     1    0.003627    0.066218    0.112513    0.935112 v _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.066218    0.000009    0.935121 v _261_/B (sg13g2_nand2_1)
     1    0.004166    0.038881    0.052717    0.987838 ^ _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.038881    0.000019    0.987857 ^ output5/A (sg13g2_buf_2)
     1    0.081846    0.172208    0.184963    1.172819 ^ output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.172210    0.000529    1.173348 ^ sine_out[10] (out)
                                              1.173348   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.173348   data arrival time
---------------------------------------------------------------------------------------------
                                              2.676651   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000055    0.119436 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008850    0.037011    0.175459    0.294896 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037011    0.000013    0.294909 v fanout65/A (sg13g2_buf_8)
     7    0.043847    0.031243    0.086872    0.381781 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031246    0.000291    0.382072 v fanout64/A (sg13g2_buf_8)
     8    0.034126    0.027831    0.080707    0.462779 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027831    0.000108    0.462887 v _193_/A1 (sg13g2_o21ai_1)
     5    0.017830    0.209801    0.188362    0.651249 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.209801    0.000002    0.651251 ^ _251_/A (sg13g2_nand2_1)
     3    0.011895    0.109358    0.139923    0.791174 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.109358    0.000093    0.791267 v _267_/A2 (sg13g2_o21ai_1)
     1    0.003463    0.083770    0.109597    0.900864 ^ _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.083770    0.000009    0.900873 ^ output9/A (sg13g2_buf_2)
     1    0.083150    0.174892    0.208657    1.109530 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.174949    0.000914    1.110444 ^ sine_out[14] (out)
                                              1.110444   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.110444   data arrival time
---------------------------------------------------------------------------------------------
                                              2.739556   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000055    0.119436 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008850    0.037011    0.175459    0.294896 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037011    0.000013    0.294909 v fanout65/A (sg13g2_buf_8)
     7    0.043847    0.031243    0.086872    0.381781 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031246    0.000291    0.382072 v fanout64/A (sg13g2_buf_8)
     8    0.034126    0.027831    0.080707    0.462779 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027831    0.000108    0.462887 v _193_/A1 (sg13g2_o21ai_1)
     5    0.017830    0.209801    0.188362    0.651249 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.209801    0.000002    0.651251 ^ _251_/A (sg13g2_nand2_1)
     3    0.011895    0.109358    0.139923    0.791174 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.109358    0.000102    0.791276 v _259_/A2 (sg13g2_a21oi_1)
     1    0.005244    0.075251    0.112121    0.903397 ^ _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.075251    0.000038    0.903435 ^ output21/A (sg13g2_buf_2)
     1    0.081846    0.172205    0.202901    1.106336 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.172205    0.000529    1.106865 ^ sine_out[9] (out)
                                              1.106865   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.106865   data arrival time
---------------------------------------------------------------------------------------------
                                              2.743136   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000055    0.119436 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008850    0.037011    0.175459    0.294896 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037011    0.000013    0.294909 v fanout65/A (sg13g2_buf_8)
     7    0.043847    0.031243    0.086872    0.381781 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031246    0.000291    0.382072 v fanout64/A (sg13g2_buf_8)
     8    0.034126    0.027831    0.080707    0.462779 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027831    0.000108    0.462887 v _193_/A1 (sg13g2_o21ai_1)
     5    0.017830    0.209801    0.188362    0.651249 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.209801    0.000002    0.651251 ^ _251_/A (sg13g2_nand2_1)
     3    0.011895    0.109358    0.139923    0.791174 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.109358    0.000103    0.791277 v _252_/B (sg13g2_nor2_1)
     1    0.007075    0.087714    0.100551    0.891828 ^ _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.087714    0.000081    0.891908 ^ output15/A (sg13g2_buf_2)
     1    0.081846    0.172221    0.209048    1.100956 ^ output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.172221    0.000529    1.101485 ^ sine_out[3] (out)
                                              1.101485   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.101485   data arrival time
---------------------------------------------------------------------------------------------
                                              2.748515   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002970    0.024722    0.164009    0.283439 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.024722    0.000003    0.283442 ^ fanout63/A (sg13g2_buf_2)
     4    0.025542    0.061454    0.096513    0.379956 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.061454    0.000164    0.380119 ^ fanout62/A (sg13g2_buf_8)
     6    0.028504    0.028796    0.087451    0.467570 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028796    0.000168    0.467738 ^ fanout61/A (sg13g2_buf_8)
     8    0.041495    0.033144    0.076630    0.544369 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.033145    0.000206    0.544575 ^ _131_/A (sg13g2_inv_2)
     3    0.015033    0.030448    0.038696    0.583271 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030448    0.000077    0.583348 v _162_/A (sg13g2_nor2_2)
     4    0.015528    0.080604    0.086975    0.670323 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.080604    0.000048    0.670371 ^ _164_/B (sg13g2_nand2_1)
     4    0.012325    0.085174    0.106641    0.777013 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.085174    0.000004    0.777017 v _268_/A2 (sg13g2_a21o_1)
     1    0.004771    0.032193    0.138166    0.915183 v _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.032193    0.000030    0.915213 v output10/A (sg13g2_buf_2)
     1    0.083020    0.134626    0.169217    1.084430 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.134630    0.000873    1.085303 v sine_out[15] (out)
                                              1.085303   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.085303   data arrival time
---------------------------------------------------------------------------------------------
                                              2.764697   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.019913    0.160852    0.280282 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019913    0.000003    0.280285 v fanout63/A (sg13g2_buf_2)
     4    0.024921    0.049776    0.093672    0.373957 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.049776    0.000160    0.374117 v fanout62/A (sg13g2_buf_8)
     6    0.027509    0.026265    0.087250    0.461367 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026265    0.000162    0.461529 v fanout61/A (sg13g2_buf_8)
     8    0.040722    0.029857    0.080646    0.542175 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029857    0.000059    0.542234 v _170_/A (sg13g2_nor2_2)
     7    0.024725    0.119295    0.114494    0.656728 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.119295    0.000028    0.656756 ^ _238_/A (sg13g2_nor2b_1)
     3    0.011524    0.060748    0.085579    0.742334 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.060748    0.000071    0.742405 v _253_/C (sg13g2_nor3_1)
     1    0.006109    0.116140    0.114822    0.857227 ^ _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.116140    0.000054    0.857281 ^ output16/A (sg13g2_buf_2)
     1    0.081790    0.172234    0.219873    1.077154 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.172234    0.000512    1.077666 ^ sine_out[4] (out)
                                              1.077666   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.077666   data arrival time
---------------------------------------------------------------------------------------------
                                              2.772334   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002970    0.024722    0.164009    0.283439 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.024722    0.000003    0.283442 ^ fanout63/A (sg13g2_buf_2)
     4    0.025542    0.061454    0.096513    0.379956 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.061454    0.000164    0.380119 ^ fanout62/A (sg13g2_buf_8)
     6    0.028504    0.028796    0.087451    0.467570 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028796    0.000168    0.467738 ^ fanout61/A (sg13g2_buf_8)
     8    0.041495    0.033144    0.076630    0.544369 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.033145    0.000206    0.544575 ^ _131_/A (sg13g2_inv_2)
     3    0.015033    0.030448    0.038696    0.583271 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030448    0.000077    0.583348 v _162_/A (sg13g2_nor2_2)
     4    0.015528    0.080604    0.086975    0.670323 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.080604    0.000038    0.670361 ^ _254_/C (sg13g2_and3_1)
     2    0.007592    0.048153    0.148360    0.818720 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.048153    0.000037    0.818758 ^ _258_/A2 (sg13g2_a21oi_1)
     1    0.004851    0.054383    0.071434    0.890192 v _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.054383    0.000032    0.890224 v output20/A (sg13g2_buf_2)
     1    0.082007    0.133105    0.179018    1.069241 v output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133106    0.000579    1.069821 v sine_out[8] (out)
                                              1.069821   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.069821   data arrival time
---------------------------------------------------------------------------------------------
                                              2.780179   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002970    0.024722    0.164009    0.283439 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.024722    0.000003    0.283442 ^ fanout63/A (sg13g2_buf_2)
     4    0.025542    0.061454    0.096513    0.379956 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.061454    0.000164    0.380119 ^ fanout62/A (sg13g2_buf_8)
     6    0.028504    0.028796    0.087451    0.467570 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028796    0.000168    0.467738 ^ fanout61/A (sg13g2_buf_8)
     8    0.041495    0.033144    0.076630    0.544369 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.033145    0.000206    0.544575 ^ _131_/A (sg13g2_inv_2)
     3    0.015033    0.030448    0.038696    0.583271 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030448    0.000077    0.583348 v _162_/A (sg13g2_nor2_2)
     4    0.015528    0.080604    0.086975    0.670323 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.080604    0.000048    0.670371 ^ _164_/B (sg13g2_nand2_1)
     4    0.012325    0.085174    0.106641    0.777013 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.085174    0.000007    0.777020 v _165_/A (sg13g2_inv_1)
     1    0.004139    0.037383    0.048799    0.825819 ^ _165_/Y (sg13g2_inv_1)
                                                         _114_ (net)
                      0.037383    0.000014    0.825833 ^ _266_/A2 (sg13g2_a21oi_1)
     1    0.003002    0.048509    0.059291    0.885124 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048509    0.000004    0.885128 v output8/A (sg13g2_buf_2)
     1    0.082504    0.133868    0.176635    1.061763 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.133870    0.000718    1.062480 v sine_out[13] (out)
                                              1.062480   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.062480   data arrival time
---------------------------------------------------------------------------------------------
                                              2.787520   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.019913    0.160852    0.280282 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019913    0.000003    0.280285 v fanout63/A (sg13g2_buf_2)
     4    0.024921    0.049776    0.093672    0.373957 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.049776    0.000160    0.374117 v fanout62/A (sg13g2_buf_8)
     6    0.027509    0.026265    0.087250    0.461367 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026265    0.000162    0.461529 v fanout61/A (sg13g2_buf_8)
     8    0.040722    0.029857    0.080646    0.542175 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.029857    0.000059    0.542234 v _170_/A (sg13g2_nor2_2)
     7    0.024725    0.119295    0.114494    0.656728 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.119295    0.000028    0.656756 ^ _238_/A (sg13g2_nor2b_1)
     3    0.011524    0.060748    0.085579    0.742334 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.060748    0.000070    0.742404 v _257_/A2 (sg13g2_a21oi_1)
     1    0.007000    0.084259    0.106099    0.848504 ^ _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.084259    0.000076    0.848580 ^ output19/A (sg13g2_buf_2)
     1    0.081920    0.172369    0.207431    1.056011 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.172369    0.000552    1.056563 ^ sine_out[7] (out)
                                              1.056563   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.056563   data arrival time
---------------------------------------------------------------------------------------------
                                              2.793437   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002970    0.024722    0.164009    0.283439 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.024722    0.000003    0.283442 ^ fanout63/A (sg13g2_buf_2)
     4    0.025542    0.061454    0.096513    0.379956 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.061454    0.000164    0.380119 ^ fanout62/A (sg13g2_buf_8)
     6    0.028504    0.028796    0.087451    0.467570 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028796    0.000168    0.467738 ^ fanout61/A (sg13g2_buf_8)
     8    0.041495    0.033144    0.076630    0.544369 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.033145    0.000206    0.544575 ^ _131_/A (sg13g2_inv_2)
     3    0.015033    0.030448    0.038696    0.583271 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030448    0.000077    0.583348 v _162_/A (sg13g2_nor2_2)
     4    0.015528    0.080604    0.086975    0.670323 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.080604    0.000046    0.670369 ^ _169_/B (sg13g2_nand2_1)
     1    0.003871    0.039773    0.067822    0.738191 v _169_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.039773    0.000012    0.738204 v _264_/B (sg13g2_nand2b_1)
     2    0.006896    0.044524    0.051418    0.789621 ^ _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.044524    0.000012    0.789634 ^ _265_/A2 (sg13g2_a21oi_1)
     1    0.003291    0.050005    0.063254    0.852888 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.050005    0.000008    0.852895 v output7/A (sg13g2_buf_2)
     1    0.081846    0.132833    0.176761    1.029657 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.132834    0.000529    1.030186 v sine_out[12] (out)
                                              1.030186   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.030186   data arrival time
---------------------------------------------------------------------------------------------
                                              2.819814   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002970    0.024722    0.164009    0.283439 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.024722    0.000003    0.283442 ^ fanout63/A (sg13g2_buf_2)
     4    0.025542    0.061454    0.096513    0.379956 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.061454    0.000164    0.380119 ^ fanout62/A (sg13g2_buf_8)
     6    0.028504    0.028796    0.087451    0.467570 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028796    0.000168    0.467738 ^ fanout61/A (sg13g2_buf_8)
     8    0.041495    0.033144    0.076630    0.544369 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.033145    0.000206    0.544575 ^ _131_/A (sg13g2_inv_2)
     3    0.015033    0.030448    0.038696    0.583271 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030448    0.000077    0.583348 v _162_/A (sg13g2_nor2_2)
     4    0.015528    0.080604    0.086975    0.670323 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.080604    0.000038    0.670361 ^ _254_/C (sg13g2_and3_1)
     2    0.007592    0.048153    0.148360    0.818720 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.048153    0.000038    0.818759 ^ _255_/C (sg13g2_nor3_1)
     1    0.003668    0.035224    0.039694    0.858452 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.035224    0.000013    0.858465 v output17/A (sg13g2_buf_2)
     1    0.081846    0.132779    0.169624    1.028089 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.132780    0.000529    1.028618 v sine_out[5] (out)
                                              1.028618   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.028618   data arrival time
---------------------------------------------------------------------------------------------
                                              2.821382   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002970    0.024722    0.164009    0.283439 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.024722    0.000003    0.283442 ^ fanout63/A (sg13g2_buf_2)
     4    0.025542    0.061454    0.096513    0.379956 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.061454    0.000164    0.380119 ^ fanout62/A (sg13g2_buf_8)
     6    0.028504    0.028796    0.087451    0.467570 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028796    0.000168    0.467738 ^ fanout61/A (sg13g2_buf_8)
     8    0.041495    0.033144    0.076630    0.544369 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.033145    0.000206    0.544575 ^ _131_/A (sg13g2_inv_2)
     3    0.015033    0.030448    0.038696    0.583271 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030448    0.000077    0.583348 v _162_/A (sg13g2_nor2_2)
     4    0.015528    0.080604    0.086975    0.670323 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.080604    0.000046    0.670369 ^ _169_/B (sg13g2_nand2_1)
     1    0.003871    0.039773    0.067822    0.738191 v _169_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.039773    0.000012    0.738204 v _264_/B (sg13g2_nand2b_1)
     2    0.006896    0.044524    0.051418    0.789621 ^ _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.044524    0.000016    0.789637 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003705    0.045630    0.061132    0.850769 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.045630    0.000013    0.850782 v output11/A (sg13g2_buf_2)
     1    0.083749    0.135829    0.176345    1.027127 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.135837    0.001113    1.028239 v sine_out[16] (out)
                                              1.028239   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.028239   data arrival time
---------------------------------------------------------------------------------------------
                                              2.821760   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000055    0.119436 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008850    0.037011    0.175459    0.294896 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037011    0.000013    0.294909 v fanout65/A (sg13g2_buf_8)
     7    0.043847    0.031243    0.086872    0.381781 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031246    0.000291    0.382072 v fanout64/A (sg13g2_buf_8)
     8    0.034126    0.027831    0.080707    0.462779 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027831    0.000030    0.462809 v _172_/A (sg13g2_nor2_1)
     3    0.014118    0.131029    0.121890    0.584699 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.131029    0.000135    0.584834 ^ _262_/A2 (sg13g2_a21oi_1)
     1    0.003661    0.058817    0.093897    0.678731 v _262_/Y (sg13g2_a21oi_1)
                                                         _080_ (net)
                      0.058817    0.000010    0.678741 v _263_/B (sg13g2_nor2_1)
     1    0.004895    0.063725    0.071370    0.750111 ^ _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.063725    0.000030    0.750141 ^ output6/A (sg13g2_buf_2)
     1    0.081877    0.172207    0.197257    0.947398 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.172207    0.000539    0.947937 ^ sine_out[11] (out)
                                              0.947937   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.947937   data arrival time
---------------------------------------------------------------------------------------------
                                              2.902064   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.019913    0.160852    0.280282 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019913    0.000003    0.280285 v fanout63/A (sg13g2_buf_2)
     4    0.024921    0.049776    0.093672    0.373957 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.049776    0.000160    0.374117 v fanout62/A (sg13g2_buf_8)
     6    0.027509    0.026265    0.087250    0.461367 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026265    0.000131    0.461498 v _156_/B (sg13g2_or2_1)
     4    0.017659    0.070775    0.137336    0.598834 v _156_/X (sg13g2_or2_1)
                                                         _106_ (net)
                      0.070775    0.000056    0.598890 v _271_/A2 (sg13g2_o21ai_1)
     1    0.005005    0.089949    0.107124    0.706015 ^ _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.089949    0.000034    0.706048 ^ output12/A (sg13g2_buf_2)
     1    0.084246    0.177146    0.213003    0.919052 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.177211    0.001254    0.920306 ^ sine_out[17] (out)
                                              0.920306   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.920306   data arrival time
---------------------------------------------------------------------------------------------
                                              2.929694   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.019913    0.160852    0.280282 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019913    0.000003    0.280285 v fanout63/A (sg13g2_buf_2)
     4    0.024921    0.049776    0.093672    0.373957 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.049776    0.000160    0.374117 v fanout62/A (sg13g2_buf_8)
     6    0.027509    0.026265    0.087250    0.461367 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026265    0.000131    0.461498 v _156_/B (sg13g2_or2_1)
     4    0.017659    0.070775    0.137336    0.598834 v _156_/X (sg13g2_or2_1)
                                                         _106_ (net)
                      0.070775    0.000106    0.598940 v _256_/A2 (sg13g2_a21oi_1)
     1    0.003589    0.060959    0.089380    0.688321 ^ _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.060959    0.000011    0.688331 ^ output18/A (sg13g2_buf_2)
     1    0.081976    0.172410    0.196009    0.884340 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.172461    0.000570    0.884910 ^ sine_out[6] (out)
                                              0.884910   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.884910   data arrival time
---------------------------------------------------------------------------------------------
                                              2.965090   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.010803    0.041626    0.180207    0.299657 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041626    0.000054    0.299711 v _129_/A (sg13g2_inv_2)
     2    0.013877    0.038098    0.043392    0.343103 ^ _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.038098    0.000118    0.343220 ^ output3/A (sg13g2_buf_2)
     1    0.080729    0.169910    0.183234    0.526454 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.169911    0.000221    0.526675 ^ signB (out)
                                              0.526675   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.526675   data arrival time
---------------------------------------------------------------------------------------------
                                              3.323325   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    0.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.011093    0.054202    0.187648    0.307097 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.054202    0.000060    0.307157 ^ output2/A (sg13g2_buf_2)
     1    0.080875    0.170159    0.191353    0.498510 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.170159    0.000263    0.498773 ^ sign (out)
                                              0.498773   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.498773   data arrival time
---------------------------------------------------------------------------------------------
                                              3.351227   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000035    0.302519 v fanout47/A (sg13g2_buf_8)
     8    0.036754    0.029129    0.088229    0.390748 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.029129    0.000209    0.390958 v _141_/A (sg13g2_xnor2_1)
     2    0.008772    0.071775    0.109571    0.500528 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.071775    0.000006    0.500534 v _142_/A2 (sg13g2_o21ai_1)
     2    0.010837    0.146256    0.149731    0.650266 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.146256    0.000042    0.650308 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010175    0.097326    0.129345    0.779653 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.097326    0.000011    0.779664 v _146_/A1 (sg13g2_o21ai_1)
     2    0.010683    0.140435    0.164996    0.944660 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.140435    0.000042    0.944702 ^ _148_/A1 (sg13g2_a21oi_1)
     2    0.010317    0.093849    0.128120    1.072821 v _148_/Y (sg13g2_a21oi_1)
                                                         _100_ (net)
                      0.093849    0.000054    1.072875 v _150_/A2 (sg13g2_o21ai_1)
     1    0.006159    0.105729    0.124603    1.197479 ^ _150_/Y (sg13g2_o21ai_1)
                                                         _101_ (net)
                      0.105729    0.000011    1.197489 ^ _152_/A (sg13g2_xnor2_1)
     1    0.002318    0.060019    0.110474    1.307963 ^ _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.060019    0.000006    1.307970 ^ _290_/D (sg13g2_dfrbpq_1)
                                              1.307970   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013744    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    5.000144 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054571    5.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    5.054785 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    5.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000012    5.118836 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.968836   clock uncertainty
                                  0.000000    4.968836   clock reconvergence pessimism
                                 -0.125445    4.843391   library setup time
                                              4.843391   data required time
---------------------------------------------------------------------------------------------
                                              4.843391   data required time
                                             -1.307970   data arrival time
---------------------------------------------------------------------------------------------
                                              3.535422   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000035    0.302519 v fanout47/A (sg13g2_buf_8)
     8    0.036754    0.029129    0.088229    0.390748 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.029129    0.000209    0.390958 v _141_/A (sg13g2_xnor2_1)
     2    0.008772    0.071775    0.109571    0.500528 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.071775    0.000006    0.500534 v _142_/A2 (sg13g2_o21ai_1)
     2    0.010837    0.146256    0.149731    0.650266 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.146256    0.000042    0.650308 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010175    0.097326    0.129345    0.779653 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.097326    0.000011    0.779664 v _146_/A1 (sg13g2_o21ai_1)
     2    0.010683    0.140435    0.164996    0.944660 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.140435    0.000042    0.944702 ^ _148_/A1 (sg13g2_a21oi_1)
     2    0.010317    0.093849    0.128120    1.072821 v _148_/Y (sg13g2_a21oi_1)
                                                         _100_ (net)
                      0.093849    0.000041    1.072863 v _149_/B (sg13g2_xor2_1)
     1    0.001938    0.050306    0.113687    1.186550 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.050306    0.000003    1.186553 v _289_/D (sg13g2_dfrbpq_1)
                                              1.186553   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013744    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    5.000144 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054571    5.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    5.054785 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    5.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000017    5.118841 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.968841   clock uncertainty
                                  0.000000    4.968841   clock reconvergence pessimism
                                 -0.123039    4.845802   library setup time
                                              4.845802   data required time
---------------------------------------------------------------------------------------------
                                              4.845802   data required time
                                             -1.186553   data arrival time
---------------------------------------------------------------------------------------------
                                              3.659250   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002970    0.024722    0.164009    0.283439 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.024722    0.000003    0.283442 ^ fanout63/A (sg13g2_buf_2)
     4    0.025542    0.061454    0.096513    0.379956 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.061454    0.000164    0.380119 ^ fanout62/A (sg13g2_buf_8)
     6    0.028504    0.028796    0.087451    0.467570 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028796    0.000168    0.467738 ^ fanout61/A (sg13g2_buf_8)
     8    0.041495    0.033144    0.076630    0.544369 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.033145    0.000206    0.544575 ^ _131_/A (sg13g2_inv_2)
     3    0.015033    0.030448    0.038696    0.583271 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.030448    0.000077    0.583348 v _162_/A (sg13g2_nor2_2)
     4    0.015528    0.080604    0.086975    0.670323 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.080604    0.000048    0.670371 ^ _164_/B (sg13g2_nand2_1)
     4    0.012325    0.085174    0.106641    0.777013 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.085174    0.000016    0.777029 v _166_/C (sg13g2_nor3_1)
     2    0.008034    0.145628    0.140563    0.917592 ^ _166_/Y (sg13g2_nor3_1)
                                                         _115_ (net)
                      0.145628    0.000027    0.917620 ^ _167_/A2 (sg13g2_a21oi_1)
     1    0.005723    0.065141    0.108023    1.025643 v _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.065141    0.000044    1.025687 v _168_/B (sg13g2_nor2_1)
     1    0.002193    0.046443    0.056541    1.082228 ^ _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.046443    0.000005    1.082233 ^ _292_/D (sg13g2_dfrbpq_1)
                                              1.082233   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013744    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    5.000144 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054571    5.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    5.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    5.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    5.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969433   clock uncertainty
                                  0.000000    4.969433   clock reconvergence pessimism
                                 -0.120934    4.848499   library setup time
                                              4.848499   data required time
---------------------------------------------------------------------------------------------
                                              4.848499   data required time
                                             -1.082233   data arrival time
---------------------------------------------------------------------------------------------
                                              3.766267   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000035    0.302519 v fanout47/A (sg13g2_buf_8)
     8    0.036754    0.029129    0.088229    0.390748 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.029129    0.000209    0.390958 v _141_/A (sg13g2_xnor2_1)
     2    0.008772    0.071775    0.109571    0.500528 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.071775    0.000006    0.500534 v _142_/A2 (sg13g2_o21ai_1)
     2    0.010837    0.146256    0.149731    0.650266 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.146256    0.000042    0.650308 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010175    0.097326    0.129345    0.779653 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.097326    0.000011    0.779664 v _146_/A1 (sg13g2_o21ai_1)
     2    0.010683    0.140435    0.164996    0.944660 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.140435    0.000058    0.944718 ^ _275_/A (sg13g2_xor2_1)
     1    0.002357    0.057892    0.130855    1.075573 ^ _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.057892    0.000006    1.075579 ^ _288_/D (sg13g2_dfrbpq_2)
                                              1.075579   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013744    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    5.000144 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054571    5.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    5.054785 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    5.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000024    5.118847 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.968847   clock uncertainty
                                  0.000000    4.968847   clock reconvergence pessimism
                                 -0.124558    4.844289   library setup time
                                              4.844289   data required time
---------------------------------------------------------------------------------------------
                                              4.844289   data required time
                                             -1.075579   data arrival time
---------------------------------------------------------------------------------------------
                                              3.768709   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000049    0.119430 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.019913    0.160852    0.280282 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019913    0.000003    0.280285 v fanout63/A (sg13g2_buf_2)
     4    0.024921    0.049776    0.093672    0.373957 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.049776    0.000160    0.374117 v fanout62/A (sg13g2_buf_8)
     6    0.027509    0.026265    0.087250    0.461367 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026265    0.000074    0.461441 v _155_/B (sg13g2_nor2_1)
     3    0.012159    0.117818    0.104275    0.565716 ^ _155_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.117818    0.000032    0.565748 ^ _157_/D (sg13g2_nand4_1)
     1    0.003735    0.083948    0.135966    0.701714 v _157_/Y (sg13g2_nand4_1)
                                                         _107_ (net)
                      0.083948    0.000011    0.701725 v _158_/C (sg13g2_nor3_1)
     2    0.011255    0.177008    0.169543    0.871268 ^ _158_/Y (sg13g2_nor3_1)
                                                         _108_ (net)
                      0.177008    0.000078    0.871346 ^ _159_/B (sg13g2_xnor2_1)
     1    0.001533    0.070868    0.123912    0.995259 ^ _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.070868    0.000000    0.995259 ^ _291_/D (sg13g2_dfrbpq_1)
                                              0.995259   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013744    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    5.000144 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054571    5.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    5.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    5.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000068    5.119450 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969450   clock uncertainty
                                  0.000000    4.969450   clock reconvergence pessimism
                                 -0.128867    4.840582   library setup time
                                              4.840582   data required time
---------------------------------------------------------------------------------------------
                                              4.840582   data required time
                                             -0.995259   data arrival time
---------------------------------------------------------------------------------------------
                                              3.845323   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000035    0.302519 v fanout47/A (sg13g2_buf_8)
     8    0.036754    0.029129    0.088229    0.390748 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.029129    0.000209    0.390958 v _141_/A (sg13g2_xnor2_1)
     2    0.008772    0.071775    0.109571    0.500528 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.071775    0.000006    0.500534 v _142_/A2 (sg13g2_o21ai_1)
     2    0.010837    0.146256    0.149731    0.650266 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.146256    0.000042    0.650308 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010175    0.097326    0.129345    0.779653 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.097326    0.000011    0.779664 v _274_/A (sg13g2_xor2_1)
     1    0.002411    0.052525    0.120704    0.900367 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.052525    0.000007    0.900374 v _287_/D (sg13g2_dfrbpq_2)
                                              0.900374   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013744    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    5.000144 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054571    5.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000070    5.054785 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017127    0.021973    0.064039    5.118823 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.021973    0.000028    5.118851 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.968851   clock uncertainty
                                  0.000000    4.968851   clock reconvergence pessimism
                                 -0.123838    4.845014   library setup time
                                              4.845014   data required time
---------------------------------------------------------------------------------------------
                                              4.845014   data required time
                                             -0.900374   data arrival time
---------------------------------------------------------------------------------------------
                                              3.944639   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.011959    0.045022    0.183050    0.302484 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045022    0.000035    0.302519 v fanout47/A (sg13g2_buf_8)
     8    0.036754    0.029129    0.088229    0.390748 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.029129    0.000209    0.390958 v _141_/A (sg13g2_xnor2_1)
     2    0.008772    0.071775    0.109571    0.500528 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.071775    0.000006    0.500534 v _142_/A2 (sg13g2_o21ai_1)
     2    0.010837    0.146256    0.149731    0.650266 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.146256    0.000039    0.650304 ^ _273_/A (sg13g2_xor2_1)
     1    0.001518    0.051944    0.127753    0.778057 ^ _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.051944    0.000000    0.778058 ^ _286_/D (sg13g2_dfrbpq_1)
                                              0.778058   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013744    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    5.000144 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054571    5.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    5.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    5.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000048    5.119431 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969430   clock uncertainty
                                  0.000000    4.969430   clock reconvergence pessimism
                                 -0.122720    4.846710   library setup time
                                              4.846710   data required time
---------------------------------------------------------------------------------------------
                                              4.846710   data required time
                                             -0.778058   data arrival time
---------------------------------------------------------------------------------------------
                                              4.068652   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000051    0.119433 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.012333    0.058936    0.191271    0.310704 ^ _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.058936    0.000037    0.310740 ^ fanout47/A (sg13g2_buf_8)
     8    0.037388    0.032568    0.089711    0.400451 ^ fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.032568    0.000213    0.400664 ^ _141_/A (sg13g2_xnor2_1)
     2    0.009188    0.107029    0.107891    0.508555 ^ _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.107029    0.000014    0.508569 ^ _272_/B (sg13g2_xnor2_1)
     1    0.001859    0.060905    0.105834    0.614402 ^ _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.060905    0.000003    0.614405 ^ _285_/D (sg13g2_dfrbpq_1)
                                              0.614405   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013744    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    5.000144 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054571    5.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    5.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    5.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000055    5.119437 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969437   clock uncertainty
                                  0.000000    4.969437   clock reconvergence pessimism
                                 -0.125631    4.843805   library setup time
                                              4.843805   data required time
---------------------------------------------------------------------------------------------
                                              4.843805   data required time
                                             -0.614405   data arrival time
---------------------------------------------------------------------------------------------
                                              4.229401   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000074    0.119455 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.025994    0.064104    0.208543    0.327998 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.064104    0.000060    0.328058 ^ fanout67/A (sg13g2_buf_8)
     8    0.038753    0.033388    0.092784    0.420842 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033388    0.000138    0.420980 ^ _133_/A (sg13g2_inv_2)
     4    0.012463    0.026643    0.035460    0.456440 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.026643    0.000007    0.456446 v _284_/D (sg13g2_dfrbpq_2)
                                              0.456446   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.013744    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    5.000144 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054571    5.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    5.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    5.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000073    5.119455 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.969455   clock uncertainty
                                  0.000000    4.969455   clock reconvergence pessimism
                                 -0.114339    4.855116   library setup time
                                              4.855116   data required time
---------------------------------------------------------------------------------------------
                                              4.855116   data required time
                                             -0.456446   data arrival time
---------------------------------------------------------------------------------------------
                                              4.398670   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013744    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000287    0.000143    0.000143 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020483    0.022434    0.054572    0.054715 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022434    0.000038    0.054753 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018661    0.022658    0.064629    0.119382 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022658    0.000055    0.119436 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008850    0.037011    0.175459    0.294896 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037011    0.000013    0.294909 v fanout65/A (sg13g2_buf_8)
     7    0.043847    0.031243    0.086872    0.381781 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031246    0.000291    0.382072 v fanout64/A (sg13g2_buf_8)
     8    0.034126    0.027831    0.080707    0.462779 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027831    0.000108    0.462887 v _193_/A1 (sg13g2_o21ai_1)
     5    0.017830    0.209801    0.188362    0.651249 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.209801    0.000023    0.651272 ^ _203_/B (sg13g2_nand2b_1)
     3    0.009594    0.089517    0.129914    0.781186 v _203_/Y (sg13g2_nand2b_1)
                                                         _032_ (net)
                      0.089517    0.000005    0.781191 v _237_/B (sg13g2_nand2b_1)
     2    0.007180    0.056457    0.072015    0.853206 ^ _237_/Y (sg13g2_nand2b_1)
                                                         _064_ (net)
                      0.056457    0.000018    0.853224 ^ _244_/C (sg13g2_nand3_1)
     1    0.003634    0.059055    0.085876    0.939100 v _244_/Y (sg13g2_nand3_1)
                                                         _071_ (net)
                      0.059055    0.000008    0.939108 v _248_/A2 (sg13g2_a221oi_1)
     1    0.003453    0.113840    0.156254    1.095362 ^ _248_/Y (sg13g2_a221oi_1)
                                                         _075_ (net)
                      0.113840    0.000006    1.095369 ^ _249_/A1 (sg13g2_mux2_1)
     1    0.003464    0.037476    0.120089    1.215458 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.037476    0.000002    1.215460 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.004183    0.044774    0.049683    1.265142 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.044774    0.000020    1.265163 v output14/A (sg13g2_buf_2)
     1    0.081790    0.132725    0.174186    1.439349 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132726    0.000512    1.439860 v sine_out[2] (out)
                                              1.439860   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.439860   data arrival time
---------------------------------------------------------------------------------------------
                                              2.410140   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.437140e-05 0.000000e+00 4.643409e-09 9.437604e-05  60.0%
Combinational        6.032210e-07 1.395026e-06 3.586789e-08 2.034115e-06   1.3%
Clock                4.460032e-05 1.620583e-05 2.141074e-09 6.080830e-05  38.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395749e-04 1.760086e-05 4.265237e-08 1.572185e-04 100.0%
                            88.8%        11.2%         0.0%
Writing metric power__internal__total: 0.00013957494229543954
Writing metric power__switching__total: 1.7600859791855328e-5
Writing metric power__leakage__total: 4.2652370524365324e-8
Writing metric power__total: 0.00015721845556981862

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15061383122544533
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.118836 source latency _290_/CLK ^
-0.119450 target latency _291_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150614 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15061959050754847
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119455 source latency _284_/CLK ^
-0.118836 target latency _290_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150620 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.16751298045041527
nom_typ_1p20V_25C: 0.16751298045041527
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.410139711579593
nom_typ_1p20V_25C: 2.410139711579593
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.167513
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.535422
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.118836         network latency _290_/CLK
        0.119455 network latency _284_/CLK
---------------
0.118836 0.119455 latency
        0.000620 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.130886         network latency _290_/CLK
        0.131327 network latency _284_/CLK
---------------
0.130886 0.131327 latency
        0.000441 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.46 fmax = 682.79
%OL_END_REPORT
