source ../variable.sh 

vcs -f filelist -sverilog -full64 -gui -debug_access+all +warn=all -assert svaext -cm line+tgl+assert

./simv -cm line+tgl+assert

/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx2/M-2017.03-SP2-5/bin/urg -full64 -dir simv.vdb/

firefox urgReport/dashboard.html 

(para UVM):

vcs -sverilog -F filelist -debug_access+all -full64 -cm line+tgl+assert +plusarg_save -timescale=1ns/1ns +UVM_TESTNAME=test_basic -gui

./simv -cm line+tgl+assert

Coverage:

vcs -R -sverilog -F filelist -debug_access+all -full64 -cm line+tgl+assert +plusarg_save -timescale=1ns/1ns +UVM_TESTNAME=test_basic +ntb_random_seed=5

/mnt/vol_NFS_Zener/tools/synopsys/apps/vcs-mx2/M-2017.03-SP2-5/bin/urg -full64 -dir simv.vdb/

firefox urgReport/dashboard.html 
