
CrypticLink_MC3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003e2e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000016a  00800060  00003e2e  00003ec2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000025  008001ca  008001ca  0000402c  2**0
                  ALLOC
  3 .stab         000041a0  00000000  00000000  0000402c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002001  00000000  00000000  000081cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000a1cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000a36d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000a55f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000c96a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000dcf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000eec8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000f088  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000f37e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000fcec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 48 12 	jmp	0x2490	; 0x2490 <__vector_1>
       8:	0c 94 7b 12 	jmp	0x24f6	; 0x24f6 <__vector_2>
       c:	0c 94 ae 12 	jmp	0x255c	; 0x255c <__vector_3>
      10:	0c 94 68 0d 	jmp	0x1ad0	; 0x1ad0 <__vector_4>
      14:	0c 94 0b 0d 	jmp	0x1a16	; 0x1a16 <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 ae 0c 	jmp	0x195c	; 0x195c <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 51 0c 	jmp	0x18a2	; 0x18a2 <__vector_9>
      28:	0c 94 f4 0b 	jmp	0x17e8	; 0x17e8 <__vector_10>
      2c:	0c 94 97 0b 	jmp	0x172e	; 0x172e <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e2       	ldi	r30, 0x2E	; 46
      68:	fe e3       	ldi	r31, 0x3E	; 62
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 3c       	cpi	r26, 0xCA	; 202
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa ec       	ldi	r26, 0xCA	; 202
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	af 3e       	cpi	r26, 0xEF	; 239
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 8f 1c 	call	0x391e	; 0x391e <main>
      8a:	0c 94 15 1f 	jmp	0x3e2a	; 0x3e2a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 de 1e 	jmp	0x3dbc	; 0x3dbc <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ab eb       	ldi	r26, 0xBB	; 187
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 fa 1e 	jmp	0x3df4	; 0x3df4 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 de 1e 	jmp	0x3dbc	; 0x3dbc <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8b eb       	ldi	r24, 0xBB	; 187
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 fa 1e 	jmp	0x3df4	; 0x3df4 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e6 1e 	jmp	0x3dcc	; 0x3dcc <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6b eb       	ldi	r22, 0xBB	; 187
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 02 1f 	jmp	0x3e04	; 0x3e04 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 ee 1e 	jmp	0x3ddc	; 0x3ddc <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 0a 1f 	jmp	0x3e14	; 0x3e14 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 e6 1e 	jmp	0x3dcc	; 0x3dcc <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 02 1f 	jmp	0x3e04	; 0x3e04 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	ed 53       	subi	r30, 0x3D	; 61
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <TIMER0_voidInit>:
/*******************************************************************************************************/



/****************************************** TIMER0 FUNCTIONS ******************************************/
void TIMER0_voidInit(void){
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
	 * 3. Enable Interrupt (Compre Match Interrupt - OverFlow Interrupt)
	 *
	 * */

	/** Active global interrupt **/
	GIE_enuEnable();
     e36:	0e 94 fc 0e 	call	0x1df8	; 0x1df8 <GIE_enuEnable>
			#endif
		#endif


	#elif(TIMER0_MODE_SELECT == TIMER_MODE_FastPWM)
		SET_BIT(TCCR0_REG, TCCR0_WGM00);
     e3a:	a3 e5       	ldi	r26, 0x53	; 83
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	e3 e5       	ldi	r30, 0x53	; 83
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	80 64       	ori	r24, 0x40	; 64
     e46:	8c 93       	st	X, r24
		SET_BIT(TCCR0_REG, TCCR0_WGM01);
     e48:	a3 e5       	ldi	r26, 0x53	; 83
     e4a:	b0 e0       	ldi	r27, 0x00	; 0
     e4c:	e3 e5       	ldi	r30, 0x53	; 83
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	80 81       	ld	r24, Z
     e52:	88 60       	ori	r24, 0x08	; 8
     e54:	8c 93       	st	X, r24

		#if(TIMER0_FastPwm_Type == TIMER_FastPwmType_Inverted)
			CLR_BIT(TCCR0_REG, TCCR0_COM00);
     e56:	a3 e5       	ldi	r26, 0x53	; 83
     e58:	b0 e0       	ldi	r27, 0x00	; 0
     e5a:	e3 e5       	ldi	r30, 0x53	; 83
     e5c:	f0 e0       	ldi	r31, 0x00	; 0
     e5e:	80 81       	ld	r24, Z
     e60:	8f 7e       	andi	r24, 0xEF	; 239
     e62:	8c 93       	st	X, r24
			SET_BIT(TCCR0_REG, TCCR0_COM01);
     e64:	a3 e5       	ldi	r26, 0x53	; 83
     e66:	b0 e0       	ldi	r27, 0x00	; 0
     e68:	e3 e5       	ldi	r30, 0x53	; 83
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	80 81       	ld	r24, Z
     e6e:	80 62       	ori	r24, 0x20	; 32
     e70:	8c 93       	st	X, r24
			SET_BIT(TCCR0_REG, TCCR0_COM01);

		#endif

		// By default, OC0 pin is default output pin for Timer0's PWM signal
		DIO_enuSetPinDirection(TIMER_OC0_PORT, TIMER_OC0_PIN, DIO_u8OUTPUT);
     e72:	81 e0       	ldi	r24, 0x01	; 1
     e74:	63 e0       	ldi	r22, 0x03	; 3
     e76:	41 e0       	ldi	r20, 0x01	; 1
     e78:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
		SET_BIT(TCCR0_REG, TCCR0_CS00);
		SET_BIT(TCCR0_REG, TCCR0_CS01);
		CLR_BIT(TCCR0_REG, TCCR0_CS02);

	#elif(TIMER0_CLK_PRE_SELECT == TIMER_PRES_256)
		CLR_BIT(TCCR0_REG, TCCR0_CS00);
     e7c:	a3 e5       	ldi	r26, 0x53	; 83
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	e3 e5       	ldi	r30, 0x53	; 83
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	8e 7f       	andi	r24, 0xFE	; 254
     e88:	8c 93       	st	X, r24
		CLR_BIT(TCCR0_REG, TCCR0_CS01);
     e8a:	a3 e5       	ldi	r26, 0x53	; 83
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	e3 e5       	ldi	r30, 0x53	; 83
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	8d 7f       	andi	r24, 0xFD	; 253
     e96:	8c 93       	st	X, r24
		SET_BIT(TCCR0_REG, TCCR0_CS02);
     e98:	a3 e5       	ldi	r26, 0x53	; 83
     e9a:	b0 e0       	ldi	r27, 0x00	; 0
     e9c:	e3 e5       	ldi	r30, 0x53	; 83
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	84 60       	ori	r24, 0x04	; 4
     ea4:	8c 93       	st	X, r24
	#elif(TIMER0_CLK_PRE_SELECT == TIMER_PRES_1024)
		SET_BIT(TCCR0_REG, TCCR0_CS00);
		CLR_BIT(TCCR0_REG, TCCR0_CS01);
		SET_BIT(TCCR0_REG, TCCR0_CS02);
	#endif
}
     ea6:	cf 91       	pop	r28
     ea8:	df 91       	pop	r29
     eaa:	08 95       	ret

00000eac <TIMER0_voidStart>:

void TIMER0_voidStart(void){
     eac:	df 93       	push	r29
     eae:	cf 93       	push	r28
     eb0:	cd b7       	in	r28, 0x3d	; 61
     eb2:	de b7       	in	r29, 0x3e	; 62

		#elif(TIMER0_MODE_SELECT == TIMER_MODE_CTC)
			SET_BIT(TIMSK_REG, TIMSK_OCIE0);

		#endif
}
     eb4:	cf 91       	pop	r28
     eb6:	df 91       	pop	r29
     eb8:	08 95       	ret

00000eba <TIMER0_voidStop>:

void TIMER0_voidStop(void){
     eba:	df 93       	push	r29
     ebc:	cf 93       	push	r28
     ebe:	cd b7       	in	r28, 0x3d	; 61
     ec0:	de b7       	in	r29, 0x3e	; 62

		#elif(TIMER0_MODE_SELECT == TIMER_MODE_CTC)
			CLR_BIT(TIMSK_REG, TIMSK_OCIE0);

		#endif
}
     ec2:	cf 91       	pop	r28
     ec4:	df 91       	pop	r29
     ec6:	08 95       	ret

00000ec8 <TIMER0_voidScheduleTask>:

uint8_t TIMER0_voidScheduleTask( void (*TaskCallback)(void), float64 copy_f64RequiredTime_inSeconds){
     ec8:	ef 92       	push	r14
     eca:	ff 92       	push	r15
     ecc:	0f 93       	push	r16
     ece:	1f 93       	push	r17
     ed0:	df 93       	push	r29
     ed2:	cf 93       	push	r28
     ed4:	cd b7       	in	r28, 0x3d	; 61
     ed6:	de b7       	in	r29, 0x3e	; 62
     ed8:	60 97       	sbiw	r28, 0x10	; 16
     eda:	0f b6       	in	r0, 0x3f	; 63
     edc:	f8 94       	cli
     ede:	de bf       	out	0x3e, r29	; 62
     ee0:	0f be       	out	0x3f, r0	; 63
     ee2:	cd bf       	out	0x3d, r28	; 61
     ee4:	9a 87       	std	Y+10, r25	; 0x0a
     ee6:	89 87       	std	Y+9, r24	; 0x09
     ee8:	4b 87       	std	Y+11, r20	; 0x0b
     eea:	5c 87       	std	Y+12, r21	; 0x0c
     eec:	6d 87       	std	Y+13, r22	; 0x0d
     eee:	7e 87       	std	Y+14, r23	; 0x0e

	uint32_t Local_u32PrescalerValue = 0;
     ef0:	1d 82       	std	Y+5, r1	; 0x05
     ef2:	1e 82       	std	Y+6, r1	; 0x06
     ef4:	1f 82       	std	Y+7, r1	; 0x07
     ef6:	18 86       	std	Y+8, r1	; 0x08

	switch(TCCR0_REG & 0x07){
     ef8:	e3 e5       	ldi	r30, 0x53	; 83
     efa:	f0 e0       	ldi	r31, 0x00	; 0
     efc:	80 81       	ld	r24, Z
     efe:	88 2f       	mov	r24, r24
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	9c 01       	movw	r18, r24
     f04:	27 70       	andi	r18, 0x07	; 7
     f06:	30 70       	andi	r19, 0x00	; 0
     f08:	38 8b       	std	Y+16, r19	; 0x10
     f0a:	2f 87       	std	Y+15, r18	; 0x0f
     f0c:	8f 85       	ldd	r24, Y+15	; 0x0f
     f0e:	98 89       	ldd	r25, Y+16	; 0x10
     f10:	83 30       	cpi	r24, 0x03	; 3
     f12:	91 05       	cpc	r25, r1
     f14:	69 f1       	breq	.+90     	; 0xf70 <TIMER0_voidScheduleTask+0xa8>
     f16:	2f 85       	ldd	r18, Y+15	; 0x0f
     f18:	38 89       	ldd	r19, Y+16	; 0x10
     f1a:	24 30       	cpi	r18, 0x04	; 4
     f1c:	31 05       	cpc	r19, r1
     f1e:	5c f4       	brge	.+22     	; 0xf36 <TIMER0_voidScheduleTask+0x6e>
     f20:	8f 85       	ldd	r24, Y+15	; 0x0f
     f22:	98 89       	ldd	r25, Y+16	; 0x10
     f24:	81 30       	cpi	r24, 0x01	; 1
     f26:	91 05       	cpc	r25, r1
     f28:	89 f0       	breq	.+34     	; 0xf4c <TIMER0_voidScheduleTask+0x84>
     f2a:	2f 85       	ldd	r18, Y+15	; 0x0f
     f2c:	38 89       	ldd	r19, Y+16	; 0x10
     f2e:	22 30       	cpi	r18, 0x02	; 2
     f30:	31 05       	cpc	r19, r1
     f32:	a9 f0       	breq	.+42     	; 0xf5e <TIMER0_voidScheduleTask+0x96>
     f34:	37 c0       	rjmp	.+110    	; 0xfa4 <TIMER0_voidScheduleTask+0xdc>
     f36:	8f 85       	ldd	r24, Y+15	; 0x0f
     f38:	98 89       	ldd	r25, Y+16	; 0x10
     f3a:	84 30       	cpi	r24, 0x04	; 4
     f3c:	91 05       	cpc	r25, r1
     f3e:	09 f1       	breq	.+66     	; 0xf82 <TIMER0_voidScheduleTask+0xba>
     f40:	2f 85       	ldd	r18, Y+15	; 0x0f
     f42:	38 89       	ldd	r19, Y+16	; 0x10
     f44:	25 30       	cpi	r18, 0x05	; 5
     f46:	31 05       	cpc	r19, r1
     f48:	29 f1       	breq	.+74     	; 0xf94 <TIMER0_voidScheduleTask+0xcc>
     f4a:	2c c0       	rjmp	.+88     	; 0xfa4 <TIMER0_voidScheduleTask+0xdc>
		case 0x01: Local_u32PrescalerValue = 1; break;
     f4c:	81 e0       	ldi	r24, 0x01	; 1
     f4e:	90 e0       	ldi	r25, 0x00	; 0
     f50:	a0 e0       	ldi	r26, 0x00	; 0
     f52:	b0 e0       	ldi	r27, 0x00	; 0
     f54:	8d 83       	std	Y+5, r24	; 0x05
     f56:	9e 83       	std	Y+6, r25	; 0x06
     f58:	af 83       	std	Y+7, r26	; 0x07
     f5a:	b8 87       	std	Y+8, r27	; 0x08
     f5c:	23 c0       	rjmp	.+70     	; 0xfa4 <TIMER0_voidScheduleTask+0xdc>
		case 0x02: Local_u32PrescalerValue = 8; break;
     f5e:	88 e0       	ldi	r24, 0x08	; 8
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	a0 e0       	ldi	r26, 0x00	; 0
     f64:	b0 e0       	ldi	r27, 0x00	; 0
     f66:	8d 83       	std	Y+5, r24	; 0x05
     f68:	9e 83       	std	Y+6, r25	; 0x06
     f6a:	af 83       	std	Y+7, r26	; 0x07
     f6c:	b8 87       	std	Y+8, r27	; 0x08
     f6e:	1a c0       	rjmp	.+52     	; 0xfa4 <TIMER0_voidScheduleTask+0xdc>
		case 0x03: Local_u32PrescalerValue = 64; break;
     f70:	80 e4       	ldi	r24, 0x40	; 64
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	a0 e0       	ldi	r26, 0x00	; 0
     f76:	b0 e0       	ldi	r27, 0x00	; 0
     f78:	8d 83       	std	Y+5, r24	; 0x05
     f7a:	9e 83       	std	Y+6, r25	; 0x06
     f7c:	af 83       	std	Y+7, r26	; 0x07
     f7e:	b8 87       	std	Y+8, r27	; 0x08
     f80:	11 c0       	rjmp	.+34     	; 0xfa4 <TIMER0_voidScheduleTask+0xdc>
		case 0x04: Local_u32PrescalerValue = 256; break;
     f82:	80 e0       	ldi	r24, 0x00	; 0
     f84:	91 e0       	ldi	r25, 0x01	; 1
     f86:	a0 e0       	ldi	r26, 0x00	; 0
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	8d 83       	std	Y+5, r24	; 0x05
     f8c:	9e 83       	std	Y+6, r25	; 0x06
     f8e:	af 83       	std	Y+7, r26	; 0x07
     f90:	b8 87       	std	Y+8, r27	; 0x08
     f92:	08 c0       	rjmp	.+16     	; 0xfa4 <TIMER0_voidScheduleTask+0xdc>
		case 0x05: Local_u32PrescalerValue = 1024; break;
     f94:	80 e0       	ldi	r24, 0x00	; 0
     f96:	94 e0       	ldi	r25, 0x04	; 4
     f98:	a0 e0       	ldi	r26, 0x00	; 0
     f9a:	b0 e0       	ldi	r27, 0x00	; 0
     f9c:	8d 83       	std	Y+5, r24	; 0x05
     f9e:	9e 83       	std	Y+6, r25	; 0x06
     fa0:	af 83       	std	Y+7, r26	; 0x07
     fa2:	b8 87       	std	Y+8, r27	; 0x08
	}

	float64 Local_f64Totalticks = (copy_f64RequiredTime_inSeconds * F_CPU)/Local_u32PrescalerValue;
     fa4:	6b 85       	ldd	r22, Y+11	; 0x0b
     fa6:	7c 85       	ldd	r23, Y+12	; 0x0c
     fa8:	8d 85       	ldd	r24, Y+13	; 0x0d
     faa:	9e 85       	ldd	r25, Y+14	; 0x0e
     fac:	20 e0       	ldi	r18, 0x00	; 0
     fae:	34 e2       	ldi	r19, 0x24	; 36
     fb0:	44 e7       	ldi	r20, 0x74	; 116
     fb2:	59 e4       	ldi	r21, 0x49	; 73
     fb4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fb8:	dc 01       	movw	r26, r24
     fba:	cb 01       	movw	r24, r22
     fbc:	7c 01       	movw	r14, r24
     fbe:	8d 01       	movw	r16, r26
     fc0:	6d 81       	ldd	r22, Y+5	; 0x05
     fc2:	7e 81       	ldd	r23, Y+6	; 0x06
     fc4:	8f 81       	ldd	r24, Y+7	; 0x07
     fc6:	98 85       	ldd	r25, Y+8	; 0x08
     fc8:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
     fcc:	9b 01       	movw	r18, r22
     fce:	ac 01       	movw	r20, r24
     fd0:	c8 01       	movw	r24, r16
     fd2:	b7 01       	movw	r22, r14
     fd4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
     fd8:	dc 01       	movw	r26, r24
     fda:	cb 01       	movw	r24, r22
     fdc:	89 83       	std	Y+1, r24	; 0x01
     fde:	9a 83       	std	Y+2, r25	; 0x02
     fe0:	ab 83       	std	Y+3, r26	; 0x03
     fe2:	bc 83       	std	Y+4, r27	; 0x04
		}

	#endif


		TIMERS_ISR_Functions[0] = TaskCallback;
     fe4:	89 85       	ldd	r24, Y+9	; 0x09
     fe6:	9a 85       	ldd	r25, Y+10	; 0x0a
     fe8:	90 93 d7 01 	sts	0x01D7, r25
     fec:	80 93 d6 01 	sts	0x01D6, r24
		TIMER0_voidStart();
     ff0:	0e 94 56 07 	call	0xeac	; 0xeac <TIMER0_voidStart>
	return 0;
     ff4:	80 e0       	ldi	r24, 0x00	; 0
}
     ff6:	60 96       	adiw	r28, 0x10	; 16
     ff8:	0f b6       	in	r0, 0x3f	; 63
     ffa:	f8 94       	cli
     ffc:	de bf       	out	0x3e, r29	; 62
     ffe:	0f be       	out	0x3f, r0	; 63
    1000:	cd bf       	out	0x3d, r28	; 61
    1002:	cf 91       	pop	r28
    1004:	df 91       	pop	r29
    1006:	1f 91       	pop	r17
    1008:	0f 91       	pop	r16
    100a:	ff 90       	pop	r15
    100c:	ef 90       	pop	r14
    100e:	08 95       	ret

00001010 <TIMER0_voidSetPWM>:

void  TIMER0_voidSetPWM(uint8_t copy_u8DutyCycle){
    1010:	df 93       	push	r29
    1012:	cf 93       	push	r28
    1014:	0f 92       	push	r0
    1016:	cd b7       	in	r28, 0x3d	; 61
    1018:	de b7       	in	r29, 0x3e	; 62
    101a:	89 83       	std	Y+1, r24	; 0x01
	 *
	 * Avr32 does has floating point operation
	 * **/


	OCR0_REG = (uint8_t)(((uint16_t)copy_u8DutyCycle * 256) / 100);
    101c:	ec e5       	ldi	r30, 0x5C	; 92
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	89 81       	ldd	r24, Y+1	; 0x01
    1022:	88 2f       	mov	r24, r24
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	98 2f       	mov	r25, r24
    1028:	88 27       	eor	r24, r24
    102a:	24 e6       	ldi	r18, 0x64	; 100
    102c:	30 e0       	ldi	r19, 0x00	; 0
    102e:	b9 01       	movw	r22, r18
    1030:	0e 94 8d 1e 	call	0x3d1a	; 0x3d1a <__udivmodhi4>
    1034:	cb 01       	movw	r24, r22
    1036:	80 83       	st	Z, r24
}
    1038:	0f 90       	pop	r0
    103a:	cf 91       	pop	r28
    103c:	df 91       	pop	r29
    103e:	08 95       	ret

00001040 <TIMER1_voidInit>:
/******************************************************************************************************/


/****************************************** TIMER1 FUNCTIONS ******************************************/

void TIMER1_voidInit(void) {
    1040:	df 93       	push	r29
    1042:	cf 93       	push	r28
    1044:	cd b7       	in	r28, 0x3d	; 61
    1046:	de b7       	in	r29, 0x3e	; 62
	 *
	 */


	/** Active global interrupt **/
	GIE_enuEnable();
    1048:	0e 94 fc 0e 	call	0x1df8	; 0x1df8 <GIE_enuEnable>

		CLR_BIT(TCCR1B_REG, TCCR1B_WGM12);
		SET_BIT(TCCR1B_REG, TCCR1B_WGM13);

	#elif(TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)
		CLR_BIT(TCCR1A_REG, TCCR1A_WGM10);
    104c:	af e4       	ldi	r26, 0x4F	; 79
    104e:	b0 e0       	ldi	r27, 0x00	; 0
    1050:	ef e4       	ldi	r30, 0x4F	; 79
    1052:	f0 e0       	ldi	r31, 0x00	; 0
    1054:	80 81       	ld	r24, Z
    1056:	8e 7f       	andi	r24, 0xFE	; 254
    1058:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A_REG, TCCR1A_WGM11);
    105a:	af e4       	ldi	r26, 0x4F	; 79
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	ef e4       	ldi	r30, 0x4F	; 79
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	80 81       	ld	r24, Z
    1064:	8d 7f       	andi	r24, 0xFD	; 253
    1066:	8c 93       	st	X, r24

		CLR_BIT(TCCR1B_REG, TCCR1B_WGM12);
    1068:	ae e4       	ldi	r26, 0x4E	; 78
    106a:	b0 e0       	ldi	r27, 0x00	; 0
    106c:	ee e4       	ldi	r30, 0x4E	; 78
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	80 81       	ld	r24, Z
    1072:	87 7f       	andi	r24, 0xF7	; 247
    1074:	8c 93       	st	X, r24
		SET_BIT(TCCR1B_REG, TCCR1B_WGM13);
    1076:	ae e4       	ldi	r26, 0x4E	; 78
    1078:	b0 e0       	ldi	r27, 0x00	; 0
    107a:	ee e4       	ldi	r30, 0x4E	; 78
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	80 81       	ld	r24, Z
    1080:	80 61       	ori	r24, 0x10	; 16
    1082:	8c 93       	st	X, r24
			TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_16bit || \
			TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)


		#if(TIMER1_PhaseCorrect_Type_OC1A == TIMER_PhaseCorrect_Inverted)
			CLR_BIT(TCCR1A_REG, TCCR1A_COM1A0);
    1084:	af e4       	ldi	r26, 0x4F	; 79
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	ef e4       	ldi	r30, 0x4F	; 79
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	8f 7b       	andi	r24, 0xBF	; 191
    1090:	8c 93       	st	X, r24
			SET_BIT(TCCR1A_REG, TCCR1A_COM1A1);
    1092:	af e4       	ldi	r26, 0x4F	; 79
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	ef e4       	ldi	r30, 0x4F	; 79
    1098:	f0 e0       	ldi	r31, 0x00	; 0
    109a:	80 81       	ld	r24, Z
    109c:	80 68       	ori	r24, 0x80	; 128
    109e:	8c 93       	st	X, r24
			SET_BIT(TCCR1A_REG, TCCR1A_COM1B0);
			SET_BIT(TCCR1A_REG, TCCR1A_COM1B1);


		#elif(TIMER1_PhaseCorrect_Type_OC1B == TIMER_PhaseCorrect_Normal)
			CLR_BIT(TCCR1A_REG, TCCR1A_COM1B0);
    10a0:	af e4       	ldi	r26, 0x4F	; 79
    10a2:	b0 e0       	ldi	r27, 0x00	; 0
    10a4:	ef e4       	ldi	r30, 0x4F	; 79
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	8f 7e       	andi	r24, 0xEF	; 239
    10ac:	8c 93       	st	X, r24
			CLR_BIT(TCCR1A_REG, TCCR1A_COM1B1);
    10ae:	af e4       	ldi	r26, 0x4F	; 79
    10b0:	b0 e0       	ldi	r27, 0x00	; 0
    10b2:	ef e4       	ldi	r30, 0x4F	; 79
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	80 81       	ld	r24, Z
    10b8:	8f 7d       	andi	r24, 0xDF	; 223
    10ba:	8c 93       	st	X, r24


/***************************************************************************/
	/**2. Set Prescaller clock **/
	#if(TIMER1_CLK_PRE_SELECT == TIMER_PRES_01)
		SET_BIT(TCCR1B_REG, TCCR1B_CS10);
    10bc:	ae e4       	ldi	r26, 0x4E	; 78
    10be:	b0 e0       	ldi	r27, 0x00	; 0
    10c0:	ee e4       	ldi	r30, 0x4E	; 78
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	81 60       	ori	r24, 0x01	; 1
    10c8:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B_REG, TCCR1B_CS11);
    10ca:	ae e4       	ldi	r26, 0x4E	; 78
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	ee e4       	ldi	r30, 0x4E	; 78
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	8d 7f       	andi	r24, 0xFD	; 253
    10d6:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B_REG, TCCR1B_CS12);
    10d8:	ae e4       	ldi	r26, 0x4E	; 78
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	ee e4       	ldi	r30, 0x4E	; 78
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	8b 7f       	andi	r24, 0xFB	; 251
    10e4:	8c 93       	st	X, r24
	#elif(TIMER1_CLK_PRE_SELECT == TIMER_PRES_1024)
		SET_BIT(TCCR1B_REG, TCCR1B_CS10);
		CLR_BIT(TCCR1B_REG, TCCR1B_CS11);
		SET_BIT(TCCR1B_REG, TCCR1B_CS12);
	#endif
}
    10e6:	cf 91       	pop	r28
    10e8:	df 91       	pop	r29
    10ea:	08 95       	ret

000010ec <TIMER1_voidStart>:


void TIMER1_voidStart(void) {
    10ec:	df 93       	push	r29
    10ee:	cf 93       	push	r28
    10f0:	cd b7       	in	r28, 0x3d	; 61
    10f2:	de b7       	in	r29, 0x3e	; 62
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_8bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_9bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_10bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_16bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)
        SET_BIT(TIMSK_REG, TIMSK_OCIE1A);
    10f4:	a9 e5       	ldi	r26, 0x59	; 89
    10f6:	b0 e0       	ldi	r27, 0x00	; 0
    10f8:	e9 e5       	ldi	r30, 0x59	; 89
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	80 61       	ori	r24, 0x10	; 16
    1100:	8c 93       	st	X, r24

    #endif
}
    1102:	cf 91       	pop	r28
    1104:	df 91       	pop	r29
    1106:	08 95       	ret

00001108 <TIMER1_voidStop>:


void TIMER1_voidStop(void) {
    1108:	df 93       	push	r29
    110a:	cf 93       	push	r28
    110c:	cd b7       	in	r28, 0x3d	; 61
    110e:	de b7       	in	r29, 0x3e	; 62
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_8bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_9bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_10bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_16bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)
        CLR_BIT(TIMSK_REG, TIMSK_OCIE1A);
    1110:	a9 e5       	ldi	r26, 0x59	; 89
    1112:	b0 e0       	ldi	r27, 0x00	; 0
    1114:	e9 e5       	ldi	r30, 0x59	; 89
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	80 81       	ld	r24, Z
    111a:	8f 7e       	andi	r24, 0xEF	; 239
    111c:	8c 93       	st	X, r24

    #endif
}
    111e:	cf 91       	pop	r28
    1120:	df 91       	pop	r29
    1122:	08 95       	ret

00001124 <TIMER1_voidScheduleTask>:

uint8_t TIMER1_voidScheduleTask(void (*TaskCallback)(void), float64 copy_f64RequiredTime_inSeconds) {
    1124:	ef 92       	push	r14
    1126:	ff 92       	push	r15
    1128:	0f 93       	push	r16
    112a:	1f 93       	push	r17
    112c:	df 93       	push	r29
    112e:	cf 93       	push	r28
    1130:	cd b7       	in	r28, 0x3d	; 61
    1132:	de b7       	in	r29, 0x3e	; 62
    1134:	61 97       	sbiw	r28, 0x11	; 17
    1136:	0f b6       	in	r0, 0x3f	; 63
    1138:	f8 94       	cli
    113a:	de bf       	out	0x3e, r29	; 62
    113c:	0f be       	out	0x3f, r0	; 63
    113e:	cd bf       	out	0x3d, r28	; 61
    1140:	9a 87       	std	Y+10, r25	; 0x0a
    1142:	89 87       	std	Y+9, r24	; 0x09
    1144:	4b 87       	std	Y+11, r20	; 0x0b
    1146:	5c 87       	std	Y+12, r21	; 0x0c
    1148:	6d 87       	std	Y+13, r22	; 0x0d
    114a:	7e 87       	std	Y+14, r23	; 0x0e
    uint32_t Local_u32PrescalerValue = 0;
    114c:	1d 82       	std	Y+5, r1	; 0x05
    114e:	1e 82       	std	Y+6, r1	; 0x06
    1150:	1f 82       	std	Y+7, r1	; 0x07
    1152:	18 86       	std	Y+8, r1	; 0x08

    switch(TCCR1B & 0x07) {
    1154:	ee e4       	ldi	r30, 0x4E	; 78
    1156:	f0 e0       	ldi	r31, 0x00	; 0
    1158:	80 81       	ld	r24, Z
    115a:	88 2f       	mov	r24, r24
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	9c 01       	movw	r18, r24
    1160:	27 70       	andi	r18, 0x07	; 7
    1162:	30 70       	andi	r19, 0x00	; 0
    1164:	39 8b       	std	Y+17, r19	; 0x11
    1166:	28 8b       	std	Y+16, r18	; 0x10
    1168:	88 89       	ldd	r24, Y+16	; 0x10
    116a:	99 89       	ldd	r25, Y+17	; 0x11
    116c:	83 30       	cpi	r24, 0x03	; 3
    116e:	91 05       	cpc	r25, r1
    1170:	69 f1       	breq	.+90     	; 0x11cc <TIMER1_voidScheduleTask+0xa8>
    1172:	28 89       	ldd	r18, Y+16	; 0x10
    1174:	39 89       	ldd	r19, Y+17	; 0x11
    1176:	24 30       	cpi	r18, 0x04	; 4
    1178:	31 05       	cpc	r19, r1
    117a:	5c f4       	brge	.+22     	; 0x1192 <TIMER1_voidScheduleTask+0x6e>
    117c:	88 89       	ldd	r24, Y+16	; 0x10
    117e:	99 89       	ldd	r25, Y+17	; 0x11
    1180:	81 30       	cpi	r24, 0x01	; 1
    1182:	91 05       	cpc	r25, r1
    1184:	89 f0       	breq	.+34     	; 0x11a8 <TIMER1_voidScheduleTask+0x84>
    1186:	28 89       	ldd	r18, Y+16	; 0x10
    1188:	39 89       	ldd	r19, Y+17	; 0x11
    118a:	22 30       	cpi	r18, 0x02	; 2
    118c:	31 05       	cpc	r19, r1
    118e:	a9 f0       	breq	.+42     	; 0x11ba <TIMER1_voidScheduleTask+0x96>
    1190:	38 c0       	rjmp	.+112    	; 0x1202 <TIMER1_voidScheduleTask+0xde>
    1192:	88 89       	ldd	r24, Y+16	; 0x10
    1194:	99 89       	ldd	r25, Y+17	; 0x11
    1196:	84 30       	cpi	r24, 0x04	; 4
    1198:	91 05       	cpc	r25, r1
    119a:	09 f1       	breq	.+66     	; 0x11de <TIMER1_voidScheduleTask+0xba>
    119c:	28 89       	ldd	r18, Y+16	; 0x10
    119e:	39 89       	ldd	r19, Y+17	; 0x11
    11a0:	25 30       	cpi	r18, 0x05	; 5
    11a2:	31 05       	cpc	r19, r1
    11a4:	29 f1       	breq	.+74     	; 0x11f0 <TIMER1_voidScheduleTask+0xcc>
    11a6:	2d c0       	rjmp	.+90     	; 0x1202 <TIMER1_voidScheduleTask+0xde>
        case 0x01: Local_u32PrescalerValue = 1; break;
    11a8:	81 e0       	ldi	r24, 0x01	; 1
    11aa:	90 e0       	ldi	r25, 0x00	; 0
    11ac:	a0 e0       	ldi	r26, 0x00	; 0
    11ae:	b0 e0       	ldi	r27, 0x00	; 0
    11b0:	8d 83       	std	Y+5, r24	; 0x05
    11b2:	9e 83       	std	Y+6, r25	; 0x06
    11b4:	af 83       	std	Y+7, r26	; 0x07
    11b6:	b8 87       	std	Y+8, r27	; 0x08
    11b8:	27 c0       	rjmp	.+78     	; 0x1208 <TIMER1_voidScheduleTask+0xe4>
        case 0x02: Local_u32PrescalerValue = 8; break;
    11ba:	88 e0       	ldi	r24, 0x08	; 8
    11bc:	90 e0       	ldi	r25, 0x00	; 0
    11be:	a0 e0       	ldi	r26, 0x00	; 0
    11c0:	b0 e0       	ldi	r27, 0x00	; 0
    11c2:	8d 83       	std	Y+5, r24	; 0x05
    11c4:	9e 83       	std	Y+6, r25	; 0x06
    11c6:	af 83       	std	Y+7, r26	; 0x07
    11c8:	b8 87       	std	Y+8, r27	; 0x08
    11ca:	1e c0       	rjmp	.+60     	; 0x1208 <TIMER1_voidScheduleTask+0xe4>
        case 0x03: Local_u32PrescalerValue = 64; break;
    11cc:	80 e4       	ldi	r24, 0x40	; 64
    11ce:	90 e0       	ldi	r25, 0x00	; 0
    11d0:	a0 e0       	ldi	r26, 0x00	; 0
    11d2:	b0 e0       	ldi	r27, 0x00	; 0
    11d4:	8d 83       	std	Y+5, r24	; 0x05
    11d6:	9e 83       	std	Y+6, r25	; 0x06
    11d8:	af 83       	std	Y+7, r26	; 0x07
    11da:	b8 87       	std	Y+8, r27	; 0x08
    11dc:	15 c0       	rjmp	.+42     	; 0x1208 <TIMER1_voidScheduleTask+0xe4>
        case 0x04: Local_u32PrescalerValue = 256; break;
    11de:	80 e0       	ldi	r24, 0x00	; 0
    11e0:	91 e0       	ldi	r25, 0x01	; 1
    11e2:	a0 e0       	ldi	r26, 0x00	; 0
    11e4:	b0 e0       	ldi	r27, 0x00	; 0
    11e6:	8d 83       	std	Y+5, r24	; 0x05
    11e8:	9e 83       	std	Y+6, r25	; 0x06
    11ea:	af 83       	std	Y+7, r26	; 0x07
    11ec:	b8 87       	std	Y+8, r27	; 0x08
    11ee:	0c c0       	rjmp	.+24     	; 0x1208 <TIMER1_voidScheduleTask+0xe4>
        case 0x05: Local_u32PrescalerValue = 1024; break;
    11f0:	80 e0       	ldi	r24, 0x00	; 0
    11f2:	94 e0       	ldi	r25, 0x04	; 4
    11f4:	a0 e0       	ldi	r26, 0x00	; 0
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	8d 83       	std	Y+5, r24	; 0x05
    11fa:	9e 83       	std	Y+6, r25	; 0x06
    11fc:	af 83       	std	Y+7, r26	; 0x07
    11fe:	b8 87       	std	Y+8, r27	; 0x08
    1200:	03 c0       	rjmp	.+6      	; 0x1208 <TIMER1_voidScheduleTask+0xe4>
        default: return 1; // Invalid prescaler setting
    1202:	31 e0       	ldi	r19, 0x01	; 1
    1204:	3f 87       	std	Y+15, r19	; 0x0f
    1206:	31 c0       	rjmp	.+98     	; 0x126a <TIMER1_voidScheduleTask+0x146>
    }

    float64 Local_f64Totalticks = (copy_f64RequiredTime_inSeconds * F_CPU) / Local_u32PrescalerValue;
    1208:	6b 85       	ldd	r22, Y+11	; 0x0b
    120a:	7c 85       	ldd	r23, Y+12	; 0x0c
    120c:	8d 85       	ldd	r24, Y+13	; 0x0d
    120e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	34 e2       	ldi	r19, 0x24	; 36
    1214:	44 e7       	ldi	r20, 0x74	; 116
    1216:	59 e4       	ldi	r21, 0x49	; 73
    1218:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    121c:	dc 01       	movw	r26, r24
    121e:	cb 01       	movw	r24, r22
    1220:	7c 01       	movw	r14, r24
    1222:	8d 01       	movw	r16, r26
    1224:	6d 81       	ldd	r22, Y+5	; 0x05
    1226:	7e 81       	ldd	r23, Y+6	; 0x06
    1228:	8f 81       	ldd	r24, Y+7	; 0x07
    122a:	98 85       	ldd	r25, Y+8	; 0x08
    122c:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1230:	9b 01       	movw	r18, r22
    1232:	ac 01       	movw	r20, r24
    1234:	c8 01       	movw	r24, r16
    1236:	b7 01       	movw	r22, r14
    1238:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    123c:	dc 01       	movw	r26, r24
    123e:	cb 01       	movw	r24, r22
    1240:	89 83       	std	Y+1, r24	; 0x01
    1242:	9a 83       	std	Y+2, r25	; 0x02
    1244:	ab 83       	std	Y+3, r26	; 0x03
    1246:	bc 83       	std	Y+4, r27	; 0x04
            OCR1A = 65535;
            TIMER1_TARGET_NTICKS = (uint32_t)(Local_f64Totalticks / 65535.0);
        }
    #endif

    TIMER1_CURRENT_NTICKS = 0;
    1248:	10 92 ce 01 	sts	0x01CE, r1
    124c:	10 92 cf 01 	sts	0x01CF, r1
    1250:	10 92 d0 01 	sts	0x01D0, r1
    1254:	10 92 d1 01 	sts	0x01D1, r1
    TIMERS_ISR_Functions[1] = TaskCallback;
    1258:	89 85       	ldd	r24, Y+9	; 0x09
    125a:	9a 85       	ldd	r25, Y+10	; 0x0a
    125c:	90 93 d9 01 	sts	0x01D9, r25
    1260:	80 93 d8 01 	sts	0x01D8, r24
    TIMER1_voidStart();
    1264:	0e 94 76 08 	call	0x10ec	; 0x10ec <TIMER1_voidStart>
    return 0;
    1268:	1f 86       	std	Y+15, r1	; 0x0f
    126a:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    126c:	61 96       	adiw	r28, 0x11	; 17
    126e:	0f b6       	in	r0, 0x3f	; 63
    1270:	f8 94       	cli
    1272:	de bf       	out	0x3e, r29	; 62
    1274:	0f be       	out	0x3f, r0	; 63
    1276:	cd bf       	out	0x3d, r28	; 61
    1278:	cf 91       	pop	r28
    127a:	df 91       	pop	r29
    127c:	1f 91       	pop	r17
    127e:	0f 91       	pop	r16
    1280:	ff 90       	pop	r15
    1282:	ef 90       	pop	r14
    1284:	08 95       	ret

00001286 <TIMER1_voidSetPWM>:


void TIMER1_voidSetPWM(uint8_t copy_u8DutyCycle) {
    1286:	cf 92       	push	r12
    1288:	df 92       	push	r13
    128a:	ef 92       	push	r14
    128c:	ff 92       	push	r15
    128e:	0f 93       	push	r16
    1290:	1f 93       	push	r17
    1292:	df 93       	push	r29
    1294:	cf 93       	push	r28
    1296:	00 d0       	rcall	.+0      	; 0x1298 <TIMER1_voidSetPWM+0x12>
    1298:	0f 92       	push	r0
    129a:	cd b7       	in	r28, 0x3d	; 61
    129c:	de b7       	in	r29, 0x3e	; 62
    129e:	8b 83       	std	Y+3, r24	; 0x03

		uint16_t Local_u16TopValue = 0;
    12a0:	1a 82       	std	Y+2, r1	; 0x02
    12a2:	19 82       	std	Y+1, r1	; 0x01
			Local_u16TopValue = 0x03FF;  // 10-bit resolution


		#elif(TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)
			// Ensure ICR1 is already set correctly during initialization
			Local_u16TopValue = ICR1;  // ICR1 for Phase and Frequency Correct
    12a4:	e6 e4       	ldi	r30, 0x46	; 70
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	80 81       	ld	r24, Z
    12aa:	91 81       	ldd	r25, Z+1	; 0x01
    12ac:	9a 83       	std	Y+2, r25	; 0x02
    12ae:	89 83       	std	Y+1, r24	; 0x01

		#endif

		OCR1A_REG = (uint16_t)(((uint32_t)copy_u8DutyCycle * Local_u16TopValue) / 100);
    12b0:	0f 2e       	mov	r0, r31
    12b2:	fa e4       	ldi	r31, 0x4A	; 74
    12b4:	cf 2e       	mov	r12, r31
    12b6:	dd 24       	eor	r13, r13
    12b8:	f0 2d       	mov	r31, r0
    12ba:	8b 81       	ldd	r24, Y+3	; 0x03
    12bc:	e8 2e       	mov	r14, r24
    12be:	ff 24       	eor	r15, r15
    12c0:	00 e0       	ldi	r16, 0x00	; 0
    12c2:	10 e0       	ldi	r17, 0x00	; 0
    12c4:	89 81       	ldd	r24, Y+1	; 0x01
    12c6:	9a 81       	ldd	r25, Y+2	; 0x02
    12c8:	9c 01       	movw	r18, r24
    12ca:	40 e0       	ldi	r20, 0x00	; 0
    12cc:	50 e0       	ldi	r21, 0x00	; 0
    12ce:	c8 01       	movw	r24, r16
    12d0:	b7 01       	movw	r22, r14
    12d2:	0e 94 6e 1e 	call	0x3cdc	; 0x3cdc <__mulsi3>
    12d6:	dc 01       	movw	r26, r24
    12d8:	cb 01       	movw	r24, r22
    12da:	24 e6       	ldi	r18, 0x64	; 100
    12dc:	30 e0       	ldi	r19, 0x00	; 0
    12de:	40 e0       	ldi	r20, 0x00	; 0
    12e0:	50 e0       	ldi	r21, 0x00	; 0
    12e2:	bc 01       	movw	r22, r24
    12e4:	cd 01       	movw	r24, r26
    12e6:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <__udivmodsi4>
    12ea:	da 01       	movw	r26, r20
    12ec:	c9 01       	movw	r24, r18
    12ee:	f6 01       	movw	r30, r12
    12f0:	91 83       	std	Z+1, r25	; 0x01
    12f2:	80 83       	st	Z, r24

}
    12f4:	0f 90       	pop	r0
    12f6:	0f 90       	pop	r0
    12f8:	0f 90       	pop	r0
    12fa:	cf 91       	pop	r28
    12fc:	df 91       	pop	r29
    12fe:	1f 91       	pop	r17
    1300:	0f 91       	pop	r16
    1302:	ff 90       	pop	r15
    1304:	ef 90       	pop	r14
    1306:	df 90       	pop	r13
    1308:	cf 90       	pop	r12
    130a:	08 95       	ret

0000130c <TIMER1_voidSetPWM_16bit>:

void TIMER1_voidSetPWM_16bit(uint8_t copy_u8DutyCycle, uint32_t copy_u8Frequency){
    130c:	cf 92       	push	r12
    130e:	df 92       	push	r13
    1310:	ef 92       	push	r14
    1312:	ff 92       	push	r15
    1314:	0f 93       	push	r16
    1316:	1f 93       	push	r17
    1318:	df 93       	push	r29
    131a:	cf 93       	push	r28
    131c:	cd b7       	in	r28, 0x3d	; 61
    131e:	de b7       	in	r29, 0x3e	; 62
    1320:	2b 97       	sbiw	r28, 0x0b	; 11
    1322:	0f b6       	in	r0, 0x3f	; 63
    1324:	f8 94       	cli
    1326:	de bf       	out	0x3e, r29	; 62
    1328:	0f be       	out	0x3f, r0	; 63
    132a:	cd bf       	out	0x3d, r28	; 61
    132c:	8d 83       	std	Y+5, r24	; 0x05
    132e:	4e 83       	std	Y+6, r20	; 0x06
    1330:	5f 83       	std	Y+7, r21	; 0x07
    1332:	68 87       	std	Y+8, r22	; 0x08
    1334:	79 87       	std	Y+9, r23	; 0x09
	uint32_t Local_u32PrescalerValue = 0;
    1336:	19 82       	std	Y+1, r1	; 0x01
    1338:	1a 82       	std	Y+2, r1	; 0x02
    133a:	1b 82       	std	Y+3, r1	; 0x03
    133c:	1c 82       	std	Y+4, r1	; 0x04
	switch (TCCR1B_REG & 0x07) {
    133e:	ee e4       	ldi	r30, 0x4E	; 78
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	80 81       	ld	r24, Z
    1344:	88 2f       	mov	r24, r24
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	9c 01       	movw	r18, r24
    134a:	27 70       	andi	r18, 0x07	; 7
    134c:	30 70       	andi	r19, 0x00	; 0
    134e:	3b 87       	std	Y+11, r19	; 0x0b
    1350:	2a 87       	std	Y+10, r18	; 0x0a
    1352:	8a 85       	ldd	r24, Y+10	; 0x0a
    1354:	9b 85       	ldd	r25, Y+11	; 0x0b
    1356:	83 30       	cpi	r24, 0x03	; 3
    1358:	91 05       	cpc	r25, r1
    135a:	69 f1       	breq	.+90     	; 0x13b6 <TIMER1_voidSetPWM_16bit+0xaa>
    135c:	ea 85       	ldd	r30, Y+10	; 0x0a
    135e:	fb 85       	ldd	r31, Y+11	; 0x0b
    1360:	e4 30       	cpi	r30, 0x04	; 4
    1362:	f1 05       	cpc	r31, r1
    1364:	5c f4       	brge	.+22     	; 0x137c <TIMER1_voidSetPWM_16bit+0x70>
    1366:	2a 85       	ldd	r18, Y+10	; 0x0a
    1368:	3b 85       	ldd	r19, Y+11	; 0x0b
    136a:	21 30       	cpi	r18, 0x01	; 1
    136c:	31 05       	cpc	r19, r1
    136e:	89 f0       	breq	.+34     	; 0x1392 <TIMER1_voidSetPWM_16bit+0x86>
    1370:	8a 85       	ldd	r24, Y+10	; 0x0a
    1372:	9b 85       	ldd	r25, Y+11	; 0x0b
    1374:	82 30       	cpi	r24, 0x02	; 2
    1376:	91 05       	cpc	r25, r1
    1378:	a9 f0       	breq	.+42     	; 0x13a4 <TIMER1_voidSetPWM_16bit+0x98>
    137a:	38 c0       	rjmp	.+112    	; 0x13ec <TIMER1_voidSetPWM_16bit+0xe0>
    137c:	ea 85       	ldd	r30, Y+10	; 0x0a
    137e:	fb 85       	ldd	r31, Y+11	; 0x0b
    1380:	e4 30       	cpi	r30, 0x04	; 4
    1382:	f1 05       	cpc	r31, r1
    1384:	09 f1       	breq	.+66     	; 0x13c8 <TIMER1_voidSetPWM_16bit+0xbc>
    1386:	2a 85       	ldd	r18, Y+10	; 0x0a
    1388:	3b 85       	ldd	r19, Y+11	; 0x0b
    138a:	25 30       	cpi	r18, 0x05	; 5
    138c:	31 05       	cpc	r19, r1
    138e:	29 f1       	breq	.+74     	; 0x13da <TIMER1_voidSetPWM_16bit+0xce>
    1390:	2d c0       	rjmp	.+90     	; 0x13ec <TIMER1_voidSetPWM_16bit+0xe0>
		case 0x01: Local_u32PrescalerValue = 1; break;
    1392:	81 e0       	ldi	r24, 0x01	; 1
    1394:	90 e0       	ldi	r25, 0x00	; 0
    1396:	a0 e0       	ldi	r26, 0x00	; 0
    1398:	b0 e0       	ldi	r27, 0x00	; 0
    139a:	89 83       	std	Y+1, r24	; 0x01
    139c:	9a 83       	std	Y+2, r25	; 0x02
    139e:	ab 83       	std	Y+3, r26	; 0x03
    13a0:	bc 83       	std	Y+4, r27	; 0x04
    13a2:	2c c0       	rjmp	.+88     	; 0x13fc <TIMER1_voidSetPWM_16bit+0xf0>
		case 0x02: Local_u32PrescalerValue = 8; break;
    13a4:	88 e0       	ldi	r24, 0x08	; 8
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	a0 e0       	ldi	r26, 0x00	; 0
    13aa:	b0 e0       	ldi	r27, 0x00	; 0
    13ac:	89 83       	std	Y+1, r24	; 0x01
    13ae:	9a 83       	std	Y+2, r25	; 0x02
    13b0:	ab 83       	std	Y+3, r26	; 0x03
    13b2:	bc 83       	std	Y+4, r27	; 0x04
    13b4:	23 c0       	rjmp	.+70     	; 0x13fc <TIMER1_voidSetPWM_16bit+0xf0>
		case 0x03: Local_u32PrescalerValue = 64; break;
    13b6:	80 e4       	ldi	r24, 0x40	; 64
    13b8:	90 e0       	ldi	r25, 0x00	; 0
    13ba:	a0 e0       	ldi	r26, 0x00	; 0
    13bc:	b0 e0       	ldi	r27, 0x00	; 0
    13be:	89 83       	std	Y+1, r24	; 0x01
    13c0:	9a 83       	std	Y+2, r25	; 0x02
    13c2:	ab 83       	std	Y+3, r26	; 0x03
    13c4:	bc 83       	std	Y+4, r27	; 0x04
    13c6:	1a c0       	rjmp	.+52     	; 0x13fc <TIMER1_voidSetPWM_16bit+0xf0>
		case 0x04: Local_u32PrescalerValue = 256; break;
    13c8:	80 e0       	ldi	r24, 0x00	; 0
    13ca:	91 e0       	ldi	r25, 0x01	; 1
    13cc:	a0 e0       	ldi	r26, 0x00	; 0
    13ce:	b0 e0       	ldi	r27, 0x00	; 0
    13d0:	89 83       	std	Y+1, r24	; 0x01
    13d2:	9a 83       	std	Y+2, r25	; 0x02
    13d4:	ab 83       	std	Y+3, r26	; 0x03
    13d6:	bc 83       	std	Y+4, r27	; 0x04
    13d8:	11 c0       	rjmp	.+34     	; 0x13fc <TIMER1_voidSetPWM_16bit+0xf0>
		case 0x05: Local_u32PrescalerValue = 1024; break;
    13da:	80 e0       	ldi	r24, 0x00	; 0
    13dc:	94 e0       	ldi	r25, 0x04	; 4
    13de:	a0 e0       	ldi	r26, 0x00	; 0
    13e0:	b0 e0       	ldi	r27, 0x00	; 0
    13e2:	89 83       	std	Y+1, r24	; 0x01
    13e4:	9a 83       	std	Y+2, r25	; 0x02
    13e6:	ab 83       	std	Y+3, r26	; 0x03
    13e8:	bc 83       	std	Y+4, r27	; 0x04
    13ea:	08 c0       	rjmp	.+16     	; 0x13fc <TIMER1_voidSetPWM_16bit+0xf0>
		default: Local_u32PrescalerValue = 8; // Default to prescaler 8
    13ec:	88 e0       	ldi	r24, 0x08	; 8
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	a0 e0       	ldi	r26, 0x00	; 0
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	89 83       	std	Y+1, r24	; 0x01
    13f6:	9a 83       	std	Y+2, r25	; 0x02
    13f8:	ab 83       	std	Y+3, r26	; 0x03
    13fa:	bc 83       	std	Y+4, r27	; 0x04
	}

	// Calculate TOP value based on desired frequency for Fast PWM or Phase and Frequency Correct PWM
	ICR1 = (F_CPU / (Local_u32PrescalerValue * copy_u8Frequency)) - 1;
    13fc:	06 e4       	ldi	r16, 0x46	; 70
    13fe:	10 e0       	ldi	r17, 0x00	; 0
    1400:	89 81       	ldd	r24, Y+1	; 0x01
    1402:	9a 81       	ldd	r25, Y+2	; 0x02
    1404:	ab 81       	ldd	r26, Y+3	; 0x03
    1406:	bc 81       	ldd	r27, Y+4	; 0x04
    1408:	2e 81       	ldd	r18, Y+6	; 0x06
    140a:	3f 81       	ldd	r19, Y+7	; 0x07
    140c:	48 85       	ldd	r20, Y+8	; 0x08
    140e:	59 85       	ldd	r21, Y+9	; 0x09
    1410:	bc 01       	movw	r22, r24
    1412:	cd 01       	movw	r24, r26
    1414:	0e 94 6e 1e 	call	0x3cdc	; 0x3cdc <__mulsi3>
    1418:	9b 01       	movw	r18, r22
    141a:	ac 01       	movw	r20, r24
    141c:	80 e4       	ldi	r24, 0x40	; 64
    141e:	92 e4       	ldi	r25, 0x42	; 66
    1420:	af e0       	ldi	r26, 0x0F	; 15
    1422:	b0 e0       	ldi	r27, 0x00	; 0
    1424:	bc 01       	movw	r22, r24
    1426:	cd 01       	movw	r24, r26
    1428:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <__udivmodsi4>
    142c:	da 01       	movw	r26, r20
    142e:	c9 01       	movw	r24, r18
    1430:	01 97       	sbiw	r24, 0x01	; 1
    1432:	f8 01       	movw	r30, r16
    1434:	91 83       	std	Z+1, r25	; 0x01
    1436:	80 83       	st	Z, r24

	// Calculate OCR1A value based on desired duty cycle percentage
	OCR1A_REG = (uint16_t) (((uint32_t)copy_u8DutyCycle * ICR1) / 100);
    1438:	0f 2e       	mov	r0, r31
    143a:	fa e4       	ldi	r31, 0x4A	; 74
    143c:	cf 2e       	mov	r12, r31
    143e:	dd 24       	eor	r13, r13
    1440:	f0 2d       	mov	r31, r0
    1442:	8d 81       	ldd	r24, Y+5	; 0x05
    1444:	e8 2e       	mov	r14, r24
    1446:	ff 24       	eor	r15, r15
    1448:	00 e0       	ldi	r16, 0x00	; 0
    144a:	10 e0       	ldi	r17, 0x00	; 0
    144c:	e6 e4       	ldi	r30, 0x46	; 70
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	80 81       	ld	r24, Z
    1452:	91 81       	ldd	r25, Z+1	; 0x01
    1454:	9c 01       	movw	r18, r24
    1456:	40 e0       	ldi	r20, 0x00	; 0
    1458:	50 e0       	ldi	r21, 0x00	; 0
    145a:	c8 01       	movw	r24, r16
    145c:	b7 01       	movw	r22, r14
    145e:	0e 94 6e 1e 	call	0x3cdc	; 0x3cdc <__mulsi3>
    1462:	dc 01       	movw	r26, r24
    1464:	cb 01       	movw	r24, r22
    1466:	24 e6       	ldi	r18, 0x64	; 100
    1468:	30 e0       	ldi	r19, 0x00	; 0
    146a:	40 e0       	ldi	r20, 0x00	; 0
    146c:	50 e0       	ldi	r21, 0x00	; 0
    146e:	bc 01       	movw	r22, r24
    1470:	cd 01       	movw	r24, r26
    1472:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <__udivmodsi4>
    1476:	da 01       	movw	r26, r20
    1478:	c9 01       	movw	r24, r18
    147a:	f6 01       	movw	r30, r12
    147c:	91 83       	std	Z+1, r25	; 0x01
    147e:	80 83       	st	Z, r24

}
    1480:	2b 96       	adiw	r28, 0x0b	; 11
    1482:	0f b6       	in	r0, 0x3f	; 63
    1484:	f8 94       	cli
    1486:	de bf       	out	0x3e, r29	; 62
    1488:	0f be       	out	0x3f, r0	; 63
    148a:	cd bf       	out	0x3d, r28	; 61
    148c:	cf 91       	pop	r28
    148e:	df 91       	pop	r29
    1490:	1f 91       	pop	r17
    1492:	0f 91       	pop	r16
    1494:	ff 90       	pop	r15
    1496:	ef 90       	pop	r14
    1498:	df 90       	pop	r13
    149a:	cf 90       	pop	r12
    149c:	08 95       	ret

0000149e <TIMER2_voidInit>:

/******************************************************************************************************/


/****************************************** TIMER2 FUNCTIONS ******************************************/
void TIMER2_voidInit(void){
    149e:	df 93       	push	r29
    14a0:	cf 93       	push	r28
    14a2:	cd b7       	in	r28, 0x3d	; 61
    14a4:	de b7       	in	r29, 0x3e	; 62
			#endif

		#endif

	#elif(TIMER2_MODE_SELECT == TIMER_MODE_FastPWM)
		SET_BIT(TCCR2_REG, TCCR2_WGM20);
    14a6:	a5 e4       	ldi	r26, 0x45	; 69
    14a8:	b0 e0       	ldi	r27, 0x00	; 0
    14aa:	e5 e4       	ldi	r30, 0x45	; 69
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	80 81       	ld	r24, Z
    14b0:	80 64       	ori	r24, 0x40	; 64
    14b2:	8c 93       	st	X, r24
		SET_BIT(TCCR2_REG, TCCR2_WGM21);
    14b4:	a5 e4       	ldi	r26, 0x45	; 69
    14b6:	b0 e0       	ldi	r27, 0x00	; 0
    14b8:	e5 e4       	ldi	r30, 0x45	; 69
    14ba:	f0 e0       	ldi	r31, 0x00	; 0
    14bc:	80 81       	ld	r24, Z
    14be:	88 60       	ori	r24, 0x08	; 8
    14c0:	8c 93       	st	X, r24

		#if(TIMER2_FastPwm_Type == TIMER_FastPwmType_Inverted)
			CLR_BIT(TCCR2_REG, TCCR2_COM20);
    14c2:	a5 e4       	ldi	r26, 0x45	; 69
    14c4:	b0 e0       	ldi	r27, 0x00	; 0
    14c6:	e5 e4       	ldi	r30, 0x45	; 69
    14c8:	f0 e0       	ldi	r31, 0x00	; 0
    14ca:	80 81       	ld	r24, Z
    14cc:	8f 7e       	andi	r24, 0xEF	; 239
    14ce:	8c 93       	st	X, r24
			SET_BIT(TCCR2_REG, TCCR2_COM21);
    14d0:	a5 e4       	ldi	r26, 0x45	; 69
    14d2:	b0 e0       	ldi	r27, 0x00	; 0
    14d4:	e5 e4       	ldi	r30, 0x45	; 69
    14d6:	f0 e0       	ldi	r31, 0x00	; 0
    14d8:	80 81       	ld	r24, Z
    14da:	80 62       	ori	r24, 0x20	; 32
    14dc:	8c 93       	st	X, r24
		#elif(TIMER2_FastPwm_Type == TIMER_FastPwmType_NonInverted)
			SET_BIT(TCCR2_REG, TCCR2_COM20);
			SET_BIT(TCCR2_REG, TCCR2_COM21);
		#endif
		DIO_enuSetPinDirection(TIMER_OC2_PORT, TIMER_OC2_PIN, DIO_u8OUTPUT);
    14de:	83 e0       	ldi	r24, 0x03	; 3
    14e0:	67 e0       	ldi	r22, 0x07	; 7
    14e2:	41 e0       	ldi	r20, 0x01	; 1
    14e4:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
		SET_BIT(TCCR2_REG, TCCR2_CS20);
		CLR_BIT(TCCR2_REG, TCCR2_CS21);
		SET_BIT(TCCR2_REG, TCCR2_CS22);

	#elif(TIMER2_CLK_PRE_SELECT == TIMER_PRES_256)
		CLR_BIT(TCCR2_REG, TCCR2_CS20);
    14e8:	a5 e4       	ldi	r26, 0x45	; 69
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	e5 e4       	ldi	r30, 0x45	; 69
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	8e 7f       	andi	r24, 0xFE	; 254
    14f4:	8c 93       	st	X, r24
		SET_BIT(TCCR2_REG, TCCR2_CS21);
    14f6:	a5 e4       	ldi	r26, 0x45	; 69
    14f8:	b0 e0       	ldi	r27, 0x00	; 0
    14fa:	e5 e4       	ldi	r30, 0x45	; 69
    14fc:	f0 e0       	ldi	r31, 0x00	; 0
    14fe:	80 81       	ld	r24, Z
    1500:	82 60       	ori	r24, 0x02	; 2
    1502:	8c 93       	st	X, r24
		SET_BIT(TCCR2_REG, TCCR2_CS22);
    1504:	a5 e4       	ldi	r26, 0x45	; 69
    1506:	b0 e0       	ldi	r27, 0x00	; 0
    1508:	e5 e4       	ldi	r30, 0x45	; 69
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 81       	ld	r24, Z
    150e:	84 60       	ori	r24, 0x04	; 4
    1510:	8c 93       	st	X, r24
	#endif
	/******************************************************************************/


	// Turn Global Interrupt ON
	GIE_enuEnable();
    1512:	0e 94 fc 0e 	call	0x1df8	; 0x1df8 <GIE_enuEnable>


}
    1516:	cf 91       	pop	r28
    1518:	df 91       	pop	r29
    151a:	08 95       	ret

0000151c <TIMER2_voidStart>:

void TIMER2_voidStart(void){
    151c:	df 93       	push	r29
    151e:	cf 93       	push	r28
    1520:	cd b7       	in	r28, 0x3d	; 61
    1522:	de b7       	in	r29, 0x3e	; 62

	#elif(TIMER2_MODE_SELECT == TIMER_MODE_CTC)
		SET_BIT(TIMSK_REG, TIMSK_OCIE2);

	#endif
}
    1524:	cf 91       	pop	r28
    1526:	df 91       	pop	r29
    1528:	08 95       	ret

0000152a <TIMER2_voidStop>:

void TIMER2_voidStop(void){
    152a:	df 93       	push	r29
    152c:	cf 93       	push	r28
    152e:	cd b7       	in	r28, 0x3d	; 61
    1530:	de b7       	in	r29, 0x3e	; 62

	#elif(TIMER2_MODE_SELECT == TIMER_MODE_CTC)
		CLR_BIT(TIMSK_REG, TIMSK_OCIE2);

	#endif
}
    1532:	cf 91       	pop	r28
    1534:	df 91       	pop	r29
    1536:	08 95       	ret

00001538 <TIMER2_voidScheduleTask>:

uint8_t TIMER2_voidScheduleTask( void (*TaskCallback)(void), float64 copy_f64RequiredTime_inSeconds){
    1538:	ef 92       	push	r14
    153a:	ff 92       	push	r15
    153c:	0f 93       	push	r16
    153e:	1f 93       	push	r17
    1540:	df 93       	push	r29
    1542:	cf 93       	push	r28
    1544:	cd b7       	in	r28, 0x3d	; 61
    1546:	de b7       	in	r29, 0x3e	; 62
    1548:	60 97       	sbiw	r28, 0x10	; 16
    154a:	0f b6       	in	r0, 0x3f	; 63
    154c:	f8 94       	cli
    154e:	de bf       	out	0x3e, r29	; 62
    1550:	0f be       	out	0x3f, r0	; 63
    1552:	cd bf       	out	0x3d, r28	; 61
    1554:	9a 87       	std	Y+10, r25	; 0x0a
    1556:	89 87       	std	Y+9, r24	; 0x09
    1558:	4b 87       	std	Y+11, r20	; 0x0b
    155a:	5c 87       	std	Y+12, r21	; 0x0c
    155c:	6d 87       	std	Y+13, r22	; 0x0d
    155e:	7e 87       	std	Y+14, r23	; 0x0e

	uint32_t Local_u32PrescalerValue = 0;
    1560:	1d 82       	std	Y+5, r1	; 0x05
    1562:	1e 82       	std	Y+6, r1	; 0x06
    1564:	1f 82       	std	Y+7, r1	; 0x07
    1566:	18 86       	std	Y+8, r1	; 0x08

	switch(TCCR2 & 0x07){
    1568:	e5 e4       	ldi	r30, 0x45	; 69
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 81       	ld	r24, Z
    156e:	88 2f       	mov	r24, r24
    1570:	90 e0       	ldi	r25, 0x00	; 0
    1572:	9c 01       	movw	r18, r24
    1574:	27 70       	andi	r18, 0x07	; 7
    1576:	30 70       	andi	r19, 0x00	; 0
    1578:	38 8b       	std	Y+16, r19	; 0x10
    157a:	2f 87       	std	Y+15, r18	; 0x0f
    157c:	8f 85       	ldd	r24, Y+15	; 0x0f
    157e:	98 89       	ldd	r25, Y+16	; 0x10
    1580:	83 30       	cpi	r24, 0x03	; 3
    1582:	91 05       	cpc	r25, r1
    1584:	69 f1       	breq	.+90     	; 0x15e0 <TIMER2_voidScheduleTask+0xa8>
    1586:	2f 85       	ldd	r18, Y+15	; 0x0f
    1588:	38 89       	ldd	r19, Y+16	; 0x10
    158a:	24 30       	cpi	r18, 0x04	; 4
    158c:	31 05       	cpc	r19, r1
    158e:	5c f4       	brge	.+22     	; 0x15a6 <TIMER2_voidScheduleTask+0x6e>
    1590:	8f 85       	ldd	r24, Y+15	; 0x0f
    1592:	98 89       	ldd	r25, Y+16	; 0x10
    1594:	81 30       	cpi	r24, 0x01	; 1
    1596:	91 05       	cpc	r25, r1
    1598:	89 f0       	breq	.+34     	; 0x15bc <TIMER2_voidScheduleTask+0x84>
    159a:	2f 85       	ldd	r18, Y+15	; 0x0f
    159c:	38 89       	ldd	r19, Y+16	; 0x10
    159e:	22 30       	cpi	r18, 0x02	; 2
    15a0:	31 05       	cpc	r19, r1
    15a2:	a9 f0       	breq	.+42     	; 0x15ce <TIMER2_voidScheduleTask+0x96>
    15a4:	37 c0       	rjmp	.+110    	; 0x1614 <TIMER2_voidScheduleTask+0xdc>
    15a6:	8f 85       	ldd	r24, Y+15	; 0x0f
    15a8:	98 89       	ldd	r25, Y+16	; 0x10
    15aa:	84 30       	cpi	r24, 0x04	; 4
    15ac:	91 05       	cpc	r25, r1
    15ae:	09 f1       	breq	.+66     	; 0x15f2 <TIMER2_voidScheduleTask+0xba>
    15b0:	2f 85       	ldd	r18, Y+15	; 0x0f
    15b2:	38 89       	ldd	r19, Y+16	; 0x10
    15b4:	25 30       	cpi	r18, 0x05	; 5
    15b6:	31 05       	cpc	r19, r1
    15b8:	29 f1       	breq	.+74     	; 0x1604 <TIMER2_voidScheduleTask+0xcc>
    15ba:	2c c0       	rjmp	.+88     	; 0x1614 <TIMER2_voidScheduleTask+0xdc>
		case 0x01: Local_u32PrescalerValue = 1; break;
    15bc:	81 e0       	ldi	r24, 0x01	; 1
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	a0 e0       	ldi	r26, 0x00	; 0
    15c2:	b0 e0       	ldi	r27, 0x00	; 0
    15c4:	8d 83       	std	Y+5, r24	; 0x05
    15c6:	9e 83       	std	Y+6, r25	; 0x06
    15c8:	af 83       	std	Y+7, r26	; 0x07
    15ca:	b8 87       	std	Y+8, r27	; 0x08
    15cc:	23 c0       	rjmp	.+70     	; 0x1614 <TIMER2_voidScheduleTask+0xdc>
		case 0x02: Local_u32PrescalerValue = 8; break;
    15ce:	88 e0       	ldi	r24, 0x08	; 8
    15d0:	90 e0       	ldi	r25, 0x00	; 0
    15d2:	a0 e0       	ldi	r26, 0x00	; 0
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	8d 83       	std	Y+5, r24	; 0x05
    15d8:	9e 83       	std	Y+6, r25	; 0x06
    15da:	af 83       	std	Y+7, r26	; 0x07
    15dc:	b8 87       	std	Y+8, r27	; 0x08
    15de:	1a c0       	rjmp	.+52     	; 0x1614 <TIMER2_voidScheduleTask+0xdc>
		case 0x03: Local_u32PrescalerValue = 64; break;
    15e0:	80 e4       	ldi	r24, 0x40	; 64
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	a0 e0       	ldi	r26, 0x00	; 0
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	8d 83       	std	Y+5, r24	; 0x05
    15ea:	9e 83       	std	Y+6, r25	; 0x06
    15ec:	af 83       	std	Y+7, r26	; 0x07
    15ee:	b8 87       	std	Y+8, r27	; 0x08
    15f0:	11 c0       	rjmp	.+34     	; 0x1614 <TIMER2_voidScheduleTask+0xdc>
		case 0x04: Local_u32PrescalerValue = 256; break;
    15f2:	80 e0       	ldi	r24, 0x00	; 0
    15f4:	91 e0       	ldi	r25, 0x01	; 1
    15f6:	a0 e0       	ldi	r26, 0x00	; 0
    15f8:	b0 e0       	ldi	r27, 0x00	; 0
    15fa:	8d 83       	std	Y+5, r24	; 0x05
    15fc:	9e 83       	std	Y+6, r25	; 0x06
    15fe:	af 83       	std	Y+7, r26	; 0x07
    1600:	b8 87       	std	Y+8, r27	; 0x08
    1602:	08 c0       	rjmp	.+16     	; 0x1614 <TIMER2_voidScheduleTask+0xdc>
		case 0x05: Local_u32PrescalerValue = 1024; break;
    1604:	80 e0       	ldi	r24, 0x00	; 0
    1606:	94 e0       	ldi	r25, 0x04	; 4
    1608:	a0 e0       	ldi	r26, 0x00	; 0
    160a:	b0 e0       	ldi	r27, 0x00	; 0
    160c:	8d 83       	std	Y+5, r24	; 0x05
    160e:	9e 83       	std	Y+6, r25	; 0x06
    1610:	af 83       	std	Y+7, r26	; 0x07
    1612:	b8 87       	std	Y+8, r27	; 0x08
	}

	float64 Local_f64Totalticks = (copy_f64RequiredTime_inSeconds * F_CPU)/Local_u32PrescalerValue;
    1614:	6b 85       	ldd	r22, Y+11	; 0x0b
    1616:	7c 85       	ldd	r23, Y+12	; 0x0c
    1618:	8d 85       	ldd	r24, Y+13	; 0x0d
    161a:	9e 85       	ldd	r25, Y+14	; 0x0e
    161c:	20 e0       	ldi	r18, 0x00	; 0
    161e:	34 e2       	ldi	r19, 0x24	; 36
    1620:	44 e7       	ldi	r20, 0x74	; 116
    1622:	59 e4       	ldi	r21, 0x49	; 73
    1624:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1628:	dc 01       	movw	r26, r24
    162a:	cb 01       	movw	r24, r22
    162c:	7c 01       	movw	r14, r24
    162e:	8d 01       	movw	r16, r26
    1630:	6d 81       	ldd	r22, Y+5	; 0x05
    1632:	7e 81       	ldd	r23, Y+6	; 0x06
    1634:	8f 81       	ldd	r24, Y+7	; 0x07
    1636:	98 85       	ldd	r25, Y+8	; 0x08
    1638:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    163c:	9b 01       	movw	r18, r22
    163e:	ac 01       	movw	r20, r24
    1640:	c8 01       	movw	r24, r16
    1642:	b7 01       	movw	r22, r14
    1644:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1648:	dc 01       	movw	r26, r24
    164a:	cb 01       	movw	r24, r22
    164c:	89 83       	std	Y+1, r24	; 0x01
    164e:	9a 83       	std	Y+2, r25	; 0x02
    1650:	ab 83       	std	Y+3, r26	; 0x03
    1652:	bc 83       	std	Y+4, r27	; 0x04
		}

	#endif


		TIMERS_ISR_Functions[2] = TaskCallback;
    1654:	89 85       	ldd	r24, Y+9	; 0x09
    1656:	9a 85       	ldd	r25, Y+10	; 0x0a
    1658:	90 93 db 01 	sts	0x01DB, r25
    165c:	80 93 da 01 	sts	0x01DA, r24
		TIMER2_voidStart();
    1660:	0e 94 8e 0a 	call	0x151c	; 0x151c <TIMER2_voidStart>
	return 0;
    1664:	80 e0       	ldi	r24, 0x00	; 0

}
    1666:	60 96       	adiw	r28, 0x10	; 16
    1668:	0f b6       	in	r0, 0x3f	; 63
    166a:	f8 94       	cli
    166c:	de bf       	out	0x3e, r29	; 62
    166e:	0f be       	out	0x3f, r0	; 63
    1670:	cd bf       	out	0x3d, r28	; 61
    1672:	cf 91       	pop	r28
    1674:	df 91       	pop	r29
    1676:	1f 91       	pop	r17
    1678:	0f 91       	pop	r16
    167a:	ff 90       	pop	r15
    167c:	ef 90       	pop	r14
    167e:	08 95       	ret

00001680 <TIMER2_voidSetPWM>:


void  TIMER2_voidSetPWM(uint8_t copy_u8DutyCycle){
    1680:	df 93       	push	r29
    1682:	cf 93       	push	r28
    1684:	0f 92       	push	r0
    1686:	cd b7       	in	r28, 0x3d	; 61
    1688:	de b7       	in	r29, 0x3e	; 62
    168a:	89 83       	std	Y+1, r24	; 0x01
	 *
	 * Avr32 does has floating point operation
	 * **/


	OCR2_REG = (uint8_t)(((uint16_t)copy_u8DutyCycle * 256) / 100);
    168c:	e3 e4       	ldi	r30, 0x43	; 67
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	89 81       	ldd	r24, Y+1	; 0x01
    1692:	88 2f       	mov	r24, r24
    1694:	90 e0       	ldi	r25, 0x00	; 0
    1696:	98 2f       	mov	r25, r24
    1698:	88 27       	eor	r24, r24
    169a:	24 e6       	ldi	r18, 0x64	; 100
    169c:	30 e0       	ldi	r19, 0x00	; 0
    169e:	b9 01       	movw	r22, r18
    16a0:	0e 94 8d 1e 	call	0x3d1a	; 0x3d1a <__udivmodhi4>
    16a4:	cb 01       	movw	r24, r22
    16a6:	80 83       	st	Z, r24
}
    16a8:	0f 90       	pop	r0
    16aa:	cf 91       	pop	r28
    16ac:	df 91       	pop	r29
    16ae:	08 95       	ret

000016b0 <TIMER_voidWDTSleep>:
/*******************************************************************************************************/



/****************************************** WATCH DOG TIMER INTERFACE ******************************************/
void TIMER_voidWDTSleep(uint8_t copy_u8WdtPeriod){
    16b0:	df 93       	push	r29
    16b2:	cf 93       	push	r28
    16b4:	0f 92       	push	r0
    16b6:	cd b7       	in	r28, 0x3d	; 61
    16b8:	de b7       	in	r29, 0x3e	; 62
    16ba:	89 83       	std	Y+1, r24	; 0x01
    // Reset watchdog timer using macro
    WDT_voidRestart();
    16bc:	a8 95       	wdr

    // Start timed sequence
    WDTCSR_REG |= (1 << WDTCSR_WDCE) | (1 << WDTCSR_WDE);
    16be:	a1 e4       	ldi	r26, 0x41	; 65
    16c0:	b0 e0       	ldi	r27, 0x00	; 0
    16c2:	e1 e4       	ldi	r30, 0x41	; 65
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	80 81       	ld	r24, Z
    16c8:	88 61       	ori	r24, 0x18	; 24
    16ca:	8c 93       	st	X, r24

    // Set watchdog timer prescaler and enable watchdog timer
    WDTCSR_REG = (1 << WDTCSR_WDE) | copy_u8WdtPeriod;
    16cc:	e1 e4       	ldi	r30, 0x41	; 65
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	89 81       	ldd	r24, Y+1	; 0x01
    16d2:	88 60       	ori	r24, 0x08	; 8
    16d4:	80 83       	st	Z, r24

}
    16d6:	0f 90       	pop	r0
    16d8:	cf 91       	pop	r28
    16da:	df 91       	pop	r29
    16dc:	08 95       	ret

000016de <TIMER_voidWDTEnable>:

void TIMER_voidWDTEnable (void){
    16de:	df 93       	push	r29
    16e0:	cf 93       	push	r28
    16e2:	cd b7       	in	r28, 0x3d	; 61
    16e4:	de b7       	in	r29, 0x3e	; 62
    // Reset watchdog timer using macro
    WDT_voidRestart();
    16e6:	a8 95       	wdr

    // Start timed sequence
    WDTCSR_REG |= (1 << WDTCSR_WDCE) | (1 << WDTCSR_WDE);
    16e8:	a1 e4       	ldi	r26, 0x41	; 65
    16ea:	b0 e0       	ldi	r27, 0x00	; 0
    16ec:	e1 e4       	ldi	r30, 0x41	; 65
    16ee:	f0 e0       	ldi	r31, 0x00	; 0
    16f0:	80 81       	ld	r24, Z
    16f2:	88 61       	ori	r24, 0x18	; 24
    16f4:	8c 93       	st	X, r24

    // Enable watchdog timer with the previously set period
    SET_BIT(WDTCSR_REG, WDTCSR_WDE);
    16f6:	a1 e4       	ldi	r26, 0x41	; 65
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	e1 e4       	ldi	r30, 0x41	; 65
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	88 60       	ori	r24, 0x08	; 8
    1702:	8c 93       	st	X, r24

}
    1704:	cf 91       	pop	r28
    1706:	df 91       	pop	r29
    1708:	08 95       	ret

0000170a <TIMER_voidWDTDisable>:


void TIMER_voidWDTDisable(void) {
    170a:	df 93       	push	r29
    170c:	cf 93       	push	r28
    170e:	cd b7       	in	r28, 0x3d	; 61
    1710:	de b7       	in	r29, 0x3e	; 62
    // Reset watchdog timer using macro
    WDT_voidRestart();
    1712:	a8 95       	wdr

    // Start timed sequence
    WDTCSR_REG |= (1 << WDTCSR_WDCE) | (1 << WDTCSR_WDE);
    1714:	a1 e4       	ldi	r26, 0x41	; 65
    1716:	b0 e0       	ldi	r27, 0x00	; 0
    1718:	e1 e4       	ldi	r30, 0x41	; 65
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	80 81       	ld	r24, Z
    171e:	88 61       	ori	r24, 0x18	; 24
    1720:	8c 93       	st	X, r24

    // Disable watchdog timer
    WDTCSR_REG = 0x00;
    1722:	e1 e4       	ldi	r30, 0x41	; 65
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	10 82       	st	Z, r1
}
    1728:	cf 91       	pop	r28
    172a:	df 91       	pop	r29
    172c:	08 95       	ret

0000172e <__vector_11>:





ISR(TIMER0_OVF_vect){
    172e:	1f 92       	push	r1
    1730:	0f 92       	push	r0
    1732:	0f b6       	in	r0, 0x3f	; 63
    1734:	0f 92       	push	r0
    1736:	11 24       	eor	r1, r1
    1738:	2f 93       	push	r18
    173a:	3f 93       	push	r19
    173c:	4f 93       	push	r20
    173e:	5f 93       	push	r21
    1740:	6f 93       	push	r22
    1742:	7f 93       	push	r23
    1744:	8f 93       	push	r24
    1746:	9f 93       	push	r25
    1748:	af 93       	push	r26
    174a:	bf 93       	push	r27
    174c:	ef 93       	push	r30
    174e:	ff 93       	push	r31
    1750:	df 93       	push	r29
    1752:	cf 93       	push	r28
    1754:	cd b7       	in	r28, 0x3d	; 61
    1756:	de b7       	in	r29, 0x3e	; 62

	TIMER0_CURRENT_NTICKS++;
    1758:	80 91 ca 01 	lds	r24, 0x01CA
    175c:	90 91 cb 01 	lds	r25, 0x01CB
    1760:	a0 91 cc 01 	lds	r26, 0x01CC
    1764:	b0 91 cd 01 	lds	r27, 0x01CD
    1768:	01 96       	adiw	r24, 0x01	; 1
    176a:	a1 1d       	adc	r26, r1
    176c:	b1 1d       	adc	r27, r1
    176e:	80 93 ca 01 	sts	0x01CA, r24
    1772:	90 93 cb 01 	sts	0x01CB, r25
    1776:	a0 93 cc 01 	sts	0x01CC, r26
    177a:	b0 93 cd 01 	sts	0x01CD, r27

	if(TIMER0_CURRENT_NTICKS >= TIMER0_TARGET_NTICKS){
    177e:	20 91 ca 01 	lds	r18, 0x01CA
    1782:	30 91 cb 01 	lds	r19, 0x01CB
    1786:	40 91 cc 01 	lds	r20, 0x01CC
    178a:	50 91 cd 01 	lds	r21, 0x01CD
    178e:	80 91 dc 01 	lds	r24, 0x01DC
    1792:	90 91 dd 01 	lds	r25, 0x01DD
    1796:	a0 91 de 01 	lds	r26, 0x01DE
    179a:	b0 91 df 01 	lds	r27, 0x01DF
    179e:	28 17       	cp	r18, r24
    17a0:	39 07       	cpc	r19, r25
    17a2:	4a 07       	cpc	r20, r26
    17a4:	5b 07       	cpc	r21, r27
    17a6:	68 f0       	brcs	.+26     	; 0x17c2 <__vector_11+0x94>
		TIMER0_CURRENT_NTICKS = 0;
    17a8:	10 92 ca 01 	sts	0x01CA, r1
    17ac:	10 92 cb 01 	sts	0x01CB, r1
    17b0:	10 92 cc 01 	sts	0x01CC, r1
    17b4:	10 92 cd 01 	sts	0x01CD, r1
		TIMERS_ISR_Functions[0]();
    17b8:	e0 91 d6 01 	lds	r30, 0x01D6
    17bc:	f0 91 d7 01 	lds	r31, 0x01D7
    17c0:	09 95       	icall
	}


	//here we can specify whether we want to stop timer0 or keep repeat or anything
}
    17c2:	cf 91       	pop	r28
    17c4:	df 91       	pop	r29
    17c6:	ff 91       	pop	r31
    17c8:	ef 91       	pop	r30
    17ca:	bf 91       	pop	r27
    17cc:	af 91       	pop	r26
    17ce:	9f 91       	pop	r25
    17d0:	8f 91       	pop	r24
    17d2:	7f 91       	pop	r23
    17d4:	6f 91       	pop	r22
    17d6:	5f 91       	pop	r21
    17d8:	4f 91       	pop	r20
    17da:	3f 91       	pop	r19
    17dc:	2f 91       	pop	r18
    17de:	0f 90       	pop	r0
    17e0:	0f be       	out	0x3f, r0	; 63
    17e2:	0f 90       	pop	r0
    17e4:	1f 90       	pop	r1
    17e6:	18 95       	reti

000017e8 <__vector_10>:

ISR(TIMER0_COMP_vect){
    17e8:	1f 92       	push	r1
    17ea:	0f 92       	push	r0
    17ec:	0f b6       	in	r0, 0x3f	; 63
    17ee:	0f 92       	push	r0
    17f0:	11 24       	eor	r1, r1
    17f2:	2f 93       	push	r18
    17f4:	3f 93       	push	r19
    17f6:	4f 93       	push	r20
    17f8:	5f 93       	push	r21
    17fa:	6f 93       	push	r22
    17fc:	7f 93       	push	r23
    17fe:	8f 93       	push	r24
    1800:	9f 93       	push	r25
    1802:	af 93       	push	r26
    1804:	bf 93       	push	r27
    1806:	ef 93       	push	r30
    1808:	ff 93       	push	r31
    180a:	df 93       	push	r29
    180c:	cf 93       	push	r28
    180e:	cd b7       	in	r28, 0x3d	; 61
    1810:	de b7       	in	r29, 0x3e	; 62

	TIMER0_CURRENT_NTICKS++;
    1812:	80 91 ca 01 	lds	r24, 0x01CA
    1816:	90 91 cb 01 	lds	r25, 0x01CB
    181a:	a0 91 cc 01 	lds	r26, 0x01CC
    181e:	b0 91 cd 01 	lds	r27, 0x01CD
    1822:	01 96       	adiw	r24, 0x01	; 1
    1824:	a1 1d       	adc	r26, r1
    1826:	b1 1d       	adc	r27, r1
    1828:	80 93 ca 01 	sts	0x01CA, r24
    182c:	90 93 cb 01 	sts	0x01CB, r25
    1830:	a0 93 cc 01 	sts	0x01CC, r26
    1834:	b0 93 cd 01 	sts	0x01CD, r27

	if(TIMER0_CURRENT_NTICKS >= TIMER0_TARGET_NTICKS){
    1838:	20 91 ca 01 	lds	r18, 0x01CA
    183c:	30 91 cb 01 	lds	r19, 0x01CB
    1840:	40 91 cc 01 	lds	r20, 0x01CC
    1844:	50 91 cd 01 	lds	r21, 0x01CD
    1848:	80 91 dc 01 	lds	r24, 0x01DC
    184c:	90 91 dd 01 	lds	r25, 0x01DD
    1850:	a0 91 de 01 	lds	r26, 0x01DE
    1854:	b0 91 df 01 	lds	r27, 0x01DF
    1858:	28 17       	cp	r18, r24
    185a:	39 07       	cpc	r19, r25
    185c:	4a 07       	cpc	r20, r26
    185e:	5b 07       	cpc	r21, r27
    1860:	68 f0       	brcs	.+26     	; 0x187c <__vector_10+0x94>
		TIMER0_CURRENT_NTICKS = 0;
    1862:	10 92 ca 01 	sts	0x01CA, r1
    1866:	10 92 cb 01 	sts	0x01CB, r1
    186a:	10 92 cc 01 	sts	0x01CC, r1
    186e:	10 92 cd 01 	sts	0x01CD, r1
		TIMERS_ISR_Functions[0]();
    1872:	e0 91 d6 01 	lds	r30, 0x01D6
    1876:	f0 91 d7 01 	lds	r31, 0x01D7
    187a:	09 95       	icall
	}


	//here we can specify whether we want to stop timer0 or keep repeat or anything
}
    187c:	cf 91       	pop	r28
    187e:	df 91       	pop	r29
    1880:	ff 91       	pop	r31
    1882:	ef 91       	pop	r30
    1884:	bf 91       	pop	r27
    1886:	af 91       	pop	r26
    1888:	9f 91       	pop	r25
    188a:	8f 91       	pop	r24
    188c:	7f 91       	pop	r23
    188e:	6f 91       	pop	r22
    1890:	5f 91       	pop	r21
    1892:	4f 91       	pop	r20
    1894:	3f 91       	pop	r19
    1896:	2f 91       	pop	r18
    1898:	0f 90       	pop	r0
    189a:	0f be       	out	0x3f, r0	; 63
    189c:	0f 90       	pop	r0
    189e:	1f 90       	pop	r1
    18a0:	18 95       	reti

000018a2 <__vector_9>:

ISR(TIMER1_OVF_vect){
    18a2:	1f 92       	push	r1
    18a4:	0f 92       	push	r0
    18a6:	0f b6       	in	r0, 0x3f	; 63
    18a8:	0f 92       	push	r0
    18aa:	11 24       	eor	r1, r1
    18ac:	2f 93       	push	r18
    18ae:	3f 93       	push	r19
    18b0:	4f 93       	push	r20
    18b2:	5f 93       	push	r21
    18b4:	6f 93       	push	r22
    18b6:	7f 93       	push	r23
    18b8:	8f 93       	push	r24
    18ba:	9f 93       	push	r25
    18bc:	af 93       	push	r26
    18be:	bf 93       	push	r27
    18c0:	ef 93       	push	r30
    18c2:	ff 93       	push	r31
    18c4:	df 93       	push	r29
    18c6:	cf 93       	push	r28
    18c8:	cd b7       	in	r28, 0x3d	; 61
    18ca:	de b7       	in	r29, 0x3e	; 62

	TIMER1_CURRENT_NTICKS++;
    18cc:	80 91 ce 01 	lds	r24, 0x01CE
    18d0:	90 91 cf 01 	lds	r25, 0x01CF
    18d4:	a0 91 d0 01 	lds	r26, 0x01D0
    18d8:	b0 91 d1 01 	lds	r27, 0x01D1
    18dc:	01 96       	adiw	r24, 0x01	; 1
    18de:	a1 1d       	adc	r26, r1
    18e0:	b1 1d       	adc	r27, r1
    18e2:	80 93 ce 01 	sts	0x01CE, r24
    18e6:	90 93 cf 01 	sts	0x01CF, r25
    18ea:	a0 93 d0 01 	sts	0x01D0, r26
    18ee:	b0 93 d1 01 	sts	0x01D1, r27

	if(TIMER1_CURRENT_NTICKS >= TIMER1_TARGET_NTICKS){
    18f2:	20 91 ce 01 	lds	r18, 0x01CE
    18f6:	30 91 cf 01 	lds	r19, 0x01CF
    18fa:	40 91 d0 01 	lds	r20, 0x01D0
    18fe:	50 91 d1 01 	lds	r21, 0x01D1
    1902:	80 91 e0 01 	lds	r24, 0x01E0
    1906:	90 91 e1 01 	lds	r25, 0x01E1
    190a:	a0 91 e2 01 	lds	r26, 0x01E2
    190e:	b0 91 e3 01 	lds	r27, 0x01E3
    1912:	28 17       	cp	r18, r24
    1914:	39 07       	cpc	r19, r25
    1916:	4a 07       	cpc	r20, r26
    1918:	5b 07       	cpc	r21, r27
    191a:	68 f0       	brcs	.+26     	; 0x1936 <__vector_9+0x94>
		TIMER1_CURRENT_NTICKS = 0;
    191c:	10 92 ce 01 	sts	0x01CE, r1
    1920:	10 92 cf 01 	sts	0x01CF, r1
    1924:	10 92 d0 01 	sts	0x01D0, r1
    1928:	10 92 d1 01 	sts	0x01D1, r1
		TIMERS_ISR_Functions[1]();
    192c:	e0 91 d8 01 	lds	r30, 0x01D8
    1930:	f0 91 d9 01 	lds	r31, 0x01D9
    1934:	09 95       	icall
	}


	//here we can specify whether we want to stop timer0 or keep repeat or anything
}
    1936:	cf 91       	pop	r28
    1938:	df 91       	pop	r29
    193a:	ff 91       	pop	r31
    193c:	ef 91       	pop	r30
    193e:	bf 91       	pop	r27
    1940:	af 91       	pop	r26
    1942:	9f 91       	pop	r25
    1944:	8f 91       	pop	r24
    1946:	7f 91       	pop	r23
    1948:	6f 91       	pop	r22
    194a:	5f 91       	pop	r21
    194c:	4f 91       	pop	r20
    194e:	3f 91       	pop	r19
    1950:	2f 91       	pop	r18
    1952:	0f 90       	pop	r0
    1954:	0f be       	out	0x3f, r0	; 63
    1956:	0f 90       	pop	r0
    1958:	1f 90       	pop	r1
    195a:	18 95       	reti

0000195c <__vector_7>:

ISR(TIMER1_COMPA_vect){
    195c:	1f 92       	push	r1
    195e:	0f 92       	push	r0
    1960:	0f b6       	in	r0, 0x3f	; 63
    1962:	0f 92       	push	r0
    1964:	11 24       	eor	r1, r1
    1966:	2f 93       	push	r18
    1968:	3f 93       	push	r19
    196a:	4f 93       	push	r20
    196c:	5f 93       	push	r21
    196e:	6f 93       	push	r22
    1970:	7f 93       	push	r23
    1972:	8f 93       	push	r24
    1974:	9f 93       	push	r25
    1976:	af 93       	push	r26
    1978:	bf 93       	push	r27
    197a:	ef 93       	push	r30
    197c:	ff 93       	push	r31
    197e:	df 93       	push	r29
    1980:	cf 93       	push	r28
    1982:	cd b7       	in	r28, 0x3d	; 61
    1984:	de b7       	in	r29, 0x3e	; 62

	TIMER1_CURRENT_NTICKS++;
    1986:	80 91 ce 01 	lds	r24, 0x01CE
    198a:	90 91 cf 01 	lds	r25, 0x01CF
    198e:	a0 91 d0 01 	lds	r26, 0x01D0
    1992:	b0 91 d1 01 	lds	r27, 0x01D1
    1996:	01 96       	adiw	r24, 0x01	; 1
    1998:	a1 1d       	adc	r26, r1
    199a:	b1 1d       	adc	r27, r1
    199c:	80 93 ce 01 	sts	0x01CE, r24
    19a0:	90 93 cf 01 	sts	0x01CF, r25
    19a4:	a0 93 d0 01 	sts	0x01D0, r26
    19a8:	b0 93 d1 01 	sts	0x01D1, r27

	if(TIMER1_CURRENT_NTICKS >= TIMER1_TARGET_NTICKS){
    19ac:	20 91 ce 01 	lds	r18, 0x01CE
    19b0:	30 91 cf 01 	lds	r19, 0x01CF
    19b4:	40 91 d0 01 	lds	r20, 0x01D0
    19b8:	50 91 d1 01 	lds	r21, 0x01D1
    19bc:	80 91 e0 01 	lds	r24, 0x01E0
    19c0:	90 91 e1 01 	lds	r25, 0x01E1
    19c4:	a0 91 e2 01 	lds	r26, 0x01E2
    19c8:	b0 91 e3 01 	lds	r27, 0x01E3
    19cc:	28 17       	cp	r18, r24
    19ce:	39 07       	cpc	r19, r25
    19d0:	4a 07       	cpc	r20, r26
    19d2:	5b 07       	cpc	r21, r27
    19d4:	68 f0       	brcs	.+26     	; 0x19f0 <__vector_7+0x94>
		TIMER1_CURRENT_NTICKS = 0;
    19d6:	10 92 ce 01 	sts	0x01CE, r1
    19da:	10 92 cf 01 	sts	0x01CF, r1
    19de:	10 92 d0 01 	sts	0x01D0, r1
    19e2:	10 92 d1 01 	sts	0x01D1, r1
		TIMERS_ISR_Functions[1]();
    19e6:	e0 91 d8 01 	lds	r30, 0x01D8
    19ea:	f0 91 d9 01 	lds	r31, 0x01D9
    19ee:	09 95       	icall
	}


	//here we can specify whether we want to stop timer0 or keep repeat or anything
}
    19f0:	cf 91       	pop	r28
    19f2:	df 91       	pop	r29
    19f4:	ff 91       	pop	r31
    19f6:	ef 91       	pop	r30
    19f8:	bf 91       	pop	r27
    19fa:	af 91       	pop	r26
    19fc:	9f 91       	pop	r25
    19fe:	8f 91       	pop	r24
    1a00:	7f 91       	pop	r23
    1a02:	6f 91       	pop	r22
    1a04:	5f 91       	pop	r21
    1a06:	4f 91       	pop	r20
    1a08:	3f 91       	pop	r19
    1a0a:	2f 91       	pop	r18
    1a0c:	0f 90       	pop	r0
    1a0e:	0f be       	out	0x3f, r0	; 63
    1a10:	0f 90       	pop	r0
    1a12:	1f 90       	pop	r1
    1a14:	18 95       	reti

00001a16 <__vector_5>:


ISR(TIMER2_OVF_vect){
    1a16:	1f 92       	push	r1
    1a18:	0f 92       	push	r0
    1a1a:	0f b6       	in	r0, 0x3f	; 63
    1a1c:	0f 92       	push	r0
    1a1e:	11 24       	eor	r1, r1
    1a20:	2f 93       	push	r18
    1a22:	3f 93       	push	r19
    1a24:	4f 93       	push	r20
    1a26:	5f 93       	push	r21
    1a28:	6f 93       	push	r22
    1a2a:	7f 93       	push	r23
    1a2c:	8f 93       	push	r24
    1a2e:	9f 93       	push	r25
    1a30:	af 93       	push	r26
    1a32:	bf 93       	push	r27
    1a34:	ef 93       	push	r30
    1a36:	ff 93       	push	r31
    1a38:	df 93       	push	r29
    1a3a:	cf 93       	push	r28
    1a3c:	cd b7       	in	r28, 0x3d	; 61
    1a3e:	de b7       	in	r29, 0x3e	; 62

	TIMER2_CURRENT_NTICKS++;
    1a40:	80 91 d2 01 	lds	r24, 0x01D2
    1a44:	90 91 d3 01 	lds	r25, 0x01D3
    1a48:	a0 91 d4 01 	lds	r26, 0x01D4
    1a4c:	b0 91 d5 01 	lds	r27, 0x01D5
    1a50:	01 96       	adiw	r24, 0x01	; 1
    1a52:	a1 1d       	adc	r26, r1
    1a54:	b1 1d       	adc	r27, r1
    1a56:	80 93 d2 01 	sts	0x01D2, r24
    1a5a:	90 93 d3 01 	sts	0x01D3, r25
    1a5e:	a0 93 d4 01 	sts	0x01D4, r26
    1a62:	b0 93 d5 01 	sts	0x01D5, r27

	if(TIMER2_CURRENT_NTICKS >= TIMER2_TARGET_NTICKS){
    1a66:	20 91 d2 01 	lds	r18, 0x01D2
    1a6a:	30 91 d3 01 	lds	r19, 0x01D3
    1a6e:	40 91 d4 01 	lds	r20, 0x01D4
    1a72:	50 91 d5 01 	lds	r21, 0x01D5
    1a76:	80 91 e4 01 	lds	r24, 0x01E4
    1a7a:	90 91 e5 01 	lds	r25, 0x01E5
    1a7e:	a0 91 e6 01 	lds	r26, 0x01E6
    1a82:	b0 91 e7 01 	lds	r27, 0x01E7
    1a86:	28 17       	cp	r18, r24
    1a88:	39 07       	cpc	r19, r25
    1a8a:	4a 07       	cpc	r20, r26
    1a8c:	5b 07       	cpc	r21, r27
    1a8e:	68 f0       	brcs	.+26     	; 0x1aaa <__vector_5+0x94>
		TIMER2_CURRENT_NTICKS = 0;
    1a90:	10 92 d2 01 	sts	0x01D2, r1
    1a94:	10 92 d3 01 	sts	0x01D3, r1
    1a98:	10 92 d4 01 	sts	0x01D4, r1
    1a9c:	10 92 d5 01 	sts	0x01D5, r1
		TIMERS_ISR_Functions[2]();
    1aa0:	e0 91 da 01 	lds	r30, 0x01DA
    1aa4:	f0 91 db 01 	lds	r31, 0x01DB
    1aa8:	09 95       	icall
	}


	//here we can specify whether we want to stop timer 2 or keep repeat or anything
}
    1aaa:	cf 91       	pop	r28
    1aac:	df 91       	pop	r29
    1aae:	ff 91       	pop	r31
    1ab0:	ef 91       	pop	r30
    1ab2:	bf 91       	pop	r27
    1ab4:	af 91       	pop	r26
    1ab6:	9f 91       	pop	r25
    1ab8:	8f 91       	pop	r24
    1aba:	7f 91       	pop	r23
    1abc:	6f 91       	pop	r22
    1abe:	5f 91       	pop	r21
    1ac0:	4f 91       	pop	r20
    1ac2:	3f 91       	pop	r19
    1ac4:	2f 91       	pop	r18
    1ac6:	0f 90       	pop	r0
    1ac8:	0f be       	out	0x3f, r0	; 63
    1aca:	0f 90       	pop	r0
    1acc:	1f 90       	pop	r1
    1ace:	18 95       	reti

00001ad0 <__vector_4>:

ISR(TIMER2_COMP_vect){
    1ad0:	1f 92       	push	r1
    1ad2:	0f 92       	push	r0
    1ad4:	0f b6       	in	r0, 0x3f	; 63
    1ad6:	0f 92       	push	r0
    1ad8:	11 24       	eor	r1, r1
    1ada:	2f 93       	push	r18
    1adc:	3f 93       	push	r19
    1ade:	4f 93       	push	r20
    1ae0:	5f 93       	push	r21
    1ae2:	6f 93       	push	r22
    1ae4:	7f 93       	push	r23
    1ae6:	8f 93       	push	r24
    1ae8:	9f 93       	push	r25
    1aea:	af 93       	push	r26
    1aec:	bf 93       	push	r27
    1aee:	ef 93       	push	r30
    1af0:	ff 93       	push	r31
    1af2:	df 93       	push	r29
    1af4:	cf 93       	push	r28
    1af6:	cd b7       	in	r28, 0x3d	; 61
    1af8:	de b7       	in	r29, 0x3e	; 62

	TIMER2_CURRENT_NTICKS++;
    1afa:	80 91 d2 01 	lds	r24, 0x01D2
    1afe:	90 91 d3 01 	lds	r25, 0x01D3
    1b02:	a0 91 d4 01 	lds	r26, 0x01D4
    1b06:	b0 91 d5 01 	lds	r27, 0x01D5
    1b0a:	01 96       	adiw	r24, 0x01	; 1
    1b0c:	a1 1d       	adc	r26, r1
    1b0e:	b1 1d       	adc	r27, r1
    1b10:	80 93 d2 01 	sts	0x01D2, r24
    1b14:	90 93 d3 01 	sts	0x01D3, r25
    1b18:	a0 93 d4 01 	sts	0x01D4, r26
    1b1c:	b0 93 d5 01 	sts	0x01D5, r27

	if(TIMER2_CURRENT_NTICKS >= TIMER2_TARGET_NTICKS){
    1b20:	20 91 d2 01 	lds	r18, 0x01D2
    1b24:	30 91 d3 01 	lds	r19, 0x01D3
    1b28:	40 91 d4 01 	lds	r20, 0x01D4
    1b2c:	50 91 d5 01 	lds	r21, 0x01D5
    1b30:	80 91 e4 01 	lds	r24, 0x01E4
    1b34:	90 91 e5 01 	lds	r25, 0x01E5
    1b38:	a0 91 e6 01 	lds	r26, 0x01E6
    1b3c:	b0 91 e7 01 	lds	r27, 0x01E7
    1b40:	28 17       	cp	r18, r24
    1b42:	39 07       	cpc	r19, r25
    1b44:	4a 07       	cpc	r20, r26
    1b46:	5b 07       	cpc	r21, r27
    1b48:	68 f0       	brcs	.+26     	; 0x1b64 <__vector_4+0x94>
		TIMER2_CURRENT_NTICKS = 0;
    1b4a:	10 92 d2 01 	sts	0x01D2, r1
    1b4e:	10 92 d3 01 	sts	0x01D3, r1
    1b52:	10 92 d4 01 	sts	0x01D4, r1
    1b56:	10 92 d5 01 	sts	0x01D5, r1
		TIMERS_ISR_Functions[2]();
    1b5a:	e0 91 da 01 	lds	r30, 0x01DA
    1b5e:	f0 91 db 01 	lds	r31, 0x01DB
    1b62:	09 95       	icall
	}


	//here we can specify whether we want to stop timer 2 or keep repeat or anything

}
    1b64:	cf 91       	pop	r28
    1b66:	df 91       	pop	r29
    1b68:	ff 91       	pop	r31
    1b6a:	ef 91       	pop	r30
    1b6c:	bf 91       	pop	r27
    1b6e:	af 91       	pop	r26
    1b70:	9f 91       	pop	r25
    1b72:	8f 91       	pop	r24
    1b74:	7f 91       	pop	r23
    1b76:	6f 91       	pop	r22
    1b78:	5f 91       	pop	r21
    1b7a:	4f 91       	pop	r20
    1b7c:	3f 91       	pop	r19
    1b7e:	2f 91       	pop	r18
    1b80:	0f 90       	pop	r0
    1b82:	0f be       	out	0x3f, r0	; 63
    1b84:	0f 90       	pop	r0
    1b86:	1f 90       	pop	r1
    1b88:	18 95       	reti

00001b8a <SPI_vidInit>:
#include "SPI_interface.h"
/************************************************************************************/



void SPI_vidInit(void){
    1b8a:	df 93       	push	r29
    1b8c:	cf 93       	push	r28
    1b8e:	cd b7       	in	r28, 0x3d	; 61
    1b90:	de b7       	in	r29, 0x3e	; 62

		SET_BIT(SPCR_REG, SPCR_MSTR);

	#elif(SPI_MODE == SPI_SLAVE_MODE)

		DIO_enuSetPinDirection(SPI_MISO_PORT, SPI_MISO_PIN, DIO_u8OUTPUT);
    1b92:	81 e0       	ldi	r24, 0x01	; 1
    1b94:	66 e0       	ldi	r22, 0x06	; 6
    1b96:	41 e0       	ldi	r20, 0x01	; 1
    1b98:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
		DIO_enuSetPinDirection(SPI_MOSI_PORT, SPI_MOSI_PIN, DIO_u8INPUT);
    1b9c:	81 e0       	ldi	r24, 0x01	; 1
    1b9e:	65 e0       	ldi	r22, 0x05	; 5
    1ba0:	40 e0       	ldi	r20, 0x00	; 0
    1ba2:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>

		DIO_enuSetPinDirection(SPI_SCK_PORT, SPI_SCK_PIN, DIO_u8INPUT);
    1ba6:	81 e0       	ldi	r24, 0x01	; 1
    1ba8:	67 e0       	ldi	r22, 0x07	; 7
    1baa:	40 e0       	ldi	r20, 0x00	; 0
    1bac:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
		DIO_enuSetPinDirection(SPI_SS_PORT, SPI_SS_PIN, DIO_u8INPUT);
    1bb0:	81 e0       	ldi	r24, 0x01	; 1
    1bb2:	64 e0       	ldi	r22, 0x04	; 4
    1bb4:	40 e0       	ldi	r20, 0x00	; 0
    1bb6:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>

		CLR_BIT(SPCR_REG, SPCR_MSTR);
    1bba:	ad e2       	ldi	r26, 0x2D	; 45
    1bbc:	b0 e0       	ldi	r27, 0x00	; 0
    1bbe:	ed e2       	ldi	r30, 0x2D	; 45
    1bc0:	f0 e0       	ldi	r31, 0x00	; 0
    1bc2:	80 81       	ld	r24, Z
    1bc4:	8f 7e       	andi	r24, 0xEF	; 239
    1bc6:	8c 93       	st	X, r24
	#endif


	//! Data order
	#if(SPI_DORD == SPI_DORD_MSB)
		SET_BIT(SPCR_REG, SPCR_DORD);
    1bc8:	ad e2       	ldi	r26, 0x2D	; 45
    1bca:	b0 e0       	ldi	r27, 0x00	; 0
    1bcc:	ed e2       	ldi	r30, 0x2D	; 45
    1bce:	f0 e0       	ldi	r31, 0x00	; 0
    1bd0:	80 81       	ld	r24, Z
    1bd2:	80 62       	ori	r24, 0x20	; 32
    1bd4:	8c 93       	st	X, r24


	//! Clock Polarity
	#if(SPI_CPOL == SPI_LRising_TFalling)
		// SCK is high when idle
		CLR_BIT(SPCR_REG, SPCR_CPOL);
    1bd6:	ad e2       	ldi	r26, 0x2D	; 45
    1bd8:	b0 e0       	ldi	r27, 0x00	; 0
    1bda:	ed e2       	ldi	r30, 0x2D	; 45
    1bdc:	f0 e0       	ldi	r31, 0x00	; 0
    1bde:	80 81       	ld	r24, Z
    1be0:	87 7f       	andi	r24, 0xF7	; 247
    1be2:	8c 93       	st	X, r24
		CLR_BIT(SPCR_REG, SPCR_SPR0 );
		CLR_BIT(SPCR_REG, SPCR_SPR1 );
		CLR_BIT(SPSR_REG, SPSR_SPI2x);

	#elif(SPI_PRES_SELECT == SPI_PRES_16)
		SET_BIT(SPCR_REG, SPCR_SPR0 );
    1be4:	ad e2       	ldi	r26, 0x2D	; 45
    1be6:	b0 e0       	ldi	r27, 0x00	; 0
    1be8:	ed e2       	ldi	r30, 0x2D	; 45
    1bea:	f0 e0       	ldi	r31, 0x00	; 0
    1bec:	80 81       	ld	r24, Z
    1bee:	81 60       	ori	r24, 0x01	; 1
    1bf0:	8c 93       	st	X, r24
		CLR_BIT(SPCR_REG, SPCR_SPR1 );
    1bf2:	ad e2       	ldi	r26, 0x2D	; 45
    1bf4:	b0 e0       	ldi	r27, 0x00	; 0
    1bf6:	ed e2       	ldi	r30, 0x2D	; 45
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	80 81       	ld	r24, Z
    1bfc:	8d 7f       	andi	r24, 0xFD	; 253
    1bfe:	8c 93       	st	X, r24
		CLR_BIT(SPSR_REG, SPSR_SPI2x);
    1c00:	ae e2       	ldi	r26, 0x2E	; 46
    1c02:	b0 e0       	ldi	r27, 0x00	; 0
    1c04:	ee e2       	ldi	r30, 0x2E	; 46
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	80 81       	ld	r24, Z
    1c0a:	8e 7f       	andi	r24, 0xFE	; 254
    1c0c:	8c 93       	st	X, r24

	#endif


	/*	Enable SPI	*/
	SET_BIT(SPCR_REG, SPCR_SPE);
    1c0e:	ad e2       	ldi	r26, 0x2D	; 45
    1c10:	b0 e0       	ldi	r27, 0x00	; 0
    1c12:	ed e2       	ldi	r30, 0x2D	; 45
    1c14:	f0 e0       	ldi	r31, 0x00	; 0
    1c16:	80 81       	ld	r24, Z
    1c18:	80 64       	ori	r24, 0x40	; 64
    1c1a:	8c 93       	st	X, r24
}
    1c1c:	cf 91       	pop	r28
    1c1e:	df 91       	pop	r29
    1c20:	08 95       	ret

00001c22 <SPI_enuMasterTransmit_Char>:



ErrorStatus_t SPI_enuMasterTransmit_Char(uint8_t copy_u8Data){
    1c22:	0f 93       	push	r16
    1c24:	1f 93       	push	r17
    1c26:	df 93       	push	r29
    1c28:	cf 93       	push	r28
    1c2a:	00 d0       	rcall	.+0      	; 0x1c2c <SPI_enuMasterTransmit_Char+0xa>
    1c2c:	cd b7       	in	r28, 0x3d	; 61
    1c2e:	de b7       	in	r29, 0x3e	; 62
    1c30:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1c32:	19 82       	std	Y+1, r1	; 0x01
		SPDR_REG = copy_u8Data;
	#endif


	#if(SPI_DORD == SPI_DORD_MSB)
		SPDR_REG = flipBits(copy_u8Data);
    1c34:	0f e2       	ldi	r16, 0x2F	; 47
    1c36:	10 e0       	ldi	r17, 0x00	; 0
    1c38:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3a:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <flipBits>
    1c3e:	f8 01       	movw	r30, r16
    1c40:	80 83       	st	Z, r24
	#endif


	/*! Wait for transmission complete */
	while(!GET_BIT(SPSR_REG, SPSR_SPIF));
    1c42:	ee e2       	ldi	r30, 0x2E	; 46
    1c44:	f0 e0       	ldi	r31, 0x00	; 0
    1c46:	80 81       	ld	r24, Z
    1c48:	88 23       	and	r24, r24
    1c4a:	dc f7       	brge	.-10     	; 0x1c42 <SPI_enuMasterTransmit_Char+0x20>


	Local_enu_ErrorState = ERROR_STATUS_OK;
    1c4c:	81 e0       	ldi	r24, 0x01	; 1
    1c4e:	89 83       	std	Y+1, r24	; 0x01
	return Local_enu_ErrorState;
    1c50:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c52:	0f 90       	pop	r0
    1c54:	0f 90       	pop	r0
    1c56:	cf 91       	pop	r28
    1c58:	df 91       	pop	r29
    1c5a:	1f 91       	pop	r17
    1c5c:	0f 91       	pop	r16
    1c5e:	08 95       	ret

00001c60 <SPI_enuMasterTransmit_String>:



ErrorStatus_t SPI_enuMasterTransmit_String(uint8_t* copy_pu8Data){
    1c60:	df 93       	push	r29
    1c62:	cf 93       	push	r28
    1c64:	00 d0       	rcall	.+0      	; 0x1c66 <SPI_enuMasterTransmit_String+0x6>
    1c66:	00 d0       	rcall	.+0      	; 0x1c68 <SPI_enuMasterTransmit_String+0x8>
    1c68:	cd b7       	in	r28, 0x3d	; 61
    1c6a:	de b7       	in	r29, 0x3e	; 62
    1c6c:	9b 83       	std	Y+3, r25	; 0x03
    1c6e:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1c70:	19 82       	std	Y+1, r1	; 0x01


	if(copy_pu8Data == NULL){
    1c72:	8a 81       	ldd	r24, Y+2	; 0x02
    1c74:	9b 81       	ldd	r25, Y+3	; 0x03
    1c76:	00 97       	sbiw	r24, 0x00	; 0
    1c78:	19 f4       	brne	.+6      	; 0x1c80 <SPI_enuMasterTransmit_String+0x20>
		return Local_enu_ErrorState;
    1c7a:	89 81       	ldd	r24, Y+1	; 0x01
    1c7c:	8c 83       	std	Y+4, r24	; 0x04
    1c7e:	13 c0       	rjmp	.+38     	; 0x1ca6 <SPI_enuMasterTransmit_String+0x46>

	}else{

		do{
			SPI_enuMasterTransmit_Char(*copy_pu8Data);
    1c80:	ea 81       	ldd	r30, Y+2	; 0x02
    1c82:	fb 81       	ldd	r31, Y+3	; 0x03
    1c84:	80 81       	ld	r24, Z
    1c86:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <SPI_enuMasterTransmit_Char>
			copy_pu8Data++;
    1c8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c8c:	9b 81       	ldd	r25, Y+3	; 0x03
    1c8e:	01 96       	adiw	r24, 0x01	; 1
    1c90:	9b 83       	std	Y+3, r25	; 0x03
    1c92:	8a 83       	std	Y+2, r24	; 0x02
		}while(*copy_pu8Data != '\0');
    1c94:	ea 81       	ldd	r30, Y+2	; 0x02
    1c96:	fb 81       	ldd	r31, Y+3	; 0x03
    1c98:	80 81       	ld	r24, Z
    1c9a:	88 23       	and	r24, r24
    1c9c:	89 f7       	brne	.-30     	; 0x1c80 <SPI_enuMasterTransmit_String+0x20>
	}

	Local_enu_ErrorState = ERROR_STATUS_OK;
    1c9e:	81 e0       	ldi	r24, 0x01	; 1
    1ca0:	89 83       	std	Y+1, r24	; 0x01
	return Local_enu_ErrorState;
    1ca2:	89 81       	ldd	r24, Y+1	; 0x01
    1ca4:	8c 83       	std	Y+4, r24	; 0x04
    1ca6:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1ca8:	0f 90       	pop	r0
    1caa:	0f 90       	pop	r0
    1cac:	0f 90       	pop	r0
    1cae:	0f 90       	pop	r0
    1cb0:	cf 91       	pop	r28
    1cb2:	df 91       	pop	r29
    1cb4:	08 95       	ret

00001cb6 <SPI_enuSlaveReceive_Char>:



ErrorStatus_t SPI_enuSlaveReceive_Char(uint8_t* copy_pu8Data){
    1cb6:	df 93       	push	r29
    1cb8:	cf 93       	push	r28
    1cba:	00 d0       	rcall	.+0      	; 0x1cbc <SPI_enuSlaveReceive_Char+0x6>
    1cbc:	0f 92       	push	r0
    1cbe:	cd b7       	in	r28, 0x3d	; 61
    1cc0:	de b7       	in	r29, 0x3e	; 62
    1cc2:	9b 83       	std	Y+3, r25	; 0x03
    1cc4:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1cc6:	19 82       	std	Y+1, r1	; 0x01


	/* Wait for successful reception of data from master */
	while(!GET_BIT(SPSR_REG, SPSR_SPIF));
    1cc8:	ee e2       	ldi	r30, 0x2E	; 46
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	80 81       	ld	r24, Z
    1cce:	88 23       	and	r24, r24
    1cd0:	dc f7       	brge	.-10     	; 0x1cc8 <SPI_enuSlaveReceive_Char+0x12>

	*copy_pu8Data = SPDR_REG;
    1cd2:	ef e2       	ldi	r30, 0x2F	; 47
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	80 81       	ld	r24, Z
    1cd8:	ea 81       	ldd	r30, Y+2	; 0x02
    1cda:	fb 81       	ldd	r31, Y+3	; 0x03
    1cdc:	80 83       	st	Z, r24
		*copy_pu8Data = SPDR_REG;
	#endif


	#if(SPI_DORD == SPI_DORD_MSB)
		*copy_pu8Data= flipBits(SPDR_REG);
    1cde:	ef e2       	ldi	r30, 0x2F	; 47
    1ce0:	f0 e0       	ldi	r31, 0x00	; 0
    1ce2:	80 81       	ld	r24, Z
    1ce4:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <flipBits>
    1ce8:	ea 81       	ldd	r30, Y+2	; 0x02
    1cea:	fb 81       	ldd	r31, Y+3	; 0x03
    1cec:	80 83       	st	Z, r24
	#endif




	Local_enu_ErrorState = ERROR_STATUS_OK;
    1cee:	81 e0       	ldi	r24, 0x01	; 1
    1cf0:	89 83       	std	Y+1, r24	; 0x01
	return Local_enu_ErrorState;
    1cf2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cf4:	0f 90       	pop	r0
    1cf6:	0f 90       	pop	r0
    1cf8:	0f 90       	pop	r0
    1cfa:	cf 91       	pop	r28
    1cfc:	df 91       	pop	r29
    1cfe:	08 95       	ret

00001d00 <SPI_enuSlaveReceive_String>:



ErrorStatus_t SPI_enuSlaveReceive_String(uint8_t* copy_pu8Data){
    1d00:	df 93       	push	r29
    1d02:	cf 93       	push	r28
    1d04:	cd b7       	in	r28, 0x3d	; 61
    1d06:	de b7       	in	r29, 0x3e	; 62
    1d08:	27 97       	sbiw	r28, 0x07	; 7
    1d0a:	0f b6       	in	r0, 0x3f	; 63
    1d0c:	f8 94       	cli
    1d0e:	de bf       	out	0x3e, r29	; 62
    1d10:	0f be       	out	0x3f, r0	; 63
    1d12:	cd bf       	out	0x3d, r28	; 61
    1d14:	9d 83       	std	Y+5, r25	; 0x05
    1d16:	8c 83       	std	Y+4, r24	; 0x04

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1d18:	1b 82       	std	Y+3, r1	; 0x03


	if(copy_pu8Data == NULL){
    1d1a:	8c 81       	ldd	r24, Y+4	; 0x04
    1d1c:	9d 81       	ldd	r25, Y+5	; 0x05
    1d1e:	00 97       	sbiw	r24, 0x00	; 0
    1d20:	19 f4       	brne	.+6      	; 0x1d28 <SPI_enuSlaveReceive_String+0x28>
		return Local_enu_ErrorState;
    1d22:	8b 81       	ldd	r24, Y+3	; 0x03
    1d24:	8e 83       	std	Y+6, r24	; 0x06
    1d26:	1e c0       	rjmp	.+60     	; 0x1d64 <SPI_enuSlaveReceive_String+0x64>
	}else{

		// Intiate head of buffer similar to linked-list idea
		uint8_t *Local_u8Temp = copy_pu8Data;
    1d28:	8c 81       	ldd	r24, Y+4	; 0x04
    1d2a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d2c:	9a 83       	std	Y+2, r25	; 0x02
    1d2e:	89 83       	std	Y+1, r24	; 0x01

		do{
			SPI_enuSlaveReceive_Char(Local_u8Temp);
    1d30:	89 81       	ldd	r24, Y+1	; 0x01
    1d32:	9a 81       	ldd	r25, Y+2	; 0x02
    1d34:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <SPI_enuSlaveReceive_Char>


		}while(*(Local_u8Temp++) != '\0');
    1d38:	e9 81       	ldd	r30, Y+1	; 0x01
    1d3a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d3c:	80 81       	ld	r24, Z
    1d3e:	8f 83       	std	Y+7, r24	; 0x07
    1d40:	8f 81       	ldd	r24, Y+7	; 0x07
    1d42:	88 23       	and	r24, r24
    1d44:	11 f0       	breq	.+4      	; 0x1d4a <SPI_enuSlaveReceive_String+0x4a>
    1d46:	81 e0       	ldi	r24, 0x01	; 1
    1d48:	8f 83       	std	Y+7, r24	; 0x07
    1d4a:	8f 81       	ldd	r24, Y+7	; 0x07
    1d4c:	29 81       	ldd	r18, Y+1	; 0x01
    1d4e:	3a 81       	ldd	r19, Y+2	; 0x02
    1d50:	2f 5f       	subi	r18, 0xFF	; 255
    1d52:	3f 4f       	sbci	r19, 0xFF	; 255
    1d54:	3a 83       	std	Y+2, r19	; 0x02
    1d56:	29 83       	std	Y+1, r18	; 0x01
    1d58:	88 23       	and	r24, r24
    1d5a:	51 f7       	brne	.-44     	; 0x1d30 <SPI_enuSlaveReceive_String+0x30>
	}


	Local_enu_ErrorState = ERROR_STATUS_OK;
    1d5c:	81 e0       	ldi	r24, 0x01	; 1
    1d5e:	8b 83       	std	Y+3, r24	; 0x03
	return Local_enu_ErrorState;
    1d60:	8b 81       	ldd	r24, Y+3	; 0x03
    1d62:	8e 83       	std	Y+6, r24	; 0x06
    1d64:	8e 81       	ldd	r24, Y+6	; 0x06
}
    1d66:	27 96       	adiw	r28, 0x07	; 7
    1d68:	0f b6       	in	r0, 0x3f	; 63
    1d6a:	f8 94       	cli
    1d6c:	de bf       	out	0x3e, r29	; 62
    1d6e:	0f be       	out	0x3f, r0	; 63
    1d70:	cd bf       	out	0x3d, r28	; 61
    1d72:	cf 91       	pop	r28
    1d74:	df 91       	pop	r29
    1d76:	08 95       	ret

00001d78 <flipBits>:

static inline uint8_t flipBits(uint8_t byte) {
    1d78:	df 93       	push	r29
    1d7a:	cf 93       	push	r28
    1d7c:	0f 92       	push	r0
    1d7e:	cd b7       	in	r28, 0x3d	; 61
    1d80:	de b7       	in	r29, 0x3e	; 62
    1d82:	89 83       	std	Y+1, r24	; 0x01
    byte = (byte & 0xF0) >> 4 | (byte & 0x0F) << 4;
    1d84:	89 81       	ldd	r24, Y+1	; 0x01
    1d86:	82 95       	swap	r24
    1d88:	8f 70       	andi	r24, 0x0F	; 15
    1d8a:	28 2f       	mov	r18, r24
    1d8c:	89 81       	ldd	r24, Y+1	; 0x01
    1d8e:	88 2f       	mov	r24, r24
    1d90:	90 e0       	ldi	r25, 0x00	; 0
    1d92:	82 95       	swap	r24
    1d94:	92 95       	swap	r25
    1d96:	90 7f       	andi	r25, 0xF0	; 240
    1d98:	98 27       	eor	r25, r24
    1d9a:	80 7f       	andi	r24, 0xF0	; 240
    1d9c:	98 27       	eor	r25, r24
    1d9e:	82 2b       	or	r24, r18
    1da0:	89 83       	std	Y+1, r24	; 0x01
    byte = (byte & 0xCC) >> 2 | (byte & 0x33) << 2;
    1da2:	89 81       	ldd	r24, Y+1	; 0x01
    1da4:	88 2f       	mov	r24, r24
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	8c 7c       	andi	r24, 0xCC	; 204
    1daa:	90 70       	andi	r25, 0x00	; 0
    1dac:	95 95       	asr	r25
    1dae:	87 95       	ror	r24
    1db0:	95 95       	asr	r25
    1db2:	87 95       	ror	r24
    1db4:	28 2f       	mov	r18, r24
    1db6:	89 81       	ldd	r24, Y+1	; 0x01
    1db8:	88 2f       	mov	r24, r24
    1dba:	90 e0       	ldi	r25, 0x00	; 0
    1dbc:	83 73       	andi	r24, 0x33	; 51
    1dbe:	90 70       	andi	r25, 0x00	; 0
    1dc0:	88 0f       	add	r24, r24
    1dc2:	99 1f       	adc	r25, r25
    1dc4:	88 0f       	add	r24, r24
    1dc6:	99 1f       	adc	r25, r25
    1dc8:	82 2b       	or	r24, r18
    1dca:	89 83       	std	Y+1, r24	; 0x01
    byte = (byte & 0xAA) >> 1 | (byte & 0x55) << 1;
    1dcc:	89 81       	ldd	r24, Y+1	; 0x01
    1dce:	88 2f       	mov	r24, r24
    1dd0:	90 e0       	ldi	r25, 0x00	; 0
    1dd2:	8a 7a       	andi	r24, 0xAA	; 170
    1dd4:	90 70       	andi	r25, 0x00	; 0
    1dd6:	95 95       	asr	r25
    1dd8:	87 95       	ror	r24
    1dda:	28 2f       	mov	r18, r24
    1ddc:	89 81       	ldd	r24, Y+1	; 0x01
    1dde:	88 2f       	mov	r24, r24
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	85 75       	andi	r24, 0x55	; 85
    1de4:	90 70       	andi	r25, 0x00	; 0
    1de6:	88 0f       	add	r24, r24
    1de8:	99 1f       	adc	r25, r25
    1dea:	82 2b       	or	r24, r18
    1dec:	89 83       	std	Y+1, r24	; 0x01
    return byte;
    1dee:	89 81       	ldd	r24, Y+1	; 0x01
}
    1df0:	0f 90       	pop	r0
    1df2:	cf 91       	pop	r28
    1df4:	df 91       	pop	r29
    1df6:	08 95       	ret

00001df8 <GIE_enuEnable>:
#include "GIE_priv.h"
/**********************************************************/

//ErrorStatus_t GIE_enuInit(void);

ErrorStatus_t GIE_enuEnable(void){
    1df8:	df 93       	push	r29
    1dfa:	cf 93       	push	r28
    1dfc:	0f 92       	push	r0
    1dfe:	cd b7       	in	r28, 0x3d	; 61
    1e00:	de b7       	in	r29, 0x3e	; 62
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1e02:	19 82       	std	Y+1, r1	; 0x01


	if( ((SREG >> I_BIT)&&1) == BIT_OFF ){
    1e04:	ef e5       	ldi	r30, 0x5F	; 95
    1e06:	f0 e0       	ldi	r31, 0x00	; 0
    1e08:	80 81       	ld	r24, Z
    1e0a:	88 23       	and	r24, r24
    1e0c:	4c f0       	brlt	.+18     	; 0x1e20 <GIE_enuEnable+0x28>

		SREG |= (1 << I_BIT);
    1e0e:	af e5       	ldi	r26, 0x5F	; 95
    1e10:	b0 e0       	ldi	r27, 0x00	; 0
    1e12:	ef e5       	ldi	r30, 0x5F	; 95
    1e14:	f0 e0       	ldi	r31, 0x00	; 0
    1e16:	80 81       	ld	r24, Z
    1e18:	80 68       	ori	r24, 0x80	; 128
    1e1a:	8c 93       	st	X, r24
		Local_enu_ErrorState = ERROR_STATUS_OK;
    1e1c:	81 e0       	ldi	r24, 0x01	; 1
    1e1e:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
    1e20:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e22:	0f 90       	pop	r0
    1e24:	cf 91       	pop	r28
    1e26:	df 91       	pop	r29
    1e28:	08 95       	ret

00001e2a <GIE_enuDisable>:


ErrorStatus_t GIE_enuDisable(void){
    1e2a:	df 93       	push	r29
    1e2c:	cf 93       	push	r28
    1e2e:	0f 92       	push	r0
    1e30:	cd b7       	in	r28, 0x3d	; 61
    1e32:	de b7       	in	r29, 0x3e	; 62
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1e34:	19 82       	std	Y+1, r1	; 0x01


	if( ((SREG >> I_BIT)&&1) == BIT_ON){
    1e36:	ef e5       	ldi	r30, 0x5F	; 95
    1e38:	f0 e0       	ldi	r31, 0x00	; 0
    1e3a:	80 81       	ld	r24, Z
    1e3c:	88 23       	and	r24, r24
    1e3e:	4c f4       	brge	.+18     	; 0x1e52 <GIE_enuDisable+0x28>

		SREG &= ~(1 << I_BIT);
    1e40:	af e5       	ldi	r26, 0x5F	; 95
    1e42:	b0 e0       	ldi	r27, 0x00	; 0
    1e44:	ef e5       	ldi	r30, 0x5F	; 95
    1e46:	f0 e0       	ldi	r31, 0x00	; 0
    1e48:	80 81       	ld	r24, Z
    1e4a:	8f 77       	andi	r24, 0x7F	; 127
    1e4c:	8c 93       	st	X, r24
		Local_enu_ErrorState = ERROR_STATUS_OK;
    1e4e:	81 e0       	ldi	r24, 0x01	; 1
    1e50:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
    1e52:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e54:	0f 90       	pop	r0
    1e56:	cf 91       	pop	r28
    1e58:	df 91       	pop	r29
    1e5a:	08 95       	ret

00001e5c <EXTI_enuInit>:

static void (*EXTI_pfunISRFun[NUM_INT])(void) = {NULL, NULL, NULL};



ErrorStatus_t EXTI_enuInit(EXTI* Copy_pu8GroupConfig){
    1e5c:	df 93       	push	r29
    1e5e:	cf 93       	push	r28
    1e60:	cd b7       	in	r28, 0x3d	; 61
    1e62:	de b7       	in	r29, 0x3e	; 62
    1e64:	2a 97       	sbiw	r28, 0x0a	; 10
    1e66:	0f b6       	in	r0, 0x3f	; 63
    1e68:	f8 94       	cli
    1e6a:	de bf       	out	0x3e, r29	; 62
    1e6c:	0f be       	out	0x3f, r0	; 63
    1e6e:	cd bf       	out	0x3d, r28	; 61
    1e70:	9b 83       	std	Y+3, r25	; 0x03
    1e72:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    1e74:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_pu8GroupConfig == NULL){
    1e76:	8a 81       	ldd	r24, Y+2	; 0x02
    1e78:	9b 81       	ldd	r25, Y+3	; 0x03
    1e7a:	00 97       	sbiw	r24, 0x00	; 0
    1e7c:	19 f4       	brne	.+6      	; 0x1e84 <EXTI_enuInit+0x28>

		return Local_enuErrorStatus;
    1e7e:	29 81       	ldd	r18, Y+1	; 0x01
    1e80:	2a 87       	std	Y+10, r18	; 0x0a
    1e82:	36 c1       	rjmp	.+620    	; 0x20f0 <EXTI_enuInit+0x294>

	else{


		/**************** INT0 Configuration ****************/
		if(Copy_pu8GroupConfig[INT_NO_0].Int_State == EXTI_ENABLED){
    1e84:	ea 81       	ldd	r30, Y+2	; 0x02
    1e86:	fb 81       	ldd	r31, Y+3	; 0x03
    1e88:	80 81       	ld	r24, Z
    1e8a:	81 30       	cpi	r24, 0x01	; 1
    1e8c:	09 f0       	breq	.+2      	; 0x1e90 <EXTI_enuInit+0x34>
    1e8e:	64 c0       	rjmp	.+200    	; 0x1f58 <EXTI_enuInit+0xfc>

			SET_BIT(GICR, INT0_switch);
    1e90:	ab e5       	ldi	r26, 0x5B	; 91
    1e92:	b0 e0       	ldi	r27, 0x00	; 0
    1e94:	eb e5       	ldi	r30, 0x5B	; 91
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
    1e98:	80 81       	ld	r24, Z
    1e9a:	80 64       	ori	r24, 0x40	; 64
    1e9c:	8c 93       	st	X, r24

			switch(Copy_pu8GroupConfig[INT_NO_0].Sence_Level){
    1e9e:	ea 81       	ldd	r30, Y+2	; 0x02
    1ea0:	fb 81       	ldd	r31, Y+3	; 0x03
    1ea2:	81 81       	ldd	r24, Z+1	; 0x01
    1ea4:	28 2f       	mov	r18, r24
    1ea6:	30 e0       	ldi	r19, 0x00	; 0
    1ea8:	39 87       	std	Y+9, r19	; 0x09
    1eaa:	28 87       	std	Y+8, r18	; 0x08
    1eac:	88 85       	ldd	r24, Y+8	; 0x08
    1eae:	99 85       	ldd	r25, Y+9	; 0x09
    1eb0:	81 30       	cpi	r24, 0x01	; 1
    1eb2:	91 05       	cpc	r25, r1
    1eb4:	21 f1       	breq	.+72     	; 0x1efe <EXTI_enuInit+0xa2>
    1eb6:	28 85       	ldd	r18, Y+8	; 0x08
    1eb8:	39 85       	ldd	r19, Y+9	; 0x09
    1eba:	22 30       	cpi	r18, 0x02	; 2
    1ebc:	31 05       	cpc	r19, r1
    1ebe:	2c f4       	brge	.+10     	; 0x1eca <EXTI_enuInit+0x6e>
    1ec0:	88 85       	ldd	r24, Y+8	; 0x08
    1ec2:	99 85       	ldd	r25, Y+9	; 0x09
    1ec4:	00 97       	sbiw	r24, 0x00	; 0
    1ec6:	61 f0       	breq	.+24     	; 0x1ee0 <EXTI_enuInit+0x84>
    1ec8:	53 c0       	rjmp	.+166    	; 0x1f70 <EXTI_enuInit+0x114>
    1eca:	28 85       	ldd	r18, Y+8	; 0x08
    1ecc:	39 85       	ldd	r19, Y+9	; 0x09
    1ece:	22 30       	cpi	r18, 0x02	; 2
    1ed0:	31 05       	cpc	r19, r1
    1ed2:	21 f1       	breq	.+72     	; 0x1f1c <EXTI_enuInit+0xc0>
    1ed4:	88 85       	ldd	r24, Y+8	; 0x08
    1ed6:	99 85       	ldd	r25, Y+9	; 0x09
    1ed8:	83 30       	cpi	r24, 0x03	; 3
    1eda:	91 05       	cpc	r25, r1
    1edc:	71 f1       	breq	.+92     	; 0x1f3a <EXTI_enuInit+0xde>
    1ede:	48 c0       	rjmp	.+144    	; 0x1f70 <EXTI_enuInit+0x114>


				case EXTI_LOW_LEVEL:

					CLR_BIT(MCUCR, ISC00);
    1ee0:	a5 e5       	ldi	r26, 0x55	; 85
    1ee2:	b0 e0       	ldi	r27, 0x00	; 0
    1ee4:	e5 e5       	ldi	r30, 0x55	; 85
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	80 81       	ld	r24, Z
    1eea:	8e 7f       	andi	r24, 0xFE	; 254
    1eec:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC01);
    1eee:	a5 e5       	ldi	r26, 0x55	; 85
    1ef0:	b0 e0       	ldi	r27, 0x00	; 0
    1ef2:	e5 e5       	ldi	r30, 0x55	; 85
    1ef4:	f0 e0       	ldi	r31, 0x00	; 0
    1ef6:	80 81       	ld	r24, Z
    1ef8:	8d 7f       	andi	r24, 0xFD	; 253
    1efa:	8c 93       	st	X, r24
    1efc:	39 c0       	rjmp	.+114    	; 0x1f70 <EXTI_enuInit+0x114>

					break;

				case EXTI_ANY_lOGICALCHANGE:

					SET_BIT(MCUCR, ISC00);
    1efe:	a5 e5       	ldi	r26, 0x55	; 85
    1f00:	b0 e0       	ldi	r27, 0x00	; 0
    1f02:	e5 e5       	ldi	r30, 0x55	; 85
    1f04:	f0 e0       	ldi	r31, 0x00	; 0
    1f06:	80 81       	ld	r24, Z
    1f08:	81 60       	ori	r24, 0x01	; 1
    1f0a:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC01);
    1f0c:	a5 e5       	ldi	r26, 0x55	; 85
    1f0e:	b0 e0       	ldi	r27, 0x00	; 0
    1f10:	e5 e5       	ldi	r30, 0x55	; 85
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	80 81       	ld	r24, Z
    1f16:	8d 7f       	andi	r24, 0xFD	; 253
    1f18:	8c 93       	st	X, r24
    1f1a:	2a c0       	rjmp	.+84     	; 0x1f70 <EXTI_enuInit+0x114>
					break;


				case EXTI_FALLING_EDGE:

					CLR_BIT(MCUCR, ISC00);
    1f1c:	a5 e5       	ldi	r26, 0x55	; 85
    1f1e:	b0 e0       	ldi	r27, 0x00	; 0
    1f20:	e5 e5       	ldi	r30, 0x55	; 85
    1f22:	f0 e0       	ldi	r31, 0x00	; 0
    1f24:	80 81       	ld	r24, Z
    1f26:	8e 7f       	andi	r24, 0xFE	; 254
    1f28:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC01);
    1f2a:	a5 e5       	ldi	r26, 0x55	; 85
    1f2c:	b0 e0       	ldi	r27, 0x00	; 0
    1f2e:	e5 e5       	ldi	r30, 0x55	; 85
    1f30:	f0 e0       	ldi	r31, 0x00	; 0
    1f32:	80 81       	ld	r24, Z
    1f34:	82 60       	ori	r24, 0x02	; 2
    1f36:	8c 93       	st	X, r24
    1f38:	1b c0       	rjmp	.+54     	; 0x1f70 <EXTI_enuInit+0x114>

					break;

				case EXTI_RISING_EDGE:

					SET_BIT(MCUCR, ISC00);
    1f3a:	a5 e5       	ldi	r26, 0x55	; 85
    1f3c:	b0 e0       	ldi	r27, 0x00	; 0
    1f3e:	e5 e5       	ldi	r30, 0x55	; 85
    1f40:	f0 e0       	ldi	r31, 0x00	; 0
    1f42:	80 81       	ld	r24, Z
    1f44:	81 60       	ori	r24, 0x01	; 1
    1f46:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC01);
    1f48:	a5 e5       	ldi	r26, 0x55	; 85
    1f4a:	b0 e0       	ldi	r27, 0x00	; 0
    1f4c:	e5 e5       	ldi	r30, 0x55	; 85
    1f4e:	f0 e0       	ldi	r31, 0x00	; 0
    1f50:	80 81       	ld	r24, Z
    1f52:	82 60       	ori	r24, 0x02	; 2
    1f54:	8c 93       	st	X, r24
    1f56:	0c c0       	rjmp	.+24     	; 0x1f70 <EXTI_enuInit+0x114>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT_NO_0].Int_State == EXTI_DISABLED){
    1f58:	ea 81       	ldd	r30, Y+2	; 0x02
    1f5a:	fb 81       	ldd	r31, Y+3	; 0x03
    1f5c:	80 81       	ld	r24, Z
    1f5e:	88 23       	and	r24, r24
    1f60:	39 f4       	brne	.+14     	; 0x1f70 <EXTI_enuInit+0x114>

			CLR_BIT(GICR, INT0_switch);
    1f62:	ab e5       	ldi	r26, 0x5B	; 91
    1f64:	b0 e0       	ldi	r27, 0x00	; 0
    1f66:	eb e5       	ldi	r30, 0x5B	; 91
    1f68:	f0 e0       	ldi	r31, 0x00	; 0
    1f6a:	80 81       	ld	r24, Z
    1f6c:	8f 7b       	andi	r24, 0xBF	; 191
    1f6e:	8c 93       	st	X, r24
		}
		/***************************************************/


		/**************** INT1 Configuration ****************/
		if(Copy_pu8GroupConfig[INT_NO_1].Int_State == EXTI_ENABLED){
    1f70:	8a 81       	ldd	r24, Y+2	; 0x02
    1f72:	9b 81       	ldd	r25, Y+3	; 0x03
    1f74:	fc 01       	movw	r30, r24
    1f76:	32 96       	adiw	r30, 0x02	; 2
    1f78:	80 81       	ld	r24, Z
    1f7a:	81 30       	cpi	r24, 0x01	; 1
    1f7c:	09 f0       	breq	.+2      	; 0x1f80 <EXTI_enuInit+0x124>
    1f7e:	66 c0       	rjmp	.+204    	; 0x204c <EXTI_enuInit+0x1f0>

			SET_BIT(GICR, INT1_switch);
    1f80:	ab e5       	ldi	r26, 0x5B	; 91
    1f82:	b0 e0       	ldi	r27, 0x00	; 0
    1f84:	eb e5       	ldi	r30, 0x5B	; 91
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	80 81       	ld	r24, Z
    1f8a:	80 68       	ori	r24, 0x80	; 128
    1f8c:	8c 93       	st	X, r24


			switch(Copy_pu8GroupConfig[INT_NO_1].Sence_Level){
    1f8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f90:	9b 81       	ldd	r25, Y+3	; 0x03
    1f92:	fc 01       	movw	r30, r24
    1f94:	32 96       	adiw	r30, 0x02	; 2
    1f96:	81 81       	ldd	r24, Z+1	; 0x01
    1f98:	28 2f       	mov	r18, r24
    1f9a:	30 e0       	ldi	r19, 0x00	; 0
    1f9c:	3f 83       	std	Y+7, r19	; 0x07
    1f9e:	2e 83       	std	Y+6, r18	; 0x06
    1fa0:	8e 81       	ldd	r24, Y+6	; 0x06
    1fa2:	9f 81       	ldd	r25, Y+7	; 0x07
    1fa4:	81 30       	cpi	r24, 0x01	; 1
    1fa6:	91 05       	cpc	r25, r1
    1fa8:	21 f1       	breq	.+72     	; 0x1ff2 <EXTI_enuInit+0x196>
    1faa:	2e 81       	ldd	r18, Y+6	; 0x06
    1fac:	3f 81       	ldd	r19, Y+7	; 0x07
    1fae:	22 30       	cpi	r18, 0x02	; 2
    1fb0:	31 05       	cpc	r19, r1
    1fb2:	2c f4       	brge	.+10     	; 0x1fbe <EXTI_enuInit+0x162>
    1fb4:	8e 81       	ldd	r24, Y+6	; 0x06
    1fb6:	9f 81       	ldd	r25, Y+7	; 0x07
    1fb8:	00 97       	sbiw	r24, 0x00	; 0
    1fba:	61 f0       	breq	.+24     	; 0x1fd4 <EXTI_enuInit+0x178>
    1fbc:	55 c0       	rjmp	.+170    	; 0x2068 <EXTI_enuInit+0x20c>
    1fbe:	2e 81       	ldd	r18, Y+6	; 0x06
    1fc0:	3f 81       	ldd	r19, Y+7	; 0x07
    1fc2:	22 30       	cpi	r18, 0x02	; 2
    1fc4:	31 05       	cpc	r19, r1
    1fc6:	21 f1       	breq	.+72     	; 0x2010 <EXTI_enuInit+0x1b4>
    1fc8:	8e 81       	ldd	r24, Y+6	; 0x06
    1fca:	9f 81       	ldd	r25, Y+7	; 0x07
    1fcc:	83 30       	cpi	r24, 0x03	; 3
    1fce:	91 05       	cpc	r25, r1
    1fd0:	71 f1       	breq	.+92     	; 0x202e <EXTI_enuInit+0x1d2>
    1fd2:	4a c0       	rjmp	.+148    	; 0x2068 <EXTI_enuInit+0x20c>

				case EXTI_LOW_LEVEL:

					CLR_BIT(MCUCR, ISC10);
    1fd4:	a5 e5       	ldi	r26, 0x55	; 85
    1fd6:	b0 e0       	ldi	r27, 0x00	; 0
    1fd8:	e5 e5       	ldi	r30, 0x55	; 85
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	80 81       	ld	r24, Z
    1fde:	8b 7f       	andi	r24, 0xFB	; 251
    1fe0:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC11);
    1fe2:	a5 e5       	ldi	r26, 0x55	; 85
    1fe4:	b0 e0       	ldi	r27, 0x00	; 0
    1fe6:	e5 e5       	ldi	r30, 0x55	; 85
    1fe8:	f0 e0       	ldi	r31, 0x00	; 0
    1fea:	80 81       	ld	r24, Z
    1fec:	87 7f       	andi	r24, 0xF7	; 247
    1fee:	8c 93       	st	X, r24
    1ff0:	3b c0       	rjmp	.+118    	; 0x2068 <EXTI_enuInit+0x20c>
					break;


				case EXTI_ANY_lOGICALCHANGE:

					SET_BIT(MCUCR, ISC10);
    1ff2:	a5 e5       	ldi	r26, 0x55	; 85
    1ff4:	b0 e0       	ldi	r27, 0x00	; 0
    1ff6:	e5 e5       	ldi	r30, 0x55	; 85
    1ff8:	f0 e0       	ldi	r31, 0x00	; 0
    1ffa:	80 81       	ld	r24, Z
    1ffc:	84 60       	ori	r24, 0x04	; 4
    1ffe:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC11);
    2000:	a5 e5       	ldi	r26, 0x55	; 85
    2002:	b0 e0       	ldi	r27, 0x00	; 0
    2004:	e5 e5       	ldi	r30, 0x55	; 85
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	80 81       	ld	r24, Z
    200a:	87 7f       	andi	r24, 0xF7	; 247
    200c:	8c 93       	st	X, r24
    200e:	2c c0       	rjmp	.+88     	; 0x2068 <EXTI_enuInit+0x20c>
					break;


				case EXTI_FALLING_EDGE:

					CLR_BIT(MCUCR, ISC10);
    2010:	a5 e5       	ldi	r26, 0x55	; 85
    2012:	b0 e0       	ldi	r27, 0x00	; 0
    2014:	e5 e5       	ldi	r30, 0x55	; 85
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	80 81       	ld	r24, Z
    201a:	8b 7f       	andi	r24, 0xFB	; 251
    201c:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC11);
    201e:	a5 e5       	ldi	r26, 0x55	; 85
    2020:	b0 e0       	ldi	r27, 0x00	; 0
    2022:	e5 e5       	ldi	r30, 0x55	; 85
    2024:	f0 e0       	ldi	r31, 0x00	; 0
    2026:	80 81       	ld	r24, Z
    2028:	88 60       	ori	r24, 0x08	; 8
    202a:	8c 93       	st	X, r24
    202c:	1d c0       	rjmp	.+58     	; 0x2068 <EXTI_enuInit+0x20c>
					break;

				case EXTI_RISING_EDGE:


					SET_BIT(MCUCR, ISC10);
    202e:	a5 e5       	ldi	r26, 0x55	; 85
    2030:	b0 e0       	ldi	r27, 0x00	; 0
    2032:	e5 e5       	ldi	r30, 0x55	; 85
    2034:	f0 e0       	ldi	r31, 0x00	; 0
    2036:	80 81       	ld	r24, Z
    2038:	84 60       	ori	r24, 0x04	; 4
    203a:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC11);
    203c:	a5 e5       	ldi	r26, 0x55	; 85
    203e:	b0 e0       	ldi	r27, 0x00	; 0
    2040:	e5 e5       	ldi	r30, 0x55	; 85
    2042:	f0 e0       	ldi	r31, 0x00	; 0
    2044:	80 81       	ld	r24, Z
    2046:	88 60       	ori	r24, 0x08	; 8
    2048:	8c 93       	st	X, r24
    204a:	0e c0       	rjmp	.+28     	; 0x2068 <EXTI_enuInit+0x20c>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT_NO_1].Int_State == EXTI_DISABLED){
    204c:	8a 81       	ldd	r24, Y+2	; 0x02
    204e:	9b 81       	ldd	r25, Y+3	; 0x03
    2050:	fc 01       	movw	r30, r24
    2052:	32 96       	adiw	r30, 0x02	; 2
    2054:	80 81       	ld	r24, Z
    2056:	88 23       	and	r24, r24
    2058:	39 f4       	brne	.+14     	; 0x2068 <EXTI_enuInit+0x20c>

			CLR_BIT(GICR, INT1_switch);
    205a:	ab e5       	ldi	r26, 0x5B	; 91
    205c:	b0 e0       	ldi	r27, 0x00	; 0
    205e:	eb e5       	ldi	r30, 0x5B	; 91
    2060:	f0 e0       	ldi	r31, 0x00	; 0
    2062:	80 81       	ld	r24, Z
    2064:	8f 77       	andi	r24, 0x7F	; 127
    2066:	8c 93       	st	X, r24
		}
		/***************************************************/


		/**************** INT2 Configuration ****************/
		if(Copy_pu8GroupConfig[INT_NO_2].Int_State == EXTI_ENABLED){
    2068:	8a 81       	ldd	r24, Y+2	; 0x02
    206a:	9b 81       	ldd	r25, Y+3	; 0x03
    206c:	fc 01       	movw	r30, r24
    206e:	34 96       	adiw	r30, 0x04	; 4
    2070:	80 81       	ld	r24, Z
    2072:	81 30       	cpi	r24, 0x01	; 1
    2074:	59 f5       	brne	.+86     	; 0x20cc <EXTI_enuInit+0x270>

			SET_BIT(GICR, INT2_switch);
    2076:	ab e5       	ldi	r26, 0x5B	; 91
    2078:	b0 e0       	ldi	r27, 0x00	; 0
    207a:	eb e5       	ldi	r30, 0x5B	; 91
    207c:	f0 e0       	ldi	r31, 0x00	; 0
    207e:	80 81       	ld	r24, Z
    2080:	80 62       	ori	r24, 0x20	; 32
    2082:	8c 93       	st	X, r24

			switch(Copy_pu8GroupConfig[INT_NO_2].Sence_Level){
    2084:	8a 81       	ldd	r24, Y+2	; 0x02
    2086:	9b 81       	ldd	r25, Y+3	; 0x03
    2088:	fc 01       	movw	r30, r24
    208a:	34 96       	adiw	r30, 0x04	; 4
    208c:	81 81       	ldd	r24, Z+1	; 0x01
    208e:	28 2f       	mov	r18, r24
    2090:	30 e0       	ldi	r19, 0x00	; 0
    2092:	3d 83       	std	Y+5, r19	; 0x05
    2094:	2c 83       	std	Y+4, r18	; 0x04
    2096:	8c 81       	ldd	r24, Y+4	; 0x04
    2098:	9d 81       	ldd	r25, Y+5	; 0x05
    209a:	82 30       	cpi	r24, 0x02	; 2
    209c:	91 05       	cpc	r25, r1
    209e:	31 f0       	breq	.+12     	; 0x20ac <EXTI_enuInit+0x250>
    20a0:	2c 81       	ldd	r18, Y+4	; 0x04
    20a2:	3d 81       	ldd	r19, Y+5	; 0x05
    20a4:	23 30       	cpi	r18, 0x03	; 3
    20a6:	31 05       	cpc	r19, r1
    20a8:	49 f0       	breq	.+18     	; 0x20bc <EXTI_enuInit+0x260>
    20aa:	1e c0       	rjmp	.+60     	; 0x20e8 <EXTI_enuInit+0x28c>

				case EXTI_FALLING_EDGE:

					CLR_BIT(MCUCSR, ISC2);
    20ac:	a4 e5       	ldi	r26, 0x54	; 84
    20ae:	b0 e0       	ldi	r27, 0x00	; 0
    20b0:	e4 e5       	ldi	r30, 0x54	; 84
    20b2:	f0 e0       	ldi	r31, 0x00	; 0
    20b4:	80 81       	ld	r24, Z
    20b6:	8f 7b       	andi	r24, 0xBF	; 191
    20b8:	8c 93       	st	X, r24
    20ba:	16 c0       	rjmp	.+44     	; 0x20e8 <EXTI_enuInit+0x28c>
					break;

				case EXTI_RISING_EDGE:

					SET_BIT(MCUCSR, ISC2);
    20bc:	a4 e5       	ldi	r26, 0x54	; 84
    20be:	b0 e0       	ldi	r27, 0x00	; 0
    20c0:	e4 e5       	ldi	r30, 0x54	; 84
    20c2:	f0 e0       	ldi	r31, 0x00	; 0
    20c4:	80 81       	ld	r24, Z
    20c6:	80 64       	ori	r24, 0x40	; 64
    20c8:	8c 93       	st	X, r24
    20ca:	0e c0       	rjmp	.+28     	; 0x20e8 <EXTI_enuInit+0x28c>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT_NO_2].Int_State == EXTI_DISABLED){
    20cc:	8a 81       	ldd	r24, Y+2	; 0x02
    20ce:	9b 81       	ldd	r25, Y+3	; 0x03
    20d0:	fc 01       	movw	r30, r24
    20d2:	34 96       	adiw	r30, 0x04	; 4
    20d4:	80 81       	ld	r24, Z
    20d6:	88 23       	and	r24, r24
    20d8:	39 f4       	brne	.+14     	; 0x20e8 <EXTI_enuInit+0x28c>

			CLR_BIT(GICR, INT2_switch);
    20da:	ab e5       	ldi	r26, 0x5B	; 91
    20dc:	b0 e0       	ldi	r27, 0x00	; 0
    20de:	eb e5       	ldi	r30, 0x5B	; 91
    20e0:	f0 e0       	ldi	r31, 0x00	; 0
    20e2:	80 81       	ld	r24, Z
    20e4:	8f 7d       	andi	r24, 0xDF	; 223
    20e6:	8c 93       	st	X, r24





		Local_enuErrorStatus = ERROR_STATUS_OK;
    20e8:	81 e0       	ldi	r24, 0x01	; 1
    20ea:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorStatus;
    20ec:	39 81       	ldd	r19, Y+1	; 0x01
    20ee:	3a 87       	std	Y+10, r19	; 0x0a
    20f0:	8a 85       	ldd	r24, Y+10	; 0x0a
}
    20f2:	2a 96       	adiw	r28, 0x0a	; 10
    20f4:	0f b6       	in	r0, 0x3f	; 63
    20f6:	f8 94       	cli
    20f8:	de bf       	out	0x3e, r29	; 62
    20fa:	0f be       	out	0x3f, r0	; 63
    20fc:	cd bf       	out	0x3d, r28	; 61
    20fe:	cf 91       	pop	r28
    2100:	df 91       	pop	r29
    2102:	08 95       	ret

00002104 <EXTI_enuEnableInterrupt>:

ErrorStatus_t EXTI_enuEnableInterrupt(uint8_t Copy_u8IntNumber){
    2104:	df 93       	push	r29
    2106:	cf 93       	push	r28
    2108:	00 d0       	rcall	.+0      	; 0x210a <EXTI_enuEnableInterrupt+0x6>
    210a:	00 d0       	rcall	.+0      	; 0x210c <EXTI_enuEnableInterrupt+0x8>
    210c:	cd b7       	in	r28, 0x3d	; 61
    210e:	de b7       	in	r29, 0x3e	; 62
    2110:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    2112:	19 82       	std	Y+1, r1	; 0x01


		switch(Copy_u8IntNumber){
    2114:	8a 81       	ldd	r24, Y+2	; 0x02
    2116:	28 2f       	mov	r18, r24
    2118:	30 e0       	ldi	r19, 0x00	; 0
    211a:	3c 83       	std	Y+4, r19	; 0x04
    211c:	2b 83       	std	Y+3, r18	; 0x03
    211e:	8b 81       	ldd	r24, Y+3	; 0x03
    2120:	9c 81       	ldd	r25, Y+4	; 0x04
    2122:	81 30       	cpi	r24, 0x01	; 1
    2124:	91 05       	cpc	r25, r1
    2126:	89 f0       	breq	.+34     	; 0x214a <EXTI_enuEnableInterrupt+0x46>
    2128:	2b 81       	ldd	r18, Y+3	; 0x03
    212a:	3c 81       	ldd	r19, Y+4	; 0x04
    212c:	22 30       	cpi	r18, 0x02	; 2
    212e:	31 05       	cpc	r19, r1
    2130:	a1 f0       	breq	.+40     	; 0x215a <EXTI_enuEnableInterrupt+0x56>
    2132:	8b 81       	ldd	r24, Y+3	; 0x03
    2134:	9c 81       	ldd	r25, Y+4	; 0x04
    2136:	00 97       	sbiw	r24, 0x00	; 0
    2138:	b9 f4       	brne	.+46     	; 0x2168 <EXTI_enuEnableInterrupt+0x64>
			case INT_NO_0:

				SET_BIT(GICR, INT0_switch);
    213a:	ab e5       	ldi	r26, 0x5B	; 91
    213c:	b0 e0       	ldi	r27, 0x00	; 0
    213e:	eb e5       	ldi	r30, 0x5B	; 91
    2140:	f0 e0       	ldi	r31, 0x00	; 0
    2142:	80 81       	ld	r24, Z
    2144:	80 64       	ori	r24, 0x40	; 64
    2146:	8c 93       	st	X, r24
    2148:	0f c0       	rjmp	.+30     	; 0x2168 <EXTI_enuEnableInterrupt+0x64>
				break;

			case INT_NO_1:

				SET_BIT(GICR, INT1_switch);
    214a:	ab e5       	ldi	r26, 0x5B	; 91
    214c:	b0 e0       	ldi	r27, 0x00	; 0
    214e:	eb e5       	ldi	r30, 0x5B	; 91
    2150:	f0 e0       	ldi	r31, 0x00	; 0
    2152:	80 81       	ld	r24, Z
    2154:	80 68       	ori	r24, 0x80	; 128
    2156:	8c 93       	st	X, r24
    2158:	07 c0       	rjmp	.+14     	; 0x2168 <EXTI_enuEnableInterrupt+0x64>
				break;

			case INT_NO_2:

				SET_BIT(GICR, INT2_switch);
    215a:	ab e5       	ldi	r26, 0x5B	; 91
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	eb e5       	ldi	r30, 0x5B	; 91
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	80 81       	ld	r24, Z
    2164:	80 62       	ori	r24, 0x20	; 32
    2166:	8c 93       	st	X, r24
		}

		Local_enuErrorStatus = ERROR_STATUS_OK;
    2168:	81 e0       	ldi	r24, 0x01	; 1
    216a:	89 83       	std	Y+1, r24	; 0x01


	return Local_enuErrorStatus;
    216c:	89 81       	ldd	r24, Y+1	; 0x01
}
    216e:	0f 90       	pop	r0
    2170:	0f 90       	pop	r0
    2172:	0f 90       	pop	r0
    2174:	0f 90       	pop	r0
    2176:	cf 91       	pop	r28
    2178:	df 91       	pop	r29
    217a:	08 95       	ret

0000217c <EXTI_enuDisableInterrupt>:

ErrorStatus_t EXTI_enuDisableInterrupt(uint8_t Copy_u8IntNumber){
    217c:	df 93       	push	r29
    217e:	cf 93       	push	r28
    2180:	00 d0       	rcall	.+0      	; 0x2182 <EXTI_enuDisableInterrupt+0x6>
    2182:	00 d0       	rcall	.+0      	; 0x2184 <EXTI_enuDisableInterrupt+0x8>
    2184:	0f 92       	push	r0
    2186:	cd b7       	in	r28, 0x3d	; 61
    2188:	de b7       	in	r29, 0x3e	; 62
    218a:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    218c:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8IntNumber > INT_NO_2){
    218e:	8a 81       	ldd	r24, Y+2	; 0x02
    2190:	83 30       	cpi	r24, 0x03	; 3
    2192:	18 f0       	brcs	.+6      	; 0x219a <EXTI_enuDisableInterrupt+0x1e>
		return Local_enuErrorStatus;
    2194:	29 81       	ldd	r18, Y+1	; 0x01
    2196:	2d 83       	std	Y+5, r18	; 0x05
    2198:	2e c0       	rjmp	.+92     	; 0x21f6 <EXTI_enuDisableInterrupt+0x7a>
	}

	else{

		switch(Copy_u8IntNumber){
    219a:	8a 81       	ldd	r24, Y+2	; 0x02
    219c:	28 2f       	mov	r18, r24
    219e:	30 e0       	ldi	r19, 0x00	; 0
    21a0:	3c 83       	std	Y+4, r19	; 0x04
    21a2:	2b 83       	std	Y+3, r18	; 0x03
    21a4:	8b 81       	ldd	r24, Y+3	; 0x03
    21a6:	9c 81       	ldd	r25, Y+4	; 0x04
    21a8:	81 30       	cpi	r24, 0x01	; 1
    21aa:	91 05       	cpc	r25, r1
    21ac:	89 f0       	breq	.+34     	; 0x21d0 <EXTI_enuDisableInterrupt+0x54>
    21ae:	2b 81       	ldd	r18, Y+3	; 0x03
    21b0:	3c 81       	ldd	r19, Y+4	; 0x04
    21b2:	22 30       	cpi	r18, 0x02	; 2
    21b4:	31 05       	cpc	r19, r1
    21b6:	a1 f0       	breq	.+40     	; 0x21e0 <EXTI_enuDisableInterrupt+0x64>
    21b8:	8b 81       	ldd	r24, Y+3	; 0x03
    21ba:	9c 81       	ldd	r25, Y+4	; 0x04
    21bc:	00 97       	sbiw	r24, 0x00	; 0
    21be:	b9 f4       	brne	.+46     	; 0x21ee <EXTI_enuDisableInterrupt+0x72>
		case INT_NO_0:

			
			GICR &= ~(1<<INT0_switch);
    21c0:	ab e5       	ldi	r26, 0x5B	; 91
    21c2:	b0 e0       	ldi	r27, 0x00	; 0
    21c4:	eb e5       	ldi	r30, 0x5B	; 91
    21c6:	f0 e0       	ldi	r31, 0x00	; 0
    21c8:	80 81       	ld	r24, Z
    21ca:	8f 7b       	andi	r24, 0xBF	; 191
    21cc:	8c 93       	st	X, r24
    21ce:	0f c0       	rjmp	.+30     	; 0x21ee <EXTI_enuDisableInterrupt+0x72>
			break;

		case INT_NO_1:

			GICR &= ~(1<<INT1_switch);
    21d0:	ab e5       	ldi	r26, 0x5B	; 91
    21d2:	b0 e0       	ldi	r27, 0x00	; 0
    21d4:	eb e5       	ldi	r30, 0x5B	; 91
    21d6:	f0 e0       	ldi	r31, 0x00	; 0
    21d8:	80 81       	ld	r24, Z
    21da:	8f 77       	andi	r24, 0x7F	; 127
    21dc:	8c 93       	st	X, r24
    21de:	07 c0       	rjmp	.+14     	; 0x21ee <EXTI_enuDisableInterrupt+0x72>
			break;

		case INT_NO_2:

			GICR &= ~(1<<INT2_switch);
    21e0:	ab e5       	ldi	r26, 0x5B	; 91
    21e2:	b0 e0       	ldi	r27, 0x00	; 0
    21e4:	eb e5       	ldi	r30, 0x5B	; 91
    21e6:	f0 e0       	ldi	r31, 0x00	; 0
    21e8:	80 81       	ld	r24, Z
    21ea:	8f 7d       	andi	r24, 0xDF	; 223
    21ec:	8c 93       	st	X, r24
		}

		Local_enuErrorStatus = ERROR_STATUS_OK;
    21ee:	81 e0       	ldi	r24, 0x01	; 1
    21f0:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorStatus;
    21f2:	99 81       	ldd	r25, Y+1	; 0x01
    21f4:	9d 83       	std	Y+5, r25	; 0x05
    21f6:	8d 81       	ldd	r24, Y+5	; 0x05
}
    21f8:	0f 90       	pop	r0
    21fa:	0f 90       	pop	r0
    21fc:	0f 90       	pop	r0
    21fe:	0f 90       	pop	r0
    2200:	0f 90       	pop	r0
    2202:	cf 91       	pop	r28
    2204:	df 91       	pop	r29
    2206:	08 95       	ret

00002208 <EXTI_enuSetSenseLevel>:


ErrorStatus_t EXTI_enuSetSenseLevel(uint8_t Copy_u8IntNumber,  uint8_t Copy_u8SenseLevel){
    2208:	df 93       	push	r29
    220a:	cf 93       	push	r28
    220c:	cd b7       	in	r28, 0x3d	; 61
    220e:	de b7       	in	r29, 0x3e	; 62
    2210:	2c 97       	sbiw	r28, 0x0c	; 12
    2212:	0f b6       	in	r0, 0x3f	; 63
    2214:	f8 94       	cli
    2216:	de bf       	out	0x3e, r29	; 62
    2218:	0f be       	out	0x3f, r0	; 63
    221a:	cd bf       	out	0x3d, r28	; 61
    221c:	8a 83       	std	Y+2, r24	; 0x02
    221e:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    2220:	19 82       	std	Y+1, r1	; 0x01


	if( (Copy_u8IntNumber > INT_NO_2) || Copy_u8SenseLevel > EXTI_RISING_EDGE){
    2222:	8a 81       	ldd	r24, Y+2	; 0x02
    2224:	83 30       	cpi	r24, 0x03	; 3
    2226:	18 f4       	brcc	.+6      	; 0x222e <EXTI_enuSetSenseLevel+0x26>
    2228:	8b 81       	ldd	r24, Y+3	; 0x03
    222a:	84 30       	cpi	r24, 0x04	; 4
    222c:	18 f0       	brcs	.+6      	; 0x2234 <EXTI_enuSetSenseLevel+0x2c>

		return Local_enuErrorStatus;
    222e:	29 81       	ldd	r18, Y+1	; 0x01
    2230:	2c 87       	std	Y+12, r18	; 0x0c
    2232:	ef c0       	rjmp	.+478    	; 0x2412 <EXTI_enuSetSenseLevel+0x20a>
	}

	else{

		switch(Copy_u8IntNumber){
    2234:	8a 81       	ldd	r24, Y+2	; 0x02
    2236:	28 2f       	mov	r18, r24
    2238:	30 e0       	ldi	r19, 0x00	; 0
    223a:	3b 87       	std	Y+11, r19	; 0x0b
    223c:	2a 87       	std	Y+10, r18	; 0x0a
    223e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2240:	9b 85       	ldd	r25, Y+11	; 0x0b
    2242:	81 30       	cpi	r24, 0x01	; 1
    2244:	91 05       	cpc	r25, r1
    2246:	09 f4       	brne	.+2      	; 0x224a <EXTI_enuSetSenseLevel+0x42>
    2248:	66 c0       	rjmp	.+204    	; 0x2316 <EXTI_enuSetSenseLevel+0x10e>
    224a:	2a 85       	ldd	r18, Y+10	; 0x0a
    224c:	3b 85       	ldd	r19, Y+11	; 0x0b
    224e:	22 30       	cpi	r18, 0x02	; 2
    2250:	31 05       	cpc	r19, r1
    2252:	09 f4       	brne	.+2      	; 0x2256 <EXTI_enuSetSenseLevel+0x4e>
    2254:	bb c0       	rjmp	.+374    	; 0x23cc <EXTI_enuSetSenseLevel+0x1c4>
    2256:	8a 85       	ldd	r24, Y+10	; 0x0a
    2258:	9b 85       	ldd	r25, Y+11	; 0x0b
    225a:	00 97       	sbiw	r24, 0x00	; 0
    225c:	09 f0       	breq	.+2      	; 0x2260 <EXTI_enuSetSenseLevel+0x58>
    225e:	d5 c0       	rjmp	.+426    	; 0x240a <EXTI_enuSetSenseLevel+0x202>
		case INT_NO_0:

			/**************** INT0 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    2260:	8b 81       	ldd	r24, Y+3	; 0x03
    2262:	28 2f       	mov	r18, r24
    2264:	30 e0       	ldi	r19, 0x00	; 0
    2266:	39 87       	std	Y+9, r19	; 0x09
    2268:	28 87       	std	Y+8, r18	; 0x08
    226a:	88 85       	ldd	r24, Y+8	; 0x08
    226c:	99 85       	ldd	r25, Y+9	; 0x09
    226e:	81 30       	cpi	r24, 0x01	; 1
    2270:	91 05       	cpc	r25, r1
    2272:	a9 f0       	breq	.+42     	; 0x229e <EXTI_enuSetSenseLevel+0x96>
    2274:	28 85       	ldd	r18, Y+8	; 0x08
    2276:	39 85       	ldd	r19, Y+9	; 0x09
    2278:	22 30       	cpi	r18, 0x02	; 2
    227a:	31 05       	cpc	r19, r1
    227c:	2c f4       	brge	.+10     	; 0x2288 <EXTI_enuSetSenseLevel+0x80>
    227e:	88 85       	ldd	r24, Y+8	; 0x08
    2280:	99 85       	ldd	r25, Y+9	; 0x09
    2282:	00 97       	sbiw	r24, 0x00	; 0
    2284:	d9 f0       	breq	.+54     	; 0x22bc <EXTI_enuSetSenseLevel+0xb4>
    2286:	c1 c0       	rjmp	.+386    	; 0x240a <EXTI_enuSetSenseLevel+0x202>
    2288:	28 85       	ldd	r18, Y+8	; 0x08
    228a:	39 85       	ldd	r19, Y+9	; 0x09
    228c:	22 30       	cpi	r18, 0x02	; 2
    228e:	31 05       	cpc	r19, r1
    2290:	21 f1       	breq	.+72     	; 0x22da <EXTI_enuSetSenseLevel+0xd2>
    2292:	88 85       	ldd	r24, Y+8	; 0x08
    2294:	99 85       	ldd	r25, Y+9	; 0x09
    2296:	83 30       	cpi	r24, 0x03	; 3
    2298:	91 05       	cpc	r25, r1
    229a:	71 f1       	breq	.+92     	; 0x22f8 <EXTI_enuSetSenseLevel+0xf0>
    229c:	b6 c0       	rjmp	.+364    	; 0x240a <EXTI_enuSetSenseLevel+0x202>
				case EXTI_ANY_lOGICALCHANGE:

					MCUCR |=  (1 << ISC00);
    229e:	a5 e5       	ldi	r26, 0x55	; 85
    22a0:	b0 e0       	ldi	r27, 0x00	; 0
    22a2:	e5 e5       	ldi	r30, 0x55	; 85
    22a4:	f0 e0       	ldi	r31, 0x00	; 0
    22a6:	80 81       	ld	r24, Z
    22a8:	81 60       	ori	r24, 0x01	; 1
    22aa:	8c 93       	st	X, r24
					MCUCR &= ~(1 << ISC01);
    22ac:	a5 e5       	ldi	r26, 0x55	; 85
    22ae:	b0 e0       	ldi	r27, 0x00	; 0
    22b0:	e5 e5       	ldi	r30, 0x55	; 85
    22b2:	f0 e0       	ldi	r31, 0x00	; 0
    22b4:	80 81       	ld	r24, Z
    22b6:	8d 7f       	andi	r24, 0xFD	; 253
    22b8:	8c 93       	st	X, r24
    22ba:	a7 c0       	rjmp	.+334    	; 0x240a <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_LOW_LEVEL:

					MCUCR &= ~(1 << ISC00);
    22bc:	a5 e5       	ldi	r26, 0x55	; 85
    22be:	b0 e0       	ldi	r27, 0x00	; 0
    22c0:	e5 e5       	ldi	r30, 0x55	; 85
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	80 81       	ld	r24, Z
    22c6:	8e 7f       	andi	r24, 0xFE	; 254
    22c8:	8c 93       	st	X, r24
					MCUCR &= ~(1 << ISC01);
    22ca:	a5 e5       	ldi	r26, 0x55	; 85
    22cc:	b0 e0       	ldi	r27, 0x00	; 0
    22ce:	e5 e5       	ldi	r30, 0x55	; 85
    22d0:	f0 e0       	ldi	r31, 0x00	; 0
    22d2:	80 81       	ld	r24, Z
    22d4:	8d 7f       	andi	r24, 0xFD	; 253
    22d6:	8c 93       	st	X, r24
    22d8:	98 c0       	rjmp	.+304    	; 0x240a <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_FALLING_EDGE:

					MCUCR &= ~(1 << ISC00);
    22da:	a5 e5       	ldi	r26, 0x55	; 85
    22dc:	b0 e0       	ldi	r27, 0x00	; 0
    22de:	e5 e5       	ldi	r30, 0x55	; 85
    22e0:	f0 e0       	ldi	r31, 0x00	; 0
    22e2:	80 81       	ld	r24, Z
    22e4:	8e 7f       	andi	r24, 0xFE	; 254
    22e6:	8c 93       	st	X, r24
					MCUCR |=  (1 << ISC01);
    22e8:	a5 e5       	ldi	r26, 0x55	; 85
    22ea:	b0 e0       	ldi	r27, 0x00	; 0
    22ec:	e5 e5       	ldi	r30, 0x55	; 85
    22ee:	f0 e0       	ldi	r31, 0x00	; 0
    22f0:	80 81       	ld	r24, Z
    22f2:	82 60       	ori	r24, 0x02	; 2
    22f4:	8c 93       	st	X, r24
    22f6:	89 c0       	rjmp	.+274    	; 0x240a <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_RISING_EDGE:

					MCUCR |=  (1 << ISC00);
    22f8:	a5 e5       	ldi	r26, 0x55	; 85
    22fa:	b0 e0       	ldi	r27, 0x00	; 0
    22fc:	e5 e5       	ldi	r30, 0x55	; 85
    22fe:	f0 e0       	ldi	r31, 0x00	; 0
    2300:	80 81       	ld	r24, Z
    2302:	81 60       	ori	r24, 0x01	; 1
    2304:	8c 93       	st	X, r24
					MCUCR |=  (1 << ISC01);
    2306:	a5 e5       	ldi	r26, 0x55	; 85
    2308:	b0 e0       	ldi	r27, 0x00	; 0
    230a:	e5 e5       	ldi	r30, 0x55	; 85
    230c:	f0 e0       	ldi	r31, 0x00	; 0
    230e:	80 81       	ld	r24, Z
    2310:	82 60       	ori	r24, 0x02	; 2
    2312:	8c 93       	st	X, r24
    2314:	7a c0       	rjmp	.+244    	; 0x240a <EXTI_enuSetSenseLevel+0x202>
			/**************************************************/

		case INT_NO_1:

			/**************** 1 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    2316:	8b 81       	ldd	r24, Y+3	; 0x03
    2318:	28 2f       	mov	r18, r24
    231a:	30 e0       	ldi	r19, 0x00	; 0
    231c:	3f 83       	std	Y+7, r19	; 0x07
    231e:	2e 83       	std	Y+6, r18	; 0x06
    2320:	8e 81       	ldd	r24, Y+6	; 0x06
    2322:	9f 81       	ldd	r25, Y+7	; 0x07
    2324:	81 30       	cpi	r24, 0x01	; 1
    2326:	91 05       	cpc	r25, r1
    2328:	a9 f0       	breq	.+42     	; 0x2354 <EXTI_enuSetSenseLevel+0x14c>
    232a:	2e 81       	ldd	r18, Y+6	; 0x06
    232c:	3f 81       	ldd	r19, Y+7	; 0x07
    232e:	22 30       	cpi	r18, 0x02	; 2
    2330:	31 05       	cpc	r19, r1
    2332:	2c f4       	brge	.+10     	; 0x233e <EXTI_enuSetSenseLevel+0x136>
    2334:	8e 81       	ldd	r24, Y+6	; 0x06
    2336:	9f 81       	ldd	r25, Y+7	; 0x07
    2338:	00 97       	sbiw	r24, 0x00	; 0
    233a:	d9 f0       	breq	.+54     	; 0x2372 <EXTI_enuSetSenseLevel+0x16a>
    233c:	66 c0       	rjmp	.+204    	; 0x240a <EXTI_enuSetSenseLevel+0x202>
    233e:	2e 81       	ldd	r18, Y+6	; 0x06
    2340:	3f 81       	ldd	r19, Y+7	; 0x07
    2342:	22 30       	cpi	r18, 0x02	; 2
    2344:	31 05       	cpc	r19, r1
    2346:	21 f1       	breq	.+72     	; 0x2390 <EXTI_enuSetSenseLevel+0x188>
    2348:	8e 81       	ldd	r24, Y+6	; 0x06
    234a:	9f 81       	ldd	r25, Y+7	; 0x07
    234c:	83 30       	cpi	r24, 0x03	; 3
    234e:	91 05       	cpc	r25, r1
    2350:	71 f1       	breq	.+92     	; 0x23ae <EXTI_enuSetSenseLevel+0x1a6>
    2352:	5b c0       	rjmp	.+182    	; 0x240a <EXTI_enuSetSenseLevel+0x202>
			case EXTI_ANY_lOGICALCHANGE:

				MCUCR |=   (1 << ISC10);
    2354:	a5 e5       	ldi	r26, 0x55	; 85
    2356:	b0 e0       	ldi	r27, 0x00	; 0
    2358:	e5 e5       	ldi	r30, 0x55	; 85
    235a:	f0 e0       	ldi	r31, 0x00	; 0
    235c:	80 81       	ld	r24, Z
    235e:	84 60       	ori	r24, 0x04	; 4
    2360:	8c 93       	st	X, r24
				MCUCR &=  ~(1 << ISC11);
    2362:	a5 e5       	ldi	r26, 0x55	; 85
    2364:	b0 e0       	ldi	r27, 0x00	; 0
    2366:	e5 e5       	ldi	r30, 0x55	; 85
    2368:	f0 e0       	ldi	r31, 0x00	; 0
    236a:	80 81       	ld	r24, Z
    236c:	87 7f       	andi	r24, 0xF7	; 247
    236e:	8c 93       	st	X, r24
    2370:	4c c0       	rjmp	.+152    	; 0x240a <EXTI_enuSetSenseLevel+0x202>

				break;

			case EXTI_LOW_LEVEL:

				MCUCR &=  ~(1 << ISC10);
    2372:	a5 e5       	ldi	r26, 0x55	; 85
    2374:	b0 e0       	ldi	r27, 0x00	; 0
    2376:	e5 e5       	ldi	r30, 0x55	; 85
    2378:	f0 e0       	ldi	r31, 0x00	; 0
    237a:	80 81       	ld	r24, Z
    237c:	8b 7f       	andi	r24, 0xFB	; 251
    237e:	8c 93       	st	X, r24
				MCUCR &=  ~(1 << ISC11);
    2380:	a5 e5       	ldi	r26, 0x55	; 85
    2382:	b0 e0       	ldi	r27, 0x00	; 0
    2384:	e5 e5       	ldi	r30, 0x55	; 85
    2386:	f0 e0       	ldi	r31, 0x00	; 0
    2388:	80 81       	ld	r24, Z
    238a:	87 7f       	andi	r24, 0xF7	; 247
    238c:	8c 93       	st	X, r24
    238e:	3d c0       	rjmp	.+122    	; 0x240a <EXTI_enuSetSenseLevel+0x202>

				break;

			case EXTI_FALLING_EDGE:

				MCUCR &=  ~(1 << ISC10);
    2390:	a5 e5       	ldi	r26, 0x55	; 85
    2392:	b0 e0       	ldi	r27, 0x00	; 0
    2394:	e5 e5       	ldi	r30, 0x55	; 85
    2396:	f0 e0       	ldi	r31, 0x00	; 0
    2398:	80 81       	ld	r24, Z
    239a:	8b 7f       	andi	r24, 0xFB	; 251
    239c:	8c 93       	st	X, r24
				MCUCR |=   (1 << ISC11);
    239e:	a5 e5       	ldi	r26, 0x55	; 85
    23a0:	b0 e0       	ldi	r27, 0x00	; 0
    23a2:	e5 e5       	ldi	r30, 0x55	; 85
    23a4:	f0 e0       	ldi	r31, 0x00	; 0
    23a6:	80 81       	ld	r24, Z
    23a8:	88 60       	ori	r24, 0x08	; 8
    23aa:	8c 93       	st	X, r24
    23ac:	2e c0       	rjmp	.+92     	; 0x240a <EXTI_enuSetSenseLevel+0x202>

				break;

			case EXTI_RISING_EDGE:

				MCUCR |=  (1 << ISC10);
    23ae:	a5 e5       	ldi	r26, 0x55	; 85
    23b0:	b0 e0       	ldi	r27, 0x00	; 0
    23b2:	e5 e5       	ldi	r30, 0x55	; 85
    23b4:	f0 e0       	ldi	r31, 0x00	; 0
    23b6:	80 81       	ld	r24, Z
    23b8:	84 60       	ori	r24, 0x04	; 4
    23ba:	8c 93       	st	X, r24
				MCUCR |=  (1 << ISC11);
    23bc:	a5 e5       	ldi	r26, 0x55	; 85
    23be:	b0 e0       	ldi	r27, 0x00	; 0
    23c0:	e5 e5       	ldi	r30, 0x55	; 85
    23c2:	f0 e0       	ldi	r31, 0x00	; 0
    23c4:	80 81       	ld	r24, Z
    23c6:	88 60       	ori	r24, 0x08	; 8
    23c8:	8c 93       	st	X, r24
    23ca:	1f c0       	rjmp	.+62     	; 0x240a <EXTI_enuSetSenseLevel+0x202>


		case INT_NO_2:

			/**************** INT2 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    23cc:	8b 81       	ldd	r24, Y+3	; 0x03
    23ce:	28 2f       	mov	r18, r24
    23d0:	30 e0       	ldi	r19, 0x00	; 0
    23d2:	3d 83       	std	Y+5, r19	; 0x05
    23d4:	2c 83       	std	Y+4, r18	; 0x04
    23d6:	8c 81       	ldd	r24, Y+4	; 0x04
    23d8:	9d 81       	ldd	r25, Y+5	; 0x05
    23da:	82 30       	cpi	r24, 0x02	; 2
    23dc:	91 05       	cpc	r25, r1
    23de:	31 f0       	breq	.+12     	; 0x23ec <EXTI_enuSetSenseLevel+0x1e4>
    23e0:	2c 81       	ldd	r18, Y+4	; 0x04
    23e2:	3d 81       	ldd	r19, Y+5	; 0x05
    23e4:	23 30       	cpi	r18, 0x03	; 3
    23e6:	31 05       	cpc	r19, r1
    23e8:	49 f0       	breq	.+18     	; 0x23fc <EXTI_enuSetSenseLevel+0x1f4>
    23ea:	0f c0       	rjmp	.+30     	; 0x240a <EXTI_enuSetSenseLevel+0x202>

				case EXTI_FALLING_EDGE:
					MCUCSR &= ~(1 << ISC2);
    23ec:	a4 e5       	ldi	r26, 0x54	; 84
    23ee:	b0 e0       	ldi	r27, 0x00	; 0
    23f0:	e4 e5       	ldi	r30, 0x54	; 84
    23f2:	f0 e0       	ldi	r31, 0x00	; 0
    23f4:	80 81       	ld	r24, Z
    23f6:	8f 7b       	andi	r24, 0xBF	; 191
    23f8:	8c 93       	st	X, r24
    23fa:	07 c0       	rjmp	.+14     	; 0x240a <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_RISING_EDGE:

					MCUCSR |= (1 << ISC2);
    23fc:	a4 e5       	ldi	r26, 0x54	; 84
    23fe:	b0 e0       	ldi	r27, 0x00	; 0
    2400:	e4 e5       	ldi	r30, 0x54	; 84
    2402:	f0 e0       	ldi	r31, 0x00	; 0
    2404:	80 81       	ld	r24, Z
    2406:	80 64       	ori	r24, 0x40	; 64
    2408:	8c 93       	st	X, r24

			/**************************************************/
		}


		Local_enuErrorStatus = ERROR_STATUS_OK;
    240a:	81 e0       	ldi	r24, 0x01	; 1
    240c:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorStatus;
    240e:	39 81       	ldd	r19, Y+1	; 0x01
    2410:	3c 87       	std	Y+12, r19	; 0x0c
    2412:	8c 85       	ldd	r24, Y+12	; 0x0c
}
    2414:	2c 96       	adiw	r28, 0x0c	; 12
    2416:	0f b6       	in	r0, 0x3f	; 63
    2418:	f8 94       	cli
    241a:	de bf       	out	0x3e, r29	; 62
    241c:	0f be       	out	0x3f, r0	; 63
    241e:	cd bf       	out	0x3d, r28	; 61
    2420:	cf 91       	pop	r28
    2422:	df 91       	pop	r29
    2424:	08 95       	ret

00002426 <EXTI_enuSetCallBack>:


ErrorStatus_t EXTI_enuSetCallBack( void (*Copy_pfunAppFun)(void), uint8_t Copy_u8IntNumber){
    2426:	df 93       	push	r29
    2428:	cf 93       	push	r28
    242a:	00 d0       	rcall	.+0      	; 0x242c <EXTI_enuSetCallBack+0x6>
    242c:	00 d0       	rcall	.+0      	; 0x242e <EXTI_enuSetCallBack+0x8>
    242e:	0f 92       	push	r0
    2430:	cd b7       	in	r28, 0x3d	; 61
    2432:	de b7       	in	r29, 0x3e	; 62
    2434:	9b 83       	std	Y+3, r25	; 0x03
    2436:	8a 83       	std	Y+2, r24	; 0x02
    2438:	6c 83       	std	Y+4, r22	; 0x04

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    243a:	19 82       	std	Y+1, r1	; 0x01


	if( (Copy_pfunAppFun == NULL ) ){
    243c:	8a 81       	ldd	r24, Y+2	; 0x02
    243e:	9b 81       	ldd	r25, Y+3	; 0x03
    2440:	00 97       	sbiw	r24, 0x00	; 0
    2442:	29 f4       	brne	.+10     	; 0x244e <EXTI_enuSetCallBack+0x28>


		Local_enuErrorStatus = ERROR_STATUS_NULL_POINTER;
    2444:	83 e0       	ldi	r24, 0x03	; 3
    2446:	89 83       	std	Y+1, r24	; 0x01
		return Local_enuErrorStatus;
    2448:	89 81       	ldd	r24, Y+1	; 0x01
    244a:	8d 83       	std	Y+5, r24	; 0x05
    244c:	18 c0       	rjmp	.+48     	; 0x247e <EXTI_enuSetCallBack+0x58>
	}

	else if(Copy_u8IntNumber > INT_NO_2){
    244e:	8c 81       	ldd	r24, Y+4	; 0x04
    2450:	83 30       	cpi	r24, 0x03	; 3
    2452:	28 f0       	brcs	.+10     	; 0x245e <EXTI_enuSetCallBack+0x38>

		Local_enuErrorStatus = ERROR_OUT_OF_RANGE;
    2454:	84 e0       	ldi	r24, 0x04	; 4
    2456:	89 83       	std	Y+1, r24	; 0x01
		return Local_enuErrorStatus;
    2458:	89 81       	ldd	r24, Y+1	; 0x01
    245a:	8d 83       	std	Y+5, r24	; 0x05
    245c:	10 c0       	rjmp	.+32     	; 0x247e <EXTI_enuSetCallBack+0x58>
	}

	else{
		EXTI_pfunISRFun[Copy_u8IntNumber] = Copy_pfunAppFun;
    245e:	8c 81       	ldd	r24, Y+4	; 0x04
    2460:	88 2f       	mov	r24, r24
    2462:	90 e0       	ldi	r25, 0x00	; 0
    2464:	88 0f       	add	r24, r24
    2466:	99 1f       	adc	r25, r25
    2468:	fc 01       	movw	r30, r24
    246a:	e8 51       	subi	r30, 0x18	; 24
    246c:	fe 4f       	sbci	r31, 0xFE	; 254
    246e:	8a 81       	ldd	r24, Y+2	; 0x02
    2470:	9b 81       	ldd	r25, Y+3	; 0x03
    2472:	91 83       	std	Z+1, r25	; 0x01
    2474:	80 83       	st	Z, r24
	}


	Local_enuErrorStatus = ERROR_STATUS_OK;
    2476:	81 e0       	ldi	r24, 0x01	; 1
    2478:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorStatus;
    247a:	89 81       	ldd	r24, Y+1	; 0x01
    247c:	8d 83       	std	Y+5, r24	; 0x05
    247e:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2480:	0f 90       	pop	r0
    2482:	0f 90       	pop	r0
    2484:	0f 90       	pop	r0
    2486:	0f 90       	pop	r0
    2488:	0f 90       	pop	r0
    248a:	cf 91       	pop	r28
    248c:	df 91       	pop	r29
    248e:	08 95       	ret

00002490 <__vector_1>:


ISR(INT0_vect){
    2490:	1f 92       	push	r1
    2492:	0f 92       	push	r0
    2494:	0f b6       	in	r0, 0x3f	; 63
    2496:	0f 92       	push	r0
    2498:	11 24       	eor	r1, r1
    249a:	2f 93       	push	r18
    249c:	3f 93       	push	r19
    249e:	4f 93       	push	r20
    24a0:	5f 93       	push	r21
    24a2:	6f 93       	push	r22
    24a4:	7f 93       	push	r23
    24a6:	8f 93       	push	r24
    24a8:	9f 93       	push	r25
    24aa:	af 93       	push	r26
    24ac:	bf 93       	push	r27
    24ae:	ef 93       	push	r30
    24b0:	ff 93       	push	r31
    24b2:	df 93       	push	r29
    24b4:	cf 93       	push	r28
    24b6:	cd b7       	in	r28, 0x3d	; 61
    24b8:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT_NO_0] != NULL){
    24ba:	80 91 e8 01 	lds	r24, 0x01E8
    24be:	90 91 e9 01 	lds	r25, 0x01E9
    24c2:	00 97       	sbiw	r24, 0x00	; 0
    24c4:	29 f0       	breq	.+10     	; 0x24d0 <__vector_1+0x40>
			EXTI_pfunISRFun[INT_NO_0]();
    24c6:	e0 91 e8 01 	lds	r30, 0x01E8
    24ca:	f0 91 e9 01 	lds	r31, 0x01E9
    24ce:	09 95       	icall
		}
}
    24d0:	cf 91       	pop	r28
    24d2:	df 91       	pop	r29
    24d4:	ff 91       	pop	r31
    24d6:	ef 91       	pop	r30
    24d8:	bf 91       	pop	r27
    24da:	af 91       	pop	r26
    24dc:	9f 91       	pop	r25
    24de:	8f 91       	pop	r24
    24e0:	7f 91       	pop	r23
    24e2:	6f 91       	pop	r22
    24e4:	5f 91       	pop	r21
    24e6:	4f 91       	pop	r20
    24e8:	3f 91       	pop	r19
    24ea:	2f 91       	pop	r18
    24ec:	0f 90       	pop	r0
    24ee:	0f be       	out	0x3f, r0	; 63
    24f0:	0f 90       	pop	r0
    24f2:	1f 90       	pop	r1
    24f4:	18 95       	reti

000024f6 <__vector_2>:




ISR(INT1_vect){
    24f6:	1f 92       	push	r1
    24f8:	0f 92       	push	r0
    24fa:	0f b6       	in	r0, 0x3f	; 63
    24fc:	0f 92       	push	r0
    24fe:	11 24       	eor	r1, r1
    2500:	2f 93       	push	r18
    2502:	3f 93       	push	r19
    2504:	4f 93       	push	r20
    2506:	5f 93       	push	r21
    2508:	6f 93       	push	r22
    250a:	7f 93       	push	r23
    250c:	8f 93       	push	r24
    250e:	9f 93       	push	r25
    2510:	af 93       	push	r26
    2512:	bf 93       	push	r27
    2514:	ef 93       	push	r30
    2516:	ff 93       	push	r31
    2518:	df 93       	push	r29
    251a:	cf 93       	push	r28
    251c:	cd b7       	in	r28, 0x3d	; 61
    251e:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT_NO_1] != NULL){
    2520:	80 91 ea 01 	lds	r24, 0x01EA
    2524:	90 91 eb 01 	lds	r25, 0x01EB
    2528:	00 97       	sbiw	r24, 0x00	; 0
    252a:	29 f0       	breq	.+10     	; 0x2536 <__vector_2+0x40>
			EXTI_pfunISRFun[INT_NO_1]();
    252c:	e0 91 ea 01 	lds	r30, 0x01EA
    2530:	f0 91 eb 01 	lds	r31, 0x01EB
    2534:	09 95       	icall
		}
}
    2536:	cf 91       	pop	r28
    2538:	df 91       	pop	r29
    253a:	ff 91       	pop	r31
    253c:	ef 91       	pop	r30
    253e:	bf 91       	pop	r27
    2540:	af 91       	pop	r26
    2542:	9f 91       	pop	r25
    2544:	8f 91       	pop	r24
    2546:	7f 91       	pop	r23
    2548:	6f 91       	pop	r22
    254a:	5f 91       	pop	r21
    254c:	4f 91       	pop	r20
    254e:	3f 91       	pop	r19
    2550:	2f 91       	pop	r18
    2552:	0f 90       	pop	r0
    2554:	0f be       	out	0x3f, r0	; 63
    2556:	0f 90       	pop	r0
    2558:	1f 90       	pop	r1
    255a:	18 95       	reti

0000255c <__vector_3>:



ISR(INT2_vect){
    255c:	1f 92       	push	r1
    255e:	0f 92       	push	r0
    2560:	0f b6       	in	r0, 0x3f	; 63
    2562:	0f 92       	push	r0
    2564:	11 24       	eor	r1, r1
    2566:	2f 93       	push	r18
    2568:	3f 93       	push	r19
    256a:	4f 93       	push	r20
    256c:	5f 93       	push	r21
    256e:	6f 93       	push	r22
    2570:	7f 93       	push	r23
    2572:	8f 93       	push	r24
    2574:	9f 93       	push	r25
    2576:	af 93       	push	r26
    2578:	bf 93       	push	r27
    257a:	ef 93       	push	r30
    257c:	ff 93       	push	r31
    257e:	df 93       	push	r29
    2580:	cf 93       	push	r28
    2582:	cd b7       	in	r28, 0x3d	; 61
    2584:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT_NO_2] != NULL){
    2586:	80 91 ec 01 	lds	r24, 0x01EC
    258a:	90 91 ed 01 	lds	r25, 0x01ED
    258e:	00 97       	sbiw	r24, 0x00	; 0
    2590:	29 f0       	breq	.+10     	; 0x259c <__vector_3+0x40>
			EXTI_pfunISRFun[INT_NO_2]();
    2592:	e0 91 ec 01 	lds	r30, 0x01EC
    2596:	f0 91 ed 01 	lds	r31, 0x01ED
    259a:	09 95       	icall
		}
}
    259c:	cf 91       	pop	r28
    259e:	df 91       	pop	r29
    25a0:	ff 91       	pop	r31
    25a2:	ef 91       	pop	r30
    25a4:	bf 91       	pop	r27
    25a6:	af 91       	pop	r26
    25a8:	9f 91       	pop	r25
    25aa:	8f 91       	pop	r24
    25ac:	7f 91       	pop	r23
    25ae:	6f 91       	pop	r22
    25b0:	5f 91       	pop	r21
    25b2:	4f 91       	pop	r20
    25b4:	3f 91       	pop	r19
    25b6:	2f 91       	pop	r18
    25b8:	0f 90       	pop	r0
    25ba:	0f be       	out	0x3f, r0	; 63
    25bc:	0f 90       	pop	r0
    25be:	1f 90       	pop	r1
    25c0:	18 95       	reti

000025c2 <DIO_enuInit>:



///********************************** Module intialization **********************************/
ErrorStatus_t DIO_enuInit(void)
{
    25c2:	df 93       	push	r29
    25c4:	cf 93       	push	r28
    25c6:	0f 92       	push	r0
    25c8:	cd b7       	in	r28, 0x3d	; 61
    25ca:	de b7       	in	r29, 0x3e	; 62
    ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    25cc:	19 82       	std	Y+1, r1	; 0x01

	/***************** Group A *****************/
	DDRA = CONC(DIO_u8PA0_DIR, DIO_u8PA1_DIR,
    25ce:	ea e3       	ldi	r30, 0x3A	; 58
    25d0:	f0 e0       	ldi	r31, 0x00	; 0
    25d2:	80 ef       	ldi	r24, 0xF0	; 240
    25d4:	80 83       	st	Z, r24
				DIO_u8PA2_DIR, DIO_u8PA3_DIR,
				DIO_u8PA4_DIR, DIO_u8PA5_DIR,
				DIO_u8PA6_DIR, DIO_u8PA7_DIR);

	PORTA = CONC(DIO_u8PA0_VALUE, DIO_u8PA1_VALUE,
    25d6:	eb e3       	ldi	r30, 0x3B	; 59
    25d8:	f0 e0       	ldi	r31, 0x00	; 0
    25da:	83 ec       	ldi	r24, 0xC3	; 195
    25dc:	80 83       	st	Z, r24
				DIO_u8PA6_VALUE, DIO_u8PA7_VALUE);
	/******************************************/


	/***************** Group B *****************/
	DDRB = CONC(DIO_u8PB0_DIR, DIO_u8PB1_DIR,
    25de:	e7 e3       	ldi	r30, 0x37	; 55
    25e0:	f0 e0       	ldi	r31, 0x00	; 0
    25e2:	80 ef       	ldi	r24, 0xF0	; 240
    25e4:	80 83       	st	Z, r24
				DIO_u8PB2_DIR, DIO_u8PB3_DIR,
				DIO_u8PB4_DIR, DIO_u8PB5_DIR,
				DIO_u8PB6_DIR, DIO_u8PB7_DIR);

	PORTB = CONC(DIO_u8PB0_VALUE, DIO_u8PB1_VALUE,
    25e6:	e8 e3       	ldi	r30, 0x38	; 56
    25e8:	f0 e0       	ldi	r31, 0x00	; 0
    25ea:	83 ec       	ldi	r24, 0xC3	; 195
    25ec:	80 83       	st	Z, r24
				DIO_u8PB6_VALUE, DIO_u8PB7_VALUE);
	/******************************************/


	/***************** Group C *****************/
	DDRC = CONC(DIO_u8PC0_DIR, DIO_u8PC1_DIR,
    25ee:	e4 e3       	ldi	r30, 0x34	; 52
    25f0:	f0 e0       	ldi	r31, 0x00	; 0
    25f2:	80 ef       	ldi	r24, 0xF0	; 240
    25f4:	80 83       	st	Z, r24
				DIO_u8PC2_DIR, DIO_u8PC3_DIR,
				DIO_u8PC4_DIR, DIO_u8PC5_DIR,
				DIO_u8PC6_DIR, DIO_u8PC7_DIR);

	PORTC = CONC(DIO_u8PC0_VALUE, DIO_u8PC1_VALUE,
    25f6:	e5 e3       	ldi	r30, 0x35	; 53
    25f8:	f0 e0       	ldi	r31, 0x00	; 0
    25fa:	83 ec       	ldi	r24, 0xC3	; 195
    25fc:	80 83       	st	Z, r24
				DIO_u8PC6_VALUE, DIO_u8PC7_VALUE);
	/******************************************/


	/***************** Group D *****************/
	DDRD = CONC(DIO_u8PD0_DIR, DIO_u8PD1_DIR,
    25fe:	e1 e3       	ldi	r30, 0x31	; 49
    2600:	f0 e0       	ldi	r31, 0x00	; 0
    2602:	80 ef       	ldi	r24, 0xF0	; 240
    2604:	80 83       	st	Z, r24
				DIO_u8PD2_DIR, DIO_u8PD3_DIR,
				DIO_u8PD4_DIR, DIO_u8PD5_DIR,
				DIO_u8PD6_DIR, DIO_u8PD7_DIR);

	PORTD = CONC(DIO_u8PD0_VALUE, DIO_u8PD1_VALUE,
    2606:	e2 e3       	ldi	r30, 0x32	; 50
    2608:	f0 e0       	ldi	r31, 0x00	; 0
    260a:	83 ec       	ldi	r24, 0xC3	; 195
    260c:	80 83       	st	Z, r24
	/******************************************/
	
	//! (Now we either check if values are set or not ) 


    return Local_enu_ErrorState;
    260e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2610:	0f 90       	pop	r0
    2612:	cf 91       	pop	r28
    2614:	df 91       	pop	r29
    2616:	08 95       	ret

00002618 <DIO_enuSetPinDirection>:
///********************************** Control Pin by Pin **********************************/
// 1. set pin as output or output
ErrorStatus_t DIO_enuSetPinDirection(
	uint8_t Copy_u8PortID,
	uint8_t Copy_u8PinID,
	uint8_t Copy_u8Direction){
    2618:	df 93       	push	r29
    261a:	cf 93       	push	r28
    261c:	cd b7       	in	r28, 0x3d	; 61
    261e:	de b7       	in	r29, 0x3e	; 62
    2620:	27 97       	sbiw	r28, 0x07	; 7
    2622:	0f b6       	in	r0, 0x3f	; 63
    2624:	f8 94       	cli
    2626:	de bf       	out	0x3e, r29	; 62
    2628:	0f be       	out	0x3f, r0	; 63
    262a:	cd bf       	out	0x3d, r28	; 61
    262c:	8a 83       	std	Y+2, r24	; 0x02
    262e:	6b 83       	std	Y+3, r22	; 0x03
    2630:	4c 83       	std	Y+4, r20	; 0x04

	
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2632:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7 && Copy_u8Direction <= DIO_u8OUTPUT){
    2634:	8a 81       	ldd	r24, Y+2	; 0x02
    2636:	84 30       	cpi	r24, 0x04	; 4
    2638:	08 f0       	brcs	.+2      	; 0x263c <DIO_enuSetPinDirection+0x24>
    263a:	de c0       	rjmp	.+444    	; 0x27f8 <DIO_enuSetPinDirection+0x1e0>
    263c:	8b 81       	ldd	r24, Y+3	; 0x03
    263e:	88 30       	cpi	r24, 0x08	; 8
    2640:	08 f0       	brcs	.+2      	; 0x2644 <DIO_enuSetPinDirection+0x2c>
    2642:	da c0       	rjmp	.+436    	; 0x27f8 <DIO_enuSetPinDirection+0x1e0>
    2644:	8c 81       	ldd	r24, Y+4	; 0x04
    2646:	82 30       	cpi	r24, 0x02	; 2
    2648:	08 f0       	brcs	.+2      	; 0x264c <DIO_enuSetPinDirection+0x34>
    264a:	d6 c0       	rjmp	.+428    	; 0x27f8 <DIO_enuSetPinDirection+0x1e0>

		switch(Copy_u8PortID){
    264c:	8a 81       	ldd	r24, Y+2	; 0x02
    264e:	28 2f       	mov	r18, r24
    2650:	30 e0       	ldi	r19, 0x00	; 0
    2652:	3f 83       	std	Y+7, r19	; 0x07
    2654:	2e 83       	std	Y+6, r18	; 0x06
    2656:	8e 81       	ldd	r24, Y+6	; 0x06
    2658:	9f 81       	ldd	r25, Y+7	; 0x07
    265a:	81 30       	cpi	r24, 0x01	; 1
    265c:	91 05       	cpc	r25, r1
    265e:	09 f4       	brne	.+2      	; 0x2662 <DIO_enuSetPinDirection+0x4a>
    2660:	43 c0       	rjmp	.+134    	; 0x26e8 <DIO_enuSetPinDirection+0xd0>
    2662:	2e 81       	ldd	r18, Y+6	; 0x06
    2664:	3f 81       	ldd	r19, Y+7	; 0x07
    2666:	22 30       	cpi	r18, 0x02	; 2
    2668:	31 05       	cpc	r19, r1
    266a:	2c f4       	brge	.+10     	; 0x2676 <DIO_enuSetPinDirection+0x5e>
    266c:	8e 81       	ldd	r24, Y+6	; 0x06
    266e:	9f 81       	ldd	r25, Y+7	; 0x07
    2670:	00 97       	sbiw	r24, 0x00	; 0
    2672:	71 f0       	breq	.+28     	; 0x2690 <DIO_enuSetPinDirection+0x78>
    2674:	bc c0       	rjmp	.+376    	; 0x27ee <DIO_enuSetPinDirection+0x1d6>
    2676:	2e 81       	ldd	r18, Y+6	; 0x06
    2678:	3f 81       	ldd	r19, Y+7	; 0x07
    267a:	22 30       	cpi	r18, 0x02	; 2
    267c:	31 05       	cpc	r19, r1
    267e:	09 f4       	brne	.+2      	; 0x2682 <DIO_enuSetPinDirection+0x6a>
    2680:	5f c0       	rjmp	.+190    	; 0x2740 <DIO_enuSetPinDirection+0x128>
    2682:	8e 81       	ldd	r24, Y+6	; 0x06
    2684:	9f 81       	ldd	r25, Y+7	; 0x07
    2686:	83 30       	cpi	r24, 0x03	; 3
    2688:	91 05       	cpc	r25, r1
    268a:	09 f4       	brne	.+2      	; 0x268e <DIO_enuSetPinDirection+0x76>
    268c:	85 c0       	rjmp	.+266    	; 0x2798 <DIO_enuSetPinDirection+0x180>
    268e:	af c0       	rjmp	.+350    	; 0x27ee <DIO_enuSetPinDirection+0x1d6>
			case DIO_u8PortA:
				
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2690:	8c 81       	ldd	r24, Y+4	; 0x04
    2692:	81 30       	cpi	r24, 0x01	; 1
    2694:	a1 f4       	brne	.+40     	; 0x26be <DIO_enuSetPinDirection+0xa6>
					SET_BIT(DDRA, Copy_u8PinID);
    2696:	aa e3       	ldi	r26, 0x3A	; 58
    2698:	b0 e0       	ldi	r27, 0x00	; 0
    269a:	ea e3       	ldi	r30, 0x3A	; 58
    269c:	f0 e0       	ldi	r31, 0x00	; 0
    269e:	80 81       	ld	r24, Z
    26a0:	48 2f       	mov	r20, r24
    26a2:	8b 81       	ldd	r24, Y+3	; 0x03
    26a4:	28 2f       	mov	r18, r24
    26a6:	30 e0       	ldi	r19, 0x00	; 0
    26a8:	81 e0       	ldi	r24, 0x01	; 1
    26aa:	90 e0       	ldi	r25, 0x00	; 0
    26ac:	02 2e       	mov	r0, r18
    26ae:	02 c0       	rjmp	.+4      	; 0x26b4 <DIO_enuSetPinDirection+0x9c>
    26b0:	88 0f       	add	r24, r24
    26b2:	99 1f       	adc	r25, r25
    26b4:	0a 94       	dec	r0
    26b6:	e2 f7       	brpl	.-8      	; 0x26b0 <DIO_enuSetPinDirection+0x98>
    26b8:	84 2b       	or	r24, r20
    26ba:	8c 93       	st	X, r24
    26bc:	98 c0       	rjmp	.+304    	; 0x27ee <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRA, Copy_u8PinID);
    26be:	aa e3       	ldi	r26, 0x3A	; 58
    26c0:	b0 e0       	ldi	r27, 0x00	; 0
    26c2:	ea e3       	ldi	r30, 0x3A	; 58
    26c4:	f0 e0       	ldi	r31, 0x00	; 0
    26c6:	80 81       	ld	r24, Z
    26c8:	48 2f       	mov	r20, r24
    26ca:	8b 81       	ldd	r24, Y+3	; 0x03
    26cc:	28 2f       	mov	r18, r24
    26ce:	30 e0       	ldi	r19, 0x00	; 0
    26d0:	81 e0       	ldi	r24, 0x01	; 1
    26d2:	90 e0       	ldi	r25, 0x00	; 0
    26d4:	02 2e       	mov	r0, r18
    26d6:	02 c0       	rjmp	.+4      	; 0x26dc <DIO_enuSetPinDirection+0xc4>
    26d8:	88 0f       	add	r24, r24
    26da:	99 1f       	adc	r25, r25
    26dc:	0a 94       	dec	r0
    26de:	e2 f7       	brpl	.-8      	; 0x26d8 <DIO_enuSetPinDirection+0xc0>
    26e0:	80 95       	com	r24
    26e2:	84 23       	and	r24, r20
    26e4:	8c 93       	st	X, r24
    26e6:	83 c0       	rjmp	.+262    	; 0x27ee <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortB:
			
				if(Copy_u8Direction == DIO_u8OUTPUT){
    26e8:	8c 81       	ldd	r24, Y+4	; 0x04
    26ea:	81 30       	cpi	r24, 0x01	; 1
    26ec:	a1 f4       	brne	.+40     	; 0x2716 <DIO_enuSetPinDirection+0xfe>
					SET_BIT(DDRB, Copy_u8PinID);
    26ee:	a7 e3       	ldi	r26, 0x37	; 55
    26f0:	b0 e0       	ldi	r27, 0x00	; 0
    26f2:	e7 e3       	ldi	r30, 0x37	; 55
    26f4:	f0 e0       	ldi	r31, 0x00	; 0
    26f6:	80 81       	ld	r24, Z
    26f8:	48 2f       	mov	r20, r24
    26fa:	8b 81       	ldd	r24, Y+3	; 0x03
    26fc:	28 2f       	mov	r18, r24
    26fe:	30 e0       	ldi	r19, 0x00	; 0
    2700:	81 e0       	ldi	r24, 0x01	; 1
    2702:	90 e0       	ldi	r25, 0x00	; 0
    2704:	02 2e       	mov	r0, r18
    2706:	02 c0       	rjmp	.+4      	; 0x270c <DIO_enuSetPinDirection+0xf4>
    2708:	88 0f       	add	r24, r24
    270a:	99 1f       	adc	r25, r25
    270c:	0a 94       	dec	r0
    270e:	e2 f7       	brpl	.-8      	; 0x2708 <DIO_enuSetPinDirection+0xf0>
    2710:	84 2b       	or	r24, r20
    2712:	8c 93       	st	X, r24
    2714:	6c c0       	rjmp	.+216    	; 0x27ee <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRB, Copy_u8PinID);
    2716:	a7 e3       	ldi	r26, 0x37	; 55
    2718:	b0 e0       	ldi	r27, 0x00	; 0
    271a:	e7 e3       	ldi	r30, 0x37	; 55
    271c:	f0 e0       	ldi	r31, 0x00	; 0
    271e:	80 81       	ld	r24, Z
    2720:	48 2f       	mov	r20, r24
    2722:	8b 81       	ldd	r24, Y+3	; 0x03
    2724:	28 2f       	mov	r18, r24
    2726:	30 e0       	ldi	r19, 0x00	; 0
    2728:	81 e0       	ldi	r24, 0x01	; 1
    272a:	90 e0       	ldi	r25, 0x00	; 0
    272c:	02 2e       	mov	r0, r18
    272e:	02 c0       	rjmp	.+4      	; 0x2734 <DIO_enuSetPinDirection+0x11c>
    2730:	88 0f       	add	r24, r24
    2732:	99 1f       	adc	r25, r25
    2734:	0a 94       	dec	r0
    2736:	e2 f7       	brpl	.-8      	; 0x2730 <DIO_enuSetPinDirection+0x118>
    2738:	80 95       	com	r24
    273a:	84 23       	and	r24, r20
    273c:	8c 93       	st	X, r24
    273e:	57 c0       	rjmp	.+174    	; 0x27ee <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortC:

				if(Copy_u8Direction == DIO_u8OUTPUT){
    2740:	8c 81       	ldd	r24, Y+4	; 0x04
    2742:	81 30       	cpi	r24, 0x01	; 1
    2744:	a1 f4       	brne	.+40     	; 0x276e <DIO_enuSetPinDirection+0x156>
					SET_BIT(DDRC, Copy_u8PinID);
    2746:	a4 e3       	ldi	r26, 0x34	; 52
    2748:	b0 e0       	ldi	r27, 0x00	; 0
    274a:	e4 e3       	ldi	r30, 0x34	; 52
    274c:	f0 e0       	ldi	r31, 0x00	; 0
    274e:	80 81       	ld	r24, Z
    2750:	48 2f       	mov	r20, r24
    2752:	8b 81       	ldd	r24, Y+3	; 0x03
    2754:	28 2f       	mov	r18, r24
    2756:	30 e0       	ldi	r19, 0x00	; 0
    2758:	81 e0       	ldi	r24, 0x01	; 1
    275a:	90 e0       	ldi	r25, 0x00	; 0
    275c:	02 2e       	mov	r0, r18
    275e:	02 c0       	rjmp	.+4      	; 0x2764 <DIO_enuSetPinDirection+0x14c>
    2760:	88 0f       	add	r24, r24
    2762:	99 1f       	adc	r25, r25
    2764:	0a 94       	dec	r0
    2766:	e2 f7       	brpl	.-8      	; 0x2760 <DIO_enuSetPinDirection+0x148>
    2768:	84 2b       	or	r24, r20
    276a:	8c 93       	st	X, r24
    276c:	40 c0       	rjmp	.+128    	; 0x27ee <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRC, Copy_u8PinID);
    276e:	a4 e3       	ldi	r26, 0x34	; 52
    2770:	b0 e0       	ldi	r27, 0x00	; 0
    2772:	e4 e3       	ldi	r30, 0x34	; 52
    2774:	f0 e0       	ldi	r31, 0x00	; 0
    2776:	80 81       	ld	r24, Z
    2778:	48 2f       	mov	r20, r24
    277a:	8b 81       	ldd	r24, Y+3	; 0x03
    277c:	28 2f       	mov	r18, r24
    277e:	30 e0       	ldi	r19, 0x00	; 0
    2780:	81 e0       	ldi	r24, 0x01	; 1
    2782:	90 e0       	ldi	r25, 0x00	; 0
    2784:	02 2e       	mov	r0, r18
    2786:	02 c0       	rjmp	.+4      	; 0x278c <DIO_enuSetPinDirection+0x174>
    2788:	88 0f       	add	r24, r24
    278a:	99 1f       	adc	r25, r25
    278c:	0a 94       	dec	r0
    278e:	e2 f7       	brpl	.-8      	; 0x2788 <DIO_enuSetPinDirection+0x170>
    2790:	80 95       	com	r24
    2792:	84 23       	and	r24, r20
    2794:	8c 93       	st	X, r24
    2796:	2b c0       	rjmp	.+86     	; 0x27ee <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortD:
		
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2798:	8c 81       	ldd	r24, Y+4	; 0x04
    279a:	81 30       	cpi	r24, 0x01	; 1
    279c:	a1 f4       	brne	.+40     	; 0x27c6 <DIO_enuSetPinDirection+0x1ae>
					SET_BIT(DDRD, Copy_u8PinID);
    279e:	a1 e3       	ldi	r26, 0x31	; 49
    27a0:	b0 e0       	ldi	r27, 0x00	; 0
    27a2:	e1 e3       	ldi	r30, 0x31	; 49
    27a4:	f0 e0       	ldi	r31, 0x00	; 0
    27a6:	80 81       	ld	r24, Z
    27a8:	48 2f       	mov	r20, r24
    27aa:	8b 81       	ldd	r24, Y+3	; 0x03
    27ac:	28 2f       	mov	r18, r24
    27ae:	30 e0       	ldi	r19, 0x00	; 0
    27b0:	81 e0       	ldi	r24, 0x01	; 1
    27b2:	90 e0       	ldi	r25, 0x00	; 0
    27b4:	02 2e       	mov	r0, r18
    27b6:	02 c0       	rjmp	.+4      	; 0x27bc <DIO_enuSetPinDirection+0x1a4>
    27b8:	88 0f       	add	r24, r24
    27ba:	99 1f       	adc	r25, r25
    27bc:	0a 94       	dec	r0
    27be:	e2 f7       	brpl	.-8      	; 0x27b8 <DIO_enuSetPinDirection+0x1a0>
    27c0:	84 2b       	or	r24, r20
    27c2:	8c 93       	st	X, r24
    27c4:	14 c0       	rjmp	.+40     	; 0x27ee <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRD, Copy_u8PinID);
    27c6:	a1 e3       	ldi	r26, 0x31	; 49
    27c8:	b0 e0       	ldi	r27, 0x00	; 0
    27ca:	e1 e3       	ldi	r30, 0x31	; 49
    27cc:	f0 e0       	ldi	r31, 0x00	; 0
    27ce:	80 81       	ld	r24, Z
    27d0:	48 2f       	mov	r20, r24
    27d2:	8b 81       	ldd	r24, Y+3	; 0x03
    27d4:	28 2f       	mov	r18, r24
    27d6:	30 e0       	ldi	r19, 0x00	; 0
    27d8:	81 e0       	ldi	r24, 0x01	; 1
    27da:	90 e0       	ldi	r25, 0x00	; 0
    27dc:	02 2e       	mov	r0, r18
    27de:	02 c0       	rjmp	.+4      	; 0x27e4 <DIO_enuSetPinDirection+0x1cc>
    27e0:	88 0f       	add	r24, r24
    27e2:	99 1f       	adc	r25, r25
    27e4:	0a 94       	dec	r0
    27e6:	e2 f7       	brpl	.-8      	; 0x27e0 <DIO_enuSetPinDirection+0x1c8>
    27e8:	80 95       	com	r24
    27ea:	84 23       	and	r24, r20
    27ec:	8c 93       	st	X, r24
				}

		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    27ee:	81 e0       	ldi	r24, 0x01	; 1
    27f0:	89 83       	std	Y+1, r24	; 0x01
	}else{
		// one of arguments are not valid
		return Local_enu_ErrorState;
	}
	
	return Local_enu_ErrorState;
    27f2:	99 81       	ldd	r25, Y+1	; 0x01
    27f4:	9d 83       	std	Y+5, r25	; 0x05
    27f6:	02 c0       	rjmp	.+4      	; 0x27fc <DIO_enuSetPinDirection+0x1e4>

		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{
		// one of arguments are not valid
		return Local_enu_ErrorState;
    27f8:	29 81       	ldd	r18, Y+1	; 0x01
    27fa:	2d 83       	std	Y+5, r18	; 0x05
    27fc:	8d 81       	ldd	r24, Y+5	; 0x05
	}
	
	return Local_enu_ErrorState;
   }
    27fe:	27 96       	adiw	r28, 0x07	; 7
    2800:	0f b6       	in	r0, 0x3f	; 63
    2802:	f8 94       	cli
    2804:	de bf       	out	0x3e, r29	; 62
    2806:	0f be       	out	0x3f, r0	; 63
    2808:	cd bf       	out	0x3d, r28	; 61
    280a:	cf 91       	pop	r28
    280c:	df 91       	pop	r29
    280e:	08 95       	ret

00002810 <DIO_enuSetPinValue>:

// 2. set value for pin as high or low 
ErrorStatus_t DIO_enuSetPinValue(
   uint8_t Copy_u8PortID,
   uint8_t Copy_u8PinID,
   uint8_t Copy_u8Value){
    2810:	df 93       	push	r29
    2812:	cf 93       	push	r28
    2814:	cd b7       	in	r28, 0x3d	; 61
    2816:	de b7       	in	r29, 0x3e	; 62
    2818:	27 97       	sbiw	r28, 0x07	; 7
    281a:	0f b6       	in	r0, 0x3f	; 63
    281c:	f8 94       	cli
    281e:	de bf       	out	0x3e, r29	; 62
    2820:	0f be       	out	0x3f, r0	; 63
    2822:	cd bf       	out	0x3d, r28	; 61
    2824:	8a 83       	std	Y+2, r24	; 0x02
    2826:	6b 83       	std	Y+3, r22	; 0x03
    2828:	4c 83       	std	Y+4, r20	; 0x04


	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    282a:	19 82       	std	Y+1, r1	; 0x01


	// DIO_u8PULLUP - 1
	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7 && Copy_u8Value <= DIO_u8PULLUP){
    282c:	8a 81       	ldd	r24, Y+2	; 0x02
    282e:	84 30       	cpi	r24, 0x04	; 4
    2830:	08 f0       	brcs	.+2      	; 0x2834 <DIO_enuSetPinValue+0x24>
    2832:	de c0       	rjmp	.+444    	; 0x29f0 <DIO_enuSetPinValue+0x1e0>
    2834:	8b 81       	ldd	r24, Y+3	; 0x03
    2836:	88 30       	cpi	r24, 0x08	; 8
    2838:	08 f0       	brcs	.+2      	; 0x283c <DIO_enuSetPinValue+0x2c>
    283a:	da c0       	rjmp	.+436    	; 0x29f0 <DIO_enuSetPinValue+0x1e0>
    283c:	8c 81       	ldd	r24, Y+4	; 0x04
    283e:	82 30       	cpi	r24, 0x02	; 2
    2840:	08 f0       	brcs	.+2      	; 0x2844 <DIO_enuSetPinValue+0x34>
    2842:	d6 c0       	rjmp	.+428    	; 0x29f0 <DIO_enuSetPinValue+0x1e0>
		
		switch (Copy_u8PortID){
    2844:	8a 81       	ldd	r24, Y+2	; 0x02
    2846:	28 2f       	mov	r18, r24
    2848:	30 e0       	ldi	r19, 0x00	; 0
    284a:	3f 83       	std	Y+7, r19	; 0x07
    284c:	2e 83       	std	Y+6, r18	; 0x06
    284e:	8e 81       	ldd	r24, Y+6	; 0x06
    2850:	9f 81       	ldd	r25, Y+7	; 0x07
    2852:	81 30       	cpi	r24, 0x01	; 1
    2854:	91 05       	cpc	r25, r1
    2856:	09 f4       	brne	.+2      	; 0x285a <DIO_enuSetPinValue+0x4a>
    2858:	43 c0       	rjmp	.+134    	; 0x28e0 <DIO_enuSetPinValue+0xd0>
    285a:	2e 81       	ldd	r18, Y+6	; 0x06
    285c:	3f 81       	ldd	r19, Y+7	; 0x07
    285e:	22 30       	cpi	r18, 0x02	; 2
    2860:	31 05       	cpc	r19, r1
    2862:	2c f4       	brge	.+10     	; 0x286e <DIO_enuSetPinValue+0x5e>
    2864:	8e 81       	ldd	r24, Y+6	; 0x06
    2866:	9f 81       	ldd	r25, Y+7	; 0x07
    2868:	00 97       	sbiw	r24, 0x00	; 0
    286a:	71 f0       	breq	.+28     	; 0x2888 <DIO_enuSetPinValue+0x78>
    286c:	bc c0       	rjmp	.+376    	; 0x29e6 <DIO_enuSetPinValue+0x1d6>
    286e:	2e 81       	ldd	r18, Y+6	; 0x06
    2870:	3f 81       	ldd	r19, Y+7	; 0x07
    2872:	22 30       	cpi	r18, 0x02	; 2
    2874:	31 05       	cpc	r19, r1
    2876:	09 f4       	brne	.+2      	; 0x287a <DIO_enuSetPinValue+0x6a>
    2878:	5f c0       	rjmp	.+190    	; 0x2938 <DIO_enuSetPinValue+0x128>
    287a:	8e 81       	ldd	r24, Y+6	; 0x06
    287c:	9f 81       	ldd	r25, Y+7	; 0x07
    287e:	83 30       	cpi	r24, 0x03	; 3
    2880:	91 05       	cpc	r25, r1
    2882:	09 f4       	brne	.+2      	; 0x2886 <DIO_enuSetPinValue+0x76>
    2884:	85 c0       	rjmp	.+266    	; 0x2990 <DIO_enuSetPinValue+0x180>
    2886:	af c0       	rjmp	.+350    	; 0x29e6 <DIO_enuSetPinValue+0x1d6>
		
			case DIO_u8PortA:
				if(Copy_u8Value){
    2888:	8c 81       	ldd	r24, Y+4	; 0x04
    288a:	88 23       	and	r24, r24
    288c:	a1 f0       	breq	.+40     	; 0x28b6 <DIO_enuSetPinValue+0xa6>

					// if the value is set to HIGH
					SET_BIT(PORTA, Copy_u8PinID);
    288e:	ab e3       	ldi	r26, 0x3B	; 59
    2890:	b0 e0       	ldi	r27, 0x00	; 0
    2892:	eb e3       	ldi	r30, 0x3B	; 59
    2894:	f0 e0       	ldi	r31, 0x00	; 0
    2896:	80 81       	ld	r24, Z
    2898:	48 2f       	mov	r20, r24
    289a:	8b 81       	ldd	r24, Y+3	; 0x03
    289c:	28 2f       	mov	r18, r24
    289e:	30 e0       	ldi	r19, 0x00	; 0
    28a0:	81 e0       	ldi	r24, 0x01	; 1
    28a2:	90 e0       	ldi	r25, 0x00	; 0
    28a4:	02 2e       	mov	r0, r18
    28a6:	02 c0       	rjmp	.+4      	; 0x28ac <DIO_enuSetPinValue+0x9c>
    28a8:	88 0f       	add	r24, r24
    28aa:	99 1f       	adc	r25, r25
    28ac:	0a 94       	dec	r0
    28ae:	e2 f7       	brpl	.-8      	; 0x28a8 <DIO_enuSetPinValue+0x98>
    28b0:	84 2b       	or	r24, r20
    28b2:	8c 93       	st	X, r24
    28b4:	98 c0       	rjmp	.+304    	; 0x29e6 <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTA, Copy_u8PinID);
    28b6:	ab e3       	ldi	r26, 0x3B	; 59
    28b8:	b0 e0       	ldi	r27, 0x00	; 0
    28ba:	eb e3       	ldi	r30, 0x3B	; 59
    28bc:	f0 e0       	ldi	r31, 0x00	; 0
    28be:	80 81       	ld	r24, Z
    28c0:	48 2f       	mov	r20, r24
    28c2:	8b 81       	ldd	r24, Y+3	; 0x03
    28c4:	28 2f       	mov	r18, r24
    28c6:	30 e0       	ldi	r19, 0x00	; 0
    28c8:	81 e0       	ldi	r24, 0x01	; 1
    28ca:	90 e0       	ldi	r25, 0x00	; 0
    28cc:	02 2e       	mov	r0, r18
    28ce:	02 c0       	rjmp	.+4      	; 0x28d4 <DIO_enuSetPinValue+0xc4>
    28d0:	88 0f       	add	r24, r24
    28d2:	99 1f       	adc	r25, r25
    28d4:	0a 94       	dec	r0
    28d6:	e2 f7       	brpl	.-8      	; 0x28d0 <DIO_enuSetPinValue+0xc0>
    28d8:	80 95       	com	r24
    28da:	84 23       	and	r24, r20
    28dc:	8c 93       	st	X, r24
    28de:	83 c0       	rjmp	.+262    	; 0x29e6 <DIO_enuSetPinValue+0x1d6>
				}	

			break;
			
			case DIO_u8PortB:
				if(Copy_u8Value){
    28e0:	8c 81       	ldd	r24, Y+4	; 0x04
    28e2:	88 23       	and	r24, r24
    28e4:	a1 f0       	breq	.+40     	; 0x290e <DIO_enuSetPinValue+0xfe>

					// if the value is set to HIGH
					SET_BIT(PORTB, Copy_u8PinID);
    28e6:	a8 e3       	ldi	r26, 0x38	; 56
    28e8:	b0 e0       	ldi	r27, 0x00	; 0
    28ea:	e8 e3       	ldi	r30, 0x38	; 56
    28ec:	f0 e0       	ldi	r31, 0x00	; 0
    28ee:	80 81       	ld	r24, Z
    28f0:	48 2f       	mov	r20, r24
    28f2:	8b 81       	ldd	r24, Y+3	; 0x03
    28f4:	28 2f       	mov	r18, r24
    28f6:	30 e0       	ldi	r19, 0x00	; 0
    28f8:	81 e0       	ldi	r24, 0x01	; 1
    28fa:	90 e0       	ldi	r25, 0x00	; 0
    28fc:	02 2e       	mov	r0, r18
    28fe:	02 c0       	rjmp	.+4      	; 0x2904 <DIO_enuSetPinValue+0xf4>
    2900:	88 0f       	add	r24, r24
    2902:	99 1f       	adc	r25, r25
    2904:	0a 94       	dec	r0
    2906:	e2 f7       	brpl	.-8      	; 0x2900 <DIO_enuSetPinValue+0xf0>
    2908:	84 2b       	or	r24, r20
    290a:	8c 93       	st	X, r24
    290c:	6c c0       	rjmp	.+216    	; 0x29e6 <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTB, Copy_u8PinID);
    290e:	a8 e3       	ldi	r26, 0x38	; 56
    2910:	b0 e0       	ldi	r27, 0x00	; 0
    2912:	e8 e3       	ldi	r30, 0x38	; 56
    2914:	f0 e0       	ldi	r31, 0x00	; 0
    2916:	80 81       	ld	r24, Z
    2918:	48 2f       	mov	r20, r24
    291a:	8b 81       	ldd	r24, Y+3	; 0x03
    291c:	28 2f       	mov	r18, r24
    291e:	30 e0       	ldi	r19, 0x00	; 0
    2920:	81 e0       	ldi	r24, 0x01	; 1
    2922:	90 e0       	ldi	r25, 0x00	; 0
    2924:	02 2e       	mov	r0, r18
    2926:	02 c0       	rjmp	.+4      	; 0x292c <DIO_enuSetPinValue+0x11c>
    2928:	88 0f       	add	r24, r24
    292a:	99 1f       	adc	r25, r25
    292c:	0a 94       	dec	r0
    292e:	e2 f7       	brpl	.-8      	; 0x2928 <DIO_enuSetPinValue+0x118>
    2930:	80 95       	com	r24
    2932:	84 23       	and	r24, r20
    2934:	8c 93       	st	X, r24
    2936:	57 c0       	rjmp	.+174    	; 0x29e6 <DIO_enuSetPinValue+0x1d6>
				}	
			
			break;

			case DIO_u8PortC:
				if(Copy_u8Value){
    2938:	8c 81       	ldd	r24, Y+4	; 0x04
    293a:	88 23       	and	r24, r24
    293c:	a1 f0       	breq	.+40     	; 0x2966 <DIO_enuSetPinValue+0x156>

					// if the value is set to HIGH
					SET_BIT(PORTC, Copy_u8PinID);
    293e:	a5 e3       	ldi	r26, 0x35	; 53
    2940:	b0 e0       	ldi	r27, 0x00	; 0
    2942:	e5 e3       	ldi	r30, 0x35	; 53
    2944:	f0 e0       	ldi	r31, 0x00	; 0
    2946:	80 81       	ld	r24, Z
    2948:	48 2f       	mov	r20, r24
    294a:	8b 81       	ldd	r24, Y+3	; 0x03
    294c:	28 2f       	mov	r18, r24
    294e:	30 e0       	ldi	r19, 0x00	; 0
    2950:	81 e0       	ldi	r24, 0x01	; 1
    2952:	90 e0       	ldi	r25, 0x00	; 0
    2954:	02 2e       	mov	r0, r18
    2956:	02 c0       	rjmp	.+4      	; 0x295c <DIO_enuSetPinValue+0x14c>
    2958:	88 0f       	add	r24, r24
    295a:	99 1f       	adc	r25, r25
    295c:	0a 94       	dec	r0
    295e:	e2 f7       	brpl	.-8      	; 0x2958 <DIO_enuSetPinValue+0x148>
    2960:	84 2b       	or	r24, r20
    2962:	8c 93       	st	X, r24
    2964:	40 c0       	rjmp	.+128    	; 0x29e6 <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTC, Copy_u8PinID);
    2966:	a5 e3       	ldi	r26, 0x35	; 53
    2968:	b0 e0       	ldi	r27, 0x00	; 0
    296a:	e5 e3       	ldi	r30, 0x35	; 53
    296c:	f0 e0       	ldi	r31, 0x00	; 0
    296e:	80 81       	ld	r24, Z
    2970:	48 2f       	mov	r20, r24
    2972:	8b 81       	ldd	r24, Y+3	; 0x03
    2974:	28 2f       	mov	r18, r24
    2976:	30 e0       	ldi	r19, 0x00	; 0
    2978:	81 e0       	ldi	r24, 0x01	; 1
    297a:	90 e0       	ldi	r25, 0x00	; 0
    297c:	02 2e       	mov	r0, r18
    297e:	02 c0       	rjmp	.+4      	; 0x2984 <DIO_enuSetPinValue+0x174>
    2980:	88 0f       	add	r24, r24
    2982:	99 1f       	adc	r25, r25
    2984:	0a 94       	dec	r0
    2986:	e2 f7       	brpl	.-8      	; 0x2980 <DIO_enuSetPinValue+0x170>
    2988:	80 95       	com	r24
    298a:	84 23       	and	r24, r20
    298c:	8c 93       	st	X, r24
    298e:	2b c0       	rjmp	.+86     	; 0x29e6 <DIO_enuSetPinValue+0x1d6>
				}	

			break;
			case DIO_u8PortD:
				if(Copy_u8Value){
    2990:	8c 81       	ldd	r24, Y+4	; 0x04
    2992:	88 23       	and	r24, r24
    2994:	a1 f0       	breq	.+40     	; 0x29be <DIO_enuSetPinValue+0x1ae>

					// if the value is set to HIGH
					SET_BIT(PORTD, Copy_u8PinID);
    2996:	a2 e3       	ldi	r26, 0x32	; 50
    2998:	b0 e0       	ldi	r27, 0x00	; 0
    299a:	e2 e3       	ldi	r30, 0x32	; 50
    299c:	f0 e0       	ldi	r31, 0x00	; 0
    299e:	80 81       	ld	r24, Z
    29a0:	48 2f       	mov	r20, r24
    29a2:	8b 81       	ldd	r24, Y+3	; 0x03
    29a4:	28 2f       	mov	r18, r24
    29a6:	30 e0       	ldi	r19, 0x00	; 0
    29a8:	81 e0       	ldi	r24, 0x01	; 1
    29aa:	90 e0       	ldi	r25, 0x00	; 0
    29ac:	02 2e       	mov	r0, r18
    29ae:	02 c0       	rjmp	.+4      	; 0x29b4 <DIO_enuSetPinValue+0x1a4>
    29b0:	88 0f       	add	r24, r24
    29b2:	99 1f       	adc	r25, r25
    29b4:	0a 94       	dec	r0
    29b6:	e2 f7       	brpl	.-8      	; 0x29b0 <DIO_enuSetPinValue+0x1a0>
    29b8:	84 2b       	or	r24, r20
    29ba:	8c 93       	st	X, r24
    29bc:	14 c0       	rjmp	.+40     	; 0x29e6 <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTD, Copy_u8PinID);
    29be:	a2 e3       	ldi	r26, 0x32	; 50
    29c0:	b0 e0       	ldi	r27, 0x00	; 0
    29c2:	e2 e3       	ldi	r30, 0x32	; 50
    29c4:	f0 e0       	ldi	r31, 0x00	; 0
    29c6:	80 81       	ld	r24, Z
    29c8:	48 2f       	mov	r20, r24
    29ca:	8b 81       	ldd	r24, Y+3	; 0x03
    29cc:	28 2f       	mov	r18, r24
    29ce:	30 e0       	ldi	r19, 0x00	; 0
    29d0:	81 e0       	ldi	r24, 0x01	; 1
    29d2:	90 e0       	ldi	r25, 0x00	; 0
    29d4:	02 2e       	mov	r0, r18
    29d6:	02 c0       	rjmp	.+4      	; 0x29dc <DIO_enuSetPinValue+0x1cc>
    29d8:	88 0f       	add	r24, r24
    29da:	99 1f       	adc	r25, r25
    29dc:	0a 94       	dec	r0
    29de:	e2 f7       	brpl	.-8      	; 0x29d8 <DIO_enuSetPinValue+0x1c8>
    29e0:	80 95       	com	r24
    29e2:	84 23       	and	r24, r20
    29e4:	8c 93       	st	X, r24
				}
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    29e6:	81 e0       	ldi	r24, 0x01	; 1
    29e8:	89 83       	std	Y+1, r24	; 0x01

    }else{
		return Local_enu_ErrorState;
	}

	return Local_enu_ErrorState;
    29ea:	99 81       	ldd	r25, Y+1	; 0x01
    29ec:	9d 83       	std	Y+5, r25	; 0x05
    29ee:	02 c0       	rjmp	.+4      	; 0x29f4 <DIO_enuSetPinValue+0x1e4>
				}
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;

    }else{
		return Local_enu_ErrorState;
    29f0:	29 81       	ldd	r18, Y+1	; 0x01
    29f2:	2d 83       	std	Y+5, r18	; 0x05
    29f4:	8d 81       	ldd	r24, Y+5	; 0x05
	}

	return Local_enu_ErrorState;
   }
    29f6:	27 96       	adiw	r28, 0x07	; 7
    29f8:	0f b6       	in	r0, 0x3f	; 63
    29fa:	f8 94       	cli
    29fc:	de bf       	out	0x3e, r29	; 62
    29fe:	0f be       	out	0x3f, r0	; 63
    2a00:	cd bf       	out	0x3d, r28	; 61
    2a02:	cf 91       	pop	r28
    2a04:	df 91       	pop	r29
    2a06:	08 95       	ret

00002a08 <DIO_enuGetPinValue>:

// 3. read pin value 
ErrorStatus_t DIO_enuGetPinValue(
   uint8_t Copy_u8PortID,
   uint8_t Copy_u8PinID,
   uint8_t *Copy_pu8Value){
    2a08:	df 93       	push	r29
    2a0a:	cf 93       	push	r28
    2a0c:	cd b7       	in	r28, 0x3d	; 61
    2a0e:	de b7       	in	r29, 0x3e	; 62
    2a10:	28 97       	sbiw	r28, 0x08	; 8
    2a12:	0f b6       	in	r0, 0x3f	; 63
    2a14:	f8 94       	cli
    2a16:	de bf       	out	0x3e, r29	; 62
    2a18:	0f be       	out	0x3f, r0	; 63
    2a1a:	cd bf       	out	0x3d, r28	; 61
    2a1c:	8a 83       	std	Y+2, r24	; 0x02
    2a1e:	6b 83       	std	Y+3, r22	; 0x03
    2a20:	5d 83       	std	Y+5, r21	; 0x05
    2a22:	4c 83       	std	Y+4, r20	; 0x04

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2a24:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_pu8Value == NULL){
    2a26:	8c 81       	ldd	r24, Y+4	; 0x04
    2a28:	9d 81       	ldd	r25, Y+5	; 0x05
    2a2a:	00 97       	sbiw	r24, 0x00	; 0
    2a2c:	29 f4       	brne	.+10     	; 0x2a38 <DIO_enuGetPinValue+0x30>

		Local_enu_ErrorState = ERROR_STATUS_NULL_POINTER;
    2a2e:	83 e0       	ldi	r24, 0x03	; 3
    2a30:	89 83       	std	Y+1, r24	; 0x01
		return Local_enu_ErrorState;
    2a32:	29 81       	ldd	r18, Y+1	; 0x01
    2a34:	28 87       	std	Y+8, r18	; 0x08
    2a36:	7f c0       	rjmp	.+254    	; 0x2b36 <DIO_enuGetPinValue+0x12e>
	}


	else if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7){
    2a38:	8a 81       	ldd	r24, Y+2	; 0x02
    2a3a:	84 30       	cpi	r24, 0x04	; 4
    2a3c:	08 f0       	brcs	.+2      	; 0x2a40 <DIO_enuGetPinValue+0x38>
    2a3e:	79 c0       	rjmp	.+242    	; 0x2b32 <DIO_enuGetPinValue+0x12a>
    2a40:	8b 81       	ldd	r24, Y+3	; 0x03
    2a42:	88 30       	cpi	r24, 0x08	; 8
    2a44:	08 f0       	brcs	.+2      	; 0x2a48 <DIO_enuGetPinValue+0x40>
    2a46:	75 c0       	rjmp	.+234    	; 0x2b32 <DIO_enuGetPinValue+0x12a>

		switch(Copy_u8PortID){
    2a48:	8a 81       	ldd	r24, Y+2	; 0x02
    2a4a:	48 2f       	mov	r20, r24
    2a4c:	50 e0       	ldi	r21, 0x00	; 0
    2a4e:	5f 83       	std	Y+7, r21	; 0x07
    2a50:	4e 83       	std	Y+6, r20	; 0x06
    2a52:	8e 81       	ldd	r24, Y+6	; 0x06
    2a54:	9f 81       	ldd	r25, Y+7	; 0x07
    2a56:	81 30       	cpi	r24, 0x01	; 1
    2a58:	91 05       	cpc	r25, r1
    2a5a:	59 f1       	breq	.+86     	; 0x2ab2 <DIO_enuGetPinValue+0xaa>
    2a5c:	2e 81       	ldd	r18, Y+6	; 0x06
    2a5e:	3f 81       	ldd	r19, Y+7	; 0x07
    2a60:	22 30       	cpi	r18, 0x02	; 2
    2a62:	31 05       	cpc	r19, r1
    2a64:	34 f4       	brge	.+12     	; 0x2a72 <DIO_enuGetPinValue+0x6a>
    2a66:	4e 81       	ldd	r20, Y+6	; 0x06
    2a68:	5f 81       	ldd	r21, Y+7	; 0x07
    2a6a:	41 15       	cp	r20, r1
    2a6c:	51 05       	cpc	r21, r1
    2a6e:	69 f0       	breq	.+26     	; 0x2a8a <DIO_enuGetPinValue+0x82>
    2a70:	5b c0       	rjmp	.+182    	; 0x2b28 <DIO_enuGetPinValue+0x120>
    2a72:	8e 81       	ldd	r24, Y+6	; 0x06
    2a74:	9f 81       	ldd	r25, Y+7	; 0x07
    2a76:	82 30       	cpi	r24, 0x02	; 2
    2a78:	91 05       	cpc	r25, r1
    2a7a:	79 f1       	breq	.+94     	; 0x2ada <DIO_enuGetPinValue+0xd2>
    2a7c:	2e 81       	ldd	r18, Y+6	; 0x06
    2a7e:	3f 81       	ldd	r19, Y+7	; 0x07
    2a80:	23 30       	cpi	r18, 0x03	; 3
    2a82:	31 05       	cpc	r19, r1
    2a84:	09 f4       	brne	.+2      	; 0x2a88 <DIO_enuGetPinValue+0x80>
    2a86:	3d c0       	rjmp	.+122    	; 0x2b02 <DIO_enuGetPinValue+0xfa>
    2a88:	4f c0       	rjmp	.+158    	; 0x2b28 <DIO_enuGetPinValue+0x120>
			case DIO_u8PortA:
				*Copy_pu8Value = GET_BIT(PINA, Copy_u8PinID);
    2a8a:	e9 e3       	ldi	r30, 0x39	; 57
    2a8c:	f0 e0       	ldi	r31, 0x00	; 0
    2a8e:	80 81       	ld	r24, Z
    2a90:	28 2f       	mov	r18, r24
    2a92:	30 e0       	ldi	r19, 0x00	; 0
    2a94:	8b 81       	ldd	r24, Y+3	; 0x03
    2a96:	88 2f       	mov	r24, r24
    2a98:	90 e0       	ldi	r25, 0x00	; 0
    2a9a:	a9 01       	movw	r20, r18
    2a9c:	02 c0       	rjmp	.+4      	; 0x2aa2 <DIO_enuGetPinValue+0x9a>
    2a9e:	55 95       	asr	r21
    2aa0:	47 95       	ror	r20
    2aa2:	8a 95       	dec	r24
    2aa4:	e2 f7       	brpl	.-8      	; 0x2a9e <DIO_enuGetPinValue+0x96>
    2aa6:	ca 01       	movw	r24, r20
    2aa8:	81 70       	andi	r24, 0x01	; 1
    2aaa:	ec 81       	ldd	r30, Y+4	; 0x04
    2aac:	fd 81       	ldd	r31, Y+5	; 0x05
    2aae:	80 83       	st	Z, r24
    2ab0:	3b c0       	rjmp	.+118    	; 0x2b28 <DIO_enuGetPinValue+0x120>
			break;

			case DIO_u8PortB:
				*Copy_pu8Value = GET_BIT(PINB, Copy_u8PinID);
    2ab2:	e6 e3       	ldi	r30, 0x36	; 54
    2ab4:	f0 e0       	ldi	r31, 0x00	; 0
    2ab6:	80 81       	ld	r24, Z
    2ab8:	28 2f       	mov	r18, r24
    2aba:	30 e0       	ldi	r19, 0x00	; 0
    2abc:	8b 81       	ldd	r24, Y+3	; 0x03
    2abe:	88 2f       	mov	r24, r24
    2ac0:	90 e0       	ldi	r25, 0x00	; 0
    2ac2:	a9 01       	movw	r20, r18
    2ac4:	02 c0       	rjmp	.+4      	; 0x2aca <DIO_enuGetPinValue+0xc2>
    2ac6:	55 95       	asr	r21
    2ac8:	47 95       	ror	r20
    2aca:	8a 95       	dec	r24
    2acc:	e2 f7       	brpl	.-8      	; 0x2ac6 <DIO_enuGetPinValue+0xbe>
    2ace:	ca 01       	movw	r24, r20
    2ad0:	81 70       	andi	r24, 0x01	; 1
    2ad2:	ec 81       	ldd	r30, Y+4	; 0x04
    2ad4:	fd 81       	ldd	r31, Y+5	; 0x05
    2ad6:	80 83       	st	Z, r24
    2ad8:	27 c0       	rjmp	.+78     	; 0x2b28 <DIO_enuGetPinValue+0x120>
			break;

			case DIO_u8PortC:
				*Copy_pu8Value = GET_BIT(PINC, Copy_u8PinID);
    2ada:	e3 e3       	ldi	r30, 0x33	; 51
    2adc:	f0 e0       	ldi	r31, 0x00	; 0
    2ade:	80 81       	ld	r24, Z
    2ae0:	28 2f       	mov	r18, r24
    2ae2:	30 e0       	ldi	r19, 0x00	; 0
    2ae4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ae6:	88 2f       	mov	r24, r24
    2ae8:	90 e0       	ldi	r25, 0x00	; 0
    2aea:	a9 01       	movw	r20, r18
    2aec:	02 c0       	rjmp	.+4      	; 0x2af2 <DIO_enuGetPinValue+0xea>
    2aee:	55 95       	asr	r21
    2af0:	47 95       	ror	r20
    2af2:	8a 95       	dec	r24
    2af4:	e2 f7       	brpl	.-8      	; 0x2aee <DIO_enuGetPinValue+0xe6>
    2af6:	ca 01       	movw	r24, r20
    2af8:	81 70       	andi	r24, 0x01	; 1
    2afa:	ec 81       	ldd	r30, Y+4	; 0x04
    2afc:	fd 81       	ldd	r31, Y+5	; 0x05
    2afe:	80 83       	st	Z, r24
    2b00:	13 c0       	rjmp	.+38     	; 0x2b28 <DIO_enuGetPinValue+0x120>
			break;
			
			case DIO_u8PortD:
				*Copy_pu8Value = GET_BIT(PIND, Copy_u8PinID);
    2b02:	e0 e3       	ldi	r30, 0x30	; 48
    2b04:	f0 e0       	ldi	r31, 0x00	; 0
    2b06:	80 81       	ld	r24, Z
    2b08:	28 2f       	mov	r18, r24
    2b0a:	30 e0       	ldi	r19, 0x00	; 0
    2b0c:	8b 81       	ldd	r24, Y+3	; 0x03
    2b0e:	88 2f       	mov	r24, r24
    2b10:	90 e0       	ldi	r25, 0x00	; 0
    2b12:	a9 01       	movw	r20, r18
    2b14:	02 c0       	rjmp	.+4      	; 0x2b1a <DIO_enuGetPinValue+0x112>
    2b16:	55 95       	asr	r21
    2b18:	47 95       	ror	r20
    2b1a:	8a 95       	dec	r24
    2b1c:	e2 f7       	brpl	.-8      	; 0x2b16 <DIO_enuGetPinValue+0x10e>
    2b1e:	ca 01       	movw	r24, r20
    2b20:	81 70       	andi	r24, 0x01	; 1
    2b22:	ec 81       	ldd	r30, Y+4	; 0x04
    2b24:	fd 81       	ldd	r31, Y+5	; 0x05
    2b26:	80 83       	st	Z, r24
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    2b28:	81 e0       	ldi	r24, 0x01	; 1
    2b2a:	89 83       	std	Y+1, r24	; 0x01

	}else{
		return Local_enu_ErrorState;
	}

	return Local_enu_ErrorState;
    2b2c:	59 81       	ldd	r21, Y+1	; 0x01
    2b2e:	58 87       	std	Y+8, r21	; 0x08
    2b30:	02 c0       	rjmp	.+4      	; 0x2b36 <DIO_enuGetPinValue+0x12e>
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;


	}else{
		return Local_enu_ErrorState;
    2b32:	89 81       	ldd	r24, Y+1	; 0x01
    2b34:	88 87       	std	Y+8, r24	; 0x08
    2b36:	88 85       	ldd	r24, Y+8	; 0x08
	}

	return Local_enu_ErrorState;
   }
    2b38:	28 96       	adiw	r28, 0x08	; 8
    2b3a:	0f b6       	in	r0, 0x3f	; 63
    2b3c:	f8 94       	cli
    2b3e:	de bf       	out	0x3e, r29	; 62
    2b40:	0f be       	out	0x3f, r0	; 63
    2b42:	cd bf       	out	0x3d, r28	; 61
    2b44:	cf 91       	pop	r28
    2b46:	df 91       	pop	r29
    2b48:	08 95       	ret

00002b4a <DIO_enuTogglePinValue>:




// 4. if it (1) change it to (0) and vice versa
ErrorStatus_t DIO_enuTogglePinValue(uint8_t Copy_u8PortID, uint8_t Copy_u8PinID){
    2b4a:	df 93       	push	r29
    2b4c:	cf 93       	push	r28
    2b4e:	00 d0       	rcall	.+0      	; 0x2b50 <DIO_enuTogglePinValue+0x6>
    2b50:	00 d0       	rcall	.+0      	; 0x2b52 <DIO_enuTogglePinValue+0x8>
    2b52:	00 d0       	rcall	.+0      	; 0x2b54 <DIO_enuTogglePinValue+0xa>
    2b54:	cd b7       	in	r28, 0x3d	; 61
    2b56:	de b7       	in	r29, 0x3e	; 62
    2b58:	8a 83       	std	Y+2, r24	; 0x02
    2b5a:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2b5c:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7){
    2b5e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b60:	84 30       	cpi	r24, 0x04	; 4
    2b62:	08 f0       	brcs	.+2      	; 0x2b66 <DIO_enuTogglePinValue+0x1c>
    2b64:	77 c0       	rjmp	.+238    	; 0x2c54 <DIO_enuTogglePinValue+0x10a>
    2b66:	8b 81       	ldd	r24, Y+3	; 0x03
    2b68:	88 30       	cpi	r24, 0x08	; 8
    2b6a:	08 f0       	brcs	.+2      	; 0x2b6e <DIO_enuTogglePinValue+0x24>
    2b6c:	73 c0       	rjmp	.+230    	; 0x2c54 <DIO_enuTogglePinValue+0x10a>

		switch(Copy_u8PortID){
    2b6e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b70:	28 2f       	mov	r18, r24
    2b72:	30 e0       	ldi	r19, 0x00	; 0
    2b74:	3e 83       	std	Y+6, r19	; 0x06
    2b76:	2d 83       	std	Y+5, r18	; 0x05
    2b78:	8d 81       	ldd	r24, Y+5	; 0x05
    2b7a:	9e 81       	ldd	r25, Y+6	; 0x06
    2b7c:	81 30       	cpi	r24, 0x01	; 1
    2b7e:	91 05       	cpc	r25, r1
    2b80:	49 f1       	breq	.+82     	; 0x2bd4 <DIO_enuTogglePinValue+0x8a>
    2b82:	2d 81       	ldd	r18, Y+5	; 0x05
    2b84:	3e 81       	ldd	r19, Y+6	; 0x06
    2b86:	22 30       	cpi	r18, 0x02	; 2
    2b88:	31 05       	cpc	r19, r1
    2b8a:	2c f4       	brge	.+10     	; 0x2b96 <DIO_enuTogglePinValue+0x4c>
    2b8c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b8e:	9e 81       	ldd	r25, Y+6	; 0x06
    2b90:	00 97       	sbiw	r24, 0x00	; 0
    2b92:	61 f0       	breq	.+24     	; 0x2bac <DIO_enuTogglePinValue+0x62>
    2b94:	5a c0       	rjmp	.+180    	; 0x2c4a <DIO_enuTogglePinValue+0x100>
    2b96:	2d 81       	ldd	r18, Y+5	; 0x05
    2b98:	3e 81       	ldd	r19, Y+6	; 0x06
    2b9a:	22 30       	cpi	r18, 0x02	; 2
    2b9c:	31 05       	cpc	r19, r1
    2b9e:	71 f1       	breq	.+92     	; 0x2bfc <DIO_enuTogglePinValue+0xb2>
    2ba0:	8d 81       	ldd	r24, Y+5	; 0x05
    2ba2:	9e 81       	ldd	r25, Y+6	; 0x06
    2ba4:	83 30       	cpi	r24, 0x03	; 3
    2ba6:	91 05       	cpc	r25, r1
    2ba8:	e9 f1       	breq	.+122    	; 0x2c24 <DIO_enuTogglePinValue+0xda>
    2baa:	4f c0       	rjmp	.+158    	; 0x2c4a <DIO_enuTogglePinValue+0x100>
			case DIO_u8PortA:
				TOG_BIT(PORTA, Copy_u8PinID);
    2bac:	ab e3       	ldi	r26, 0x3B	; 59
    2bae:	b0 e0       	ldi	r27, 0x00	; 0
    2bb0:	eb e3       	ldi	r30, 0x3B	; 59
    2bb2:	f0 e0       	ldi	r31, 0x00	; 0
    2bb4:	80 81       	ld	r24, Z
    2bb6:	48 2f       	mov	r20, r24
    2bb8:	8b 81       	ldd	r24, Y+3	; 0x03
    2bba:	28 2f       	mov	r18, r24
    2bbc:	30 e0       	ldi	r19, 0x00	; 0
    2bbe:	81 e0       	ldi	r24, 0x01	; 1
    2bc0:	90 e0       	ldi	r25, 0x00	; 0
    2bc2:	02 2e       	mov	r0, r18
    2bc4:	02 c0       	rjmp	.+4      	; 0x2bca <DIO_enuTogglePinValue+0x80>
    2bc6:	88 0f       	add	r24, r24
    2bc8:	99 1f       	adc	r25, r25
    2bca:	0a 94       	dec	r0
    2bcc:	e2 f7       	brpl	.-8      	; 0x2bc6 <DIO_enuTogglePinValue+0x7c>
    2bce:	84 27       	eor	r24, r20
    2bd0:	8c 93       	st	X, r24
    2bd2:	3b c0       	rjmp	.+118    	; 0x2c4a <DIO_enuTogglePinValue+0x100>
			break;

			case DIO_u8PortB:
				TOG_BIT(PORTB, Copy_u8PinID);
    2bd4:	a8 e3       	ldi	r26, 0x38	; 56
    2bd6:	b0 e0       	ldi	r27, 0x00	; 0
    2bd8:	e8 e3       	ldi	r30, 0x38	; 56
    2bda:	f0 e0       	ldi	r31, 0x00	; 0
    2bdc:	80 81       	ld	r24, Z
    2bde:	48 2f       	mov	r20, r24
    2be0:	8b 81       	ldd	r24, Y+3	; 0x03
    2be2:	28 2f       	mov	r18, r24
    2be4:	30 e0       	ldi	r19, 0x00	; 0
    2be6:	81 e0       	ldi	r24, 0x01	; 1
    2be8:	90 e0       	ldi	r25, 0x00	; 0
    2bea:	02 2e       	mov	r0, r18
    2bec:	02 c0       	rjmp	.+4      	; 0x2bf2 <DIO_enuTogglePinValue+0xa8>
    2bee:	88 0f       	add	r24, r24
    2bf0:	99 1f       	adc	r25, r25
    2bf2:	0a 94       	dec	r0
    2bf4:	e2 f7       	brpl	.-8      	; 0x2bee <DIO_enuTogglePinValue+0xa4>
    2bf6:	84 27       	eor	r24, r20
    2bf8:	8c 93       	st	X, r24
    2bfa:	27 c0       	rjmp	.+78     	; 0x2c4a <DIO_enuTogglePinValue+0x100>
			break;

			case DIO_u8PortC:
				TOG_BIT(PORTC, Copy_u8PinID);
    2bfc:	a5 e3       	ldi	r26, 0x35	; 53
    2bfe:	b0 e0       	ldi	r27, 0x00	; 0
    2c00:	e5 e3       	ldi	r30, 0x35	; 53
    2c02:	f0 e0       	ldi	r31, 0x00	; 0
    2c04:	80 81       	ld	r24, Z
    2c06:	48 2f       	mov	r20, r24
    2c08:	8b 81       	ldd	r24, Y+3	; 0x03
    2c0a:	28 2f       	mov	r18, r24
    2c0c:	30 e0       	ldi	r19, 0x00	; 0
    2c0e:	81 e0       	ldi	r24, 0x01	; 1
    2c10:	90 e0       	ldi	r25, 0x00	; 0
    2c12:	02 2e       	mov	r0, r18
    2c14:	02 c0       	rjmp	.+4      	; 0x2c1a <DIO_enuTogglePinValue+0xd0>
    2c16:	88 0f       	add	r24, r24
    2c18:	99 1f       	adc	r25, r25
    2c1a:	0a 94       	dec	r0
    2c1c:	e2 f7       	brpl	.-8      	; 0x2c16 <DIO_enuTogglePinValue+0xcc>
    2c1e:	84 27       	eor	r24, r20
    2c20:	8c 93       	st	X, r24
    2c22:	13 c0       	rjmp	.+38     	; 0x2c4a <DIO_enuTogglePinValue+0x100>
			break;
			
			case DIO_u8PortD:
				TOG_BIT(PORTD, Copy_u8PinID);
    2c24:	a2 e3       	ldi	r26, 0x32	; 50
    2c26:	b0 e0       	ldi	r27, 0x00	; 0
    2c28:	e2 e3       	ldi	r30, 0x32	; 50
    2c2a:	f0 e0       	ldi	r31, 0x00	; 0
    2c2c:	80 81       	ld	r24, Z
    2c2e:	48 2f       	mov	r20, r24
    2c30:	8b 81       	ldd	r24, Y+3	; 0x03
    2c32:	28 2f       	mov	r18, r24
    2c34:	30 e0       	ldi	r19, 0x00	; 0
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	02 2e       	mov	r0, r18
    2c3c:	02 c0       	rjmp	.+4      	; 0x2c42 <DIO_enuTogglePinValue+0xf8>
    2c3e:	88 0f       	add	r24, r24
    2c40:	99 1f       	adc	r25, r25
    2c42:	0a 94       	dec	r0
    2c44:	e2 f7       	brpl	.-8      	; 0x2c3e <DIO_enuTogglePinValue+0xf4>
    2c46:	84 27       	eor	r24, r20
    2c48:	8c 93       	st	X, r24
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    2c4a:	81 e0       	ldi	r24, 0x01	; 1
    2c4c:	89 83       	std	Y+1, r24	; 0x01

		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    2c4e:	99 81       	ldd	r25, Y+1	; 0x01
    2c50:	9c 83       	std	Y+4, r25	; 0x04
    2c52:	02 c0       	rjmp	.+4      	; 0x2c58 <DIO_enuTogglePinValue+0x10e>

		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{

		return Local_enu_ErrorState;
    2c54:	29 81       	ldd	r18, Y+1	; 0x01
    2c56:	2c 83       	std	Y+4, r18	; 0x04
    2c58:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    2c5a:	26 96       	adiw	r28, 0x06	; 6
    2c5c:	0f b6       	in	r0, 0x3f	; 63
    2c5e:	f8 94       	cli
    2c60:	de bf       	out	0x3e, r29	; 62
    2c62:	0f be       	out	0x3f, r0	; 63
    2c64:	cd bf       	out	0x3d, r28	; 61
    2c66:	cf 91       	pop	r28
    2c68:	df 91       	pop	r29
    2c6a:	08 95       	ret

00002c6c <DIO_enuSetPortDirection>:
///****************************************************************************************/


///********************************** Control Entire Port **********************************/
// 1. set entire port as OUTPUT
ErrorStatus_t DIO_enuSetPortDirection(uint8_t Copy_u8PortID, uint8_t Copy_u8Direction){
    2c6c:	df 93       	push	r29
    2c6e:	cf 93       	push	r28
    2c70:	00 d0       	rcall	.+0      	; 0x2c72 <DIO_enuSetPortDirection+0x6>
    2c72:	00 d0       	rcall	.+0      	; 0x2c74 <DIO_enuSetPortDirection+0x8>
    2c74:	00 d0       	rcall	.+0      	; 0x2c76 <DIO_enuSetPortDirection+0xa>
    2c76:	cd b7       	in	r28, 0x3d	; 61
    2c78:	de b7       	in	r29, 0x3e	; 62
    2c7a:	8a 83       	std	Y+2, r24	; 0x02
    2c7c:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2c7e:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8Direction <= DIO_u8OUTPUT){
    2c80:	8a 81       	ldd	r24, Y+2	; 0x02
    2c82:	84 30       	cpi	r24, 0x04	; 4
    2c84:	08 f0       	brcs	.+2      	; 0x2c88 <DIO_enuSetPortDirection+0x1c>
    2c86:	57 c0       	rjmp	.+174    	; 0x2d36 <DIO_enuSetPortDirection+0xca>
    2c88:	8b 81       	ldd	r24, Y+3	; 0x03
    2c8a:	82 30       	cpi	r24, 0x02	; 2
    2c8c:	08 f0       	brcs	.+2      	; 0x2c90 <DIO_enuSetPortDirection+0x24>
    2c8e:	53 c0       	rjmp	.+166    	; 0x2d36 <DIO_enuSetPortDirection+0xca>

		switch (Copy_u8PortID){
    2c90:	8a 81       	ldd	r24, Y+2	; 0x02
    2c92:	28 2f       	mov	r18, r24
    2c94:	30 e0       	ldi	r19, 0x00	; 0
    2c96:	3e 83       	std	Y+6, r19	; 0x06
    2c98:	2d 83       	std	Y+5, r18	; 0x05
    2c9a:	8d 81       	ldd	r24, Y+5	; 0x05
    2c9c:	9e 81       	ldd	r25, Y+6	; 0x06
    2c9e:	81 30       	cpi	r24, 0x01	; 1
    2ca0:	91 05       	cpc	r25, r1
    2ca2:	09 f1       	breq	.+66     	; 0x2ce6 <DIO_enuSetPortDirection+0x7a>
    2ca4:	2d 81       	ldd	r18, Y+5	; 0x05
    2ca6:	3e 81       	ldd	r19, Y+6	; 0x06
    2ca8:	22 30       	cpi	r18, 0x02	; 2
    2caa:	31 05       	cpc	r19, r1
    2cac:	2c f4       	brge	.+10     	; 0x2cb8 <DIO_enuSetPortDirection+0x4c>
    2cae:	8d 81       	ldd	r24, Y+5	; 0x05
    2cb0:	9e 81       	ldd	r25, Y+6	; 0x06
    2cb2:	00 97       	sbiw	r24, 0x00	; 0
    2cb4:	61 f0       	breq	.+24     	; 0x2cce <DIO_enuSetPortDirection+0x62>
    2cb6:	3a c0       	rjmp	.+116    	; 0x2d2c <DIO_enuSetPortDirection+0xc0>
    2cb8:	2d 81       	ldd	r18, Y+5	; 0x05
    2cba:	3e 81       	ldd	r19, Y+6	; 0x06
    2cbc:	22 30       	cpi	r18, 0x02	; 2
    2cbe:	31 05       	cpc	r19, r1
    2cc0:	f1 f0       	breq	.+60     	; 0x2cfe <DIO_enuSetPortDirection+0x92>
    2cc2:	8d 81       	ldd	r24, Y+5	; 0x05
    2cc4:	9e 81       	ldd	r25, Y+6	; 0x06
    2cc6:	83 30       	cpi	r24, 0x03	; 3
    2cc8:	91 05       	cpc	r25, r1
    2cca:	29 f1       	breq	.+74     	; 0x2d16 <DIO_enuSetPortDirection+0xaa>
    2ccc:	2f c0       	rjmp	.+94     	; 0x2d2c <DIO_enuSetPortDirection+0xc0>

			case DIO_u8PortA:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2cce:	8b 81       	ldd	r24, Y+3	; 0x03
    2cd0:	81 30       	cpi	r24, 0x01	; 1
    2cd2:	29 f4       	brne	.+10     	; 0x2cde <DIO_enuSetPortDirection+0x72>
					DDRA = 0xFF;
    2cd4:	ea e3       	ldi	r30, 0x3A	; 58
    2cd6:	f0 e0       	ldi	r31, 0x00	; 0
    2cd8:	8f ef       	ldi	r24, 0xFF	; 255
    2cda:	80 83       	st	Z, r24
    2cdc:	27 c0       	rjmp	.+78     	; 0x2d2c <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRA = 0x00;
    2cde:	ea e3       	ldi	r30, 0x3A	; 58
    2ce0:	f0 e0       	ldi	r31, 0x00	; 0
    2ce2:	10 82       	st	Z, r1
    2ce4:	23 c0       	rjmp	.+70     	; 0x2d2c <DIO_enuSetPortDirection+0xc0>
				}
			break;

			case DIO_u8PortB:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2ce6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ce8:	81 30       	cpi	r24, 0x01	; 1
    2cea:	29 f4       	brne	.+10     	; 0x2cf6 <DIO_enuSetPortDirection+0x8a>
					DDRB = 0xFF;
    2cec:	e7 e3       	ldi	r30, 0x37	; 55
    2cee:	f0 e0       	ldi	r31, 0x00	; 0
    2cf0:	8f ef       	ldi	r24, 0xFF	; 255
    2cf2:	80 83       	st	Z, r24
    2cf4:	1b c0       	rjmp	.+54     	; 0x2d2c <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRB = 0x00;
    2cf6:	e7 e3       	ldi	r30, 0x37	; 55
    2cf8:	f0 e0       	ldi	r31, 0x00	; 0
    2cfa:	10 82       	st	Z, r1
    2cfc:	17 c0       	rjmp	.+46     	; 0x2d2c <DIO_enuSetPortDirection+0xc0>
				}				

			break;

			case DIO_u8PortC:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2cfe:	8b 81       	ldd	r24, Y+3	; 0x03
    2d00:	81 30       	cpi	r24, 0x01	; 1
    2d02:	29 f4       	brne	.+10     	; 0x2d0e <DIO_enuSetPortDirection+0xa2>
					DDRC = 0xFF;
    2d04:	e4 e3       	ldi	r30, 0x34	; 52
    2d06:	f0 e0       	ldi	r31, 0x00	; 0
    2d08:	8f ef       	ldi	r24, 0xFF	; 255
    2d0a:	80 83       	st	Z, r24
    2d0c:	0f c0       	rjmp	.+30     	; 0x2d2c <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRC = 0x00;
    2d0e:	e4 e3       	ldi	r30, 0x34	; 52
    2d10:	f0 e0       	ldi	r31, 0x00	; 0
    2d12:	10 82       	st	Z, r1
    2d14:	0b c0       	rjmp	.+22     	; 0x2d2c <DIO_enuSetPortDirection+0xc0>
				}
			break;

			case DIO_u8PortD:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2d16:	8b 81       	ldd	r24, Y+3	; 0x03
    2d18:	81 30       	cpi	r24, 0x01	; 1
    2d1a:	29 f4       	brne	.+10     	; 0x2d26 <DIO_enuSetPortDirection+0xba>
					DDRD = 0xFF;
    2d1c:	e1 e3       	ldi	r30, 0x31	; 49
    2d1e:	f0 e0       	ldi	r31, 0x00	; 0
    2d20:	8f ef       	ldi	r24, 0xFF	; 255
    2d22:	80 83       	st	Z, r24
    2d24:	03 c0       	rjmp	.+6      	; 0x2d2c <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRD = 0x00;
    2d26:	e1 e3       	ldi	r30, 0x31	; 49
    2d28:	f0 e0       	ldi	r31, 0x00	; 0
    2d2a:	10 82       	st	Z, r1
				}
			break;	
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    2d2c:	81 e0       	ldi	r24, 0x01	; 1
    2d2e:	89 83       	std	Y+1, r24	; 0x01
	}else{
		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    2d30:	99 81       	ldd	r25, Y+1	; 0x01
    2d32:	9c 83       	std	Y+4, r25	; 0x04
    2d34:	02 c0       	rjmp	.+4      	; 0x2d3a <DIO_enuSetPortDirection+0xce>
			break;	
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{
		return Local_enu_ErrorState;
    2d36:	29 81       	ldd	r18, Y+1	; 0x01
    2d38:	2c 83       	std	Y+4, r18	; 0x04
    2d3a:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    2d3c:	26 96       	adiw	r28, 0x06	; 6
    2d3e:	0f b6       	in	r0, 0x3f	; 63
    2d40:	f8 94       	cli
    2d42:	de bf       	out	0x3e, r29	; 62
    2d44:	0f be       	out	0x3f, r0	; 63
    2d46:	cd bf       	out	0x3d, r28	; 61
    2d48:	cf 91       	pop	r28
    2d4a:	df 91       	pop	r29
    2d4c:	08 95       	ret

00002d4e <DIO_enuSetPortValue>:

//! why ??? would you read entire port ?!
//ErrorStatus_t DIO_enuGetPortValue    (uint8_t Copy_u8PortID, uint8_t *Copy_pu8Value);


ErrorStatus_t DIO_enuSetPortValue(uint8_t Copy_u8PortID, uint8_t Copy_u8Value){
    2d4e:	df 93       	push	r29
    2d50:	cf 93       	push	r28
    2d52:	00 d0       	rcall	.+0      	; 0x2d54 <DIO_enuSetPortValue+0x6>
    2d54:	00 d0       	rcall	.+0      	; 0x2d56 <DIO_enuSetPortValue+0x8>
    2d56:	00 d0       	rcall	.+0      	; 0x2d58 <DIO_enuSetPortValue+0xa>
    2d58:	cd b7       	in	r28, 0x3d	; 61
    2d5a:	de b7       	in	r29, 0x3e	; 62
    2d5c:	8a 83       	std	Y+2, r24	; 0x02
    2d5e:	6b 83       	std	Y+3, r22	; 0x03
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2d60:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8Value <= DIO_u8PULLUP){
    2d62:	8a 81       	ldd	r24, Y+2	; 0x02
    2d64:	84 30       	cpi	r24, 0x04	; 4
    2d66:	08 f0       	brcs	.+2      	; 0x2d6a <DIO_enuSetPortValue+0x1c>
    2d68:	57 c0       	rjmp	.+174    	; 0x2e18 <DIO_enuSetPortValue+0xca>
    2d6a:	8b 81       	ldd	r24, Y+3	; 0x03
    2d6c:	82 30       	cpi	r24, 0x02	; 2
    2d6e:	08 f0       	brcs	.+2      	; 0x2d72 <DIO_enuSetPortValue+0x24>
    2d70:	53 c0       	rjmp	.+166    	; 0x2e18 <DIO_enuSetPortValue+0xca>
		
		switch (Copy_u8PortID){
    2d72:	8a 81       	ldd	r24, Y+2	; 0x02
    2d74:	28 2f       	mov	r18, r24
    2d76:	30 e0       	ldi	r19, 0x00	; 0
    2d78:	3e 83       	std	Y+6, r19	; 0x06
    2d7a:	2d 83       	std	Y+5, r18	; 0x05
    2d7c:	8d 81       	ldd	r24, Y+5	; 0x05
    2d7e:	9e 81       	ldd	r25, Y+6	; 0x06
    2d80:	81 30       	cpi	r24, 0x01	; 1
    2d82:	91 05       	cpc	r25, r1
    2d84:	09 f1       	breq	.+66     	; 0x2dc8 <DIO_enuSetPortValue+0x7a>
    2d86:	2d 81       	ldd	r18, Y+5	; 0x05
    2d88:	3e 81       	ldd	r19, Y+6	; 0x06
    2d8a:	22 30       	cpi	r18, 0x02	; 2
    2d8c:	31 05       	cpc	r19, r1
    2d8e:	2c f4       	brge	.+10     	; 0x2d9a <DIO_enuSetPortValue+0x4c>
    2d90:	8d 81       	ldd	r24, Y+5	; 0x05
    2d92:	9e 81       	ldd	r25, Y+6	; 0x06
    2d94:	00 97       	sbiw	r24, 0x00	; 0
    2d96:	61 f0       	breq	.+24     	; 0x2db0 <DIO_enuSetPortValue+0x62>
    2d98:	3a c0       	rjmp	.+116    	; 0x2e0e <DIO_enuSetPortValue+0xc0>
    2d9a:	2d 81       	ldd	r18, Y+5	; 0x05
    2d9c:	3e 81       	ldd	r19, Y+6	; 0x06
    2d9e:	22 30       	cpi	r18, 0x02	; 2
    2da0:	31 05       	cpc	r19, r1
    2da2:	f1 f0       	breq	.+60     	; 0x2de0 <DIO_enuSetPortValue+0x92>
    2da4:	8d 81       	ldd	r24, Y+5	; 0x05
    2da6:	9e 81       	ldd	r25, Y+6	; 0x06
    2da8:	83 30       	cpi	r24, 0x03	; 3
    2daa:	91 05       	cpc	r25, r1
    2dac:	29 f1       	breq	.+74     	; 0x2df8 <DIO_enuSetPortValue+0xaa>
    2dae:	2f c0       	rjmp	.+94     	; 0x2e0e <DIO_enuSetPortValue+0xc0>
			case DIO_u8PortA:
				if(Copy_u8Value){
    2db0:	8b 81       	ldd	r24, Y+3	; 0x03
    2db2:	88 23       	and	r24, r24
    2db4:	29 f0       	breq	.+10     	; 0x2dc0 <DIO_enuSetPortValue+0x72>
					PORTA = 0xFF;
    2db6:	eb e3       	ldi	r30, 0x3B	; 59
    2db8:	f0 e0       	ldi	r31, 0x00	; 0
    2dba:	8f ef       	ldi	r24, 0xFF	; 255
    2dbc:	80 83       	st	Z, r24
    2dbe:	27 c0       	rjmp	.+78     	; 0x2e0e <DIO_enuSetPortValue+0xc0>
				}else{
					PORTA = 0x00;
    2dc0:	eb e3       	ldi	r30, 0x3B	; 59
    2dc2:	f0 e0       	ldi	r31, 0x00	; 0
    2dc4:	10 82       	st	Z, r1
    2dc6:	23 c0       	rjmp	.+70     	; 0x2e0e <DIO_enuSetPortValue+0xc0>
				}
			break;

			case DIO_u8PortB:
				if(Copy_u8Value){
    2dc8:	8b 81       	ldd	r24, Y+3	; 0x03
    2dca:	88 23       	and	r24, r24
    2dcc:	29 f0       	breq	.+10     	; 0x2dd8 <DIO_enuSetPortValue+0x8a>
					PORTB = 0xFF;
    2dce:	e8 e3       	ldi	r30, 0x38	; 56
    2dd0:	f0 e0       	ldi	r31, 0x00	; 0
    2dd2:	8f ef       	ldi	r24, 0xFF	; 255
    2dd4:	80 83       	st	Z, r24
    2dd6:	1b c0       	rjmp	.+54     	; 0x2e0e <DIO_enuSetPortValue+0xc0>
				}else{
					PORTB = 0x00;
    2dd8:	e8 e3       	ldi	r30, 0x38	; 56
    2dda:	f0 e0       	ldi	r31, 0x00	; 0
    2ddc:	10 82       	st	Z, r1
    2dde:	17 c0       	rjmp	.+46     	; 0x2e0e <DIO_enuSetPortValue+0xc0>
				}
			break;

			
			case DIO_u8PortC:
				if(Copy_u8Value){
    2de0:	8b 81       	ldd	r24, Y+3	; 0x03
    2de2:	88 23       	and	r24, r24
    2de4:	29 f0       	breq	.+10     	; 0x2df0 <DIO_enuSetPortValue+0xa2>
					PORTC = 0xFF;
    2de6:	e5 e3       	ldi	r30, 0x35	; 53
    2de8:	f0 e0       	ldi	r31, 0x00	; 0
    2dea:	8f ef       	ldi	r24, 0xFF	; 255
    2dec:	80 83       	st	Z, r24
    2dee:	0f c0       	rjmp	.+30     	; 0x2e0e <DIO_enuSetPortValue+0xc0>
				}else{
					PORTC = 0x00;
    2df0:	e5 e3       	ldi	r30, 0x35	; 53
    2df2:	f0 e0       	ldi	r31, 0x00	; 0
    2df4:	10 82       	st	Z, r1
    2df6:	0b c0       	rjmp	.+22     	; 0x2e0e <DIO_enuSetPortValue+0xc0>
				}
			break;
	
			case DIO_u8PortD:
				if(Copy_u8Value){
    2df8:	8b 81       	ldd	r24, Y+3	; 0x03
    2dfa:	88 23       	and	r24, r24
    2dfc:	29 f0       	breq	.+10     	; 0x2e08 <DIO_enuSetPortValue+0xba>
					PORTD = 0xFF;
    2dfe:	e2 e3       	ldi	r30, 0x32	; 50
    2e00:	f0 e0       	ldi	r31, 0x00	; 0
    2e02:	8f ef       	ldi	r24, 0xFF	; 255
    2e04:	80 83       	st	Z, r24
    2e06:	03 c0       	rjmp	.+6      	; 0x2e0e <DIO_enuSetPortValue+0xc0>
				}else{
					PORTD = 0x00;
    2e08:	e2 e3       	ldi	r30, 0x32	; 50
    2e0a:	f0 e0       	ldi	r31, 0x00	; 0
    2e0c:	10 82       	st	Z, r1
				}
			break;
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    2e0e:	81 e0       	ldi	r24, 0x01	; 1
    2e10:	89 83       	std	Y+1, r24	; 0x01
	}else{
		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    2e12:	99 81       	ldd	r25, Y+1	; 0x01
    2e14:	9c 83       	std	Y+4, r25	; 0x04
    2e16:	02 c0       	rjmp	.+4      	; 0x2e1c <DIO_enuSetPortValue+0xce>
			break;
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
	}else{
		return Local_enu_ErrorState;
    2e18:	29 81       	ldd	r18, Y+1	; 0x01
    2e1a:	2c 83       	std	Y+4, r18	; 0x04
    2e1c:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    2e1e:	26 96       	adiw	r28, 0x06	; 6
    2e20:	0f b6       	in	r0, 0x3f	; 63
    2e22:	f8 94       	cli
    2e24:	de bf       	out	0x3e, r29	; 62
    2e26:	0f be       	out	0x3f, r0	; 63
    2e28:	cd bf       	out	0x3d, r28	; 61
    2e2a:	cf 91       	pop	r28
    2e2c:	df 91       	pop	r29
    2e2e:	08 95       	ret

00002e30 <LCD_enuInit>:
static ErrorStatus_t WriteNLatch(uint8_t Copy_u8Data);

/**********************************************************/


ErrorStatus_t LCD_enuInit(void){
    2e30:	df 93       	push	r29
    2e32:	cf 93       	push	r28
    2e34:	cd b7       	in	r28, 0x3d	; 61
    2e36:	de b7       	in	r29, 0x3e	; 62
    2e38:	e9 97       	sbiw	r28, 0x39	; 57
    2e3a:	0f b6       	in	r0, 0x3f	; 63
    2e3c:	f8 94       	cli
    2e3e:	de bf       	out	0x3e, r29	; 62
    2e40:	0f be       	out	0x3f, r0	; 63
    2e42:	cd bf       	out	0x3d, r28	; 61
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    2e44:	19 ae       	std	Y+57, r1	; 0x39


	/*********************** !Control Pins! ***********************/
	DIO_enuSetPinDirection(RS_PORT, RS_PIN, DIO_u8OUTPUT);
    2e46:	82 e0       	ldi	r24, 0x02	; 2
    2e48:	66 e0       	ldi	r22, 0x06	; 6
    2e4a:	41 e0       	ldi	r20, 0x01	; 1
    2e4c:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RS_PORT, RW_PIN, DIO_u8OUTPUT);
    2e50:	82 e0       	ldi	r24, 0x02	; 2
    2e52:	60 e0       	ldi	r22, 0x00	; 0
    2e54:	41 e0       	ldi	r20, 0x01	; 1
    2e56:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RS_PORT, EN_PIN, DIO_u8OUTPUT);
    2e5a:	82 e0       	ldi	r24, 0x02	; 2
    2e5c:	67 e0       	ldi	r22, 0x07	; 7
    2e5e:	41 e0       	ldi	r20, 0x01	; 1
    2e60:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
	/**************************************************************/


	/************************ !Data  Pins! ************************/
	DIO_enuSetPinDirection(DB7_PORT, DB7_PIN, DIO_u8OUTPUT);
    2e64:	83 e0       	ldi	r24, 0x03	; 3
    2e66:	63 e0       	ldi	r22, 0x03	; 3
    2e68:	41 e0       	ldi	r20, 0x01	; 1
    2e6a:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB6_PORT, DB6_PIN, DIO_u8OUTPUT);
    2e6e:	83 e0       	ldi	r24, 0x03	; 3
    2e70:	62 e0       	ldi	r22, 0x02	; 2
    2e72:	41 e0       	ldi	r20, 0x01	; 1
    2e74:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB5_PORT, DB5_PIN, DIO_u8OUTPUT);
    2e78:	83 e0       	ldi	r24, 0x03	; 3
    2e7a:	61 e0       	ldi	r22, 0x01	; 1
    2e7c:	41 e0       	ldi	r20, 0x01	; 1
    2e7e:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB4_PORT, DB4_PIN, DIO_u8OUTPUT);
    2e82:	83 e0       	ldi	r24, 0x03	; 3
    2e84:	60 e0       	ldi	r22, 0x00	; 0
    2e86:	41 e0       	ldi	r20, 0x01	; 1
    2e88:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
    2e8c:	80 e0       	ldi	r24, 0x00	; 0
    2e8e:	90 e0       	ldi	r25, 0x00	; 0
    2e90:	ac e0       	ldi	r26, 0x0C	; 12
    2e92:	b2 e4       	ldi	r27, 0x42	; 66
    2e94:	8d ab       	std	Y+53, r24	; 0x35
    2e96:	9e ab       	std	Y+54, r25	; 0x36
    2e98:	af ab       	std	Y+55, r26	; 0x37
    2e9a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e9c:	6d a9       	ldd	r22, Y+53	; 0x35
    2e9e:	7e a9       	ldd	r23, Y+54	; 0x36
    2ea0:	8f a9       	ldd	r24, Y+55	; 0x37
    2ea2:	98 ad       	ldd	r25, Y+56	; 0x38
    2ea4:	20 e0       	ldi	r18, 0x00	; 0
    2ea6:	30 e0       	ldi	r19, 0x00	; 0
    2ea8:	4a e7       	ldi	r20, 0x7A	; 122
    2eaa:	53 e4       	ldi	r21, 0x43	; 67
    2eac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2eb0:	dc 01       	movw	r26, r24
    2eb2:	cb 01       	movw	r24, r22
    2eb4:	89 ab       	std	Y+49, r24	; 0x31
    2eb6:	9a ab       	std	Y+50, r25	; 0x32
    2eb8:	ab ab       	std	Y+51, r26	; 0x33
    2eba:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2ebc:	69 a9       	ldd	r22, Y+49	; 0x31
    2ebe:	7a a9       	ldd	r23, Y+50	; 0x32
    2ec0:	8b a9       	ldd	r24, Y+51	; 0x33
    2ec2:	9c a9       	ldd	r25, Y+52	; 0x34
    2ec4:	20 e0       	ldi	r18, 0x00	; 0
    2ec6:	30 e0       	ldi	r19, 0x00	; 0
    2ec8:	40 e8       	ldi	r20, 0x80	; 128
    2eca:	5f e3       	ldi	r21, 0x3F	; 63
    2ecc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2ed0:	88 23       	and	r24, r24
    2ed2:	2c f4       	brge	.+10     	; 0x2ede <LCD_enuInit+0xae>
		__ticks = 1;
    2ed4:	81 e0       	ldi	r24, 0x01	; 1
    2ed6:	90 e0       	ldi	r25, 0x00	; 0
    2ed8:	98 ab       	std	Y+48, r25	; 0x30
    2eda:	8f a7       	std	Y+47, r24	; 0x2f
    2edc:	3f c0       	rjmp	.+126    	; 0x2f5c <LCD_enuInit+0x12c>
	else if (__tmp > 65535)
    2ede:	69 a9       	ldd	r22, Y+49	; 0x31
    2ee0:	7a a9       	ldd	r23, Y+50	; 0x32
    2ee2:	8b a9       	ldd	r24, Y+51	; 0x33
    2ee4:	9c a9       	ldd	r25, Y+52	; 0x34
    2ee6:	20 e0       	ldi	r18, 0x00	; 0
    2ee8:	3f ef       	ldi	r19, 0xFF	; 255
    2eea:	4f e7       	ldi	r20, 0x7F	; 127
    2eec:	57 e4       	ldi	r21, 0x47	; 71
    2eee:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ef2:	18 16       	cp	r1, r24
    2ef4:	4c f5       	brge	.+82     	; 0x2f48 <LCD_enuInit+0x118>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ef6:	6d a9       	ldd	r22, Y+53	; 0x35
    2ef8:	7e a9       	ldd	r23, Y+54	; 0x36
    2efa:	8f a9       	ldd	r24, Y+55	; 0x37
    2efc:	98 ad       	ldd	r25, Y+56	; 0x38
    2efe:	20 e0       	ldi	r18, 0x00	; 0
    2f00:	30 e0       	ldi	r19, 0x00	; 0
    2f02:	40 e2       	ldi	r20, 0x20	; 32
    2f04:	51 e4       	ldi	r21, 0x41	; 65
    2f06:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f0a:	dc 01       	movw	r26, r24
    2f0c:	cb 01       	movw	r24, r22
    2f0e:	bc 01       	movw	r22, r24
    2f10:	cd 01       	movw	r24, r26
    2f12:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f16:	dc 01       	movw	r26, r24
    2f18:	cb 01       	movw	r24, r22
    2f1a:	98 ab       	std	Y+48, r25	; 0x30
    2f1c:	8f a7       	std	Y+47, r24	; 0x2f
    2f1e:	0f c0       	rjmp	.+30     	; 0x2f3e <LCD_enuInit+0x10e>
    2f20:	89 e1       	ldi	r24, 0x19	; 25
    2f22:	90 e0       	ldi	r25, 0x00	; 0
    2f24:	9e a7       	std	Y+46, r25	; 0x2e
    2f26:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2f28:	8d a5       	ldd	r24, Y+45	; 0x2d
    2f2a:	9e a5       	ldd	r25, Y+46	; 0x2e
    2f2c:	01 97       	sbiw	r24, 0x01	; 1
    2f2e:	f1 f7       	brne	.-4      	; 0x2f2c <LCD_enuInit+0xfc>
    2f30:	9e a7       	std	Y+46, r25	; 0x2e
    2f32:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f34:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f36:	98 a9       	ldd	r25, Y+48	; 0x30
    2f38:	01 97       	sbiw	r24, 0x01	; 1
    2f3a:	98 ab       	std	Y+48, r25	; 0x30
    2f3c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f3e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f40:	98 a9       	ldd	r25, Y+48	; 0x30
    2f42:	00 97       	sbiw	r24, 0x00	; 0
    2f44:	69 f7       	brne	.-38     	; 0x2f20 <LCD_enuInit+0xf0>
    2f46:	14 c0       	rjmp	.+40     	; 0x2f70 <LCD_enuInit+0x140>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f48:	69 a9       	ldd	r22, Y+49	; 0x31
    2f4a:	7a a9       	ldd	r23, Y+50	; 0x32
    2f4c:	8b a9       	ldd	r24, Y+51	; 0x33
    2f4e:	9c a9       	ldd	r25, Y+52	; 0x34
    2f50:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f54:	dc 01       	movw	r26, r24
    2f56:	cb 01       	movw	r24, r22
    2f58:	98 ab       	std	Y+48, r25	; 0x30
    2f5a:	8f a7       	std	Y+47, r24	; 0x2f
    2f5c:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f5e:	98 a9       	ldd	r25, Y+48	; 0x30
    2f60:	9c a7       	std	Y+44, r25	; 0x2c
    2f62:	8b a7       	std	Y+43, r24	; 0x2b
    2f64:	8b a5       	ldd	r24, Y+43	; 0x2b
    2f66:	9c a5       	ldd	r25, Y+44	; 0x2c
    2f68:	01 97       	sbiw	r24, 0x01	; 1
    2f6a:	f1 f7       	brne	.-4      	; 0x2f68 <LCD_enuInit+0x138>
    2f6c:	9c a7       	std	Y+44, r25	; 0x2c
    2f6e:	8b a7       	std	Y+43, r24	; 0x2b
		 * 			 (0 - 5x7 dot matrix)
		 * 			 (means 5dot in width and 7dot height)
		 */


			LCD_enuSendCommand(0x20);
    2f70:	80 e2       	ldi	r24, 0x20	; 32
    2f72:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
			LCD_enuSendCommand(0x20);
    2f76:	80 e2       	ldi	r24, 0x20	; 32
    2f78:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
			LCD_enuSendCommand(0x80);
    2f7c:	80 e8       	ldi	r24, 0x80	; 128
    2f7e:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
    2f82:	80 e0       	ldi	r24, 0x00	; 0
    2f84:	90 e0       	ldi	r25, 0x00	; 0
    2f86:	a0 e8       	ldi	r26, 0x80	; 128
    2f88:	bf e3       	ldi	r27, 0x3F	; 63
    2f8a:	8f a3       	std	Y+39, r24	; 0x27
    2f8c:	98 a7       	std	Y+40, r25	; 0x28
    2f8e:	a9 a7       	std	Y+41, r26	; 0x29
    2f90:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f92:	6f a1       	ldd	r22, Y+39	; 0x27
    2f94:	78 a5       	ldd	r23, Y+40	; 0x28
    2f96:	89 a5       	ldd	r24, Y+41	; 0x29
    2f98:	9a a5       	ldd	r25, Y+42	; 0x2a
    2f9a:	20 e0       	ldi	r18, 0x00	; 0
    2f9c:	30 e0       	ldi	r19, 0x00	; 0
    2f9e:	4a e7       	ldi	r20, 0x7A	; 122
    2fa0:	53 e4       	ldi	r21, 0x43	; 67
    2fa2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fa6:	dc 01       	movw	r26, r24
    2fa8:	cb 01       	movw	r24, r22
    2faa:	8b a3       	std	Y+35, r24	; 0x23
    2fac:	9c a3       	std	Y+36, r25	; 0x24
    2fae:	ad a3       	std	Y+37, r26	; 0x25
    2fb0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2fb2:	6b a1       	ldd	r22, Y+35	; 0x23
    2fb4:	7c a1       	ldd	r23, Y+36	; 0x24
    2fb6:	8d a1       	ldd	r24, Y+37	; 0x25
    2fb8:	9e a1       	ldd	r25, Y+38	; 0x26
    2fba:	20 e0       	ldi	r18, 0x00	; 0
    2fbc:	30 e0       	ldi	r19, 0x00	; 0
    2fbe:	40 e8       	ldi	r20, 0x80	; 128
    2fc0:	5f e3       	ldi	r21, 0x3F	; 63
    2fc2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2fc6:	88 23       	and	r24, r24
    2fc8:	2c f4       	brge	.+10     	; 0x2fd4 <LCD_enuInit+0x1a4>
		__ticks = 1;
    2fca:	81 e0       	ldi	r24, 0x01	; 1
    2fcc:	90 e0       	ldi	r25, 0x00	; 0
    2fce:	9a a3       	std	Y+34, r25	; 0x22
    2fd0:	89 a3       	std	Y+33, r24	; 0x21
    2fd2:	3f c0       	rjmp	.+126    	; 0x3052 <LCD_enuInit+0x222>
	else if (__tmp > 65535)
    2fd4:	6b a1       	ldd	r22, Y+35	; 0x23
    2fd6:	7c a1       	ldd	r23, Y+36	; 0x24
    2fd8:	8d a1       	ldd	r24, Y+37	; 0x25
    2fda:	9e a1       	ldd	r25, Y+38	; 0x26
    2fdc:	20 e0       	ldi	r18, 0x00	; 0
    2fde:	3f ef       	ldi	r19, 0xFF	; 255
    2fe0:	4f e7       	ldi	r20, 0x7F	; 127
    2fe2:	57 e4       	ldi	r21, 0x47	; 71
    2fe4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fe8:	18 16       	cp	r1, r24
    2fea:	4c f5       	brge	.+82     	; 0x303e <LCD_enuInit+0x20e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fec:	6f a1       	ldd	r22, Y+39	; 0x27
    2fee:	78 a5       	ldd	r23, Y+40	; 0x28
    2ff0:	89 a5       	ldd	r24, Y+41	; 0x29
    2ff2:	9a a5       	ldd	r25, Y+42	; 0x2a
    2ff4:	20 e0       	ldi	r18, 0x00	; 0
    2ff6:	30 e0       	ldi	r19, 0x00	; 0
    2ff8:	40 e2       	ldi	r20, 0x20	; 32
    2ffa:	51 e4       	ldi	r21, 0x41	; 65
    2ffc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3000:	dc 01       	movw	r26, r24
    3002:	cb 01       	movw	r24, r22
    3004:	bc 01       	movw	r22, r24
    3006:	cd 01       	movw	r24, r26
    3008:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    300c:	dc 01       	movw	r26, r24
    300e:	cb 01       	movw	r24, r22
    3010:	9a a3       	std	Y+34, r25	; 0x22
    3012:	89 a3       	std	Y+33, r24	; 0x21
    3014:	0f c0       	rjmp	.+30     	; 0x3034 <LCD_enuInit+0x204>
    3016:	89 e1       	ldi	r24, 0x19	; 25
    3018:	90 e0       	ldi	r25, 0x00	; 0
    301a:	98 a3       	std	Y+32, r25	; 0x20
    301c:	8f 8f       	std	Y+31, r24	; 0x1f
    301e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3020:	98 a1       	ldd	r25, Y+32	; 0x20
    3022:	01 97       	sbiw	r24, 0x01	; 1
    3024:	f1 f7       	brne	.-4      	; 0x3022 <LCD_enuInit+0x1f2>
    3026:	98 a3       	std	Y+32, r25	; 0x20
    3028:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    302a:	89 a1       	ldd	r24, Y+33	; 0x21
    302c:	9a a1       	ldd	r25, Y+34	; 0x22
    302e:	01 97       	sbiw	r24, 0x01	; 1
    3030:	9a a3       	std	Y+34, r25	; 0x22
    3032:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3034:	89 a1       	ldd	r24, Y+33	; 0x21
    3036:	9a a1       	ldd	r25, Y+34	; 0x22
    3038:	00 97       	sbiw	r24, 0x00	; 0
    303a:	69 f7       	brne	.-38     	; 0x3016 <LCD_enuInit+0x1e6>
    303c:	14 c0       	rjmp	.+40     	; 0x3066 <LCD_enuInit+0x236>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    303e:	6b a1       	ldd	r22, Y+35	; 0x23
    3040:	7c a1       	ldd	r23, Y+36	; 0x24
    3042:	8d a1       	ldd	r24, Y+37	; 0x25
    3044:	9e a1       	ldd	r25, Y+38	; 0x26
    3046:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    304a:	dc 01       	movw	r26, r24
    304c:	cb 01       	movw	r24, r22
    304e:	9a a3       	std	Y+34, r25	; 0x22
    3050:	89 a3       	std	Y+33, r24	; 0x21
    3052:	89 a1       	ldd	r24, Y+33	; 0x21
    3054:	9a a1       	ldd	r25, Y+34	; 0x22
    3056:	9e 8f       	std	Y+30, r25	; 0x1e
    3058:	8d 8f       	std	Y+29, r24	; 0x1d
    305a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    305c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    305e:	01 97       	sbiw	r24, 0x01	; 1
    3060:	f1 f7       	brne	.-4      	; 0x305e <LCD_enuInit+0x22e>
    3062:	9e 8f       	std	Y+30, r25	; 0x1e
    3064:	8d 8f       	std	Y+29, r24	; 0x1d
			 * B - Control Blinking of cursor position
			 * x - don't care
			 */


			  LCD_enuSendCommand(0x00);
    3066:	80 e0       	ldi	r24, 0x00	; 0
    3068:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
			  LCD_enuSendCommand(0xF0);
    306c:	80 ef       	ldi	r24, 0xF0	; 240
    306e:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
    3072:	80 e0       	ldi	r24, 0x00	; 0
    3074:	90 e0       	ldi	r25, 0x00	; 0
    3076:	a0 e8       	ldi	r26, 0x80	; 128
    3078:	bf e3       	ldi	r27, 0x3F	; 63
    307a:	89 8f       	std	Y+25, r24	; 0x19
    307c:	9a 8f       	std	Y+26, r25	; 0x1a
    307e:	ab 8f       	std	Y+27, r26	; 0x1b
    3080:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3082:	69 8d       	ldd	r22, Y+25	; 0x19
    3084:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3086:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3088:	9c 8d       	ldd	r25, Y+28	; 0x1c
    308a:	20 e0       	ldi	r18, 0x00	; 0
    308c:	30 e0       	ldi	r19, 0x00	; 0
    308e:	4a e7       	ldi	r20, 0x7A	; 122
    3090:	53 e4       	ldi	r21, 0x43	; 67
    3092:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3096:	dc 01       	movw	r26, r24
    3098:	cb 01       	movw	r24, r22
    309a:	8d 8b       	std	Y+21, r24	; 0x15
    309c:	9e 8b       	std	Y+22, r25	; 0x16
    309e:	af 8b       	std	Y+23, r26	; 0x17
    30a0:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    30a2:	6d 89       	ldd	r22, Y+21	; 0x15
    30a4:	7e 89       	ldd	r23, Y+22	; 0x16
    30a6:	8f 89       	ldd	r24, Y+23	; 0x17
    30a8:	98 8d       	ldd	r25, Y+24	; 0x18
    30aa:	20 e0       	ldi	r18, 0x00	; 0
    30ac:	30 e0       	ldi	r19, 0x00	; 0
    30ae:	40 e8       	ldi	r20, 0x80	; 128
    30b0:	5f e3       	ldi	r21, 0x3F	; 63
    30b2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    30b6:	88 23       	and	r24, r24
    30b8:	2c f4       	brge	.+10     	; 0x30c4 <LCD_enuInit+0x294>
		__ticks = 1;
    30ba:	81 e0       	ldi	r24, 0x01	; 1
    30bc:	90 e0       	ldi	r25, 0x00	; 0
    30be:	9c 8b       	std	Y+20, r25	; 0x14
    30c0:	8b 8b       	std	Y+19, r24	; 0x13
    30c2:	3f c0       	rjmp	.+126    	; 0x3142 <LCD_enuInit+0x312>
	else if (__tmp > 65535)
    30c4:	6d 89       	ldd	r22, Y+21	; 0x15
    30c6:	7e 89       	ldd	r23, Y+22	; 0x16
    30c8:	8f 89       	ldd	r24, Y+23	; 0x17
    30ca:	98 8d       	ldd	r25, Y+24	; 0x18
    30cc:	20 e0       	ldi	r18, 0x00	; 0
    30ce:	3f ef       	ldi	r19, 0xFF	; 255
    30d0:	4f e7       	ldi	r20, 0x7F	; 127
    30d2:	57 e4       	ldi	r21, 0x47	; 71
    30d4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    30d8:	18 16       	cp	r1, r24
    30da:	4c f5       	brge	.+82     	; 0x312e <LCD_enuInit+0x2fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30dc:	69 8d       	ldd	r22, Y+25	; 0x19
    30de:	7a 8d       	ldd	r23, Y+26	; 0x1a
    30e0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    30e2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    30e4:	20 e0       	ldi	r18, 0x00	; 0
    30e6:	30 e0       	ldi	r19, 0x00	; 0
    30e8:	40 e2       	ldi	r20, 0x20	; 32
    30ea:	51 e4       	ldi	r21, 0x41	; 65
    30ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30f0:	dc 01       	movw	r26, r24
    30f2:	cb 01       	movw	r24, r22
    30f4:	bc 01       	movw	r22, r24
    30f6:	cd 01       	movw	r24, r26
    30f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30fc:	dc 01       	movw	r26, r24
    30fe:	cb 01       	movw	r24, r22
    3100:	9c 8b       	std	Y+20, r25	; 0x14
    3102:	8b 8b       	std	Y+19, r24	; 0x13
    3104:	0f c0       	rjmp	.+30     	; 0x3124 <LCD_enuInit+0x2f4>
    3106:	89 e1       	ldi	r24, 0x19	; 25
    3108:	90 e0       	ldi	r25, 0x00	; 0
    310a:	9a 8b       	std	Y+18, r25	; 0x12
    310c:	89 8b       	std	Y+17, r24	; 0x11
    310e:	89 89       	ldd	r24, Y+17	; 0x11
    3110:	9a 89       	ldd	r25, Y+18	; 0x12
    3112:	01 97       	sbiw	r24, 0x01	; 1
    3114:	f1 f7       	brne	.-4      	; 0x3112 <LCD_enuInit+0x2e2>
    3116:	9a 8b       	std	Y+18, r25	; 0x12
    3118:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    311a:	8b 89       	ldd	r24, Y+19	; 0x13
    311c:	9c 89       	ldd	r25, Y+20	; 0x14
    311e:	01 97       	sbiw	r24, 0x01	; 1
    3120:	9c 8b       	std	Y+20, r25	; 0x14
    3122:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3124:	8b 89       	ldd	r24, Y+19	; 0x13
    3126:	9c 89       	ldd	r25, Y+20	; 0x14
    3128:	00 97       	sbiw	r24, 0x00	; 0
    312a:	69 f7       	brne	.-38     	; 0x3106 <LCD_enuInit+0x2d6>
    312c:	14 c0       	rjmp	.+40     	; 0x3156 <LCD_enuInit+0x326>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    312e:	6d 89       	ldd	r22, Y+21	; 0x15
    3130:	7e 89       	ldd	r23, Y+22	; 0x16
    3132:	8f 89       	ldd	r24, Y+23	; 0x17
    3134:	98 8d       	ldd	r25, Y+24	; 0x18
    3136:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    313a:	dc 01       	movw	r26, r24
    313c:	cb 01       	movw	r24, r22
    313e:	9c 8b       	std	Y+20, r25	; 0x14
    3140:	8b 8b       	std	Y+19, r24	; 0x13
    3142:	8b 89       	ldd	r24, Y+19	; 0x13
    3144:	9c 89       	ldd	r25, Y+20	; 0x14
    3146:	98 8b       	std	Y+16, r25	; 0x10
    3148:	8f 87       	std	Y+15, r24	; 0x0f
    314a:	8f 85       	ldd	r24, Y+15	; 0x0f
    314c:	98 89       	ldd	r25, Y+16	; 0x10
    314e:	01 97       	sbiw	r24, 0x01	; 1
    3150:	f1 f7       	brne	.-4      	; 0x314e <LCD_enuInit+0x31e>
    3152:	98 8b       	std	Y+16, r25	; 0x10
    3154:	8f 87       	std	Y+15, r24	; 0x0f
			  _delay_ms(DISPLAY_ON_OFF_CONTROL);
		/**************************************************************/


		/******************* !Display CLEAR! *******************/
		LCD_enuSendCommand(0x00);
    3156:	80 e0       	ldi	r24, 0x00	; 0
    3158:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
		LCD_enuSendCommand(CLEAR);
    315c:	81 e0       	ldi	r24, 0x01	; 1
    315e:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
    3162:	80 e0       	ldi	r24, 0x00	; 0
    3164:	90 e0       	ldi	r25, 0x00	; 0
    3166:	a0 e0       	ldi	r26, 0x00	; 0
    3168:	b0 e4       	ldi	r27, 0x40	; 64
    316a:	8b 87       	std	Y+11, r24	; 0x0b
    316c:	9c 87       	std	Y+12, r25	; 0x0c
    316e:	ad 87       	std	Y+13, r26	; 0x0d
    3170:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3172:	6b 85       	ldd	r22, Y+11	; 0x0b
    3174:	7c 85       	ldd	r23, Y+12	; 0x0c
    3176:	8d 85       	ldd	r24, Y+13	; 0x0d
    3178:	9e 85       	ldd	r25, Y+14	; 0x0e
    317a:	20 e0       	ldi	r18, 0x00	; 0
    317c:	30 e0       	ldi	r19, 0x00	; 0
    317e:	4a e7       	ldi	r20, 0x7A	; 122
    3180:	53 e4       	ldi	r21, 0x43	; 67
    3182:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3186:	dc 01       	movw	r26, r24
    3188:	cb 01       	movw	r24, r22
    318a:	8f 83       	std	Y+7, r24	; 0x07
    318c:	98 87       	std	Y+8, r25	; 0x08
    318e:	a9 87       	std	Y+9, r26	; 0x09
    3190:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3192:	6f 81       	ldd	r22, Y+7	; 0x07
    3194:	78 85       	ldd	r23, Y+8	; 0x08
    3196:	89 85       	ldd	r24, Y+9	; 0x09
    3198:	9a 85       	ldd	r25, Y+10	; 0x0a
    319a:	20 e0       	ldi	r18, 0x00	; 0
    319c:	30 e0       	ldi	r19, 0x00	; 0
    319e:	40 e8       	ldi	r20, 0x80	; 128
    31a0:	5f e3       	ldi	r21, 0x3F	; 63
    31a2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    31a6:	88 23       	and	r24, r24
    31a8:	2c f4       	brge	.+10     	; 0x31b4 <LCD_enuInit+0x384>
		__ticks = 1;
    31aa:	81 e0       	ldi	r24, 0x01	; 1
    31ac:	90 e0       	ldi	r25, 0x00	; 0
    31ae:	9e 83       	std	Y+6, r25	; 0x06
    31b0:	8d 83       	std	Y+5, r24	; 0x05
    31b2:	3f c0       	rjmp	.+126    	; 0x3232 <LCD_enuInit+0x402>
	else if (__tmp > 65535)
    31b4:	6f 81       	ldd	r22, Y+7	; 0x07
    31b6:	78 85       	ldd	r23, Y+8	; 0x08
    31b8:	89 85       	ldd	r24, Y+9	; 0x09
    31ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    31bc:	20 e0       	ldi	r18, 0x00	; 0
    31be:	3f ef       	ldi	r19, 0xFF	; 255
    31c0:	4f e7       	ldi	r20, 0x7F	; 127
    31c2:	57 e4       	ldi	r21, 0x47	; 71
    31c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    31c8:	18 16       	cp	r1, r24
    31ca:	4c f5       	brge	.+82     	; 0x321e <LCD_enuInit+0x3ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    31ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    31d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    31d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    31d4:	20 e0       	ldi	r18, 0x00	; 0
    31d6:	30 e0       	ldi	r19, 0x00	; 0
    31d8:	40 e2       	ldi	r20, 0x20	; 32
    31da:	51 e4       	ldi	r21, 0x41	; 65
    31dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31e0:	dc 01       	movw	r26, r24
    31e2:	cb 01       	movw	r24, r22
    31e4:	bc 01       	movw	r22, r24
    31e6:	cd 01       	movw	r24, r26
    31e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31ec:	dc 01       	movw	r26, r24
    31ee:	cb 01       	movw	r24, r22
    31f0:	9e 83       	std	Y+6, r25	; 0x06
    31f2:	8d 83       	std	Y+5, r24	; 0x05
    31f4:	0f c0       	rjmp	.+30     	; 0x3214 <LCD_enuInit+0x3e4>
    31f6:	89 e1       	ldi	r24, 0x19	; 25
    31f8:	90 e0       	ldi	r25, 0x00	; 0
    31fa:	9c 83       	std	Y+4, r25	; 0x04
    31fc:	8b 83       	std	Y+3, r24	; 0x03
    31fe:	8b 81       	ldd	r24, Y+3	; 0x03
    3200:	9c 81       	ldd	r25, Y+4	; 0x04
    3202:	01 97       	sbiw	r24, 0x01	; 1
    3204:	f1 f7       	brne	.-4      	; 0x3202 <LCD_enuInit+0x3d2>
    3206:	9c 83       	std	Y+4, r25	; 0x04
    3208:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    320a:	8d 81       	ldd	r24, Y+5	; 0x05
    320c:	9e 81       	ldd	r25, Y+6	; 0x06
    320e:	01 97       	sbiw	r24, 0x01	; 1
    3210:	9e 83       	std	Y+6, r25	; 0x06
    3212:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3214:	8d 81       	ldd	r24, Y+5	; 0x05
    3216:	9e 81       	ldd	r25, Y+6	; 0x06
    3218:	00 97       	sbiw	r24, 0x00	; 0
    321a:	69 f7       	brne	.-38     	; 0x31f6 <LCD_enuInit+0x3c6>
    321c:	14 c0       	rjmp	.+40     	; 0x3246 <LCD_enuInit+0x416>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    321e:	6f 81       	ldd	r22, Y+7	; 0x07
    3220:	78 85       	ldd	r23, Y+8	; 0x08
    3222:	89 85       	ldd	r24, Y+9	; 0x09
    3224:	9a 85       	ldd	r25, Y+10	; 0x0a
    3226:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    322a:	dc 01       	movw	r26, r24
    322c:	cb 01       	movw	r24, r22
    322e:	9e 83       	std	Y+6, r25	; 0x06
    3230:	8d 83       	std	Y+5, r24	; 0x05
    3232:	8d 81       	ldd	r24, Y+5	; 0x05
    3234:	9e 81       	ldd	r25, Y+6	; 0x06
    3236:	9a 83       	std	Y+2, r25	; 0x02
    3238:	89 83       	std	Y+1, r24	; 0x01
    323a:	89 81       	ldd	r24, Y+1	; 0x01
    323c:	9a 81       	ldd	r25, Y+2	; 0x02
    323e:	01 97       	sbiw	r24, 0x01	; 1
    3240:	f1 f7       	brne	.-4      	; 0x323e <LCD_enuInit+0x40e>
    3242:	9a 83       	std	Y+2, r25	; 0x02
    3244:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(DISPLAY_CLEAR_DELAY);
		/*******************************************************/


	    /******************* !Entry Mode Set! *******************/
	    LCD_enuSendCommand(0x00);
    3246:	80 e0       	ldi	r24, 0x00	; 0
    3248:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
	    LCD_enuSendCommand(0b00000110);
    324c:	86 e0       	ldi	r24, 0x06	; 6
    324e:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
		#warning "LCD_MODE Macro is not defined"
		return Local_enuErrrorState;
	#endif

	#if(LCD_MODE == FOUR_BIT)
		Global_u8FourBitInitFlag=1;
    3252:	81 e0       	ldi	r24, 0x01	; 1
    3254:	80 93 ee 01 	sts	0x01EE, r24





		Local_enuErrrorState = ERROR_STATUS_OK;
    3258:	81 e0       	ldi	r24, 0x01	; 1
    325a:	89 af       	std	Y+57, r24	; 0x39
	return Local_enuErrrorState;
    325c:	89 ad       	ldd	r24, Y+57	; 0x39
}
    325e:	e9 96       	adiw	r28, 0x39	; 57
    3260:	0f b6       	in	r0, 0x3f	; 63
    3262:	f8 94       	cli
    3264:	de bf       	out	0x3e, r29	; 62
    3266:	0f be       	out	0x3f, r0	; 63
    3268:	cd bf       	out	0x3d, r28	; 61
    326a:	cf 91       	pop	r28
    326c:	df 91       	pop	r29
    326e:	08 95       	ret

00003270 <WriteNLatch>:





static ErrorStatus_t WriteNLatch(uint8_t Copy_u8Data){
    3270:	df 93       	push	r29
    3272:	cf 93       	push	r28
    3274:	cd b7       	in	r28, 0x3d	; 61
    3276:	de b7       	in	r29, 0x3e	; 62
    3278:	6e 97       	sbiw	r28, 0x1e	; 30
    327a:	0f b6       	in	r0, 0x3f	; 63
    327c:	f8 94       	cli
    327e:	de bf       	out	0x3e, r29	; 62
    3280:	0f be       	out	0x3f, r0	; 63
    3282:	cd bf       	out	0x3d, r28	; 61
    3284:	8e 8f       	std	Y+30, r24	; 0x1e

    ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    3286:	1d 8e       	std	Y+29, r1	; 0x1d

    #if(LCD_MODE == FOUR_BIT)

        // Send Higher Nibble
        DIO_enuSetPinValue(LCD_DATA_PORT, DB4_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_5));
    3288:	8e 8d       	ldd	r24, Y+30	; 0x1e
    328a:	82 95       	swap	r24
    328c:	8f 70       	andi	r24, 0x0F	; 15
    328e:	98 2f       	mov	r25, r24
    3290:	91 70       	andi	r25, 0x01	; 1
    3292:	83 e0       	ldi	r24, 0x03	; 3
    3294:	60 e0       	ldi	r22, 0x00	; 0
    3296:	49 2f       	mov	r20, r25
    3298:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB5_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_6));
    329c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    329e:	82 95       	swap	r24
    32a0:	86 95       	lsr	r24
    32a2:	87 70       	andi	r24, 0x07	; 7
    32a4:	98 2f       	mov	r25, r24
    32a6:	91 70       	andi	r25, 0x01	; 1
    32a8:	83 e0       	ldi	r24, 0x03	; 3
    32aa:	61 e0       	ldi	r22, 0x01	; 1
    32ac:	49 2f       	mov	r20, r25
    32ae:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB6_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_7));
    32b2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    32b4:	82 95       	swap	r24
    32b6:	86 95       	lsr	r24
    32b8:	86 95       	lsr	r24
    32ba:	83 70       	andi	r24, 0x03	; 3
    32bc:	98 2f       	mov	r25, r24
    32be:	91 70       	andi	r25, 0x01	; 1
    32c0:	83 e0       	ldi	r24, 0x03	; 3
    32c2:	62 e0       	ldi	r22, 0x02	; 2
    32c4:	49 2f       	mov	r20, r25
    32c6:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB7_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_8));
    32ca:	8e 8d       	ldd	r24, Y+30	; 0x1e
    32cc:	98 2f       	mov	r25, r24
    32ce:	99 1f       	adc	r25, r25
    32d0:	99 27       	eor	r25, r25
    32d2:	99 1f       	adc	r25, r25
    32d4:	83 e0       	ldi	r24, 0x03	; 3
    32d6:	63 e0       	ldi	r22, 0x03	; 3
    32d8:	49 2f       	mov	r20, r25
    32da:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>

        SEND_ENABLE_PULSE();
    32de:	82 e0       	ldi	r24, 0x02	; 2
    32e0:	67 e0       	ldi	r22, 0x07	; 7
    32e2:	41 e0       	ldi	r20, 0x01	; 1
    32e4:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
    32e8:	80 e0       	ldi	r24, 0x00	; 0
    32ea:	90 e0       	ldi	r25, 0x00	; 0
    32ec:	a0 e0       	ldi	r26, 0x00	; 0
    32ee:	b0 e4       	ldi	r27, 0x40	; 64
    32f0:	89 8f       	std	Y+25, r24	; 0x19
    32f2:	9a 8f       	std	Y+26, r25	; 0x1a
    32f4:	ab 8f       	std	Y+27, r26	; 0x1b
    32f6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32f8:	69 8d       	ldd	r22, Y+25	; 0x19
    32fa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    32fc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    32fe:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3300:	20 e0       	ldi	r18, 0x00	; 0
    3302:	30 e0       	ldi	r19, 0x00	; 0
    3304:	4a e7       	ldi	r20, 0x7A	; 122
    3306:	53 e4       	ldi	r21, 0x43	; 67
    3308:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    330c:	dc 01       	movw	r26, r24
    330e:	cb 01       	movw	r24, r22
    3310:	8d 8b       	std	Y+21, r24	; 0x15
    3312:	9e 8b       	std	Y+22, r25	; 0x16
    3314:	af 8b       	std	Y+23, r26	; 0x17
    3316:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3318:	6d 89       	ldd	r22, Y+21	; 0x15
    331a:	7e 89       	ldd	r23, Y+22	; 0x16
    331c:	8f 89       	ldd	r24, Y+23	; 0x17
    331e:	98 8d       	ldd	r25, Y+24	; 0x18
    3320:	20 e0       	ldi	r18, 0x00	; 0
    3322:	30 e0       	ldi	r19, 0x00	; 0
    3324:	40 e8       	ldi	r20, 0x80	; 128
    3326:	5f e3       	ldi	r21, 0x3F	; 63
    3328:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    332c:	88 23       	and	r24, r24
    332e:	2c f4       	brge	.+10     	; 0x333a <WriteNLatch+0xca>
		__ticks = 1;
    3330:	81 e0       	ldi	r24, 0x01	; 1
    3332:	90 e0       	ldi	r25, 0x00	; 0
    3334:	9c 8b       	std	Y+20, r25	; 0x14
    3336:	8b 8b       	std	Y+19, r24	; 0x13
    3338:	3f c0       	rjmp	.+126    	; 0x33b8 <WriteNLatch+0x148>
	else if (__tmp > 65535)
    333a:	6d 89       	ldd	r22, Y+21	; 0x15
    333c:	7e 89       	ldd	r23, Y+22	; 0x16
    333e:	8f 89       	ldd	r24, Y+23	; 0x17
    3340:	98 8d       	ldd	r25, Y+24	; 0x18
    3342:	20 e0       	ldi	r18, 0x00	; 0
    3344:	3f ef       	ldi	r19, 0xFF	; 255
    3346:	4f e7       	ldi	r20, 0x7F	; 127
    3348:	57 e4       	ldi	r21, 0x47	; 71
    334a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    334e:	18 16       	cp	r1, r24
    3350:	4c f5       	brge	.+82     	; 0x33a4 <WriteNLatch+0x134>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3352:	69 8d       	ldd	r22, Y+25	; 0x19
    3354:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3356:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3358:	9c 8d       	ldd	r25, Y+28	; 0x1c
    335a:	20 e0       	ldi	r18, 0x00	; 0
    335c:	30 e0       	ldi	r19, 0x00	; 0
    335e:	40 e2       	ldi	r20, 0x20	; 32
    3360:	51 e4       	ldi	r21, 0x41	; 65
    3362:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3366:	dc 01       	movw	r26, r24
    3368:	cb 01       	movw	r24, r22
    336a:	bc 01       	movw	r22, r24
    336c:	cd 01       	movw	r24, r26
    336e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3372:	dc 01       	movw	r26, r24
    3374:	cb 01       	movw	r24, r22
    3376:	9c 8b       	std	Y+20, r25	; 0x14
    3378:	8b 8b       	std	Y+19, r24	; 0x13
    337a:	0f c0       	rjmp	.+30     	; 0x339a <WriteNLatch+0x12a>
    337c:	89 e1       	ldi	r24, 0x19	; 25
    337e:	90 e0       	ldi	r25, 0x00	; 0
    3380:	9a 8b       	std	Y+18, r25	; 0x12
    3382:	89 8b       	std	Y+17, r24	; 0x11
    3384:	89 89       	ldd	r24, Y+17	; 0x11
    3386:	9a 89       	ldd	r25, Y+18	; 0x12
    3388:	01 97       	sbiw	r24, 0x01	; 1
    338a:	f1 f7       	brne	.-4      	; 0x3388 <WriteNLatch+0x118>
    338c:	9a 8b       	std	Y+18, r25	; 0x12
    338e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3390:	8b 89       	ldd	r24, Y+19	; 0x13
    3392:	9c 89       	ldd	r25, Y+20	; 0x14
    3394:	01 97       	sbiw	r24, 0x01	; 1
    3396:	9c 8b       	std	Y+20, r25	; 0x14
    3398:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    339a:	8b 89       	ldd	r24, Y+19	; 0x13
    339c:	9c 89       	ldd	r25, Y+20	; 0x14
    339e:	00 97       	sbiw	r24, 0x00	; 0
    33a0:	69 f7       	brne	.-38     	; 0x337c <WriteNLatch+0x10c>
    33a2:	14 c0       	rjmp	.+40     	; 0x33cc <WriteNLatch+0x15c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33a4:	6d 89       	ldd	r22, Y+21	; 0x15
    33a6:	7e 89       	ldd	r23, Y+22	; 0x16
    33a8:	8f 89       	ldd	r24, Y+23	; 0x17
    33aa:	98 8d       	ldd	r25, Y+24	; 0x18
    33ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33b0:	dc 01       	movw	r26, r24
    33b2:	cb 01       	movw	r24, r22
    33b4:	9c 8b       	std	Y+20, r25	; 0x14
    33b6:	8b 8b       	std	Y+19, r24	; 0x13
    33b8:	8b 89       	ldd	r24, Y+19	; 0x13
    33ba:	9c 89       	ldd	r25, Y+20	; 0x14
    33bc:	98 8b       	std	Y+16, r25	; 0x10
    33be:	8f 87       	std	Y+15, r24	; 0x0f
    33c0:	8f 85       	ldd	r24, Y+15	; 0x0f
    33c2:	98 89       	ldd	r25, Y+16	; 0x10
    33c4:	01 97       	sbiw	r24, 0x01	; 1
    33c6:	f1 f7       	brne	.-4      	; 0x33c4 <WriteNLatch+0x154>
    33c8:	98 8b       	std	Y+16, r25	; 0x10
    33ca:	8f 87       	std	Y+15, r24	; 0x0f
    33cc:	82 e0       	ldi	r24, 0x02	; 2
    33ce:	67 e0       	ldi	r22, 0x07	; 7
    33d0:	40 e0       	ldi	r20, 0x00	; 0
    33d2:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>

        if(Global_u8FourBitInitFlag){
    33d6:	80 91 ee 01 	lds	r24, 0x01EE
    33da:	88 23       	and	r24, r24
    33dc:	09 f4       	brne	.+2      	; 0x33e0 <WriteNLatch+0x170>
    33de:	a2 c0       	rjmp	.+324    	; 0x3524 <WriteNLatch+0x2b4>
        // Send Lower Nibble
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB4_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_1));
    33e0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    33e2:	98 2f       	mov	r25, r24
    33e4:	91 70       	andi	r25, 0x01	; 1
    33e6:	83 e0       	ldi	r24, 0x03	; 3
    33e8:	60 e0       	ldi	r22, 0x00	; 0
    33ea:	49 2f       	mov	r20, r25
    33ec:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB5_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_2));
    33f0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    33f2:	86 95       	lsr	r24
    33f4:	98 2f       	mov	r25, r24
    33f6:	91 70       	andi	r25, 0x01	; 1
    33f8:	83 e0       	ldi	r24, 0x03	; 3
    33fa:	61 e0       	ldi	r22, 0x01	; 1
    33fc:	49 2f       	mov	r20, r25
    33fe:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB6_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_3));
    3402:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3404:	86 95       	lsr	r24
    3406:	86 95       	lsr	r24
    3408:	98 2f       	mov	r25, r24
    340a:	91 70       	andi	r25, 0x01	; 1
    340c:	83 e0       	ldi	r24, 0x03	; 3
    340e:	62 e0       	ldi	r22, 0x02	; 2
    3410:	49 2f       	mov	r20, r25
    3412:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB7_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_4));
    3416:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3418:	86 95       	lsr	r24
    341a:	86 95       	lsr	r24
    341c:	86 95       	lsr	r24
    341e:	98 2f       	mov	r25, r24
    3420:	91 70       	andi	r25, 0x01	; 1
    3422:	83 e0       	ldi	r24, 0x03	; 3
    3424:	63 e0       	ldi	r22, 0x03	; 3
    3426:	49 2f       	mov	r20, r25
    3428:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>

        	SEND_ENABLE_PULSE();
    342c:	82 e0       	ldi	r24, 0x02	; 2
    342e:	67 e0       	ldi	r22, 0x07	; 7
    3430:	41 e0       	ldi	r20, 0x01	; 1
    3432:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
    3436:	80 e0       	ldi	r24, 0x00	; 0
    3438:	90 e0       	ldi	r25, 0x00	; 0
    343a:	a0 e0       	ldi	r26, 0x00	; 0
    343c:	b0 e4       	ldi	r27, 0x40	; 64
    343e:	8b 87       	std	Y+11, r24	; 0x0b
    3440:	9c 87       	std	Y+12, r25	; 0x0c
    3442:	ad 87       	std	Y+13, r26	; 0x0d
    3444:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3446:	6b 85       	ldd	r22, Y+11	; 0x0b
    3448:	7c 85       	ldd	r23, Y+12	; 0x0c
    344a:	8d 85       	ldd	r24, Y+13	; 0x0d
    344c:	9e 85       	ldd	r25, Y+14	; 0x0e
    344e:	20 e0       	ldi	r18, 0x00	; 0
    3450:	30 e0       	ldi	r19, 0x00	; 0
    3452:	4a e7       	ldi	r20, 0x7A	; 122
    3454:	53 e4       	ldi	r21, 0x43	; 67
    3456:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    345a:	dc 01       	movw	r26, r24
    345c:	cb 01       	movw	r24, r22
    345e:	8f 83       	std	Y+7, r24	; 0x07
    3460:	98 87       	std	Y+8, r25	; 0x08
    3462:	a9 87       	std	Y+9, r26	; 0x09
    3464:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3466:	6f 81       	ldd	r22, Y+7	; 0x07
    3468:	78 85       	ldd	r23, Y+8	; 0x08
    346a:	89 85       	ldd	r24, Y+9	; 0x09
    346c:	9a 85       	ldd	r25, Y+10	; 0x0a
    346e:	20 e0       	ldi	r18, 0x00	; 0
    3470:	30 e0       	ldi	r19, 0x00	; 0
    3472:	40 e8       	ldi	r20, 0x80	; 128
    3474:	5f e3       	ldi	r21, 0x3F	; 63
    3476:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    347a:	88 23       	and	r24, r24
    347c:	2c f4       	brge	.+10     	; 0x3488 <WriteNLatch+0x218>
		__ticks = 1;
    347e:	81 e0       	ldi	r24, 0x01	; 1
    3480:	90 e0       	ldi	r25, 0x00	; 0
    3482:	9e 83       	std	Y+6, r25	; 0x06
    3484:	8d 83       	std	Y+5, r24	; 0x05
    3486:	3f c0       	rjmp	.+126    	; 0x3506 <WriteNLatch+0x296>
	else if (__tmp > 65535)
    3488:	6f 81       	ldd	r22, Y+7	; 0x07
    348a:	78 85       	ldd	r23, Y+8	; 0x08
    348c:	89 85       	ldd	r24, Y+9	; 0x09
    348e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3490:	20 e0       	ldi	r18, 0x00	; 0
    3492:	3f ef       	ldi	r19, 0xFF	; 255
    3494:	4f e7       	ldi	r20, 0x7F	; 127
    3496:	57 e4       	ldi	r21, 0x47	; 71
    3498:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    349c:	18 16       	cp	r1, r24
    349e:	4c f5       	brge	.+82     	; 0x34f2 <WriteNLatch+0x282>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    34a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    34a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    34a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    34a8:	20 e0       	ldi	r18, 0x00	; 0
    34aa:	30 e0       	ldi	r19, 0x00	; 0
    34ac:	40 e2       	ldi	r20, 0x20	; 32
    34ae:	51 e4       	ldi	r21, 0x41	; 65
    34b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34b4:	dc 01       	movw	r26, r24
    34b6:	cb 01       	movw	r24, r22
    34b8:	bc 01       	movw	r22, r24
    34ba:	cd 01       	movw	r24, r26
    34bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34c0:	dc 01       	movw	r26, r24
    34c2:	cb 01       	movw	r24, r22
    34c4:	9e 83       	std	Y+6, r25	; 0x06
    34c6:	8d 83       	std	Y+5, r24	; 0x05
    34c8:	0f c0       	rjmp	.+30     	; 0x34e8 <WriteNLatch+0x278>
    34ca:	89 e1       	ldi	r24, 0x19	; 25
    34cc:	90 e0       	ldi	r25, 0x00	; 0
    34ce:	9c 83       	std	Y+4, r25	; 0x04
    34d0:	8b 83       	std	Y+3, r24	; 0x03
    34d2:	8b 81       	ldd	r24, Y+3	; 0x03
    34d4:	9c 81       	ldd	r25, Y+4	; 0x04
    34d6:	01 97       	sbiw	r24, 0x01	; 1
    34d8:	f1 f7       	brne	.-4      	; 0x34d6 <WriteNLatch+0x266>
    34da:	9c 83       	std	Y+4, r25	; 0x04
    34dc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34de:	8d 81       	ldd	r24, Y+5	; 0x05
    34e0:	9e 81       	ldd	r25, Y+6	; 0x06
    34e2:	01 97       	sbiw	r24, 0x01	; 1
    34e4:	9e 83       	std	Y+6, r25	; 0x06
    34e6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34e8:	8d 81       	ldd	r24, Y+5	; 0x05
    34ea:	9e 81       	ldd	r25, Y+6	; 0x06
    34ec:	00 97       	sbiw	r24, 0x00	; 0
    34ee:	69 f7       	brne	.-38     	; 0x34ca <WriteNLatch+0x25a>
    34f0:	14 c0       	rjmp	.+40     	; 0x351a <WriteNLatch+0x2aa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34f2:	6f 81       	ldd	r22, Y+7	; 0x07
    34f4:	78 85       	ldd	r23, Y+8	; 0x08
    34f6:	89 85       	ldd	r24, Y+9	; 0x09
    34f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    34fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34fe:	dc 01       	movw	r26, r24
    3500:	cb 01       	movw	r24, r22
    3502:	9e 83       	std	Y+6, r25	; 0x06
    3504:	8d 83       	std	Y+5, r24	; 0x05
    3506:	8d 81       	ldd	r24, Y+5	; 0x05
    3508:	9e 81       	ldd	r25, Y+6	; 0x06
    350a:	9a 83       	std	Y+2, r25	; 0x02
    350c:	89 83       	std	Y+1, r24	; 0x01
    350e:	89 81       	ldd	r24, Y+1	; 0x01
    3510:	9a 81       	ldd	r25, Y+2	; 0x02
    3512:	01 97       	sbiw	r24, 0x01	; 1
    3514:	f1 f7       	brne	.-4      	; 0x3512 <WriteNLatch+0x2a2>
    3516:	9a 83       	std	Y+2, r25	; 0x02
    3518:	89 83       	std	Y+1, r24	; 0x01
    351a:	82 e0       	ldi	r24, 0x02	; 2
    351c:	67 e0       	ldi	r22, 0x07	; 7
    351e:	40 e0       	ldi	r20, 0x00	; 0
    3520:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
        #warning "Wrong LCD MODE"
        return Local_enu_ErrorState;

    #endif

    Local_enu_ErrorState = ERROR_STATUS_OK;
    3524:	81 e0       	ldi	r24, 0x01	; 1
    3526:	8d 8f       	std	Y+29, r24	; 0x1d
    return Local_enu_ErrorState;
    3528:	8d 8d       	ldd	r24, Y+29	; 0x1d
}
    352a:	6e 96       	adiw	r28, 0x1e	; 30
    352c:	0f b6       	in	r0, 0x3f	; 63
    352e:	f8 94       	cli
    3530:	de bf       	out	0x3e, r29	; 62
    3532:	0f be       	out	0x3f, r0	; 63
    3534:	cd bf       	out	0x3d, r28	; 61
    3536:	cf 91       	pop	r28
    3538:	df 91       	pop	r29
    353a:	08 95       	ret

0000353c <LCD_enuSendData>:

ErrorStatus_t LCD_enuSendData(uint8_t Copy_u8Data){
    353c:	df 93       	push	r29
    353e:	cf 93       	push	r28
    3540:	00 d0       	rcall	.+0      	; 0x3542 <LCD_enuSendData+0x6>
    3542:	cd b7       	in	r28, 0x3d	; 61
    3544:	de b7       	in	r29, 0x3e	; 62
    3546:	8a 83       	std	Y+2, r24	; 0x02


	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    3548:	19 82       	std	Y+1, r1	; 0x01

						 

	// RS-> held to high since we are going to send data 
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);
    354a:	82 e0       	ldi	r24, 0x02	; 2
    354c:	66 e0       	ldi	r22, 0x06	; 6
    354e:	41 e0       	ldi	r20, 0x01	; 1
    3550:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    3554:	82 e0       	ldi	r24, 0x02	; 2
    3556:	60 e0       	ldi	r22, 0x00	; 0
    3558:	40 e0       	ldi	r20, 0x00	; 0
    355a:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>



	WriteNLatch(Copy_u8Data);
    355e:	8a 81       	ldd	r24, Y+2	; 0x02
    3560:	0e 94 38 19 	call	0x3270	; 0x3270 <WriteNLatch>



	return Local_enu_ErrorState;
    3564:	89 81       	ldd	r24, Y+1	; 0x01
}
    3566:	0f 90       	pop	r0
    3568:	0f 90       	pop	r0
    356a:	cf 91       	pop	r28
    356c:	df 91       	pop	r29
    356e:	08 95       	ret

00003570 <LCD_enuSendCommand>:
ErrorStatus_t LCD_enuSendCommand(uint8_t Copy_u8Command){
    3570:	df 93       	push	r29
    3572:	cf 93       	push	r28
    3574:	00 d0       	rcall	.+0      	; 0x3576 <LCD_enuSendCommand+0x6>
    3576:	cd b7       	in	r28, 0x3d	; 61
    3578:	de b7       	in	r29, 0x3e	; 62
    357a:	8a 83       	std	Y+2, r24	; 0x02




	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    357c:	19 82       	std	Y+1, r1	; 0x01

						 
	// RS -> held to low since we are going to send command
	// RW -> held to low, because we writing on LCD
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    357e:	82 e0       	ldi	r24, 0x02	; 2
    3580:	66 e0       	ldi	r22, 0x06	; 6
    3582:	40 e0       	ldi	r20, 0x00	; 0
    3584:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    3588:	82 e0       	ldi	r24, 0x02	; 2
    358a:	60 e0       	ldi	r22, 0x00	; 0
    358c:	40 e0       	ldi	r20, 0x00	; 0
    358e:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
	WriteNLatch(Copy_u8Command);
    3592:	8a 81       	ldd	r24, Y+2	; 0x02
    3594:	0e 94 38 19 	call	0x3270	; 0x3270 <WriteNLatch>




	Local_enu_ErrorState = ERROR_STATUS_OK;
    3598:	81 e0       	ldi	r24, 0x01	; 1
    359a:	89 83       	std	Y+1, r24	; 0x01

	return Local_enu_ErrorState;
    359c:	89 81       	ldd	r24, Y+1	; 0x01
}
    359e:	0f 90       	pop	r0
    35a0:	0f 90       	pop	r0
    35a2:	cf 91       	pop	r28
    35a4:	df 91       	pop	r29
    35a6:	08 95       	ret

000035a8 <LCD_u8SendString>:


ErrorStatus_t LCD_u8SendString(const char *Copy_pu8String){
    35a8:	df 93       	push	r29
    35aa:	cf 93       	push	r28
    35ac:	00 d0       	rcall	.+0      	; 0x35ae <LCD_u8SendString+0x6>
    35ae:	00 d0       	rcall	.+0      	; 0x35b0 <LCD_u8SendString+0x8>
    35b0:	0f 92       	push	r0
    35b2:	cd b7       	in	r28, 0x3d	; 61
    35b4:	de b7       	in	r29, 0x3e	; 62
    35b6:	9c 83       	std	Y+4, r25	; 0x04
    35b8:	8b 83       	std	Y+3, r24	; 0x03


	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    35ba:	1a 82       	std	Y+2, r1	; 0x02
	if(Copy_pu8String != NULL){
    35bc:	8b 81       	ldd	r24, Y+3	; 0x03
    35be:	9c 81       	ldd	r25, Y+4	; 0x04
    35c0:	00 97       	sbiw	r24, 0x00	; 0
    35c2:	f9 f0       	breq	.+62     	; 0x3602 <LCD_u8SendString+0x5a>
		uint8_t local_u8counter = 0;
    35c4:	19 82       	std	Y+1, r1	; 0x01
    35c6:	0f c0       	rjmp	.+30     	; 0x35e6 <LCD_u8SendString+0x3e>

		// condition tests whether we reached end of given text
		while(Copy_pu8String[local_u8counter] != '\0'){
			LCD_enuSendData(Copy_pu8String[local_u8counter++]);
    35c8:	89 81       	ldd	r24, Y+1	; 0x01
    35ca:	28 2f       	mov	r18, r24
    35cc:	30 e0       	ldi	r19, 0x00	; 0
    35ce:	8b 81       	ldd	r24, Y+3	; 0x03
    35d0:	9c 81       	ldd	r25, Y+4	; 0x04
    35d2:	fc 01       	movw	r30, r24
    35d4:	e2 0f       	add	r30, r18
    35d6:	f3 1f       	adc	r31, r19
    35d8:	90 81       	ld	r25, Z
    35da:	89 81       	ldd	r24, Y+1	; 0x01
    35dc:	8f 5f       	subi	r24, 0xFF	; 255
    35de:	89 83       	std	Y+1, r24	; 0x01
    35e0:	89 2f       	mov	r24, r25
    35e2:	0e 94 9e 1a 	call	0x353c	; 0x353c <LCD_enuSendData>
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
	if(Copy_pu8String != NULL){
		uint8_t local_u8counter = 0;

		// condition tests whether we reached end of given text
		while(Copy_pu8String[local_u8counter] != '\0'){
    35e6:	89 81       	ldd	r24, Y+1	; 0x01
    35e8:	28 2f       	mov	r18, r24
    35ea:	30 e0       	ldi	r19, 0x00	; 0
    35ec:	8b 81       	ldd	r24, Y+3	; 0x03
    35ee:	9c 81       	ldd	r25, Y+4	; 0x04
    35f0:	fc 01       	movw	r30, r24
    35f2:	e2 0f       	add	r30, r18
    35f4:	f3 1f       	adc	r31, r19
    35f6:	80 81       	ld	r24, Z
    35f8:	88 23       	and	r24, r24
    35fa:	31 f7       	brne	.-52     	; 0x35c8 <LCD_u8SendString+0x20>

		Local_enuErrrorState = ERROR_STATUS_OK;
		return Local_enuErrrorState;
	}

	return Local_enuErrrorState;
    35fc:	8a 81       	ldd	r24, Y+2	; 0x02
    35fe:	8d 83       	std	Y+5, r24	; 0x05
    3600:	04 c0       	rjmp	.+8      	; 0x360a <LCD_u8SendString+0x62>
		while(Copy_pu8String[local_u8counter] != '\0'){
			LCD_enuSendData(Copy_pu8String[local_u8counter++]);
		}
	}else{

		Local_enuErrrorState = ERROR_STATUS_OK;
    3602:	81 e0       	ldi	r24, 0x01	; 1
    3604:	8a 83       	std	Y+2, r24	; 0x02
		return Local_enuErrrorState;
    3606:	8a 81       	ldd	r24, Y+2	; 0x02
    3608:	8d 83       	std	Y+5, r24	; 0x05
    360a:	8d 81       	ldd	r24, Y+5	; 0x05
	}

	return Local_enuErrrorState;
}
    360c:	0f 90       	pop	r0
    360e:	0f 90       	pop	r0
    3610:	0f 90       	pop	r0
    3612:	0f 90       	pop	r0
    3614:	0f 90       	pop	r0
    3616:	cf 91       	pop	r28
    3618:	df 91       	pop	r29
    361a:	08 95       	ret

0000361c <LCD_enuIntegerToString>:



ErrorStatus_t LCD_enuIntegerToString(sint32_t Copy_u8data, uint8_t Copy_u8Base){
    361c:	df 93       	push	r29
    361e:	cf 93       	push	r28
    3620:	cd b7       	in	r28, 0x3d	; 61
    3622:	de b7       	in	r29, 0x3e	; 62
    3624:	a0 97       	sbiw	r28, 0x20	; 32
    3626:	0f b6       	in	r0, 0x3f	; 63
    3628:	f8 94       	cli
    362a:	de bf       	out	0x3e, r29	; 62
    362c:	0f be       	out	0x3f, r0	; 63
    362e:	cd bf       	out	0x3d, r28	; 61
    3630:	6b 8f       	std	Y+27, r22	; 0x1b
    3632:	7c 8f       	std	Y+28, r23	; 0x1c
    3634:	8d 8f       	std	Y+29, r24	; 0x1d
    3636:	9e 8f       	std	Y+30, r25	; 0x1e
    3638:	4f 8f       	std	Y+31, r20	; 0x1f

	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    363a:	1e 82       	std	Y+6, r1	; 0x06

	// To handle store given number as string & converting process
	char  Copy_u8Buffer[20];
	uint8_t Local_u8Counter = 0;
    363c:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t Local_u8NumberIndex= 0;
    363e:	1c 82       	std	Y+4, r1	; 0x04


	// To handle reversing the string
	uint8_t Local_u8Start = 0;
    3640:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t Local_u8End   = 0;
    3642:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t Local_u8temp;


	//Handle Negative Numbers
	if(Copy_u8data < 0){
    3644:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3646:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3648:	ad 8d       	ldd	r26, Y+29	; 0x1d
    364a:	be 8d       	ldd	r27, Y+30	; 0x1e
    364c:	bb 23       	and	r27, r27
    364e:	94 f4       	brge	.+36     	; 0x3674 <LCD_enuIntegerToString+0x58>
		LCD_enuSendData('-');
    3650:	8d e2       	ldi	r24, 0x2D	; 45
    3652:	0e 94 9e 1a 	call	0x353c	; 0x353c <LCD_enuSendData>
		Copy_u8data*=-1;
    3656:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3658:	9c 8d       	ldd	r25, Y+28	; 0x1c
    365a:	ad 8d       	ldd	r26, Y+29	; 0x1d
    365c:	be 8d       	ldd	r27, Y+30	; 0x1e
    365e:	b0 95       	com	r27
    3660:	a0 95       	com	r26
    3662:	90 95       	com	r25
    3664:	81 95       	neg	r24
    3666:	9f 4f       	sbci	r25, 0xFF	; 255
    3668:	af 4f       	sbci	r26, 0xFF	; 255
    366a:	bf 4f       	sbci	r27, 0xFF	; 255
    366c:	8b 8f       	std	Y+27, r24	; 0x1b
    366e:	9c 8f       	std	Y+28, r25	; 0x1c
    3670:	ad 8f       	std	Y+29, r26	; 0x1d
    3672:	be 8f       	std	Y+30, r27	; 0x1e
	}


	if(Copy_u8data == 0){
    3674:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3676:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3678:	ad 8d       	ldd	r26, Y+29	; 0x1d
    367a:	be 8d       	ldd	r27, Y+30	; 0x1e
    367c:	00 97       	sbiw	r24, 0x00	; 0
    367e:	a1 05       	cpc	r26, r1
    3680:	b1 05       	cpc	r27, r1
    3682:	09 f0       	breq	.+2      	; 0x3686 <LCD_enuIntegerToString+0x6a>
    3684:	4b c0       	rjmp	.+150    	; 0x371c <LCD_enuIntegerToString+0x100>
		Copy_u8Buffer[Local_u8Counter++] = '0';
    3686:	8d 81       	ldd	r24, Y+5	; 0x05
    3688:	28 2f       	mov	r18, r24
    368a:	30 e0       	ldi	r19, 0x00	; 0
    368c:	ce 01       	movw	r24, r28
    368e:	07 96       	adiw	r24, 0x07	; 7
    3690:	fc 01       	movw	r30, r24
    3692:	e2 0f       	add	r30, r18
    3694:	f3 1f       	adc	r31, r19
    3696:	80 e3       	ldi	r24, 0x30	; 48
    3698:	80 83       	st	Z, r24
    369a:	8d 81       	ldd	r24, Y+5	; 0x05
    369c:	8f 5f       	subi	r24, 0xFF	; 255
    369e:	8d 83       	std	Y+5, r24	; 0x05
		Copy_u8Buffer[Local_u8Counter] = '\0';
    36a0:	8d 81       	ldd	r24, Y+5	; 0x05
    36a2:	28 2f       	mov	r18, r24
    36a4:	30 e0       	ldi	r19, 0x00	; 0
    36a6:	ce 01       	movw	r24, r28
    36a8:	07 96       	adiw	r24, 0x07	; 7
    36aa:	fc 01       	movw	r30, r24
    36ac:	e2 0f       	add	r30, r18
    36ae:	f3 1f       	adc	r31, r19
    36b0:	10 82       	st	Z, r1

		return Local_enuErrrorState;
    36b2:	8e 81       	ldd	r24, Y+6	; 0x06
    36b4:	88 a3       	std	Y+32, r24	; 0x20
    36b6:	7f c0       	rjmp	.+254    	; 0x37b6 <LCD_enuIntegerToString+0x19a>

	else{


		while(Copy_u8data != 0){
			Local_u8NumberIndex = (Copy_u8data%Copy_u8Base);
    36b8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    36ba:	28 2f       	mov	r18, r24
    36bc:	30 e0       	ldi	r19, 0x00	; 0
    36be:	40 e0       	ldi	r20, 0x00	; 0
    36c0:	50 e0       	ldi	r21, 0x00	; 0
    36c2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    36c4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    36c6:	ad 8d       	ldd	r26, Y+29	; 0x1d
    36c8:	be 8d       	ldd	r27, Y+30	; 0x1e
    36ca:	bc 01       	movw	r22, r24
    36cc:	cd 01       	movw	r24, r26
    36ce:	0e 94 c3 1e 	call	0x3d86	; 0x3d86 <__divmodsi4>
    36d2:	dc 01       	movw	r26, r24
    36d4:	cb 01       	movw	r24, r22
    36d6:	8c 83       	std	Y+4, r24	; 0x04

			Copy_u8Buffer[Local_u8Counter++] = (Local_u8NumberIndex)+'0';
    36d8:	8d 81       	ldd	r24, Y+5	; 0x05
    36da:	28 2f       	mov	r18, r24
    36dc:	30 e0       	ldi	r19, 0x00	; 0
    36de:	8c 81       	ldd	r24, Y+4	; 0x04
    36e0:	48 2f       	mov	r20, r24
    36e2:	40 5d       	subi	r20, 0xD0	; 208
    36e4:	ce 01       	movw	r24, r28
    36e6:	07 96       	adiw	r24, 0x07	; 7
    36e8:	fc 01       	movw	r30, r24
    36ea:	e2 0f       	add	r30, r18
    36ec:	f3 1f       	adc	r31, r19
    36ee:	40 83       	st	Z, r20
    36f0:	8d 81       	ldd	r24, Y+5	; 0x05
    36f2:	8f 5f       	subi	r24, 0xFF	; 255
    36f4:	8d 83       	std	Y+5, r24	; 0x05

			Copy_u8data /= Copy_u8Base;
    36f6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    36f8:	28 2f       	mov	r18, r24
    36fa:	30 e0       	ldi	r19, 0x00	; 0
    36fc:	40 e0       	ldi	r20, 0x00	; 0
    36fe:	50 e0       	ldi	r21, 0x00	; 0
    3700:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3702:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3704:	ad 8d       	ldd	r26, Y+29	; 0x1d
    3706:	be 8d       	ldd	r27, Y+30	; 0x1e
    3708:	bc 01       	movw	r22, r24
    370a:	cd 01       	movw	r24, r26
    370c:	0e 94 c3 1e 	call	0x3d86	; 0x3d86 <__divmodsi4>
    3710:	da 01       	movw	r26, r20
    3712:	c9 01       	movw	r24, r18
    3714:	8b 8f       	std	Y+27, r24	; 0x1b
    3716:	9c 8f       	std	Y+28, r25	; 0x1c
    3718:	ad 8f       	std	Y+29, r26	; 0x1d
    371a:	be 8f       	std	Y+30, r27	; 0x1e


	else{


		while(Copy_u8data != 0){
    371c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    371e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3720:	ad 8d       	ldd	r26, Y+29	; 0x1d
    3722:	be 8d       	ldd	r27, Y+30	; 0x1e
    3724:	00 97       	sbiw	r24, 0x00	; 0
    3726:	a1 05       	cpc	r26, r1
    3728:	b1 05       	cpc	r27, r1
    372a:	31 f6       	brne	.-116    	; 0x36b8 <LCD_enuIntegerToString+0x9c>
			Copy_u8Buffer[Local_u8Counter++] = (Local_u8NumberIndex)+'0';

			Copy_u8data /= Copy_u8Base;
		}

	    Copy_u8Buffer[Local_u8Counter] = '\0';
    372c:	8d 81       	ldd	r24, Y+5	; 0x05
    372e:	28 2f       	mov	r18, r24
    3730:	30 e0       	ldi	r19, 0x00	; 0
    3732:	ce 01       	movw	r24, r28
    3734:	07 96       	adiw	r24, 0x07	; 7
    3736:	fc 01       	movw	r30, r24
    3738:	e2 0f       	add	r30, r18
    373a:	f3 1f       	adc	r31, r19
    373c:	10 82       	st	Z, r1

	}

	Local_u8End = Local_u8Counter-1;
    373e:	8d 81       	ldd	r24, Y+5	; 0x05
    3740:	81 50       	subi	r24, 0x01	; 1
    3742:	8a 83       	std	Y+2, r24	; 0x02
    3744:	2c c0       	rjmp	.+88     	; 0x379e <LCD_enuIntegerToString+0x182>
    // Reverse Buffer
	while(Local_u8Start < Local_u8End){
    	Local_u8temp = Copy_u8Buffer[Local_u8Start];
    3746:	8b 81       	ldd	r24, Y+3	; 0x03
    3748:	28 2f       	mov	r18, r24
    374a:	30 e0       	ldi	r19, 0x00	; 0
    374c:	ce 01       	movw	r24, r28
    374e:	07 96       	adiw	r24, 0x07	; 7
    3750:	fc 01       	movw	r30, r24
    3752:	e2 0f       	add	r30, r18
    3754:	f3 1f       	adc	r31, r19
    3756:	80 81       	ld	r24, Z
    3758:	89 83       	std	Y+1, r24	; 0x01

        Copy_u8Buffer[Local_u8Start] = Copy_u8Buffer[Local_u8End];
    375a:	8b 81       	ldd	r24, Y+3	; 0x03
    375c:	48 2f       	mov	r20, r24
    375e:	50 e0       	ldi	r21, 0x00	; 0
    3760:	8a 81       	ldd	r24, Y+2	; 0x02
    3762:	28 2f       	mov	r18, r24
    3764:	30 e0       	ldi	r19, 0x00	; 0
    3766:	ce 01       	movw	r24, r28
    3768:	07 96       	adiw	r24, 0x07	; 7
    376a:	fc 01       	movw	r30, r24
    376c:	e2 0f       	add	r30, r18
    376e:	f3 1f       	adc	r31, r19
    3770:	20 81       	ld	r18, Z
    3772:	ce 01       	movw	r24, r28
    3774:	07 96       	adiw	r24, 0x07	; 7
    3776:	fc 01       	movw	r30, r24
    3778:	e4 0f       	add	r30, r20
    377a:	f5 1f       	adc	r31, r21
    377c:	20 83       	st	Z, r18
        Copy_u8Buffer[Local_u8End] = Local_u8temp;
    377e:	8a 81       	ldd	r24, Y+2	; 0x02
    3780:	28 2f       	mov	r18, r24
    3782:	30 e0       	ldi	r19, 0x00	; 0
    3784:	ce 01       	movw	r24, r28
    3786:	07 96       	adiw	r24, 0x07	; 7
    3788:	fc 01       	movw	r30, r24
    378a:	e2 0f       	add	r30, r18
    378c:	f3 1f       	adc	r31, r19
    378e:	89 81       	ldd	r24, Y+1	; 0x01
    3790:	80 83       	st	Z, r24

        Local_u8Start++;
    3792:	8b 81       	ldd	r24, Y+3	; 0x03
    3794:	8f 5f       	subi	r24, 0xFF	; 255
    3796:	8b 83       	std	Y+3, r24	; 0x03
        Local_u8End--;
    3798:	8a 81       	ldd	r24, Y+2	; 0x02
    379a:	81 50       	subi	r24, 0x01	; 1
    379c:	8a 83       	std	Y+2, r24	; 0x02

	}

	Local_u8End = Local_u8Counter-1;
    // Reverse Buffer
	while(Local_u8Start < Local_u8End){
    379e:	9b 81       	ldd	r25, Y+3	; 0x03
    37a0:	8a 81       	ldd	r24, Y+2	; 0x02
    37a2:	98 17       	cp	r25, r24
    37a4:	80 f2       	brcs	.-96     	; 0x3746 <LCD_enuIntegerToString+0x12a>

        Local_u8Start++;
        Local_u8End--;
    }

	LCD_u8SendString(Copy_u8Buffer);
    37a6:	ce 01       	movw	r24, r28
    37a8:	07 96       	adiw	r24, 0x07	; 7
    37aa:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>

	Local_enuErrrorState = ERROR_STATUS_OK;
    37ae:	81 e0       	ldi	r24, 0x01	; 1
    37b0:	8e 83       	std	Y+6, r24	; 0x06
	return Local_enuErrrorState;
    37b2:	8e 81       	ldd	r24, Y+6	; 0x06
    37b4:	88 a3       	std	Y+32, r24	; 0x20
    37b6:	88 a1       	ldd	r24, Y+32	; 0x20
}
    37b8:	a0 96       	adiw	r28, 0x20	; 32
    37ba:	0f b6       	in	r0, 0x3f	; 63
    37bc:	f8 94       	cli
    37be:	de bf       	out	0x3e, r29	; 62
    37c0:	0f be       	out	0x3f, r0	; 63
    37c2:	cd bf       	out	0x3d, r28	; 61
    37c4:	cf 91       	pop	r28
    37c6:	df 91       	pop	r29
    37c8:	08 95       	ret

000037ca <LCD_u8SetPosXY>:



ErrorStatus_t LCD_u8SetPosXY(uint8_t copy_u8PosX,uint8_t copy_u8PosY)
{
    37ca:	df 93       	push	r29
    37cc:	cf 93       	push	r28
    37ce:	cd b7       	in	r28, 0x3d	; 61
    37d0:	de b7       	in	r29, 0x3e	; 62
    37d2:	27 97       	sbiw	r28, 0x07	; 7
    37d4:	0f b6       	in	r0, 0x3f	; 63
    37d6:	f8 94       	cli
    37d8:	de bf       	out	0x3e, r29	; 62
    37da:	0f be       	out	0x3f, r0	; 63
    37dc:	cd bf       	out	0x3d, r28	; 61
    37de:	8b 83       	std	Y+3, r24	; 0x03
    37e0:	6c 83       	std	Y+4, r22	; 0x04
	ErrorStatus_t local_u8ErrorState=ERROR_STATUS_FAILURE;
    37e2:	1a 82       	std	Y+2, r1	; 0x02

	if(copy_u8PosX > 16 || copy_u8PosY > 2){
    37e4:	8b 81       	ldd	r24, Y+3	; 0x03
    37e6:	81 31       	cpi	r24, 0x11	; 17
    37e8:	18 f4       	brcc	.+6      	; 0x37f0 <LCD_u8SetPosXY+0x26>
    37ea:	8c 81       	ldd	r24, Y+4	; 0x04
    37ec:	83 30       	cpi	r24, 0x03	; 3
    37ee:	18 f0       	brcs	.+6      	; 0x37f6 <LCD_u8SetPosXY+0x2c>
		return local_u8ErrorState;
    37f0:	2a 81       	ldd	r18, Y+2	; 0x02
    37f2:	2f 83       	std	Y+7, r18	; 0x07
    37f4:	23 c0       	rjmp	.+70     	; 0x383c <LCD_u8SetPosXY+0x72>
	}

	else{
		uint8_t local_u8DDRAM=0;
    37f6:	19 82       	std	Y+1, r1	; 0x01

		switch(copy_u8PosY)
    37f8:	8c 81       	ldd	r24, Y+4	; 0x04
    37fa:	28 2f       	mov	r18, r24
    37fc:	30 e0       	ldi	r19, 0x00	; 0
    37fe:	3e 83       	std	Y+6, r19	; 0x06
    3800:	2d 83       	std	Y+5, r18	; 0x05
    3802:	8d 81       	ldd	r24, Y+5	; 0x05
    3804:	9e 81       	ldd	r25, Y+6	; 0x06
    3806:	81 30       	cpi	r24, 0x01	; 1
    3808:	91 05       	cpc	r25, r1
    380a:	31 f0       	breq	.+12     	; 0x3818 <LCD_u8SetPosXY+0x4e>
    380c:	2d 81       	ldd	r18, Y+5	; 0x05
    380e:	3e 81       	ldd	r19, Y+6	; 0x06
    3810:	22 30       	cpi	r18, 0x02	; 2
    3812:	31 05       	cpc	r19, r1
    3814:	21 f0       	breq	.+8      	; 0x381e <LCD_u8SetPosXY+0x54>
    3816:	07 c0       	rjmp	.+14     	; 0x3826 <LCD_u8SetPosXY+0x5c>
		{
			case 1:
				local_u8DDRAM = copy_u8PosX;
    3818:	8b 81       	ldd	r24, Y+3	; 0x03
    381a:	89 83       	std	Y+1, r24	; 0x01
    381c:	05 c0       	rjmp	.+10     	; 0x3828 <LCD_u8SetPosXY+0x5e>
				break;

			case 2:
				local_u8DDRAM= copy_u8PosX+0x40;
    381e:	8b 81       	ldd	r24, Y+3	; 0x03
    3820:	80 5c       	subi	r24, 0xC0	; 192
    3822:	89 83       	std	Y+1, r24	; 0x01
    3824:	01 c0       	rjmp	.+2      	; 0x3828 <LCD_u8SetPosXY+0x5e>
				break;

			default:
				local_u8ErrorState=ERROR_STATUS_FAILURE;
    3826:	1a 82       	std	Y+2, r1	; 0x02
			break;
		}


		SET_BIT(local_u8DDRAM,7); // From datasheet
    3828:	89 81       	ldd	r24, Y+1	; 0x01
    382a:	80 68       	ori	r24, 0x80	; 128
    382c:	89 83       	std	Y+1, r24	; 0x01

		LCD_enuSendCommand(local_u8DDRAM);
    382e:	89 81       	ldd	r24, Y+1	; 0x01
    3830:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
	}

	local_u8ErrorState = ERROR_STATUS_OK;
    3834:	81 e0       	ldi	r24, 0x01	; 1
    3836:	8a 83       	std	Y+2, r24	; 0x02
	return local_u8ErrorState;
    3838:	3a 81       	ldd	r19, Y+2	; 0x02
    383a:	3f 83       	std	Y+7, r19	; 0x07
    383c:	8f 81       	ldd	r24, Y+7	; 0x07
}
    383e:	27 96       	adiw	r28, 0x07	; 7
    3840:	0f b6       	in	r0, 0x3f	; 63
    3842:	f8 94       	cli
    3844:	de bf       	out	0x3e, r29	; 62
    3846:	0f be       	out	0x3f, r0	; 63
    3848:	cd bf       	out	0x3d, r28	; 61
    384a:	cf 91       	pop	r28
    384c:	df 91       	pop	r29
    384e:	08 95       	ret

00003850 <LCD_u8StoreCustomChar>:


ErrorStatus_t LCD_u8StoreCustomChar(uint8_t *copy_u8pattern, uint8_t copy_u8CGRAM_index){
    3850:	df 93       	push	r29
    3852:	cf 93       	push	r28
    3854:	cd b7       	in	r28, 0x3d	; 61
    3856:	de b7       	in	r29, 0x3e	; 62
    3858:	27 97       	sbiw	r28, 0x07	; 7
    385a:	0f b6       	in	r0, 0x3f	; 63
    385c:	f8 94       	cli
    385e:	de bf       	out	0x3e, r29	; 62
    3860:	0f be       	out	0x3f, r0	; 63
    3862:	cd bf       	out	0x3d, r28	; 61
    3864:	9d 83       	std	Y+5, r25	; 0x05
    3866:	8c 83       	std	Y+4, r24	; 0x04
    3868:	6e 83       	std	Y+6, r22	; 0x06
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    386a:	1b 82       	std	Y+3, r1	; 0x03



	if(copy_u8pattern == NULL || copy_u8CGRAM_index < 0 || copy_u8CGRAM_index > 8){
    386c:	8c 81       	ldd	r24, Y+4	; 0x04
    386e:	9d 81       	ldd	r25, Y+5	; 0x05
    3870:	00 97       	sbiw	r24, 0x00	; 0
    3872:	19 f0       	breq	.+6      	; 0x387a <LCD_u8StoreCustomChar+0x2a>
    3874:	8e 81       	ldd	r24, Y+6	; 0x06
    3876:	89 30       	cpi	r24, 0x09	; 9
    3878:	18 f0       	brcs	.+6      	; 0x3880 <LCD_u8StoreCustomChar+0x30>
		return Local_enuErrrorState;
    387a:	8b 81       	ldd	r24, Y+3	; 0x03
    387c:	8f 83       	std	Y+7, r24	; 0x07
    387e:	2a c0       	rjmp	.+84     	; 0x38d4 <LCD_u8StoreCustomChar+0x84>

	}else{
		uint8_t local_u8CGRAM= copy_u8CGRAM_index*8;
    3880:	8e 81       	ldd	r24, Y+6	; 0x06
    3882:	88 2f       	mov	r24, r24
    3884:	90 e0       	ldi	r25, 0x00	; 0
    3886:	88 0f       	add	r24, r24
    3888:	99 1f       	adc	r25, r25
    388a:	88 0f       	add	r24, r24
    388c:	99 1f       	adc	r25, r25
    388e:	88 0f       	add	r24, r24
    3890:	99 1f       	adc	r25, r25
    3892:	8a 83       	std	Y+2, r24	; 0x02

		SET_BIT(local_u8CGRAM, 6); // from datasheet
    3894:	8a 81       	ldd	r24, Y+2	; 0x02
    3896:	80 64       	ori	r24, 0x40	; 64
    3898:	8a 83       	std	Y+2, r24	; 0x02
		LCD_enuSendCommand(local_u8CGRAM);
    389a:	8a 81       	ldd	r24, Y+2	; 0x02
    389c:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>



		for(uint8_t Local_u8Index = 0; Local_u8Index < 8; Local_u8Index++){
    38a0:	19 82       	std	Y+1, r1	; 0x01
    38a2:	0e c0       	rjmp	.+28     	; 0x38c0 <LCD_u8StoreCustomChar+0x70>
			LCD_enuSendData(copy_u8pattern[Local_u8Index]);
    38a4:	89 81       	ldd	r24, Y+1	; 0x01
    38a6:	28 2f       	mov	r18, r24
    38a8:	30 e0       	ldi	r19, 0x00	; 0
    38aa:	8c 81       	ldd	r24, Y+4	; 0x04
    38ac:	9d 81       	ldd	r25, Y+5	; 0x05
    38ae:	fc 01       	movw	r30, r24
    38b0:	e2 0f       	add	r30, r18
    38b2:	f3 1f       	adc	r31, r19
    38b4:	80 81       	ld	r24, Z
    38b6:	0e 94 9e 1a 	call	0x353c	; 0x353c <LCD_enuSendData>
		SET_BIT(local_u8CGRAM, 6); // from datasheet
		LCD_enuSendCommand(local_u8CGRAM);



		for(uint8_t Local_u8Index = 0; Local_u8Index < 8; Local_u8Index++){
    38ba:	89 81       	ldd	r24, Y+1	; 0x01
    38bc:	8f 5f       	subi	r24, 0xFF	; 255
    38be:	89 83       	std	Y+1, r24	; 0x01
    38c0:	89 81       	ldd	r24, Y+1	; 0x01
    38c2:	88 30       	cpi	r24, 0x08	; 8
    38c4:	78 f3       	brcs	.-34     	; 0x38a4 <LCD_u8StoreCustomChar+0x54>

	}


	// return Home
	LCD_enuSendCommand(RETURN_HOME);
    38c6:	82 e0       	ldi	r24, 0x02	; 2
    38c8:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>
	Local_enuErrrorState = ERROR_STATUS_OK;
    38cc:	81 e0       	ldi	r24, 0x01	; 1
    38ce:	8b 83       	std	Y+3, r24	; 0x03
	return Local_enuErrrorState;
    38d0:	8b 81       	ldd	r24, Y+3	; 0x03
    38d2:	8f 83       	std	Y+7, r24	; 0x07
    38d4:	8f 81       	ldd	r24, Y+7	; 0x07
}
    38d6:	27 96       	adiw	r28, 0x07	; 7
    38d8:	0f b6       	in	r0, 0x3f	; 63
    38da:	f8 94       	cli
    38dc:	de bf       	out	0x3e, r29	; 62
    38de:	0f be       	out	0x3f, r0	; 63
    38e0:	cd bf       	out	0x3d, r28	; 61
    38e2:	cf 91       	pop	r28
    38e4:	df 91       	pop	r29
    38e6:	08 95       	ret

000038e8 <LCD_u8DisplayCustomChar>:



ErrorStatus_t LCD_u8DisplayCustomChar(uint8_t copy_u8CGRAM_index, uint8_t copy_u8Col, uint8_t copy_u8Row){
    38e8:	df 93       	push	r29
    38ea:	cf 93       	push	r28
    38ec:	00 d0       	rcall	.+0      	; 0x38ee <LCD_u8DisplayCustomChar+0x6>
    38ee:	00 d0       	rcall	.+0      	; 0x38f0 <LCD_u8DisplayCustomChar+0x8>
    38f0:	cd b7       	in	r28, 0x3d	; 61
    38f2:	de b7       	in	r29, 0x3e	; 62
    38f4:	8a 83       	std	Y+2, r24	; 0x02
    38f6:	6b 83       	std	Y+3, r22	; 0x03
    38f8:	4c 83       	std	Y+4, r20	; 0x04
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    38fa:	19 82       	std	Y+1, r1	; 0x01


	LCD_u8SetPosXY(copy_u8Row, copy_u8Col);
    38fc:	8c 81       	ldd	r24, Y+4	; 0x04
    38fe:	6b 81       	ldd	r22, Y+3	; 0x03
    3900:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>
	/*
	 * if tried to write 0-7
	 * we accessing reserved places in CGROM for CGRAM
	 * */

	LCD_enuSendData(copy_u8CGRAM_index);
    3904:	8a 81       	ldd	r24, Y+2	; 0x02
    3906:	0e 94 9e 1a 	call	0x353c	; 0x353c <LCD_enuSendData>


	Local_enuErrrorState = ERROR_STATUS_OK;
    390a:	81 e0       	ldi	r24, 0x01	; 1
    390c:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
    390e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3910:	0f 90       	pop	r0
    3912:	0f 90       	pop	r0
    3914:	0f 90       	pop	r0
    3916:	0f 90       	pop	r0
    3918:	cf 91       	pop	r28
    391a:	df 91       	pop	r29
    391c:	08 95       	ret

0000391e <main>:
#define EXTRACT_CONTROL_MODE(frame) ((frame >> 4) & 0b1)
#define EXTRACT_SPEED(frame) ((frame >> 2) & 0b11)



int main(){
    391e:	df 93       	push	r29
    3920:	cf 93       	push	r28
    3922:	cd b7       	in	r28, 0x3d	; 61
    3924:	de b7       	in	r29, 0x3e	; 62
    3926:	68 97       	sbiw	r28, 0x18	; 24
    3928:	0f b6       	in	r0, 0x3f	; 63
    392a:	f8 94       	cli
    392c:	de bf       	out	0x3e, r29	; 62
    392e:	0f be       	out	0x3f, r0	; 63
    3930:	cd bf       	out	0x3d, r28	; 61

    TIMER0_voidInit();
    3932:	0e 94 17 07 	call	0xe2e	; 0xe2e <TIMER0_voidInit>
    TIMER2_voidInit();
    3936:	0e 94 4f 0a 	call	0x149e	; 0x149e <TIMER2_voidInit>
    LCD_enuInit();
    393a:	0e 94 18 17 	call	0x2e30	; 0x2e30 <LCD_enuInit>

    LED_voidInit(DIO_u8PortC, DIO_u8PIN3);  // GREEN  LED
    393e:	82 e0       	ldi	r24, 0x02	; 2
    3940:	63 e0       	ldi	r22, 0x03	; 3
    3942:	41 e0       	ldi	r20, 0x01	; 1
    3944:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
    LED_voidInit(DIO_u8PortC, DIO_u8PIN4);  // YELLOW LED
    3948:	82 e0       	ldi	r24, 0x02	; 2
    394a:	64 e0       	ldi	r22, 0x04	; 4
    394c:	41 e0       	ldi	r20, 0x01	; 1
    394e:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>
    LED_voidInit(DIO_u8PortC, DIO_u8PIN5);  // RED    LED
    3952:	82 e0       	ldi	r24, 0x02	; 2
    3954:	65 e0       	ldi	r22, 0x05	; 5
    3956:	41 e0       	ldi	r20, 0x01	; 1
    3958:	0e 94 0c 13 	call	0x2618	; 0x2618 <DIO_enuSetPinDirection>

    SPI_vidInit();
    395c:	0e 94 c5 0d 	call	0x1b8a	; 0x1b8a <SPI_vidInit>
    uint8_t Local_u8ReceivedData = 0;
    3960:	1a 8a       	std	Y+18, r1	; 0x12
    uint8_t Local_u8Device, Local_u8ControlMode, Local_u8Speed;


    while(1){
        SPI_enuSlaveReceive_Char(&Local_u8ReceivedData);
    3962:	ce 01       	movw	r24, r28
    3964:	42 96       	adiw	r24, 0x12	; 18
    3966:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <SPI_enuSlaveReceive_Char>

        // Unpack the received frame
        Local_u8Device = EXTRACT_DEVICE(Local_u8ReceivedData);
    396a:	8a 89       	ldd	r24, Y+18	; 0x12
    396c:	82 95       	swap	r24
    396e:	86 95       	lsr	r24
    3970:	87 70       	andi	r24, 0x07	; 7
    3972:	89 8b       	std	Y+17, r24	; 0x11
        Local_u8ControlMode = EXTRACT_CONTROL_MODE(Local_u8ReceivedData);
    3974:	8a 89       	ldd	r24, Y+18	; 0x12
    3976:	82 95       	swap	r24
    3978:	8f 70       	andi	r24, 0x0F	; 15
    397a:	81 70       	andi	r24, 0x01	; 1
    397c:	88 8b       	std	Y+16, r24	; 0x10
        Local_u8Speed = EXTRACT_SPEED(Local_u8ReceivedData);
    397e:	8a 89       	ldd	r24, Y+18	; 0x12
    3980:	86 95       	lsr	r24
    3982:	86 95       	lsr	r24
    3984:	83 70       	andi	r24, 0x03	; 3
    3986:	8f 87       	std	Y+15, r24	; 0x0f


        switch(Local_u8Device){
    3988:	89 89       	ldd	r24, Y+17	; 0x11
    398a:	28 2f       	mov	r18, r24
    398c:	30 e0       	ldi	r19, 0x00	; 0
    398e:	38 8f       	std	Y+24, r19	; 0x18
    3990:	2f 8b       	std	Y+23, r18	; 0x17
    3992:	8f 89       	ldd	r24, Y+23	; 0x17
    3994:	98 8d       	ldd	r25, Y+24	; 0x18
    3996:	82 30       	cpi	r24, 0x02	; 2
    3998:	91 05       	cpc	r25, r1
    399a:	09 f4       	brne	.+2      	; 0x399e <main+0x80>
    399c:	b1 c0       	rjmp	.+354    	; 0x3b00 <main+0x1e2>
    399e:	2f 89       	ldd	r18, Y+23	; 0x17
    39a0:	38 8d       	ldd	r19, Y+24	; 0x18
    39a2:	23 30       	cpi	r18, 0x03	; 3
    39a4:	31 05       	cpc	r19, r1
    39a6:	5c f4       	brge	.+22     	; 0x39be <main+0xa0>
    39a8:	8f 89       	ldd	r24, Y+23	; 0x17
    39aa:	98 8d       	ldd	r25, Y+24	; 0x18
    39ac:	00 97       	sbiw	r24, 0x00	; 0
    39ae:	a1 f0       	breq	.+40     	; 0x39d8 <main+0xba>
    39b0:	2f 89       	ldd	r18, Y+23	; 0x17
    39b2:	38 8d       	ldd	r19, Y+24	; 0x18
    39b4:	21 30       	cpi	r18, 0x01	; 1
    39b6:	31 05       	cpc	r19, r1
    39b8:	09 f4       	brne	.+2      	; 0x39bc <main+0x9e>
    39ba:	58 c0       	rjmp	.+176    	; 0x3a6c <main+0x14e>
    39bc:	1c c1       	rjmp	.+568    	; 0x3bf6 <main+0x2d8>
    39be:	8f 89       	ldd	r24, Y+23	; 0x17
    39c0:	98 8d       	ldd	r25, Y+24	; 0x18
    39c2:	83 30       	cpi	r24, 0x03	; 3
    39c4:	91 05       	cpc	r25, r1
    39c6:	09 f4       	brne	.+2      	; 0x39ca <main+0xac>
    39c8:	c5 c0       	rjmp	.+394    	; 0x3b54 <main+0x236>
    39ca:	2f 89       	ldd	r18, Y+23	; 0x17
    39cc:	38 8d       	ldd	r19, Y+24	; 0x18
    39ce:	24 30       	cpi	r18, 0x04	; 4
    39d0:	31 05       	cpc	r19, r1
    39d2:	09 f4       	brne	.+2      	; 0x39d6 <main+0xb8>
    39d4:	e8 c0       	rjmp	.+464    	; 0x3ba6 <main+0x288>
    39d6:	0f c1       	rjmp	.+542    	; 0x3bf6 <main+0x2d8>
            case 0x00:

            	LCD_u8SetPosXY(0, 0);
    39d8:	80 e0       	ldi	r24, 0x00	; 0
    39da:	60 e0       	ldi	r22, 0x00	; 0
    39dc:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>
                LCD_enuClearDisplay();
    39e0:	81 e0       	ldi	r24, 0x01	; 1
    39e2:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>

                LCD_u8SendString("Motor 1");
    39e6:	80 e6       	ldi	r24, 0x60	; 96
    39e8:	90 e0       	ldi	r25, 0x00	; 0
    39ea:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                LCD_u8SetPosXY(0, 2);
    39ee:	80 e0       	ldi	r24, 0x00	; 0
    39f0:	62 e0       	ldi	r22, 0x02	; 2
    39f2:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>



                if(Local_u8ControlMode == 1){
    39f6:	88 89       	ldd	r24, Y+16	; 0x10
    39f8:	81 30       	cpi	r24, 0x01	; 1
    39fa:	61 f5       	brne	.+88     	; 0x3a54 <main+0x136>
                	switch(Local_u8Speed){
    39fc:	8f 85       	ldd	r24, Y+15	; 0x0f
    39fe:	28 2f       	mov	r18, r24
    3a00:	30 e0       	ldi	r19, 0x00	; 0
    3a02:	3e 8b       	std	Y+22, r19	; 0x16
    3a04:	2d 8b       	std	Y+21, r18	; 0x15
    3a06:	8d 89       	ldd	r24, Y+21	; 0x15
    3a08:	9e 89       	ldd	r25, Y+22	; 0x16
    3a0a:	81 30       	cpi	r24, 0x01	; 1
    3a0c:	91 05       	cpc	r25, r1
    3a0e:	91 f0       	breq	.+36     	; 0x3a34 <main+0x116>
    3a10:	2d 89       	ldd	r18, Y+21	; 0x15
    3a12:	3e 89       	ldd	r19, Y+22	; 0x16
    3a14:	22 30       	cpi	r18, 0x02	; 2
    3a16:	31 05       	cpc	r19, r1
    3a18:	a9 f0       	breq	.+42     	; 0x3a44 <main+0x126>
    3a1a:	8d 89       	ldd	r24, Y+21	; 0x15
    3a1c:	9e 89       	ldd	r25, Y+22	; 0x16
    3a1e:	00 97       	sbiw	r24, 0x00	; 0
    3a20:	09 f0       	breq	.+2      	; 0x3a24 <main+0x106>
    3a22:	e9 c0       	rjmp	.+466    	; 0x3bf6 <main+0x2d8>
                		case 0b00:
                			LCD_u8SendString("LoW Speed");
    3a24:	88 e6       	ldi	r24, 0x68	; 104
    3a26:	90 e0       	ldi	r25, 0x00	; 0
    3a28:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                            TIMER0_voidSetPWM(100);
    3a2c:	84 e6       	ldi	r24, 0x64	; 100
    3a2e:	0e 94 08 08 	call	0x1010	; 0x1010 <TIMER0_voidSetPWM>
    3a32:	e1 c0       	rjmp	.+450    	; 0x3bf6 <main+0x2d8>
                        break;

                		case 0b01:
                			LCD_u8SendString("Medium Speed");
    3a34:	82 e7       	ldi	r24, 0x72	; 114
    3a36:	90 e0       	ldi	r25, 0x00	; 0
    3a38:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                			TIMER0_voidSetPWM(155);
    3a3c:	8b e9       	ldi	r24, 0x9B	; 155
    3a3e:	0e 94 08 08 	call	0x1010	; 0x1010 <TIMER0_voidSetPWM>
    3a42:	d9 c0       	rjmp	.+434    	; 0x3bf6 <main+0x2d8>
                		break;

                		case 0b10:
                			LCD_u8SendString("High Speed");
    3a44:	8f e7       	ldi	r24, 0x7F	; 127
    3a46:	90 e0       	ldi	r25, 0x00	; 0
    3a48:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                			TIMER0_voidSetPWM(255);
    3a4c:	8f ef       	ldi	r24, 0xFF	; 255
    3a4e:	0e 94 08 08 	call	0x1010	; 0x1010 <TIMER0_voidSetPWM>
    3a52:	d1 c0       	rjmp	.+418    	; 0x3bf6 <main+0x2d8>
                	}
                }


                else if(Local_u8ControlMode == 0){
    3a54:	88 89       	ldd	r24, Y+16	; 0x10
    3a56:	88 23       	and	r24, r24
    3a58:	09 f0       	breq	.+2      	; 0x3a5c <main+0x13e>
    3a5a:	cd c0       	rjmp	.+410    	; 0x3bf6 <main+0x2d8>
                    LCD_u8SendString("OFF ");
    3a5c:	8a e8       	ldi	r24, 0x8A	; 138
    3a5e:	90 e0       	ldi	r25, 0x00	; 0
    3a60:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                    TIMER0_voidSetPWM(0);
    3a64:	80 e0       	ldi	r24, 0x00	; 0
    3a66:	0e 94 08 08 	call	0x1010	; 0x1010 <TIMER0_voidSetPWM>
    3a6a:	c5 c0       	rjmp	.+394    	; 0x3bf6 <main+0x2d8>
                }

            break;
            case 0x01:
            	LCD_u8SetPosXY(0, 0);
    3a6c:	80 e0       	ldi	r24, 0x00	; 0
    3a6e:	60 e0       	ldi	r22, 0x00	; 0
    3a70:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>
                LCD_enuClearDisplay();
    3a74:	81 e0       	ldi	r24, 0x01	; 1
    3a76:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>

                LCD_u8SendString("Motor 2");
    3a7a:	8f e8       	ldi	r24, 0x8F	; 143
    3a7c:	90 e0       	ldi	r25, 0x00	; 0
    3a7e:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                LCD_u8SetPosXY(0, 2);
    3a82:	80 e0       	ldi	r24, 0x00	; 0
    3a84:	62 e0       	ldi	r22, 0x02	; 2
    3a86:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>



                if(Local_u8ControlMode == 1){
    3a8a:	88 89       	ldd	r24, Y+16	; 0x10
    3a8c:	81 30       	cpi	r24, 0x01	; 1
    3a8e:	61 f5       	brne	.+88     	; 0x3ae8 <main+0x1ca>
                	switch(Local_u8Speed){
    3a90:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a92:	28 2f       	mov	r18, r24
    3a94:	30 e0       	ldi	r19, 0x00	; 0
    3a96:	3c 8b       	std	Y+20, r19	; 0x14
    3a98:	2b 8b       	std	Y+19, r18	; 0x13
    3a9a:	8b 89       	ldd	r24, Y+19	; 0x13
    3a9c:	9c 89       	ldd	r25, Y+20	; 0x14
    3a9e:	81 30       	cpi	r24, 0x01	; 1
    3aa0:	91 05       	cpc	r25, r1
    3aa2:	91 f0       	breq	.+36     	; 0x3ac8 <main+0x1aa>
    3aa4:	2b 89       	ldd	r18, Y+19	; 0x13
    3aa6:	3c 89       	ldd	r19, Y+20	; 0x14
    3aa8:	22 30       	cpi	r18, 0x02	; 2
    3aaa:	31 05       	cpc	r19, r1
    3aac:	a9 f0       	breq	.+42     	; 0x3ad8 <main+0x1ba>
    3aae:	8b 89       	ldd	r24, Y+19	; 0x13
    3ab0:	9c 89       	ldd	r25, Y+20	; 0x14
    3ab2:	00 97       	sbiw	r24, 0x00	; 0
    3ab4:	09 f0       	breq	.+2      	; 0x3ab8 <main+0x19a>
    3ab6:	9f c0       	rjmp	.+318    	; 0x3bf6 <main+0x2d8>
                		case 0b00:
                			LCD_u8SendString("LoW Speed");
    3ab8:	88 e6       	ldi	r24, 0x68	; 104
    3aba:	90 e0       	ldi	r25, 0x00	; 0
    3abc:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                            TIMER2_voidSetPWM(100);
    3ac0:	84 e6       	ldi	r24, 0x64	; 100
    3ac2:	0e 94 40 0b 	call	0x1680	; 0x1680 <TIMER2_voidSetPWM>
    3ac6:	97 c0       	rjmp	.+302    	; 0x3bf6 <main+0x2d8>
                        break;

                		case 0b01:
                			LCD_u8SendString("Medium Speed");
    3ac8:	82 e7       	ldi	r24, 0x72	; 114
    3aca:	90 e0       	ldi	r25, 0x00	; 0
    3acc:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                			TIMER2_voidSetPWM(155);
    3ad0:	8b e9       	ldi	r24, 0x9B	; 155
    3ad2:	0e 94 40 0b 	call	0x1680	; 0x1680 <TIMER2_voidSetPWM>
    3ad6:	8f c0       	rjmp	.+286    	; 0x3bf6 <main+0x2d8>
                		break;

                		case 0b10:
                			LCD_u8SendString("High Speed");
    3ad8:	8f e7       	ldi	r24, 0x7F	; 127
    3ada:	90 e0       	ldi	r25, 0x00	; 0
    3adc:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                			TIMER2_voidSetPWM(255);
    3ae0:	8f ef       	ldi	r24, 0xFF	; 255
    3ae2:	0e 94 40 0b 	call	0x1680	; 0x1680 <TIMER2_voidSetPWM>
    3ae6:	87 c0       	rjmp	.+270    	; 0x3bf6 <main+0x2d8>
                	}
                }


                else if(Local_u8ControlMode == 0){
    3ae8:	88 89       	ldd	r24, Y+16	; 0x10
    3aea:	88 23       	and	r24, r24
    3aec:	09 f0       	breq	.+2      	; 0x3af0 <main+0x1d2>
    3aee:	83 c0       	rjmp	.+262    	; 0x3bf6 <main+0x2d8>
                    LCD_u8SendString("OFF ");
    3af0:	8a e8       	ldi	r24, 0x8A	; 138
    3af2:	90 e0       	ldi	r25, 0x00	; 0
    3af4:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                    TIMER2_voidSetPWM(0);
    3af8:	80 e0       	ldi	r24, 0x00	; 0
    3afa:	0e 94 40 0b 	call	0x1680	; 0x1680 <TIMER2_voidSetPWM>
    3afe:	7b c0       	rjmp	.+246    	; 0x3bf6 <main+0x2d8>
                }

            break;
            case 0x02:
                LCD_u8SetPosXY(0, 0);
    3b00:	80 e0       	ldi	r24, 0x00	; 0
    3b02:	60 e0       	ldi	r22, 0x00	; 0
    3b04:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>
                LCD_enuClearDisplay();
    3b08:	81 e0       	ldi	r24, 0x01	; 1
    3b0a:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>

                LCD_u8SendString("LED1_RED");
    3b0e:	87 e9       	ldi	r24, 0x97	; 151
    3b10:	90 e0       	ldi	r25, 0x00	; 0
    3b12:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                LCD_u8SetPosXY(0, 2);
    3b16:	80 e0       	ldi	r24, 0x00	; 0
    3b18:	62 e0       	ldi	r22, 0x02	; 2
    3b1a:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>

                if(Local_u8ControlMode == 0){
    3b1e:	88 89       	ldd	r24, Y+16	; 0x10
    3b20:	88 23       	and	r24, r24
    3b22:	51 f4       	brne	.+20     	; 0x3b38 <main+0x21a>
                    LCD_u8SendString("OFF ");
    3b24:	8a e8       	ldi	r24, 0x8A	; 138
    3b26:	90 e0       	ldi	r25, 0x00	; 0
    3b28:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                    LED_voidOFF(DIO_u8PortC, DIO_u8PIN5);
    3b2c:	82 e0       	ldi	r24, 0x02	; 2
    3b2e:	65 e0       	ldi	r22, 0x05	; 5
    3b30:	40 e0       	ldi	r20, 0x00	; 0
    3b32:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
    3b36:	5f c0       	rjmp	.+190    	; 0x3bf6 <main+0x2d8>
                }else if(Local_u8ControlMode == 1){
    3b38:	88 89       	ldd	r24, Y+16	; 0x10
    3b3a:	81 30       	cpi	r24, 0x01	; 1
    3b3c:	09 f0       	breq	.+2      	; 0x3b40 <main+0x222>
    3b3e:	5b c0       	rjmp	.+182    	; 0x3bf6 <main+0x2d8>
                    LCD_u8SendString("ON ");
    3b40:	80 ea       	ldi	r24, 0xA0	; 160
    3b42:	90 e0       	ldi	r25, 0x00	; 0
    3b44:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                    LED_voidON(DIO_u8PortC, DIO_u8PIN5);
    3b48:	82 e0       	ldi	r24, 0x02	; 2
    3b4a:	65 e0       	ldi	r22, 0x05	; 5
    3b4c:	41 e0       	ldi	r20, 0x01	; 1
    3b4e:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
    3b52:	51 c0       	rjmp	.+162    	; 0x3bf6 <main+0x2d8>
                }

            break;
            case 0x03:
                LCD_u8SetPosXY(0, 0);
    3b54:	80 e0       	ldi	r24, 0x00	; 0
    3b56:	60 e0       	ldi	r22, 0x00	; 0
    3b58:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>
                LCD_enuClearDisplay();
    3b5c:	81 e0       	ldi	r24, 0x01	; 1
    3b5e:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>

                LCD_u8SendString("LED2_YELLOW");
    3b62:	84 ea       	ldi	r24, 0xA4	; 164
    3b64:	90 e0       	ldi	r25, 0x00	; 0
    3b66:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                LCD_u8SetPosXY(0, 2);
    3b6a:	80 e0       	ldi	r24, 0x00	; 0
    3b6c:	62 e0       	ldi	r22, 0x02	; 2
    3b6e:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>

                if(Local_u8ControlMode == 0){
    3b72:	88 89       	ldd	r24, Y+16	; 0x10
    3b74:	88 23       	and	r24, r24
    3b76:	51 f4       	brne	.+20     	; 0x3b8c <main+0x26e>
                    LCD_u8SendString("OFF ");
    3b78:	8a e8       	ldi	r24, 0x8A	; 138
    3b7a:	90 e0       	ldi	r25, 0x00	; 0
    3b7c:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                    LED_voidOFF(DIO_u8PortC, DIO_u8PIN4);
    3b80:	82 e0       	ldi	r24, 0x02	; 2
    3b82:	64 e0       	ldi	r22, 0x04	; 4
    3b84:	40 e0       	ldi	r20, 0x00	; 0
    3b86:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
    3b8a:	35 c0       	rjmp	.+106    	; 0x3bf6 <main+0x2d8>
                }else if(Local_u8ControlMode == 1){
    3b8c:	88 89       	ldd	r24, Y+16	; 0x10
    3b8e:	81 30       	cpi	r24, 0x01	; 1
    3b90:	91 f5       	brne	.+100    	; 0x3bf6 <main+0x2d8>
                    LCD_u8SendString("ON ");
    3b92:	80 ea       	ldi	r24, 0xA0	; 160
    3b94:	90 e0       	ldi	r25, 0x00	; 0
    3b96:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                    LED_voidON(DIO_u8PortC, DIO_u8PIN4);
    3b9a:	82 e0       	ldi	r24, 0x02	; 2
    3b9c:	64 e0       	ldi	r22, 0x04	; 4
    3b9e:	41 e0       	ldi	r20, 0x01	; 1
    3ba0:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
    3ba4:	28 c0       	rjmp	.+80     	; 0x3bf6 <main+0x2d8>
                }

            break;
            case 0x04:
                LCD_u8SetPosXY(0, 0);
    3ba6:	80 e0       	ldi	r24, 0x00	; 0
    3ba8:	60 e0       	ldi	r22, 0x00	; 0
    3baa:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>
                LCD_enuClearDisplay();
    3bae:	81 e0       	ldi	r24, 0x01	; 1
    3bb0:	0e 94 b8 1a 	call	0x3570	; 0x3570 <LCD_enuSendCommand>

                LCD_u8SendString("LED3_GREEN");
    3bb4:	80 eb       	ldi	r24, 0xB0	; 176
    3bb6:	90 e0       	ldi	r25, 0x00	; 0
    3bb8:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                LCD_u8SetPosXY(0, 2);
    3bbc:	80 e0       	ldi	r24, 0x00	; 0
    3bbe:	62 e0       	ldi	r22, 0x02	; 2
    3bc0:	0e 94 e5 1b 	call	0x37ca	; 0x37ca <LCD_u8SetPosXY>

                if(Local_u8ControlMode == 0){
    3bc4:	88 89       	ldd	r24, Y+16	; 0x10
    3bc6:	88 23       	and	r24, r24
    3bc8:	51 f4       	brne	.+20     	; 0x3bde <main+0x2c0>
                    LCD_u8SendString("OFF ");
    3bca:	8a e8       	ldi	r24, 0x8A	; 138
    3bcc:	90 e0       	ldi	r25, 0x00	; 0
    3bce:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                    LED_voidOFF(DIO_u8PortC, DIO_u8PIN3);
    3bd2:	82 e0       	ldi	r24, 0x02	; 2
    3bd4:	63 e0       	ldi	r22, 0x03	; 3
    3bd6:	40 e0       	ldi	r20, 0x00	; 0
    3bd8:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
    3bdc:	0c c0       	rjmp	.+24     	; 0x3bf6 <main+0x2d8>
                }else if(Local_u8ControlMode == 1){
    3bde:	88 89       	ldd	r24, Y+16	; 0x10
    3be0:	81 30       	cpi	r24, 0x01	; 1
    3be2:	49 f4       	brne	.+18     	; 0x3bf6 <main+0x2d8>
                    LCD_u8SendString("ON ");
    3be4:	80 ea       	ldi	r24, 0xA0	; 160
    3be6:	90 e0       	ldi	r25, 0x00	; 0
    3be8:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <LCD_u8SendString>
                    LED_voidON(DIO_u8PortC, DIO_u8PIN3);
    3bec:	82 e0       	ldi	r24, 0x02	; 2
    3bee:	63 e0       	ldi	r22, 0x03	; 3
    3bf0:	41 e0       	ldi	r20, 0x01	; 1
    3bf2:	0e 94 08 14 	call	0x2810	; 0x2810 <DIO_enuSetPinValue>
    3bf6:	80 e0       	ldi	r24, 0x00	; 0
    3bf8:	90 e0       	ldi	r25, 0x00	; 0
    3bfa:	aa ef       	ldi	r26, 0xFA	; 250
    3bfc:	b3 e4       	ldi	r27, 0x43	; 67
    3bfe:	8b 87       	std	Y+11, r24	; 0x0b
    3c00:	9c 87       	std	Y+12, r25	; 0x0c
    3c02:	ad 87       	std	Y+13, r26	; 0x0d
    3c04:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c06:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c08:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c0a:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c0c:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c0e:	20 e0       	ldi	r18, 0x00	; 0
    3c10:	30 e0       	ldi	r19, 0x00	; 0
    3c12:	4a e7       	ldi	r20, 0x7A	; 122
    3c14:	53 e4       	ldi	r21, 0x43	; 67
    3c16:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c1a:	dc 01       	movw	r26, r24
    3c1c:	cb 01       	movw	r24, r22
    3c1e:	8f 83       	std	Y+7, r24	; 0x07
    3c20:	98 87       	std	Y+8, r25	; 0x08
    3c22:	a9 87       	std	Y+9, r26	; 0x09
    3c24:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3c26:	6f 81       	ldd	r22, Y+7	; 0x07
    3c28:	78 85       	ldd	r23, Y+8	; 0x08
    3c2a:	89 85       	ldd	r24, Y+9	; 0x09
    3c2c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c2e:	20 e0       	ldi	r18, 0x00	; 0
    3c30:	30 e0       	ldi	r19, 0x00	; 0
    3c32:	40 e8       	ldi	r20, 0x80	; 128
    3c34:	5f e3       	ldi	r21, 0x3F	; 63
    3c36:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3c3a:	88 23       	and	r24, r24
    3c3c:	2c f4       	brge	.+10     	; 0x3c48 <main+0x32a>
		__ticks = 1;
    3c3e:	81 e0       	ldi	r24, 0x01	; 1
    3c40:	90 e0       	ldi	r25, 0x00	; 0
    3c42:	9e 83       	std	Y+6, r25	; 0x06
    3c44:	8d 83       	std	Y+5, r24	; 0x05
    3c46:	3f c0       	rjmp	.+126    	; 0x3cc6 <main+0x3a8>
	else if (__tmp > 65535)
    3c48:	6f 81       	ldd	r22, Y+7	; 0x07
    3c4a:	78 85       	ldd	r23, Y+8	; 0x08
    3c4c:	89 85       	ldd	r24, Y+9	; 0x09
    3c4e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c50:	20 e0       	ldi	r18, 0x00	; 0
    3c52:	3f ef       	ldi	r19, 0xFF	; 255
    3c54:	4f e7       	ldi	r20, 0x7F	; 127
    3c56:	57 e4       	ldi	r21, 0x47	; 71
    3c58:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3c5c:	18 16       	cp	r1, r24
    3c5e:	4c f5       	brge	.+82     	; 0x3cb2 <main+0x394>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c60:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c62:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c64:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c66:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c68:	20 e0       	ldi	r18, 0x00	; 0
    3c6a:	30 e0       	ldi	r19, 0x00	; 0
    3c6c:	40 e2       	ldi	r20, 0x20	; 32
    3c6e:	51 e4       	ldi	r21, 0x41	; 65
    3c70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c74:	dc 01       	movw	r26, r24
    3c76:	cb 01       	movw	r24, r22
    3c78:	bc 01       	movw	r22, r24
    3c7a:	cd 01       	movw	r24, r26
    3c7c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c80:	dc 01       	movw	r26, r24
    3c82:	cb 01       	movw	r24, r22
    3c84:	9e 83       	std	Y+6, r25	; 0x06
    3c86:	8d 83       	std	Y+5, r24	; 0x05
    3c88:	0f c0       	rjmp	.+30     	; 0x3ca8 <main+0x38a>
    3c8a:	89 e1       	ldi	r24, 0x19	; 25
    3c8c:	90 e0       	ldi	r25, 0x00	; 0
    3c8e:	9c 83       	std	Y+4, r25	; 0x04
    3c90:	8b 83       	std	Y+3, r24	; 0x03
    3c92:	8b 81       	ldd	r24, Y+3	; 0x03
    3c94:	9c 81       	ldd	r25, Y+4	; 0x04
    3c96:	01 97       	sbiw	r24, 0x01	; 1
    3c98:	f1 f7       	brne	.-4      	; 0x3c96 <main+0x378>
    3c9a:	9c 83       	std	Y+4, r25	; 0x04
    3c9c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c9e:	8d 81       	ldd	r24, Y+5	; 0x05
    3ca0:	9e 81       	ldd	r25, Y+6	; 0x06
    3ca2:	01 97       	sbiw	r24, 0x01	; 1
    3ca4:	9e 83       	std	Y+6, r25	; 0x06
    3ca6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3ca8:	8d 81       	ldd	r24, Y+5	; 0x05
    3caa:	9e 81       	ldd	r25, Y+6	; 0x06
    3cac:	00 97       	sbiw	r24, 0x00	; 0
    3cae:	69 f7       	brne	.-38     	; 0x3c8a <main+0x36c>
    3cb0:	58 ce       	rjmp	.-848    	; 0x3962 <main+0x44>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3cb2:	6f 81       	ldd	r22, Y+7	; 0x07
    3cb4:	78 85       	ldd	r23, Y+8	; 0x08
    3cb6:	89 85       	ldd	r24, Y+9	; 0x09
    3cb8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cbe:	dc 01       	movw	r26, r24
    3cc0:	cb 01       	movw	r24, r22
    3cc2:	9e 83       	std	Y+6, r25	; 0x06
    3cc4:	8d 83       	std	Y+5, r24	; 0x05
    3cc6:	8d 81       	ldd	r24, Y+5	; 0x05
    3cc8:	9e 81       	ldd	r25, Y+6	; 0x06
    3cca:	9a 83       	std	Y+2, r25	; 0x02
    3ccc:	89 83       	std	Y+1, r24	; 0x01
    3cce:	89 81       	ldd	r24, Y+1	; 0x01
    3cd0:	9a 81       	ldd	r25, Y+2	; 0x02
    3cd2:	01 97       	sbiw	r24, 0x01	; 1
    3cd4:	f1 f7       	brne	.-4      	; 0x3cd2 <main+0x3b4>
    3cd6:	9a 83       	std	Y+2, r25	; 0x02
    3cd8:	89 83       	std	Y+1, r24	; 0x01
    3cda:	43 ce       	rjmp	.-890    	; 0x3962 <main+0x44>

00003cdc <__mulsi3>:
    3cdc:	62 9f       	mul	r22, r18
    3cde:	d0 01       	movw	r26, r0
    3ce0:	73 9f       	mul	r23, r19
    3ce2:	f0 01       	movw	r30, r0
    3ce4:	82 9f       	mul	r24, r18
    3ce6:	e0 0d       	add	r30, r0
    3ce8:	f1 1d       	adc	r31, r1
    3cea:	64 9f       	mul	r22, r20
    3cec:	e0 0d       	add	r30, r0
    3cee:	f1 1d       	adc	r31, r1
    3cf0:	92 9f       	mul	r25, r18
    3cf2:	f0 0d       	add	r31, r0
    3cf4:	83 9f       	mul	r24, r19
    3cf6:	f0 0d       	add	r31, r0
    3cf8:	74 9f       	mul	r23, r20
    3cfa:	f0 0d       	add	r31, r0
    3cfc:	65 9f       	mul	r22, r21
    3cfe:	f0 0d       	add	r31, r0
    3d00:	99 27       	eor	r25, r25
    3d02:	72 9f       	mul	r23, r18
    3d04:	b0 0d       	add	r27, r0
    3d06:	e1 1d       	adc	r30, r1
    3d08:	f9 1f       	adc	r31, r25
    3d0a:	63 9f       	mul	r22, r19
    3d0c:	b0 0d       	add	r27, r0
    3d0e:	e1 1d       	adc	r30, r1
    3d10:	f9 1f       	adc	r31, r25
    3d12:	bd 01       	movw	r22, r26
    3d14:	cf 01       	movw	r24, r30
    3d16:	11 24       	eor	r1, r1
    3d18:	08 95       	ret

00003d1a <__udivmodhi4>:
    3d1a:	aa 1b       	sub	r26, r26
    3d1c:	bb 1b       	sub	r27, r27
    3d1e:	51 e1       	ldi	r21, 0x11	; 17
    3d20:	07 c0       	rjmp	.+14     	; 0x3d30 <__udivmodhi4_ep>

00003d22 <__udivmodhi4_loop>:
    3d22:	aa 1f       	adc	r26, r26
    3d24:	bb 1f       	adc	r27, r27
    3d26:	a6 17       	cp	r26, r22
    3d28:	b7 07       	cpc	r27, r23
    3d2a:	10 f0       	brcs	.+4      	; 0x3d30 <__udivmodhi4_ep>
    3d2c:	a6 1b       	sub	r26, r22
    3d2e:	b7 0b       	sbc	r27, r23

00003d30 <__udivmodhi4_ep>:
    3d30:	88 1f       	adc	r24, r24
    3d32:	99 1f       	adc	r25, r25
    3d34:	5a 95       	dec	r21
    3d36:	a9 f7       	brne	.-22     	; 0x3d22 <__udivmodhi4_loop>
    3d38:	80 95       	com	r24
    3d3a:	90 95       	com	r25
    3d3c:	bc 01       	movw	r22, r24
    3d3e:	cd 01       	movw	r24, r26
    3d40:	08 95       	ret

00003d42 <__udivmodsi4>:
    3d42:	a1 e2       	ldi	r26, 0x21	; 33
    3d44:	1a 2e       	mov	r1, r26
    3d46:	aa 1b       	sub	r26, r26
    3d48:	bb 1b       	sub	r27, r27
    3d4a:	fd 01       	movw	r30, r26
    3d4c:	0d c0       	rjmp	.+26     	; 0x3d68 <__udivmodsi4_ep>

00003d4e <__udivmodsi4_loop>:
    3d4e:	aa 1f       	adc	r26, r26
    3d50:	bb 1f       	adc	r27, r27
    3d52:	ee 1f       	adc	r30, r30
    3d54:	ff 1f       	adc	r31, r31
    3d56:	a2 17       	cp	r26, r18
    3d58:	b3 07       	cpc	r27, r19
    3d5a:	e4 07       	cpc	r30, r20
    3d5c:	f5 07       	cpc	r31, r21
    3d5e:	20 f0       	brcs	.+8      	; 0x3d68 <__udivmodsi4_ep>
    3d60:	a2 1b       	sub	r26, r18
    3d62:	b3 0b       	sbc	r27, r19
    3d64:	e4 0b       	sbc	r30, r20
    3d66:	f5 0b       	sbc	r31, r21

00003d68 <__udivmodsi4_ep>:
    3d68:	66 1f       	adc	r22, r22
    3d6a:	77 1f       	adc	r23, r23
    3d6c:	88 1f       	adc	r24, r24
    3d6e:	99 1f       	adc	r25, r25
    3d70:	1a 94       	dec	r1
    3d72:	69 f7       	brne	.-38     	; 0x3d4e <__udivmodsi4_loop>
    3d74:	60 95       	com	r22
    3d76:	70 95       	com	r23
    3d78:	80 95       	com	r24
    3d7a:	90 95       	com	r25
    3d7c:	9b 01       	movw	r18, r22
    3d7e:	ac 01       	movw	r20, r24
    3d80:	bd 01       	movw	r22, r26
    3d82:	cf 01       	movw	r24, r30
    3d84:	08 95       	ret

00003d86 <__divmodsi4>:
    3d86:	97 fb       	bst	r25, 7
    3d88:	09 2e       	mov	r0, r25
    3d8a:	05 26       	eor	r0, r21
    3d8c:	0e d0       	rcall	.+28     	; 0x3daa <__divmodsi4_neg1>
    3d8e:	57 fd       	sbrc	r21, 7
    3d90:	04 d0       	rcall	.+8      	; 0x3d9a <__divmodsi4_neg2>
    3d92:	d7 df       	rcall	.-82     	; 0x3d42 <__udivmodsi4>
    3d94:	0a d0       	rcall	.+20     	; 0x3daa <__divmodsi4_neg1>
    3d96:	00 1c       	adc	r0, r0
    3d98:	38 f4       	brcc	.+14     	; 0x3da8 <__divmodsi4_exit>

00003d9a <__divmodsi4_neg2>:
    3d9a:	50 95       	com	r21
    3d9c:	40 95       	com	r20
    3d9e:	30 95       	com	r19
    3da0:	21 95       	neg	r18
    3da2:	3f 4f       	sbci	r19, 0xFF	; 255
    3da4:	4f 4f       	sbci	r20, 0xFF	; 255
    3da6:	5f 4f       	sbci	r21, 0xFF	; 255

00003da8 <__divmodsi4_exit>:
    3da8:	08 95       	ret

00003daa <__divmodsi4_neg1>:
    3daa:	f6 f7       	brtc	.-4      	; 0x3da8 <__divmodsi4_exit>
    3dac:	90 95       	com	r25
    3dae:	80 95       	com	r24
    3db0:	70 95       	com	r23
    3db2:	61 95       	neg	r22
    3db4:	7f 4f       	sbci	r23, 0xFF	; 255
    3db6:	8f 4f       	sbci	r24, 0xFF	; 255
    3db8:	9f 4f       	sbci	r25, 0xFF	; 255
    3dba:	08 95       	ret

00003dbc <__prologue_saves__>:
    3dbc:	2f 92       	push	r2
    3dbe:	3f 92       	push	r3
    3dc0:	4f 92       	push	r4
    3dc2:	5f 92       	push	r5
    3dc4:	6f 92       	push	r6
    3dc6:	7f 92       	push	r7
    3dc8:	8f 92       	push	r8
    3dca:	9f 92       	push	r9
    3dcc:	af 92       	push	r10
    3dce:	bf 92       	push	r11
    3dd0:	cf 92       	push	r12
    3dd2:	df 92       	push	r13
    3dd4:	ef 92       	push	r14
    3dd6:	ff 92       	push	r15
    3dd8:	0f 93       	push	r16
    3dda:	1f 93       	push	r17
    3ddc:	cf 93       	push	r28
    3dde:	df 93       	push	r29
    3de0:	cd b7       	in	r28, 0x3d	; 61
    3de2:	de b7       	in	r29, 0x3e	; 62
    3de4:	ca 1b       	sub	r28, r26
    3de6:	db 0b       	sbc	r29, r27
    3de8:	0f b6       	in	r0, 0x3f	; 63
    3dea:	f8 94       	cli
    3dec:	de bf       	out	0x3e, r29	; 62
    3dee:	0f be       	out	0x3f, r0	; 63
    3df0:	cd bf       	out	0x3d, r28	; 61
    3df2:	09 94       	ijmp

00003df4 <__epilogue_restores__>:
    3df4:	2a 88       	ldd	r2, Y+18	; 0x12
    3df6:	39 88       	ldd	r3, Y+17	; 0x11
    3df8:	48 88       	ldd	r4, Y+16	; 0x10
    3dfa:	5f 84       	ldd	r5, Y+15	; 0x0f
    3dfc:	6e 84       	ldd	r6, Y+14	; 0x0e
    3dfe:	7d 84       	ldd	r7, Y+13	; 0x0d
    3e00:	8c 84       	ldd	r8, Y+12	; 0x0c
    3e02:	9b 84       	ldd	r9, Y+11	; 0x0b
    3e04:	aa 84       	ldd	r10, Y+10	; 0x0a
    3e06:	b9 84       	ldd	r11, Y+9	; 0x09
    3e08:	c8 84       	ldd	r12, Y+8	; 0x08
    3e0a:	df 80       	ldd	r13, Y+7	; 0x07
    3e0c:	ee 80       	ldd	r14, Y+6	; 0x06
    3e0e:	fd 80       	ldd	r15, Y+5	; 0x05
    3e10:	0c 81       	ldd	r16, Y+4	; 0x04
    3e12:	1b 81       	ldd	r17, Y+3	; 0x03
    3e14:	aa 81       	ldd	r26, Y+2	; 0x02
    3e16:	b9 81       	ldd	r27, Y+1	; 0x01
    3e18:	ce 0f       	add	r28, r30
    3e1a:	d1 1d       	adc	r29, r1
    3e1c:	0f b6       	in	r0, 0x3f	; 63
    3e1e:	f8 94       	cli
    3e20:	de bf       	out	0x3e, r29	; 62
    3e22:	0f be       	out	0x3f, r0	; 63
    3e24:	cd bf       	out	0x3d, r28	; 61
    3e26:	ed 01       	movw	r28, r26
    3e28:	08 95       	ret

00003e2a <_exit>:
    3e2a:	f8 94       	cli

00003e2c <__stop_program>:
    3e2c:	ff cf       	rjmp	.-2      	; 0x3e2c <__stop_program>
