# [repr (C)] # [doc = "Register block"] pub struct RegisterBlock { cr : Cr , es : Es , _reserved2 : [u8 ; 0x04] , erq : Erq , _reserved3 : [u8 ; 0x04] , eei : Eei , ceei : Ceei , seei : Seei , cerq : Cerq , serq : Serq , cdne : Cdne , ssrt : Ssrt , cerr : Cerr , cint : Cint , _reserved12 : [u8 ; 0x04] , int : Int , _reserved13 : [u8 ; 0x04] , err : Err , _reserved14 : [u8 ; 0x04] , hrs : Hrs , _reserved15 : [u8 ; 0xc8] , dchpri : [Dchpri ; 16] , _reserved16 : [u8 ; 0x0ef0] , tcd : [Tcd ; 16] , } impl RegisterBlock { # [doc = "0x00 - Control Register"] # [inline (always)] pub const fn cr (& self) -> & Cr { & self . cr } # [doc = "0x04 - Error Status Register"] # [inline (always)] pub const fn es (& self) -> & Es { & self . es } # [doc = "0x0c - Enable Request Register"] # [inline (always)] pub const fn erq (& self) -> & Erq { & self . erq } # [doc = "0x14 - Enable Error Interrupt Register"] # [inline (always)] pub const fn eei (& self) -> & Eei { & self . eei } # [doc = "0x18 - Clear Enable Error Interrupt Register"] # [inline (always)] pub const fn ceei (& self) -> & Ceei { & self . ceei } # [doc = "0x19 - Set Enable Error Interrupt Register"] # [inline (always)] pub const fn seei (& self) -> & Seei { & self . seei } # [doc = "0x1a - Clear Enable Request Register"] # [inline (always)] pub const fn cerq (& self) -> & Cerq { & self . cerq } # [doc = "0x1b - Set Enable Request Register"] # [inline (always)] pub const fn serq (& self) -> & Serq { & self . serq } # [doc = "0x1c - Clear DONE Status Bit Register"] # [inline (always)] pub const fn cdne (& self) -> & Cdne { & self . cdne } # [doc = "0x1d - Set START Bit Register"] # [inline (always)] pub const fn ssrt (& self) -> & Ssrt { & self . ssrt } # [doc = "0x1e - Clear Error Register"] # [inline (always)] pub const fn cerr (& self) -> & Cerr { & self . cerr } # [doc = "0x1f - Clear Interrupt Request Register"] # [inline (always)] pub const fn cint (& self) -> & Cint { & self . cint } # [doc = "0x24 - Interrupt Request Register"] # [inline (always)] pub const fn int (& self) -> & Int { & self . int } # [doc = "0x2c - Error Register"] # [inline (always)] pub const fn err (& self) -> & Err { & self . err } # [doc = "0x34 - Hardware Request Status Register"] # [inline (always)] pub const fn hrs (& self) -> & Hrs { & self . hrs } # [doc = "0x100..0x110 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri (& self , n : usize) -> & Dchpri { & self . dchpri [n] } # [doc = "Iterator for array of:"] # [doc = "0x100..0x110 - Channel n Priority Register"] # [inline (always)] pub fn dchpri_iter (& self) -> impl Iterator < Item = & Dchpri > { self . dchpri . iter () } # [doc = "0x100 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri3 (& self) -> & Dchpri { self . dchpri (0) } # [doc = "0x101 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri2 (& self) -> & Dchpri { self . dchpri (1) } # [doc = "0x102 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri1 (& self) -> & Dchpri { self . dchpri (2) } # [doc = "0x103 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri0 (& self) -> & Dchpri { self . dchpri (3) } # [doc = "0x104 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri7 (& self) -> & Dchpri { self . dchpri (4) } # [doc = "0x105 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri6 (& self) -> & Dchpri { self . dchpri (5) } # [doc = "0x106 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri5 (& self) -> & Dchpri { self . dchpri (6) } # [doc = "0x107 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri4 (& self) -> & Dchpri { self . dchpri (7) } # [doc = "0x108 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri11 (& self) -> & Dchpri { self . dchpri (8) } # [doc = "0x109 - Channel n Priority Register"] # [inline (always)] pub const fn dchpri10 (& self) -> & Dchpri { self . dchpri (9) } # [doc = "0x10a - Channel n Priority Register"] # [inline (always)] pub const fn dchpri9 (& self) -> & Dchpri { self . dchpri (10) } # [doc = "0x10b - Channel n Priority Register"] # [inline (always)] pub const fn dchpri8 (& self) -> & Dchpri { self . dchpri (11) } # [doc = "0x10c - Channel n Priority Register"] # [inline (always)] pub const fn dchpri15 (& self) -> & Dchpri { self . dchpri (12) } # [doc = "0x10d - Channel n Priority Register"] # [inline (always)] pub const fn dchpri14 (& self) -> & Dchpri { self . dchpri (13) } # [doc = "0x10e - Channel n Priority Register"] # [inline (always)] pub const fn dchpri13 (& self) -> & Dchpri { self . dchpri (14) } # [doc = "0x10f - Channel n Priority Register"] # [inline (always)] pub const fn dchpri12 (& self) -> & Dchpri { self . dchpri (15) } # [doc = "0x1000..0x1200 - Transfer Control Descriptor"] # [inline (always)] pub const fn tcd (& self , n : usize) -> & Tcd { & self . tcd [n] } # [doc = "Iterator for array of:"] # [doc = "0x1000..0x1200 - Transfer Control Descriptor"] # [inline (always)] pub fn tcd_iter (& self) -> impl Iterator < Item = & Tcd > { self . tcd . iter () } } # [doc = "CR (rw) register accessor: Control Register\n\nYou can [`read`](crate::Reg::read) this register and get [`cr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@cr`]
module"] # [doc (alias = "CR")] pub type Cr = crate :: Reg < cr :: CrSpec > ; # [doc = "Control Register"] pub mod cr ; # [doc = "ES (r) register accessor: Error Status Register\n\nYou can [`read`](crate::Reg::read) this register and get [`es::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@es`]
module"] # [doc (alias = "ES")] pub type Es = crate :: Reg < es :: EsSpec > ; # [doc = "Error Status Register"] pub mod es ; # [doc = "ERQ (rw) register accessor: Enable Request Register\n\nYou can [`read`](crate::Reg::read) this register and get [`erq::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`erq::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@erq`]
module"] # [doc (alias = "ERQ")] pub type Erq = crate :: Reg < erq :: ErqSpec > ; # [doc = "Enable Request Register"] pub mod erq ; # [doc = "EEI (rw) register accessor: Enable Error Interrupt Register\n\nYou can [`read`](crate::Reg::read) this register and get [`eei::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`eei::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@eei`]
module"] # [doc (alias = "EEI")] pub type Eei = crate :: Reg < eei :: EeiSpec > ; # [doc = "Enable Error Interrupt Register"] pub mod eei ; # [doc = "CEEI (w) register accessor: Clear Enable Error Interrupt Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ceei::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@ceei`]
module"] # [doc (alias = "CEEI")] pub type Ceei = crate :: Reg < ceei :: CeeiSpec > ; # [doc = "Clear Enable Error Interrupt Register"] pub mod ceei ; # [doc = "SEEI (w) register accessor: Set Enable Error Interrupt Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`seei::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@seei`]
module"] # [doc (alias = "SEEI")] pub type Seei = crate :: Reg < seei :: SeeiSpec > ; # [doc = "Set Enable Error Interrupt Register"] pub mod seei ; # [doc = "CERQ (w) register accessor: Clear Enable Request Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cerq::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@cerq`]
module"] # [doc (alias = "CERQ")] pub type Cerq = crate :: Reg < cerq :: CerqSpec > ; # [doc = "Clear Enable Request Register"] pub mod cerq ; # [doc = "SERQ (w) register accessor: Set Enable Request Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`serq::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@serq`]
module"] # [doc (alias = "SERQ")] pub type Serq = crate :: Reg < serq :: SerqSpec > ; # [doc = "Set Enable Request Register"] pub mod serq ; # [doc = "CDNE (w) register accessor: Clear DONE Status Bit Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cdne::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@cdne`]
module"] # [doc (alias = "CDNE")] pub type Cdne = crate :: Reg < cdne :: CdneSpec > ; # [doc = "Clear DONE Status Bit Register"] pub mod cdne ; # [doc = "SSRT (w) register accessor: Set START Bit Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ssrt::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@ssrt`]
module"] # [doc (alias = "SSRT")] pub type Ssrt = crate :: Reg < ssrt :: SsrtSpec > ; # [doc = "Set START Bit Register"] pub mod ssrt ; # [doc = "CERR (w) register accessor: Clear Error Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cerr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@cerr`]
module"] # [doc (alias = "CERR")] pub type Cerr = crate :: Reg < cerr :: CerrSpec > ; # [doc = "Clear Error Register"] pub mod cerr ; # [doc = "CINT (w) register accessor: Clear Interrupt Request Register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cint::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@cint`]
module"] # [doc (alias = "CINT")] pub type Cint = crate :: Reg < cint :: CintSpec > ; # [doc = "Clear Interrupt Request Register"] pub mod cint ; # [doc = "INT (rw) register accessor: Interrupt Request Register\n\nYou can [`read`](crate::Reg::read) this register and get [`int::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`int::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@int`]
module"] # [doc (alias = "INT")] pub type Int = crate :: Reg < int :: IntSpec > ; # [doc = "Interrupt Request Register"] pub mod int ; # [doc = "ERR (rw) register accessor: Error Register\n\nYou can [`read`](crate::Reg::read) this register and get [`err::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`err::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@err`]
module"] # [doc (alias = "ERR")] pub type Err = crate :: Reg < err :: ErrSpec > ; # [doc = "Error Register"] pub mod err ; # [doc = "HRS (rw) register accessor: Hardware Request Status Register\n\nYou can [`read`](crate::Reg::read) this register and get [`hrs::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`hrs::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@hrs`]
module"] # [doc (alias = "HRS")] pub type Hrs = crate :: Reg < hrs :: HrsSpec > ; # [doc = "Hardware Request Status Register"] pub mod hrs ; # [doc = "DCHPRI (rw) register accessor: Channel n Priority Register\n\nYou can [`read`](crate::Reg::read) this register and get [`dchpri::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dchpri::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dchpri`]
module"] # [doc (alias = "DCHPRI")] pub type Dchpri = crate :: Reg < dchpri :: DchpriSpec > ; # [doc = "Channel n Priority Register"] pub mod dchpri ; # [doc = "Transfer Control Descriptor"] pub use self :: tcd :: Tcd ; # [doc = r"Cluster"] # [doc = "Transfer Control Descriptor"] pub mod tcd ;