<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH] arm11: add etmr/etmw registers to access ETM via
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%5D%20arm11%3A%20add%20etmr/etmw%20registers%20to%20access%20ETM%20via&In-Reply-To=%3Cmailman.76.1331735930.7537.openocd-development%40lists.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="011835.html">
   <LINK REL="Next"  HREF="011719.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH] arm11: add etmr/etmw registers to access ETM via</H1>
    <B>Michael Bruck</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%5D%20arm11%3A%20add%20etmr/etmw%20registers%20to%20access%20ETM%20via&In-Reply-To=%3Cmailman.76.1331735930.7537.openocd-development%40lists.berlios.de%3E"
       TITLE="[PATCH] arm11: add etmr/etmw registers to access ETM via">mbruck at digenius.de
       </A><BR>
    <I>Tue Oct 27 22:41:00 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="011835.html">[Openocd-development] USB bulk write failures when using	FT2232H dongle
</A></li>
        <LI>Next message: <A HREF="011719.html">[Openocd-development] Flyswatter with BeagleBoard problems
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12152">[ date ]</a>
              <a href="thread.html#12152">[ thread ]</a>
              <a href="subject.html#12152">[ subject ]</a>
              <a href="author.html#12152">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>DBGTAP scan chain
MIME-Version: 1.0
Content-Type: text/plain; charset=3Dutf-8
Content-Transfer-Encoding: 8bit

First cut of these commands. =C3=98yvind tinkered a bit with
the number parsing to bring it up to speed + rebased it.
Ready for testing.

Signed-off-by: =C3=98yvind Harboe &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">oyvind.harboe at zylin.com</A>&gt;
---
 src/target/arm11.c        |   61 ++++++++++++++++++++++++++++++++++++
 src/target/arm11.h        |    5 +++
 src/target/arm11_dbgtap.c |   76 +++++++++++++++++++++++++++++++++++++++++=
++++
 3 files changed, 142 insertions(+), 0 deletions(-)

diff --git a/src/target/arm11.c b/src/target/arm11.c
index 9d885de..fe39d6e 100644
--- a/src/target/arm11.c
+++ b/src/target/arm11.c
@@ -2143,6 +2143,59 @@ static int arm11_mcr(target_t *target, int cpnum,
 	return arm11_mrc_inner(target, cpnum, op1, op2, CRn, CRm, &amp;value, false);
 }

+static int arm11_handle_etm_read_write(struct command_context_s
*cmd_ctx, char *cmd, char **args, int argc, bool read)
+{
+	if (argc !=3D (read ? 2 : 3))
+	{
+		LOG_ERROR(&quot;Invalid number of arguments.&quot;);
+		return ERROR_COMMAND_SYNTAX_ERROR;
+	}
+
+	arm11_common_t * arm11 =3D arm11_find_target(args[0]);
+
+	if (!arm11)
+	{
+		LOG_ERROR(&quot;Parameter 1 is not the target name of an ARM11 device.&quot;);
+		return ERROR_COMMAND_SYNTAX_ERROR;
+	}
+
+	uint32_t address;
+	COMMAND_PARSE_NUMBER(u32, args[1], address);
+
+	if (!read)
+	{
+		uint32_t value;
+		COMMAND_PARSE_NUMBER(u32, args[2], value);
+
+		LOG_INFO(&quot;ETM write register 0x%02&quot; PRIx32 &quot; (%&quot; PRId32 &quot;) =3D 0x%08&quot;
PRIx32 &quot; (%&quot; PRId32 &quot;)&quot;,
+		  address, address, value, value);
+
+		CHECK_RETVAL(arm11_write_etm(arm11, address, value));
+	}
+	else
+	{
+		uint32_t value;
+
+		CHECK_RETVAL(arm11_read_etm(arm11, address, &amp;value));
+
+	    LOG_INFO(&quot;ETM read register 0x%02&quot; PRIx32 &quot; (%&quot; PRId32 &quot;) =3D
0x%08&quot; PRIx32 &quot; (%&quot; PRId32 &quot;)&quot;,
+		  address, address, value, value);
+	}
+
+	return ERROR_OK;
+}
+
+int arm11_handle_etmr(struct command_context_s *cmd_ctx, char *cmd,
char **args, int argc)
+{
+	return arm11_handle_etm_read_write(cmd_ctx, cmd, args, argc, true);
+}
+
+int arm11_handle_etmw(struct command_context_s *cmd_ctx, char *cmd,
char **args, int argc)
+{
+	return arm11_handle_etm_read_write(cmd_ctx, cmd, args, argc, false);
+}
+
+
 #define ARM11_HANDLER(x)	.x =3D arm11_##x

 target_type_t arm11_target =3D {
@@ -2196,6 +2249,14 @@ int arm11_register_commands(struct
command_context_s *cmd_ctx)
 	top_cmd =3D register_command(cmd_ctx, NULL, &quot;arm11&quot;,
 			NULL, COMMAND_ANY, NULL);

+	register_command(cmd_ctx, top_cmd, &quot;etmr&quot;,
+			arm11_handle_etmr, COMMAND_ANY,
+			&quot;Read Embedded Trace Macrocell (ETM) register. etmr &lt;jtag_target&gt;
&lt;ETM register address&gt;&quot;);
+
+	register_command(cmd_ctx, top_cmd, &quot;etmw&quot;,
+			arm11_handle_etmw, COMMAND_ANY,
+			&quot;Write Embedded Trace Macrocell (ETM) register. etmr &lt;jtag_target&gt;
&lt;ETM register address&gt; &lt;value&gt;&quot;);
+
 	/* &quot;hardware_step&quot; is only here to check if the default
 	 * simulate + breakpoint implementation is broken.
 	 * TEMPORARY! NOT DOCUMENTED!
diff --git a/src/target/arm11.h b/src/target/arm11.h
index be5e77b..100fc26 100644
--- a/src/target/arm11.h
+++ b/src/target/arm11.h
@@ -184,4 +184,9 @@ typedef struct arm11_reg_state_s

 int arm11_register_commands(struct command_context_s *cmd_ctx);

+int arm11_read_etm(arm11_common_t * arm11, uint8_t address, uint32_t *valu=
e);
+int arm11_write_etm(arm11_common_t * arm11, uint8_t address, uint32_t valu=
e);
+
+
+
 #endif /* ARM11_H */
diff --git a/src/target/arm11_dbgtap.c b/src/target/arm11_dbgtap.c
index 0e1160f..fc7a55c 100644
--- a/src/target/arm11_dbgtap.c
+++ b/src/target/arm11_dbgtap.c
@@ -940,3 +940,79 @@ int arm11_read_memory_word(arm11_common_t *
arm11, uint32_t address, uint32_t *
 }


+/** Write Embedded Trace Macrocell (ETM) via Scan chain 6
+ *
+ * <A HREF="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0318e/Bcfddjeh.html=">http://infocenter.arm.com/help/topic/com.arm.doc.ddi0318e/Bcfddjeh.html=</A>
#Bcfggcbe
+ *
+ * \param arm11		Target state variable.
+ * \param address	7 bit ETM register address
+ * \param value		Value to be written
+ *				=09
+ * \return			Error status
+ *
+ * \remarks			This is a stand-alone function that executes the JTAG
command queue.
+ */
+int arm11_write_etm(arm11_common_t * arm11, uint8_t address, uint32_t valu=
e)
+{
+	CHECK_RETVAL(arm11_add_debug_SCAN_N(arm11, 0x06, ARM11_TAP_DEFAULT));
+
+	/* Uses INTEST for read and write */
+	arm11_add_IR(arm11, ARM11_INTEST, ARM11_TAP_DEFAULT);
+
+	scan_field_t		chain6_fields[3];
+
+	uint8_t				nRW			=3D 1;
+
+	arm11_setup_field(arm11, 32, &amp;value,		NULL,		chain6_fields + 0);
+	arm11_setup_field(arm11,  7, &amp;address,		NULL,		chain6_fields + 1);
+	arm11_setup_field(arm11,  1, &amp;nRW,			NULL,		chain6_fields + 2);
+
+	arm11_add_dr_scan_vc(asizeof(chain6_fields), chain6_fields, TAP_IDLE);
+
+	CHECK_RETVAL(jtag_execute_queue());
+
+	return ERROR_OK;
+}
+
+/** Read Embedded Trace Macrocell (ETM) via Scan chain 6
+ *
+ * <A HREF="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0318e/Bcfddjeh.html=">http://infocenter.arm.com/help/topic/com.arm.doc.ddi0318e/Bcfddjeh.html=</A>
#Bcfggcbe
+ *
+ * \param arm11		Target state variable.
+ * \param address	7 bit ETM register address
+ * \param value		Pointer that receives value that was read
+ *				=09
+ * \return			Error status
+ *
+ * \remarks			This is a stand-alone function that executes the JTAG
command queue.
+ */
+int arm11_read_etm(arm11_common_t * arm11, uint8_t address, uint32_t * val=
ue)
+{
+	CHECK_RETVAL(arm11_add_debug_SCAN_N(arm11, 0x06, ARM11_TAP_DEFAULT));
+
+	/* Uses INTEST for read and write */
+	arm11_add_IR(arm11, ARM11_INTEST, ARM11_TAP_DEFAULT);
+
+	scan_field_t		chain6_fields[3];
+
+	uint8_t				nRW			=3D 0;
+
+	arm11_setup_field(arm11, 32, NULL,			NULL,		chain6_fields + 0);
+	arm11_setup_field(arm11,  7, &amp;address,		NULL,		chain6_fields + 1);
+	arm11_setup_field(arm11,  1, &amp;nRW,			NULL,		chain6_fields + 2);
+
+	arm11_add_dr_scan_vc(asizeof(chain6_fields), chain6_fields, TAP_IDLE);
+
+	/* Data is made available in Capture-DR and shifted out on the next acces=
s */
+
+	arm11_setup_field(arm11, 32, NULL,			value,		chain6_fields + 0);
+	arm11_setup_field(arm11,  7, &amp;address,		NULL,		chain6_fields + 1);
+	arm11_setup_field(arm11,  1, &amp;nRW,			NULL,		chain6_fields + 2);
+
+	arm11_add_dr_scan_vc(asizeof(chain6_fields), chain6_fields, TAP_IDLE);
+
+	CHECK_RETVAL(jtag_execute_queue());
+
+	return ERROR_OK;
+}
+
--=20
1.6.3.3

--=20
=C3=98yvind Harboe
<A HREF="http://www.zylin.com/zy1000.html">http://www.zylin.com/zy1000.html</A>
ARM7 ARM9 ARM11 XScale Cortex
JTAG debugger and flash programmer

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="011835.html">[Openocd-development] USB bulk write failures when using	FT2232H dongle
</A></li>
	<LI>Next message: <A HREF="011719.html">[Openocd-development] Flyswatter with BeagleBoard problems
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12152">[ date ]</a>
              <a href="thread.html#12152">[ thread ]</a>
              <a href="subject.html#12152">[ subject ]</a>
              <a href="author.html#12152">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
