{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592173882955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592173882972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 14 15:31:22 2020 " "Processing started: Sun Jun 14 15:31:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592173882972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173882972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SNES_to_VGA -c SNES_to_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off SNES_to_VGA -c SNES_to_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173882972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592173883831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592173883831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_generator " "Found entity 1: vga_generator" {  } { { "RGB_Generator.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592173890886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173890886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timings.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_timings.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/VGA_Timings.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592173890893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173890893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592173890895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173890895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RGB_Decoder.sv(27) " "Verilog HDL information at RGB_Decoder.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592173890902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_decoder " "Found entity 1: rgb_decoder" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592173890902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173890902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "Clock_Divider.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/Clock_Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592173890907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173890907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snes_to_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file snes_to_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_snes " "Found entity 1: fsm_snes" {  } { { "SNES_to_VGA.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/SNES_to_VGA.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592173890915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173890915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1Hz " "Found entity 1: clock_divider_1Hz" {  } { { "clock_divider_1Hz.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/clock_divider_1Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592173890920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173890920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/transformer.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/transformer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transformer " "Found entity 1: transformer" {  } { { "output_files/transformer.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/output_files/transformer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592173890925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173890925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592173891067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_snes fsm_snes:snes_decode " "Elaborating entity \"fsm_snes\" for hierarchy \"fsm_snes:snes_decode\"" {  } { { "top_level.sv" "snes_decode" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/top_level.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592173891150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SNES_to_VGA.sv(68) " "Verilog HDL assignment warning at SNES_to_VGA.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "SNES_to_VGA.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/SNES_to_VGA.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891158 "|top_level|fsm_snes:snes_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:my_clk_div " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:my_clk_div\"" {  } { { "top_level.sv" "my_clk_div" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/top_level.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592173891159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Clock_Divider.sv(16) " "Verilog HDL assignment warning at Clock_Divider.sv(16): truncated value with size 32 to match size of target (2)" {  } { { "Clock_Divider.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/Clock_Divider.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891166 "|top_level|clockdivider:my_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:my_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:my_VGA\"" {  } { { "top_level.sv" "my_VGA" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/top_level.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592173891167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Timings.sv(26) " "Verilog HDL assignment warning at VGA_Timings.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/VGA_Timings.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891211 "|top_level|VGA:my_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_Timings.sv(27) " "Verilog HDL assignment warning at VGA_Timings.sv(27): truncated value with size 32 to match size of target (9)" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/VGA_Timings.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891211 "|top_level|VGA:my_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Timings.sv(44) " "Verilog HDL assignment warning at VGA_Timings.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/VGA_Timings.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891211 "|top_level|VGA:my_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Timings.sv(47) " "Verilog HDL assignment warning at VGA_Timings.sv(47): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/VGA_Timings.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891211 "|top_level|VGA:my_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_decoder rgb_decoder:my_decoder " "Elaborating entity \"rgb_decoder\" for hierarchy \"rgb_decoder:my_decoder\"" {  } { { "top_level.sv" "my_decoder" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/top_level.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592173891211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 RGB_Decoder.sv(43) " "Verilog HDL assignment warning at RGB_Decoder.sv(43): truncated value with size 32 to match size of target (31)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 RGB_Decoder.sv(44) " "Verilog HDL assignment warning at RGB_Decoder.sv(44): truncated value with size 32 to match size of target (31)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 RGB_Decoder.sv(45) " "Verilog HDL assignment warning at RGB_Decoder.sv(45): truncated value with size 32 to match size of target (31)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RGB_Decoder.sv(49) " "Verilog HDL assignment warning at RGB_Decoder.sv(49): truncated value with size 32 to match size of target (9)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 RGB_Decoder.sv(51) " "Verilog HDL assignment warning at RGB_Decoder.sv(51): truncated value with size 32 to match size of target (9)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Decoder.sv(53) " "Verilog HDL assignment warning at RGB_Decoder.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Decoder.sv(55) " "Verilog HDL assignment warning at RGB_Decoder.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_Decoder.sv(61) " "Verilog HDL assignment warning at RGB_Decoder.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_Decoder.sv(63) " "Verilog HDL assignment warning at RGB_Decoder.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_Decoder.sv(65) " "Verilog HDL assignment warning at RGB_Decoder.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891221 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_Decoder.sv(67) " "Verilog HDL assignment warning at RGB_Decoder.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891222 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_Decoder.sv(69) " "Verilog HDL assignment warning at RGB_Decoder.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891222 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGB_Decoder.sv(71) " "Verilog HDL assignment warning at RGB_Decoder.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891222 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_Decoder.sv(73) " "Verilog HDL assignment warning at RGB_Decoder.sv(73): truncated value with size 32 to match size of target (8)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891222 "|top_level|rgb_decoder:my_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_Decoder.sv(75) " "Verilog HDL assignment warning at RGB_Decoder.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891222 "|top_level|rgb_decoder:my_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1Hz rgb_decoder:my_decoder\|clock_divider_1Hz:clk_div_1 " "Elaborating entity \"clock_divider_1Hz\" for hierarchy \"rgb_decoder:my_decoder\|clock_divider_1Hz:clk_div_1\"" {  } { { "RGB_Decoder.sv" "clk_div_1" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592173891222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider_1Hz.sv(16) " "Verilog HDL assignment warning at clock_divider_1Hz.sv(16): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider_1Hz.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/clock_divider_1Hz.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592173891231 "|top_level|rgb_decoder:my_decoder|clock_divider_1Hz:clk_div_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_generator vga_generator:my_generator " "Elaborating entity \"vga_generator\" for hierarchy \"vga_generator:my_generator\"" {  } { { "top_level.sv" "my_generator" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/top_level.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592173891232 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592173892559 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Decoder.sv" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592173892607 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592173892607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592173892843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/output_files/SNES_to_VGA.map.smsg " "Generated suppressed messages file C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/output_files/SNES_to_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173893847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592173894324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592173894324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "596 " "Implemented 596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592173895405 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592173895405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "576 " "Implemented 576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592173895405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592173895405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592173895446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 14 15:31:35 2020 " "Processing ended: Sun Jun 14 15:31:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592173895446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592173895446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592173895446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592173895446 ""}
