#define INST_RETIRED_ANY 0x0100
#define CPU_CLK_UNHALTED_THREAD 0x0200
#define CPU_CLK_UNHALTED_REF_TSC 0x0300
#define LD_BLOCKS_STORE_FORWARD 0x0203
#define LD_BLOCKS_NO_SR 0x0803
#define MISALIGN_MEM_REF_LOADS 0x0105
#define MISALIGN_MEM_REF_STORES 0x0205
#define LD_BLOCKS_PARTIAL_ADDRESS_ALIAS 0x0107
#define DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK 0x0108
#define DTLB_LOAD_MISSES_WALK_COMPLETED_4K 0x0208
#define DTLB_LOAD_MISSES_WALK_COMPLETED_2M_4M 0x0408
#define DTLB_LOAD_MISSES_WALK_COMPLETED_1G 0x0808
#define DTLB_LOAD_MISSES_WALK_DURATION 0x1008
#define DTLB_LOAD_MISSES_STLB_HIT_4K 0x2008
#define DTLB_LOAD_MISSES_STLB_HIT_2M 0x4008
#define DTLB_LOAD_MISSES_PDE_CACHE_MISS 0x8008
#define INT_MISC_RECOVERY_CYCLES 0x030D
#define UOPS_ISSUED_ANY 0x010E
#define UOPS_ISSUED_FLAGS_MERGE 0x100E
#define UOPS_ISSUED_SLOW_LEA 0x200E
#define UOPS_ISSUED_SINGLE_MUL 0x400E
#define UOPS_ISSUED_STALL_CYCLES 0x010E
#define UOPS_ISSUED_CORE_STALL_CYCLES 0x010E
#define ARITH_DIVIDER_UOPS 0x0214
#define L2_RQSTS_DEMAND_DATA_RD_MISS 0x2124
#define L2_RQSTS_DEMAND_DATA_RD_HIT 0x4124
#define L2_RQSTS_L2_PF_MISS 0x3024
#define L2_RQSTS_L2_PF_HIT 0x5024
#define L2_RQSTS_ALL_DEMAND_DATA_RD 0xE124
#define L2_RQSTS_ALL_RFO 0xE224
#define L2_RQSTS_ALL_CODE_RD 0xE424
#define L2_RQSTS_ALL_PF 0xF824
#define L2_DEMAND_RQSTS_WB_HIT 0x5027
#define LONGEST_LAT_CACHE_MISS 0x412E
#define LONGEST_LAT_CACHE_REFERENCE 0x4F2E
#define CPU_CLK_THREAD_UNHALTED_REF_XCLK 0x013C
#define CPU_CLK_THREAD_UNHALTED_ONE_THREAD_ACTIVE 0x023c
#define L1D_PEND_MISS_PENDING 0x0148
#define L1D_PEND_MISS_REQUEST_FB_FULL 0x0248
#define L1D_PEND_MISS_PENDING_CYCLES 0x0148
#define DTLB_STORE_MISSES_MISS_CAUSES_A_WALK 0x0149
#define DTLB_STORE_MISSES_WALK_COMPLETED_4K 0x0249
#define DTLB_STORE_MISSES_WALK_COMPLETED_2M_4M 0x0449
#define DTLB_STORE_MISSES_WALK_COMPLETED_1G 0x0849
#define DTLB_STORE_MISSES_WALK_DURATION 0x1049
#define DTLB_STORE_MISSES_STLB_HIT_4K 0x2049
#define DTLB_STORE_MISSES_STLB_HIT_2M 0x4049
#define DTLB_STORE_MISSES_PDE_CACHE_MISS 0x8049
#define LOAD_HIT_PRE_SW_PF 0x014c
#define LOAD_HIT_PRE_HW_PF 0x024c
#define EPT_WALK_CYCLES 0x104f
#define L1D_REPLACEMENT 0x0151
#define TX_MEM_ABORT_CONFLICT 0x0154
#define TX_MEM_ABORT_CAPACITY_WRITE 0x0254
#define TX_MEM_ABORT_HLE_STORE_TO_ELIDED_LOCK 0x0454
#define TX_MEM_ABORT_HLE_ELISION_BUFFER_NOT_EMPTY 0x0854
#define TX_MEM_ABORT_HLE_ELISION_BUFFER_MISMATCH 0x1054
#define TX_MEM_ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT 0x2054
#define TX_MEM_HLE_ELISION_BUFFER_FULL 0x4054
#define MOVE_ELIMINATION_INT_ELIMINATED 0x0158
#define MOVE_ELIMINATION_SIMD_ELIMINATED 0x0258
#define MOVE_ELIMINATION_INT_NOT_ELIMINATED 0x0458
#define MOVE_ELIMINATION_SIMD_NOT_ELIMINATED 0x0858
#define CPL_CYCLES_RING0 0x015C
#define CPL_CYCLES_RING123 0x025C
#define CPL_CYCLES_RING0_TRANS 0x015C
#define TX_EXEC_MISC1 0x015d
#define TX_EXEC_MISC2 0x025d
#define TX_EXEC_MISC3 0x045d
#define TX_EXEC_MISC4 0x085d
#define TX_EXEC_MISC5 0x105d
#define RS_EVENTS_EMPTY_CYCLES 0x015E
#define OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD 0x0160
#define OFFCORE_REQUESTS_OUTSTANDING_DEMAND_CODE_RD 0x0260
#define OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO 0x0460
#define OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD 0x0860
#define OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_DATA_RD 0x0160
#define OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DATA_RD 0x0860
#define OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_RFO 0x0460
#define LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION 0x0163
#define LOCK_CYCLES_CACHE_LOCK_DURATION 0x0263
#define IDQ_EMPTY 0x0279
#define IDQ_MITE_UOPS 0x0479
#define IDQ_DSB_UOPS 0x0879
#define IDQ_MS_DSB_UOPS 0x1079
#define IDQ_MS_MITE_UOPS 0x2079
#define IDQ_MS_UOPS 0x3079
#define IDQ_MS_CYCLES 0x3079
#define IDQ_MITE_CYCLES 0x0479
#define IDQ_DSB_CYCLES 0x0879
#define IDQ_MS_DSB_CYCLES 0x1079
#define IDQ_MS_DSB_OCCUR 0x1079
#define IDQ_ALL_DSB_CYCLES_4_UOPS 0x1879
#define IDQ_ALL_DSB_CYCLES_ANY_UOPS 0x1879
#define IDQ_ALL_MITE_CYCLES_4_UOPS 0x2479
#define IDQ_ALL_MITE_CYCLES_ANY_UOPS 0x2479
#define IDQ_MITE_ALL_UOPS 0x3c79
#define ICACHE_HIT 0x0180
#define ICACHE_MISSES 0x0280
#define ICACHE_IFETCH_STALL 0x0480
#define ITLB_MISSES_MISS_CAUSES_A_WALK 0x0185
#define ITLB_MISSES_WALK_COMPLETED_4K 0x0285
#define ITLB_MISSES_WALK_COMPLETED_2M_4M 0x0485
#define ITLB_MISSES_WALK_COMPLETED_1G 0x0885
#define ITLB_MISSES_WALK_DURATION 0x1085
#define ITLB_MISSES_STLB_HIT_4K 0x2085
#define ITLB_MISSES_STLB_HIT_2M 0x4085
#define ILD_STALL_LCP 0x0187
#define ILD_STALL_IQ_FULL 0x0487
#define BR_INST_EXEC_NONTAKEN_CONDITIONAL 0x4188
#define BR_INST_EXEC_TAKEN_CONDITIONAL 0x8188
#define BR_INST_EXEC_TAKEN_DIRECT_JUMP 0x8288
#define BR_INST_EXEC_TAKEN_INDIRECT_JUMP_NON_CALL_RET 0x8488
#define BR_INST_EXEC_TAKEN_INDIRECT_NEAR_RETURN 0x8888
#define BR_INST_EXEC_TAKEN_DIRECT_NEAR_CALL 0x9088
#define BR_INST_EXEC_TAKEN_INDIRECT_NEAR_CALL 0xA088
#define BR_INST_EXEC_ALL_CONDITIONAL 0xC188
#define BR_INST_EXEC_ALL_DIRECT_JMP 0xC288
#define BR_INST_EXEC_ALL_INDIRECT_JUMP_NON_CALL_RET 0xC488
#define BR_INST_EXEC_ALL_INDIRECT_NEAR_RETURN 0xC888
#define BR_INST_EXEC_ALL_DIRECT_NEAR_CALL 0xD088
#define BR_INST_EXEC_ALL_BRANCHES 0xFF88
#define BR_MISP_EXEC_NONTAKEN_CONDITIONAL 0x4189
#define BR_MISP_EXEC_TAKEN_CONDITIONAL 0x8189
#define BR_MISP_EXEC_TAKEN_INDIRECT_JUMP_NON_CALL_RET 0x8489
#define BR_MISP_EXEC_TAKEN_RETURN_NEAR 0x8889
#define BR_MISP_EXEC_ALL_CONDITIONAL 0xC189
#define BR_MISP_EXEC_ALL_INDIRECT_JUMP_NON_CALL_RET 0xC489
#define BR_MISP_EXEC_ALL_BRANCHES 0xFF89
#define IDQ_UOPS_NOT_DELIVERED_CORE 0x019C
#define IDQ_UOPS_NOT_DELIVERED_CYCLES_0_UOPS_DELIV_CORE 0x019C
#define IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_1_UOP_DELIV_CORE 0x019C
#define IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_2_UOP_DELIV_CORE 0x019C
#define IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_3_UOP_DELIV_CORE 0x019C
#define IDQ_UOPS_NOT_DELIVERED_CYCLES_FE_WAS_OK 0x019C
#define UOPS_EXECUTED_PORT_PORT_0 0x01A1
#define UOPS_EXECUTED_PORT_PORT_1 0x02A1
#define UOPS_EXECUTED_PORT_PORT_2 0x04A1
#define UOPS_EXECUTED_PORT_PORT_3 0x08A1
#define UOPS_EXECUTED_PORT_PORT_4 0x10A1
#define UOPS_EXECUTED_PORT_PORT_5 0x20A1
#define UOPS_EXECUTED_PORT_PORT_6 0x40A1
#define UOPS_EXECUTED_PORT_PORT_7 0x80A1
#define RESOURCE_STALLS_ANY 0x01A2
#define RESOURCE_STALLS_RS 0x04A2
#define RESOURCE_STALLS_SB 0x08A2
#define RESOURCE_STALLS_ROB 0x10A2
#define CYCLE_ACTIVITY_CYCLES_L2_PENDING 0x01A3
#define CYCLE_ACTIVITY_CYCLES_L1D_PENDING 0x08A3
#define CYCLE_ACTIVITY_CYCLES_LDM_PENDING 0x02A3
#define CYCLE_ACTIVITY_CYCLES_NO_EXECUTE 0x04A3
#define CYCLE_ACTIVITY_STALLS_L2_PENDING 0x05A3
#define CYCLE_ACTIVITY_STALLS_LDM_PENDING 0x06A3
#define CYCLE_ACTIVITY_STALLS_L1D_PENDING 0x0CA3
#define LSD_UOPS 0x01a8
#define DSB2MITE_SWITCHES_PENALTY_CYCLES 0x02AB
#define ITLB_ITLB_FLUSH 0x01ae
#define OFFCORE_REQUESTS_DEMAND_DATA_RD 0x01B0
#define OFFCORE_REQUESTS_DEMAND_CODE_RD 0x02B0
#define OFFCORE_REQUESTS_DEMAND_RFO 0x04B0
#define OFFCORE_REQUESTS_ALL_DATA_RD 0x08B0
#define UOPS_EXECUTED_CORE 0x02B1
#define UOPS_EXECUTED_STALL_CYCLES 0x01B1
#define OFFCORE_REQUESTS_BUFFER_SQ_FULL 0x01b2
#define PAGE_WALKER_LOADS_DTLB_L1 0x11BC
#define PAGE_WALKER_LOADS_ITLB_L1 0x21BC
#define PAGE_WALKER_LOADS_EPT_DTLB_L1 0x41BC
#define PAGE_WALKER_LOADS_EPT_ITLB_L1 0x81BC
#define PAGE_WALKER_LOADS_DTLB_L2 0x12BC
#define PAGE_WALKER_LOADS_ITLB_L2 0x22BC
#define PAGE_WALKER_LOADS_EPT_DTLB_L2 0x42BC
#define PAGE_WALKER_LOADS_EPT_ITLB_L2 0x82BC
#define PAGE_WALKER_LOADS_DTLB_L3 0x14BC
#define PAGE_WALKER_LOADS_ITLB_L3 0x24BC
#define PAGE_WALKER_LOADS_EPT_DTLB_L3 0x44BC
#define PAGE_WALKER_LOADS_EPT_ITLB_L3 0x84BC
#define PAGE_WALKER_LOADS_DTLB_MEMORY 0x18BC
#define PAGE_WALKER_LOADS_ITLB_MEMORY 0x28BC
#define PAGE_WALKER_LOADS_EPT_DTLB_MEMORY 0x48BC
#define PAGE_WALKER_LOADS_EPT_ITLB_MEMORY 0x88BC
#define TLB_FLUSH_DTLB_THREAD 0x01BD
#define TLB_FLUSH_STLB_ANY 0x20BD
#define INST_RETIRED_ANY_P 0x00C0
#define INST_RETIRED_X87 0x02C0
#define INST_RETIRED_PREC_DIST 0x01C0
#define OTHER_ASSISTS_AVX_TO_SSE 0x08C1
#define OTHER_ASSISTS_SSE_TO_AVX 0x10C1
#define OTHER_ASSISTS_ANY_WB_ASSIST 0x40C1
#define UOPS_RETIRED_ALL 0x01C2
#define UOPS_RETIRED_RETIRE_SLOTS 0x02C2
#define UOPS_RETIRED_STALL_CYCLES 0x01C2
#define UOPS_RETIRED_TOTAL_CYCLES 0x01C2
#define UOPS_RETIRED_CORE_STALL_CYCLES 0x01C2
#define MACHINE_CLEARS_CYCLES 0x01C3
#define MACHINE_CLEARS_MEMORY_ORDERING 0x02C3
#define MACHINE_CLEARS_SMC 0x04C3
#define MACHINE_CLEARS_MASKMOV 0x20C3
#define BR_INST_RETIRED_CONDITIONAL 0x01C4
#define BR_INST_RETIRED_NEAR_CALL 0x02C4
#define BR_INST_RETIRED_ALL_BRANCHES 0x00C4
#define BR_INST_RETIRED_NEAR_RETURN 0x08C4
#define BR_INST_RETIRED_NOT_TAKEN 0x10C4
#define BR_INST_RETIRED_NEAR_TAKEN 0x20C4
#define BR_INST_RETIRED_FAR_BRANCH 0x40C4
#define BR_INST_RETIRED_ALL_BRANCHES_PEBS 0x04C4
#define BR_MISP_RETIRED_CONDITIONAL 0x01C5
#define BR_MISP_RETIRED_ALL_BRANCHES 0x00C5
#define BR_MISP_RETIRED_ALL_BRANCHES_PEBS 0x04C5
#define HLE_RETIRED_START 0x01C8
#define HLE_RETIRED_COMMIT 0x02c8
#define HLE_RETIRED_ABORTED 0x04c8
#define HLE_RETIRED_ABORTED_MISC1 0x08c8
#define HLE_RETIRED_ABORTED_MISC2 0x10c8
#define HLE_RETIRED_ABORTED_MISC3 0x20c8
#define HLE_RETIRED_ABORTED_MISC4 0x40c8
#define HLE_RETIRED_ABORTED_MISC5 0x80c8
#define RTM_RETIRED_START 0x01C9
#define RTM_RETIRED_COMMIT 0x02c9
#define RTM_RETIRED_ABORTED 0x04c9
#define RTM_RETIRED_ABORTED_MISC1 0x08c9
#define RTM_RETIRED_ABORTED_MISC2 0x10c9
#define RTM_RETIRED_ABORTED_MISC3 0x20c9
#define RTM_RETIRED_ABORTED_MISC4 0x40c9
#define RTM_RETIRED_ABORTED_MISC5 0x80c9
#define FP_ASSIST_X87_OUTPUT 0x02CA
#define FP_ASSIST_X87_INPUT 0x04CA
#define FP_ASSIST_SIMD_OUTPUT 0x08CA
#define FP_ASSIST_SIMD_INPUT 0x10CA
#define FP_ASSIST_ANY 0x1ECA
#define ROB_MISC_EVENTS_LBR_INSERTS 0x20CC
#define MEM_TRANS_RETIRED_LOAD_LATENCY_GT_4 0x01CD
#define MEM_TRANS_RETIRED_LOAD_LATENCY_GT_8 0x01CD
#define MEM_TRANS_RETIRED_LOAD_LATENCY_GT_16 0x01CD
#define MEM_TRANS_RETIRED_LOAD_LATENCY_GT_32 0x01CD
#define MEM_TRANS_RETIRED_LOAD_LATENCY_GT_64 0x01CD
#define MEM_TRANS_RETIRED_LOAD_LATENCY_GT_128 0x01CD
#define MEM_TRANS_RETIRED_LOAD_LATENCY_GT_256 0x01CD
#define MEM_TRANS_RETIRED_LOAD_LATENCY_GT_512 0x01CD
#define MEM_UOPS_RETIRED_STLB_MISS_LOADS 0x11D0
#define MEM_UOPS_RETIRED_STLB_MISS_STORES 0x12D0
#define MEM_UOPS_RETIRED_LOCK_LOADS 0x21D0
#define MEM_UOPS_RETIRED_SPLIT_LOADS 0x41D0
#define MEM_UOPS_RETIRED_SPLIT_STORES 0x42D0
#define MEM_UOPS_RETIRED_ALL_LOADS 0x81D0
#define MEM_UOPS_RETIRED_ALL_STORES 0x82D0
#define MEM_LOAD_UOPS_RETIRED_L1_HIT 0x01D1
#define MEM_LOAD_UOPS_RETIRED_L2_HIT 0x02D1
#define MEM_LOAD_UOPS_RETIRED_L3_HIT 0x04D1
#define MEM_LOAD_UOPS_RETIRED_L1_MISS 0x08D1
#define MEM_LOAD_UOPS_RETIRED_L2_MISS 0x10D1
#define MEM_LOAD_UOPS_RETIRED_L3_MISS 0x20D1
#define MEM_LOAD_UOPS_RETIRED_HIT_LFB 0x40D1
#define MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_MISS 0x01D2
#define MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_HIT 0x02D2
#define MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_HITM 0x04D2
#define MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_NONE 0x08D2
#define MEM_LOAD_UOPS_L3_MISS_RETIRED_LOCAL_DRAM 0x01D3
#define CPU_CLK_UNHALTED_THREAD_P 0x003C
#define L2_TRANS_DEMAND_DATA_RD 0x01f0
#define L2_TRANS_RFO 0x02f0
#define L2_TRANS_CODE_RD 0x04f0
#define L2_TRANS_ALL_PF 0x08f0
#define L2_TRANS_L1D_WB 0x10f0
#define L2_TRANS_L2_FILL 0x20f0
#define L2_TRANS_L2_WB 0x40f0
#define L2_TRANS_ALL_REQUESTS 0x80f0
#define L2_LINES_IN_I 0x01F1
#define L2_LINES_IN_S 0x02F1
#define L2_LINES_IN_E 0x04F1
#define L2_LINES_IN_ALL 0x07F1
#define L2_LINES_OUT_DEMAND_CLEAN 0x05F2
#define L2_LINES_OUT_DEMAND_DIRTY 0x06F2
#define SQ_MISC_SPLIT_LOCK 0x10f4
#define BR_MISP_EXEC_TAKEN_INDIRECT_NEAR_CALL 0xA089
#define UOPS_EXECUTED_PORT_PORT_0_CORE 0x01A1
#define UOPS_EXECUTED_PORT_PORT_1_CORE 0x02A1
#define UOPS_EXECUTED_PORT_PORT_2_CORE 0x04A1
#define UOPS_EXECUTED_PORT_PORT_3_CORE 0x08A1
#define UOPS_EXECUTED_PORT_PORT_4_CORE 0x10A1
#define UOPS_EXECUTED_PORT_PORT_5_CORE 0x20A1
#define UOPS_EXECUTED_PORT_PORT_6_CORE 0x40A1
#define UOPS_EXECUTED_PORT_PORT_7_CORE 0x80A1
#define BR_MISP_RETIRED_NEAR_TAKEN 0x20C5
#define DTLB_LOAD_MISSES_WALK_COMPLETED 0x0e08
#define DTLB_LOAD_MISSES_STLB_HIT 0x6008
#define L2_RQSTS_RFO_HIT 0x4224
#define L2_RQSTS_RFO_MISS 0x2224
#define L2_RQSTS_CODE_RD_HIT 0x4424
#define L2_RQSTS_CODE_RD_MISS 0x2424
#define L2_RQSTS_ALL_DEMAND_MISS 0x2724
#define L2_RQSTS_ALL_DEMAND_REFERENCES 0xe724
#define L2_RQSTS_MISS 0x3F24
#define L2_RQSTS_REFERENCES 0xFF24
#define DTLB_STORE_MISSES_WALK_COMPLETED 0x0e49
#define DTLB_STORE_MISSES_STLB_HIT 0x6049
#define ITLB_MISSES_WALK_COMPLETED 0x0e85
#define ITLB_MISSES_STLB_HIT 0x6085
#define UOPS_EXECUTED_CYCLES_GE_1_UOP_EXEC 0x01B1
#define UOPS_EXECUTED_CYCLES_GE_2_UOPS_EXEC 0x01B1
#define UOPS_EXECUTED_CYCLES_GE_3_UOPS_EXEC 0x01B1
#define UOPS_EXECUTED_CYCLES_GE_4_UOPS_EXEC 0x01B1
#define BACLEARS_ANY 0x1fe6
#define OFFCORE_RESPONSE 0x01B7
#define MACHINE_CLEARS_COUNT 0x01C3
#define LSD_CYCLES_ACTIVE 0x01A8
#define LSD_CYCLES_4_UOPS 0x01A8
#define RS_EVENTS_EMPTY_END 0x015E
#define IDQ_MS_SWITCHES 0x3079
#define UOPS_DISPATCHED_PORT_PORT_0 0x01A1
#define UOPS_DISPATCHED_PORT_PORT_1 0x02A1
#define UOPS_DISPATCHED_PORT_PORT_2 0x04A1
#define UOPS_DISPATCHED_PORT_PORT_3 0x08A1
#define UOPS_DISPATCHED_PORT_PORT_4 0x10A1
#define UOPS_DISPATCHED_PORT_PORT_5 0x20A1
#define UOPS_DISPATCHED_PORT_PORT_6 0x40A1
#define UOPS_DISPATCHED_PORT_PORT_7 0x80A1
#define CPU_CLK_UNHALTED_THREAD_ANY 0x0200
#define CPU_CLK_UNHALTED_THREAD_P_ANY 0x003C
#define CPU_CLK_THREAD_UNHALTED_REF_XCLK_ANY 0x013C
#define INT_MISC_RECOVERY_CYCLES_ANY 0x030D
#define UOPS_EXECUTED_CORE_CYCLES_GE_1 0x02b1
#define UOPS_EXECUTED_CORE_CYCLES_GE_2 0x02b1
#define UOPS_EXECUTED_CORE_CYCLES_GE_3 0x02b1
#define UOPS_EXECUTED_CORE_CYCLES_GE_4 0x02b1
#define UOPS_EXECUTED_CORE_CYCLES_NONE 0x02b1
#define OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD_GE_6 0x0160
#define L1D_PEND_MISS_PENDING_CYCLES_ANY 0x0148
#define L1D_PEND_MISS_FB_FULL 0x0248
#define AVX_INSTS_ALL 0x07C6
#define ICACHE_IFDATA_STALL 0x0480
#define CPU_CLK_UNHALTED_REF_XCLK 0x013C
#define CPU_CLK_UNHALTED_REF_XCLK_ANY 0x013C
#define CPU_CLK_UNHALTED_ONE_THREAD_ACTIVE 0x023C
#define OFFCORE_RESPONSE_ALL_REQUESTS_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_ALL_REQUESTS_L3_HIT_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_ALL_READS_L3_MISS_LOCAL_DRAM 0x01B7
#define OFFCORE_RESPONSE_ALL_READS_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_ALL_READS_L3_HIT_HITM_OTHER_CORE 0x01B7
#define OFFCORE_RESPONSE_ALL_READS_L3_HIT_HIT_OTHER_CORE_NO_FWD 0x01B7
#define OFFCORE_RESPONSE_ALL_CODE_RD_L3_MISS_LOCAL_DRAM 0x01B7
#define OFFCORE_RESPONSE_ALL_CODE_RD_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_ALL_CODE_RD_L3_HIT_HIT_OTHER_CORE_NO_FWD 0x01B7
#define OFFCORE_RESPONSE_ALL_RFO_L3_MISS_LOCAL_DRAM 0x01B7
#define OFFCORE_RESPONSE_ALL_RFO_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_ALL_RFO_L3_HIT_HITM_OTHER_CORE 0x01B7
#define OFFCORE_RESPONSE_ALL_RFO_L3_HIT_HIT_OTHER_CORE_NO_FWD 0x01B7
#define OFFCORE_RESPONSE_ALL_DATA_RD_L3_MISS_LOCAL_DRAM 0x01B7
#define OFFCORE_RESPONSE_ALL_DATA_RD_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_ALL_DATA_RD_L3_HIT_HITM_OTHER_CORE 0x01B7
#define OFFCORE_RESPONSE_ALL_DATA_RD_L3_HIT_HIT_OTHER_CORE_NO_FWD 0x01B7
#define OFFCORE_RESPONSE_PF_L3_CODE_RD_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L3_CODE_RD_L3_HIT_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L3_RFO_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L3_RFO_L3_HIT_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L3_DATA_RD_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L3_DATA_RD_L3_HIT_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L2_CODE_RD_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L2_CODE_RD_L3_HIT_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L2_RFO_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L2_RFO_L3_HIT_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L2_DATA_RD_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_PF_L2_DATA_RD_L3_HIT_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM 0x01B7
#define OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_HITM_OTHER_CORE 0x01B7
#define OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_HIT_OTHER_CORE_NO_FWD 0x01B7
#define OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM 0x01B7
#define OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_HITM_OTHER_CORE 0x01B7
#define OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_HIT_OTHER_CORE_NO_FWD 0x01B7
#define OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM 0x01B7
#define OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_ANY_RESPONSE 0x01B7
#define OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_HITM_OTHER_CORE 0x01B7
#define OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_HIT_OTHER_CORE_NO_FWD 0x01B7
