Contents 
# SystemVerilog 

# Day 1

- Fundamental Concepts 
	- Fundamental : Procedural Constructs 
	- Types of Signals in Testbenches 
	- Usage of Initial Blocks 
	- Format of Initial Block in Testbench 
	- always block 
	- Understanding of Time Scale 

# Day-2 

- Understanding of SV Datatypes 
	- Datatypes 
	- Understanding of Usage 
	- Array Initialization strategies
	- Loops for repetative Array Operation 
	- Array operations for Copy , Compare 
	- Dynamic Array 
	- Queue
	- Usage of Fixed Size Array 
	- Usage of Queue

# Day-3

- Verification Fundamentals
	- Understanding of Verification Plan 
	- Directed Test and Constraint Random Test
	- Layered Architecture 
	- Individual Components of Testbench 

# Day-04 

- Object Oriented Programming in SV 
	- Fundamentals of Classes 
	- Functions and Tasks in Classes 
	- Pass by Value and Pass by Reference 
	- Arrays in function 
	- User defined constructor 
	- Multiple arguments in constructor 
	- class in class 
	- Copying object ( Custom Method , Shallow Copy and Deep Copy )
	- Inheritance ( Extending the class properties)
	- Polymorphism 
	- Understanding the super keyword 

# DAy-04 

-  Randomization 
	- Understanding Generator 
	- Generating Random Values (rand )
	- rand vs randc 
	- checking randomization (if else, assert)
	- Care while working with multiple stimuli 
	- Adding constrint ( Simple Expression )
	- Working with Ranges 
	- External Funcction and Constraint
	- Pre and Post Randomization Methods 
	- Understanding randc bucket 
	- Things need to consider while working with randc 
	- Weighted Distribution 
	- := Vs :/ 
	- Constraint Operator 
	- Implication Operator 
	- Equivalence Operator 
	- If else operator 
	- Turing ON and OFF constraint 
	- Understanding FIFO DUT
	- Building Transaction Class 

Day-05 

- Interprocess Communication 
	- Interprocess communication Mechanism
	- Events
	- @ Vs Wait 
	- Executing Multiple Process
	- Multiple process with multiple intial blocks 
	- Multiple process with FORK_JOIN
	- Understanding FORK JOIN_NONE
	- Usage of FORK JOIN in Testbench 
	- Understanding Mailbox 
	- Specifying Mailbox with Custom Constructor 
	- Sending Transaction Data with Mailbox 
	- Understanding Parametrized Mailbox 

Day-06 

- Interface
	- Adding Interface to Simple RTL 
	- Blocking operator for interface variables
	- Non-blocking operator for interface variables
	- Why prefer LOGIC over WIRE and REG in Interface
	- Adding Driver Code to Interface 
	- Understanding of MODPORT
	- Adding Generator 
	- Injecting Error 
	- Adding Monitor and Scoreboard
	- Tweaking Monitor and Scoreboard
	- Adding Simple Scoreboard Model 


# Day-05 

- 
