Analysis & Synthesis report for aTOP_ARCTIUM
<<<<<<< HEAD
Wed Apr 25 15:09:49 2018
=======
Thu Apr 19 19:51:07 2018
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state
 11. State Machine - |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state
 12. State Machine - |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg
 13. State Machine - |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state
 14. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|c_st
 15. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st
 16. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st
 17. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st
 18. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st
 19. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st
 20. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st
 21. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|state
 22. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|state
 23. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st
 24. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|state
 25. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st
 26. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|state
 27. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state
 28. State Machine - |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state
 29. State Machine - |aTOP_ARCTIUM|GPS:GPS_Unit|fstate
 30. State Machine - |aTOP_ARCTIUM|GPS:GPS_Unit|state
 31. Registers Protected by Synthesis
<<<<<<< HEAD
 32. User-Specified and Inferred Latches
 33. Registers Removed During Synthesis
 34. Removed Registers Triggering Further Register Optimizations
 35. General Register Statistics
 36. Inverted Register Statistics
 37. Multiplexer Restructuring Statistics (Restructuring Performed)
 38. Source assignments for Top-level Entity: |aTOP_ARCTIUM
 39. Source assignments for GPS:GPS_Unit
 40. Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME
 41. Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component|altsyncram_qtq1:auto_generated
 42. Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983
 43. Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM
 44. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1
 45. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 46. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2
 47. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 48. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3
 49. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 50. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4
 51. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 52. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5
 53. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 54. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6
 55. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 56. Source assignments for FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated
 57. Source assignments for SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component|altsyncram_28o1:auto_generated
 58. Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT
 59. Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component|altsyncram_k8o1:auto_generated
 60. Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit
 61. Parameter Settings for User Entity Instance: Top-level Entity: |aTOP_ARCTIUM
 62. Parameter Settings for User Entity Instance: RTC:RTCUnit
 63. Parameter Settings for User Entity Instance: RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component
 64. Parameter Settings for User Entity Instance: FDAU:FDAU|ADAU:ADAU_FRAME
 65. Parameter Settings for User Entity Instance: FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM
 67. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT
 76. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|mod_m_timer:sound_uart_timer
 77. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx
 78. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit
 80. Parameter Settings for Inferred Entity Instance: sld_signaltap:CC
 81. Parameter Settings for Inferred Entity Instance: sld_signaltap:S_RX
 82. Parameter Settings for Inferred Entity Instance: sld_signaltap:alt_RZ_db
 83. Parameter Settings for Inferred Entity Instance: sld_signaltap:fdau_debug
 84. Parameter Settings for Inferred Entity Instance: sld_signaltap:fifo
 85. Parameter Settings for Inferred Entity Instance: sld_signaltap:subfarame_dbg
 86. altpll Parameter Settings by Entity Instance
 87. altsyncram Parameter Settings by Entity Instance
 88. Port Connectivity Checks: "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx"
=======
 32. Registers Removed During Synthesis
 33. Removed Registers Triggering Further Register Optimizations
 34. General Register Statistics
 35. Inverted Register Statistics
 36. Multiplexer Restructuring Statistics (Restructuring Performed)
 37. Source assignments for Top-level Entity: |aTOP_ARCTIUM
 38. Source assignments for GPS:GPS_Unit
 39. Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME
 40. Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component|altsyncram_qtq1:auto_generated
 41. Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983
 42. Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM
 43. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1
 44. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 45. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2
 46. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 47. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3
 48. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 49. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4
 50. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 51. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5
 52. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 53. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6
 54. Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
 55. Source assignments for FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated
 56. Source assignments for SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component|altsyncram_28o1:auto_generated
 57. Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT
 58. Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit
 59. Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_e9o1:auto_generated
 60. Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component|altsyncram_k8o1:auto_generated
 61. Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit
 62. Parameter Settings for User Entity Instance: Top-level Entity: |aTOP_ARCTIUM
 63. Parameter Settings for User Entity Instance: RTC:RTCUnit
 64. Parameter Settings for User Entity Instance: RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component
 65. Parameter Settings for User Entity Instance: FDAU:FDAU|ADAU:ADAU_FRAME
 66. Parameter Settings for User Entity Instance: FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM
 68. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT
 77. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit
 78. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit
 81. Parameter Settings for Inferred Entity Instance: sld_signaltap:CC
 82. Parameter Settings for Inferred Entity Instance: sld_signaltap:alt_RZ_db
 83. Parameter Settings for Inferred Entity Instance: sld_signaltap:fdau_debug
 84. Parameter Settings for Inferred Entity Instance: sld_signaltap:sound
 85. Parameter Settings for Inferred Entity Instance: sld_signaltap:subfarame_dbg
 86. altpll Parameter Settings by Entity Instance
 87. altsyncram Parameter Settings by Entity Instance
 88. Port Connectivity Checks: "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit"
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
 89. Port Connectivity Checks: "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT"
 90. Port Connectivity Checks: "FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME"
 91. Port Connectivity Checks: "GPS:GPS_Unit"
 92. Port Connectivity Checks: "RTC:RTCUnit"
 93. SignalTap II Logic Analyzer Settings
 94. Elapsed Time Per Partition
 95. Connections to In-System Debugging Instance "fdau_debug"
 96. Connections to In-System Debugging Instance "subfarame_dbg"
 97. Connections to In-System Debugging Instance "CC"
 98. Connections to In-System Debugging Instance "alt_RZ_db"
<<<<<<< HEAD
 99. Connections to In-System Debugging Instance "S_RX"
100. Connections to In-System Debugging Instance "fifo"
101. Analysis & Synthesis Messages
102. Analysis & Synthesis Suppressed Messages
=======
 99. Connections to In-System Debugging Instance "sound"
100. Analysis & Synthesis Messages
101. Analysis & Synthesis Suppressed Messages
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis Status        ; Successful - Wed Apr 25 15:09:49 2018      ;
=======
; Analysis & Synthesis Status        ; Successful - Thu Apr 19 19:51:06 2018      ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
; Quartus II 64-Bit Version          ; 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name                      ; aTOP_ARCTIUM                               ;
; Top-level Entity Name              ; aTOP_ARCTIUM                               ;
; Family                             ; Cyclone III                                ;
<<<<<<< HEAD
; Total logic elements               ; 10,032                                     ;
;     Total combinational functions  ; 5,541                                      ;
;     Dedicated logic registers      ; 7,899                                      ;
; Total registers                    ; 7899                                       ;
; Total pins                         ; 45                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 217,344                                    ;
=======
; Total logic elements               ; 9,653                                      ;
;     Total combinational functions  ; 5,241                                      ;
;     Dedicated logic registers      ; 7,644                                      ;
; Total registers                    ; 7644                                       ;
; Total pins                         ; 45                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 257,280                                    ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C8       ;                    ;
; Top-level entity name                                                      ; aTOP_ARCTIUM       ; aTOP_ARCTIUM       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 3           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+---------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ; Library ;
+---------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; aTOP_ARCTIUM.v                                          ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v                             ;         ;
; RTC.v                                                   ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/RTC.v                                      ;         ;
; FDAU/optional/TAHO_IMPULS_TOP.v                         ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO_IMPULS_TOP.v            ;         ;
; GPS.v                                                   ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/GPS.v                                      ;         ;
; FDAU/RZ/RZ_LINE_TOP.v                                   ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/RZ_LINE_TOP.v                      ;         ;
; sound_CC_LPC/Get_All_and_Trans_TOP.v                    ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v       ;         ;
; sound_CC_LPC/CC_transmit.v                              ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v                 ;         ;
; sound_CC_LPC/CC_ram.v                                   ; yes             ; User Wizard-Generated File             ; D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v                      ;         ;
; FDAU/RZ/rz_ram.v                                        ; yes             ; User Wizard-Generated File             ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v                           ;         ;
; FDAU/optional/TAHO.v                                    ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO.v                       ;         ;
; FDAU/optional/IMPULS.v                                  ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/IMPULS.v                     ;         ;
; FDAU/UARTx.v                                            ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v                               ;         ;
; FDAU/fdau_ram.v                                         ; yes             ; User Wizard-Generated File             ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v                            ;         ;
; FDAU/ADC.v                                              ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADC.v                                 ;         ;
; FDAU/ADAU.v                                             ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v                                ;         ;
; Sync_input.v                                            ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/Sync_input.v                               ;         ;
; CLK.v                                                   ; yes             ; User Wizard-Generated File             ; D:/Altera/LUCH ALL/FDR/Universal/CLK.v                                      ;         ;
; FDAU/SUBFRAME_FORMER.v                                  ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/SUBFRAME_FORMER.v                     ;         ;
; FDAU/FDAU.v                                             ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v                                ;         ;
; FDAU/subframe_ram.v                                     ; yes             ; User Wizard-Generated File             ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v                        ;         ;
; FDAU/frame.v                                            ; yes             ; User Wizard-Generated File             ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v                               ;         ;
; defines.vh                                              ; yes             ; User Unspecified File                  ; D:/Altera/LUCH ALL/FDR/Universal/defines.vh                                 ;         ;
; FDAU/RZ/alt_429.v                                       ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/alt_429.v                          ;         ;
; sound_CC_LPC/exp_sound/uart_rx.v                        ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/exp_sound/uart_rx.v           ;         ;
; sound_CC_LPC/exp_sound/sound_rcv.v                      ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/exp_sound/sound_rcv.v         ;         ;
; sound_CC_LPC/exp_sound/mod_m_timer.v                    ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/exp_sound/mod_m_timer.v       ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/clk_altpll.v                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v                            ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_qtq1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_qtq1.tdf                     ;         ;
; ./FDAU/all_frame.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/all_frame.mif                         ;         ;
; db/altsyncram_04k1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_04k1.tdf                     ;         ;
; db/altsyncram_08o1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_08o1.tdf                     ;         ;
; db/altsyncram_28o1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_28o1.tdf                     ;         ;
; db/altsyncram_k8o1.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_k8o1.tdf                     ;         ;
; sld_signaltap.vhd                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                            ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_lt14.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lt14.tdf                     ;         ;
; altdpram.tdf                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_nrc.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/mux_nrc.tdf                             ;         ;
; lpm_decode.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_4uf.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/decode_4uf.tdf                          ;         ;
; lpm_counter.tdf                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_ofi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_ofi.tdf                            ;         ;
; db/cmpr_jfc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_jfc.tdf                            ;         ;
; db/cntr_85j.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_85j.tdf                            ;         ;
; db/cntr_afi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_afi.tdf                            ;         ;
; db/cmpr_ifc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_ifc.tdf                            ;         ;
; db/cntr_p1j.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_p1j.tdf                            ;         ;
; db/cmpr_efc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_efc.tdf                            ;         ;
; sld_rom_sr.vhd                                          ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; db/altsyncram_4024.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_4024.tdf                     ;         ;
; db/mux_grc.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/mux_grc.tdf                             ;         ;
; db/cntr_tfi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_tfi.tdf                            ;         ;
; db/cntr_v7j.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_v7j.tdf                            ;         ;
; db/cntr_3fi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_3fi.tdf                            ;         ;
; db/altsyncram_3024.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_3024.tdf                     ;         ;
; db/cntr_mgi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_mgi.tdf                            ;         ;
; db/cmpr_kfc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_kfc.tdf                            ;         ;
; db/altsyncram_ct14.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_ct14.tdf                     ;         ;
; db/cntr_lfi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_lfi.tdf                            ;         ;
; db/altsyncram_ft14.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_ft14.tdf                     ;         ;
; db/mux_lrc.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/mux_lrc.tdf                             ;         ;
; db/cntr_ufi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_ufi.tdf                            ;         ;
; db/cntr_c5j.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_c5j.tdf                            ;         ;
; db/cntr_8fi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_8fi.tdf                            ;         ;
; db/altsyncram_9t14.tdf                                  ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_9t14.tdf                     ;         ;
; db/cntr_9fi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_9fi.tdf                            ;         ;
; sld_hub.vhd                                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_e9o1.tdf ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_e9o1.tdf                     ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_7024.tdf ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_7024.tdf                     ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_ffi.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_ffi.tdf                            ;         ;
; ../learnM/fifo/pos_edge_det.v                           ; yes             ; User Verilog HDL File                  ; ../learnM/fifo/pos_edge_det.v                                               ;         ;
; ../learnM/fifo/buff_ram.v                               ; yes             ; User Verilog HDL File                  ; ../learnM/fifo/buff_ram.v                                                   ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_7hn1.tdf ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_7hn1.tdf                     ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf                     ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_ts14.tdf ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_ts14.tdf                     ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/mux_jrc.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/mux_jrc.tdf                             ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_4fi.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_4fi.tdf                            ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_95j.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_95j.tdf                            ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_5fi.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_5fi.tdf                            ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_hfc.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cmpr_hfc.tdf                            ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_dt14.tdf ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_dt14.tdf                     ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_bfi.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/cntr_bfi.tdf                            ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/FDAU/pos_edge_det.v    ; yes             ; User Verilog HDL File                  ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/pos_edge_det.v                        ;         ;
; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_bt14.tdf ; yes             ; Auto-Generated Megafunction            ; D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_bt14.tdf                     ;         ;
+---------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
<<<<<<< HEAD
; Estimated Total logic elements              ; 10,032        ;
;                                             ;               ;
; Total combinational functions               ; 5541          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 2290          ;
;     -- 3 input functions                    ; 1591          ;
;     -- <=2 input functions                  ; 1660          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 4702          ;
;     -- arithmetic mode                      ; 839           ;
;                                             ;               ;
; Total registers                             ; 7899          ;
;     -- Dedicated logic registers            ; 7899          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 45            ;
; Total memory bits                           ; 217344        ;
=======
; Estimated Total logic elements              ; 9,653         ;
;                                             ;               ;
; Total combinational functions               ; 5241          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 2181          ;
;     -- 3 input functions                    ; 1511          ;
;     -- <=2 input functions                  ; 1549          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 4444          ;
;     -- arithmetic mode                      ; 797           ;
;                                             ;               ;
; Total registers                             ; 7644          ;
;     -- Dedicated logic registers            ; 7644          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 45            ;
; Total memory bits                           ; 257280        ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
; Embedded Multiplier 9-bit elements          ; 0             ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; inp_clk~input ;
<<<<<<< HEAD
; Maximum fan-out                             ; 3338          ;
; Total fan-out                               ; 50891         ;
; Average fan-out                             ; 3.63          ;
=======
; Maximum fan-out                             ; 3286          ;
; Total fan-out                               ; 49492         ;
; Average fan-out                             ; 3.67          ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
<<<<<<< HEAD
; |aTOP_ARCTIUM                                                                                           ; 5541 (12)         ; 7899 (0)     ; 217344      ; 0            ; 0       ; 0         ; 45   ; 0            ; |aTOP_ARCTIUM                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |FDAU:FDAU|                                                                                          ; 1112 (199)        ; 888 (58)     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU                                                                                                                                                                                                                                                                                                                         ; work         ;
=======
; |aTOP_ARCTIUM                                                                                           ; 5241 (12)         ; 7644 (0)     ; 257280      ; 0            ; 0       ; 0         ; 45   ; 0            ; |aTOP_ARCTIUM                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |FDAU:FDAU|                                                                                          ; 1083 (180)        ; 888 (58)     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU                                                                                                                                                                                                                                                                                                                         ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;       |ADAU:ADAU_FRAME|                                                                                 ; 270 (160)         ; 140 (55)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME                                                                                                                                                                                                                                                                                                         ; work         ;
;          |ADC:AD7983|                                                                                   ; 57 (57)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983                                                                                                                                                                                                                                                                                              ; work         ;
;          |UARTx:DATA_STREAM|                                                                            ; 53 (53)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM                                                                                                                                                                                                                                                                                       ; work         ;
;          |frame:RAM_with_FRAME|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_qtq1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component|altsyncram_qtq1:auto_generated                                                                                                                                                                                                                     ; work         ;
<<<<<<< HEAD
;       |RZ_LINE_TOP:RZ_LINE_TOP_Unit|                                                                    ; 530 (0)           ; 564 (0)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit                                                                                                                                                                                                                                                                                            ; work         ;
;          |alt_429:ARINC_429_1|                                                                          ; 88 (88)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1                                                                                                                                                                                                                                                                        ; work         ;
=======
;       |RZ_LINE_TOP:RZ_LINE_TOP_Unit|                                                                    ; 520 (0)           ; 564 (0)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit                                                                                                                                                                                                                                                                                            ; work         ;
;          |alt_429:ARINC_429_1|                                                                          ; 86 (86)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1                                                                                                                                                                                                                                                                        ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;             |Sync_input:Sync_input_line_A|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|Sync_input:Sync_input_line_A                                                                                                                                                                                                                                           ; work         ;
;             |Sync_input:Sync_input_line_B|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|Sync_input:Sync_input_line_B                                                                                                                                                                                                                                           ; work         ;
;             |rz_ram:rz_ram_unit|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_04k1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated                                                                                                                                                                                      ; work         ;
<<<<<<< HEAD
;          |alt_429:ARINC_429_2|                                                                          ; 90 (90)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2                                                                                                                                                                                                                                                                        ; work         ;
=======
;          |alt_429:ARINC_429_2|                                                                          ; 88 (88)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2                                                                                                                                                                                                                                                                        ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;             |Sync_input:Sync_input_line_A|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Sync_input:Sync_input_line_A                                                                                                                                                                                                                                           ; work         ;
;             |Sync_input:Sync_input_line_B|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Sync_input:Sync_input_line_B                                                                                                                                                                                                                                           ; work         ;
;             |rz_ram:rz_ram_unit|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_04k1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated                                                                                                                                                                                      ; work         ;
<<<<<<< HEAD
;          |alt_429:ARINC_429_3|                                                                          ; 88 (88)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3                                                                                                                                                                                                                                                                        ; work         ;
=======
;          |alt_429:ARINC_429_3|                                                                          ; 87 (87)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3                                                                                                                                                                                                                                                                        ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;             |Sync_input:Sync_input_line_A|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|Sync_input:Sync_input_line_A                                                                                                                                                                                                                                           ; work         ;
;             |Sync_input:Sync_input_line_B|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|Sync_input:Sync_input_line_B                                                                                                                                                                                                                                           ; work         ;
;             |rz_ram:rz_ram_unit|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_04k1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated                                                                                                                                                                                      ; work         ;
<<<<<<< HEAD
;          |alt_429:ARINC_429_4|                                                                          ; 88 (88)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4                                                                                                                                                                                                                                                                        ; work         ;
=======
;          |alt_429:ARINC_429_4|                                                                          ; 86 (86)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4                                                                                                                                                                                                                                                                        ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;             |Sync_input:Sync_input_line_A|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|Sync_input:Sync_input_line_A                                                                                                                                                                                                                                           ; work         ;
;             |Sync_input:Sync_input_line_B|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|Sync_input:Sync_input_line_B                                                                                                                                                                                                                                           ; work         ;
;             |rz_ram:rz_ram_unit|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_04k1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated                                                                                                                                                                                      ; work         ;
<<<<<<< HEAD
;          |alt_429:ARINC_429_5|                                                                          ; 88 (88)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5                                                                                                                                                                                                                                                                        ; work         ;
=======
;          |alt_429:ARINC_429_5|                                                                          ; 87 (87)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5                                                                                                                                                                                                                                                                        ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;             |Sync_input:Sync_input_line_A|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|Sync_input:Sync_input_line_A                                                                                                                                                                                                                                           ; work         ;
;             |Sync_input:Sync_input_line_B|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|Sync_input:Sync_input_line_B                                                                                                                                                                                                                                           ; work         ;
;             |rz_ram:rz_ram_unit|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_04k1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated                                                                                                                                                                                      ; work         ;
<<<<<<< HEAD
;          |alt_429:ARINC_429_6|                                                                          ; 88 (88)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6                                                                                                                                                                                                                                                                        ; work         ;
=======
;          |alt_429:ARINC_429_6|                                                                          ; 86 (86)           ; 94 (90)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6                                                                                                                                                                                                                                                                        ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;             |Sync_input:Sync_input_line_A|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|Sync_input:Sync_input_line_A                                                                                                                                                                                                                                           ; work         ;
;             |Sync_input:Sync_input_line_B|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|Sync_input:Sync_input_line_B                                                                                                                                                                                                                                           ; work         ;
;             |rz_ram:rz_ram_unit|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_04k1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated                                                                                                                                                                                      ; work         ;
;       |TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|                                                             ; 113 (0)           ; 126 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit                                                                                                                                                                                                                                                                                     ; work         ;
;          |IMPULS:IMPULS_Unit|                                                                           ; 14 (14)           ; 12 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit                                                                                                                                                                                                                                                                  ; work         ;
;             |Sync_input:Sync_impuls|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|Sync_input:Sync_impuls                                                                                                                                                                                                                                           ; work         ;
;          |TAHO:TAHO_Unit1|                                                                              ; 51 (51)           ; 59 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1                                                                                                                                                                                                                                                                     ; work         ;
;             |Sync_input:Sync_TAHO|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|Sync_input:Sync_TAHO                                                                                                                                                                                                                                                ; work         ;
;          |TAHO:TAHO_Unit2|                                                                              ; 48 (48)           ; 55 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2                                                                                                                                                                                                                                                                     ; work         ;
;             |Sync_input:Sync_TAHO|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|Sync_input:Sync_TAHO                                                                                                                                                                                                                                                ; work         ;
;       |fdau_ram:fdau_ram_UNIT|                                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|fdau_ram:fdau_ram_UNIT                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_08o1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated                                                                                                                                                                                                                                   ; work         ;
<<<<<<< HEAD
;    |GPS:GPS_Unit|                                                                                       ; 375 (375)         ; 437 (435)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|GPS:GPS_Unit                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |Sync_input:Sync_GPS|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|GPS:GPS_Unit|Sync_input:Sync_GPS                                                                                                                                                                                                                                                                                                  ; work         ;
;    |Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|                                                   ; 257 (114)         ; 156 (81)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT                                                                                                                                                                                                                                                                                  ; work         ;
=======
;    |GPS:GPS_Unit|                                                                                       ; 371 (371)         ; 437 (435)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|GPS:GPS_Unit                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |Sync_input:Sync_GPS|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|GPS:GPS_Unit|Sync_input:Sync_GPS                                                                                                                                                                                                                                                                                                  ; work         ;
;    |Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|                                                   ; 303 (114)         ; 189 (81)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT                                                                                                                                                                                                                                                                                  ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;       |CC_ram:CC_ramUnit|                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_k8o1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component|altsyncram_k8o1:auto_generated                                                                                                                                                                                                 ; work         ;
;       |CC_transmit:CC_transmitUnit|                                                                     ; 107 (107)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit                                                                                                                                                                                                                                                      ; work         ;
<<<<<<< HEAD
;       |sound_rcv:four_ch_sound|                                                                         ; 36 (0)            ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound                                                                                                                                                                                                                                                          ; work         ;
;          |mod_m_timer:sound_uart_timer|                                                                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|mod_m_timer:sound_uart_timer                                                                                                                                                                                                                             ; work         ;
;          |uart_rx:sound_rx|                                                                             ; 31 (31)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx                                                                                                                                                                                                                                         ; work         ;
;    |RTC:RTCUnit|                                                                                        ; 171 (171)         ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|RTC:RTCUnit                                                                                                                                                                                                                                                                                                                       ; work         ;
=======
;       |sound_store4:sound_storeUnit|                                                                    ; 82 (82)           ; 56 (56)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit                                                                                                                                                                                                                                                     ; work         ;
;          |s_Buff4:s_BuffUnit|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component                                                                                                                                                                                                  ; work         ;
;                |altsyncram_e9o1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_e9o1:auto_generated                                                                                                                                                                   ; work         ;
;    |RTC:RTCUnit|                                                                                        ; 172 (172)         ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|RTC:RTCUnit                                                                                                                                                                                                                                                                                                                       ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;       |CLK:CLOCK|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|RTC:RTCUnit|CLK:CLOCK                                                                                                                                                                                                                                                                                                             ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component                                                                                                                                                                                                                                                                                     ; work         ;
;             |CLK_altpll:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component|CLK_altpll:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|                                                               ; 333 (333)         ; 279 (279)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT                                                                                                                                                                                                                                                                                              ; work         ;
;       |subframe_ram:subframe_ram_Unit|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_28o1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component|altsyncram_28o1:auto_generated                                                                                                                                                                                                ; work         ;
<<<<<<< HEAD
;    |sld_hub:auto_hub|                                                                                   ; 324 (1)           ; 208 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 323 (279)         ; 208 (179)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                     ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 27 (27)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                             ; work         ;
=======
;    |sld_hub:auto_hub|                                                                                   ; 295 (1)           ; 187 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 294 (249)         ; 187 (158)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                     ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 28 (28)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                             ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                           ; work         ;
;    |sld_signaltap:CC|                                                                                   ; 504 (1)           ; 1008 (116)   ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 503 (0)           ; 892 (0)      ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 503 (88)          ; 892 (310)    ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                  ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                        ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                          ; work         ;
;                   |mux_nrc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_nrc:auto_generated                                                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                     ; work         ;
;                |altsyncram_lt14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lt14:auto_generated                                                                                                                                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                        ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 73 (73)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                          ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 138 (1)           ; 306 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                 ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 116 (0)           ; 290 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                  ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 174 (174)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                       ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 116 (0)           ; 116 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1             ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 21 (21)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                           ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 133 (10)          ; 117 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                          ; work         ;
;                   |cntr_ofi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ofi:auto_generated                                                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                   ; work         ;
;                   |cntr_85j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                         ; work         ;
;                   |cntr_afi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_afi:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                            ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                                    ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 58 (58)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                 ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                               ; work         ;
<<<<<<< HEAD
;    |sld_signaltap:S_RX|                                                                                 ; 419 (1)           ; 678 (58)     ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 418 (0)           ; 620 (0)      ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                          ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 418 (88)          ; 620 (196)    ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                    ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                      ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                        ; work         ;
;                   |mux_grc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                   ; work         ;
;                |altsyncram_4024:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 29696       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4024:auto_generated                                                                                                                                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 79 (79)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                        ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 70 (1)            ; 161 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                               ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 58 (0)            ; 145 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                     ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 58 (0)            ; 58 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1           ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (11)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                         ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 108 (10)          ; 92 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                        ; work         ;
;                   |cntr_tfi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tfi:auto_generated                                                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                 ; work         ;
;                   |cntr_v7j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                         ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                       ; work         ;
;                   |cntr_3fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                          ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                 ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                               ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                             ; work         ;
=======
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;    |sld_signaltap:alt_RZ_db|                                                                            ; 656 (1)           ; 1549 (206)   ; 52736       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 655 (0)           ; 1343 (0)     ; 52736       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                     ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 655 (88)          ; 1343 (490)   ; 52736       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                              ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                               ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                           ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                 ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                   ; work         ;
;                   |mux_nrc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_nrc:auto_generated                                                                                                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 52736       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                              ; work         ;
;                |altsyncram_3024:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 52736       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3024:auto_generated                                                                                                                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                               ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                 ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                   ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 242 (1)           ; 531 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                  ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                          ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 206 (0)           ; 515 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                           ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 309 (309)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 206 (0)           ; 206 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 35 (35)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                    ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 180 (11)          ; 163 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                             ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                   ; work         ;
;                   |cntr_mgi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                           ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                            ; work         ;
;                   |cntr_85j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                    ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                  ; work         ;
;                   |cntr_afi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_afi:auto_generated                                                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                     ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 103 (103)         ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                        ; work         ;
;    |sld_signaltap:fdau_debug|                                                                           ; 516 (1)           ; 1044 (122)   ; 31232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug                                                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 515 (0)           ; 922 (0)      ; 31232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 515 (88)          ; 922 (322)    ; 31232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                              ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                          ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                  ; work         ;
;                   |mux_nrc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_nrc:auto_generated                                                                                                                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 31232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                             ; work         ;
;                |altsyncram_ct14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 31232       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ct14:auto_generated                                                                                                                                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 75 (75)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                  ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 145 (1)           ; 321 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 122 (0)           ; 305 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                          ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 183 (183)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                               ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 122 (0)           ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1     ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 22 (22)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                   ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                           ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 137 (11)          ; 120 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                  ; work         ;
;                   |cntr_lfi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lfi:auto_generated                                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                           ; work         ;
;                   |cntr_85j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                   ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                 ; work         ;
;                   |cntr_afi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_afi:auto_generated                                                                         ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                    ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                            ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 61 (61)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                       ; work         ;
<<<<<<< HEAD
;    |sld_signaltap:fifo|                                                                                 ; 387 (1)           ; 628 (56)     ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 386 (0)           ; 572 (0)      ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                          ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 386 (88)          ; 572 (188)    ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 19 (0)            ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                    ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                      ; work         ;
;                |lpm_mux:mux|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                        ; work         ;
;                   |mux_lrc:auto_generated|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_lrc:auto_generated                                                                                                                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                   ; work         ;
;                |altsyncram_ft14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ft14:auto_generated                                                                                                                                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 66 (66)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                        ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 67 (1)            ; 156 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                               ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 56 (0)            ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                     ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 56 (0)            ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1           ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 10 (10)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                         ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 96 (9)            ; 81 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                        ; work         ;
;                   |cntr_ufi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ufi:auto_generated                                                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                 ; work         ;
;                   |cntr_c5j:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated                                                                                         ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                       ; work         ;
;                   |cntr_8fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8fi:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                          ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                 ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                               ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                             ; work         ;
=======
;    |sld_signaltap:sound|                                                                                ; 521 (1)           ; 1039 (118)   ; 60416       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound                                                                                                                                                                                                                                                                                                               ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 520 (0)           ; 921 (0)      ; 60416       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 520 (88)          ; 921 (316)    ; 60416       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                   ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                               ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                     ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                       ; work         ;
;                   |mux_grc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 60416       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                  ; work         ;
;                |altsyncram_7024:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 60416       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7024:auto_generated                                                                                                                                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                     ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                       ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 139 (1)           ; 311 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 118 (0)           ; 295 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 177 (177)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                    ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 118 (0)           ; 118 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1          ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 20 (20)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 139 (10)          ; 123 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                       ; work         ;
;                   |cntr_ffi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ffi:auto_generated                                                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                ; work         ;
;                   |cntr_v7j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                      ; work         ;
;                   |cntr_3fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 59 (59)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                 ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                            ; work         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
;    |sld_signaltap:subfarame_dbg|                                                                        ; 475 (1)           ; 929 (106)    ; 13568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 474 (0)           ; 823 (0)      ; 13568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 474 (88)          ; 823 (288)    ; 13568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 19 (0)            ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_lrc:auto_generated|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_lrc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 13568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_9t14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 13568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 68 (68)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 125 (1)           ; 281 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 106 (0)           ; 265 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 159 (159)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 106 (0)           ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 18 (18)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 124 (11)          ; 107 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_9fi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_9fi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_c5j:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_8fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8fi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 53 (53)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |aTOP_ARCTIUM|sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component|altsyncram_qtq1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024  ; ./FDAU/all_frame.mif ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 16           ; 32           ; 32           ; 16           ; 512   ; None                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 16           ; 32           ; 32           ; 16           ; 512   ; None                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 16           ; 32           ; 32           ; 16           ; 512   ; None                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 16           ; 32           ; 32           ; 16           ; 512   ; None                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 16           ; 32           ; 32           ; 16           ; 512   ; None                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 16           ; 32           ; 32           ; 16           ; 512   ; None                 ;
; FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                 ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component|altsyncram_k8o1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 4096         ; 8            ; 32768 ; None                 ;
<<<<<<< HEAD
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component|altsyncram_28o1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None                 ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lt14:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 512          ; 58           ; 512          ; 58           ; 29696 ; None                 ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4024:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 29           ; 1024         ; 29           ; 29696 ; None                 ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3024:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 512          ; 103          ; 512          ; 103          ; 52736 ; None                 ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ct14:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 512          ; 61           ; 512          ; 61           ; 31232 ; None                 ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ft14:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 256          ; 28           ; 256          ; 28           ; 7168  ; None                 ;
=======
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_e9o1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 512          ; 32           ; 16384 ; None                 ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component|altsyncram_28o1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None                 ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lt14:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 512          ; 58           ; 512          ; 58           ; 29696 ; None                 ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3024:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 512          ; 103          ; 512          ; 103          ; 52736 ; None                 ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ct14:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 512          ; 61           ; 512          ; 61           ; 31232 ; None                 ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7024:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 1024         ; 59           ; 1024         ; 59           ; 60416 ; None                 ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9t14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 53           ; 256          ; 53           ; 13568 ; None                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+


<<<<<<< HEAD
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                             ; IP Include File                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME                                ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v          ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v      ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v      ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v      ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v      ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v      ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v      ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|fdau_ram:fdau_ram_UNIT                                              ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v       ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit            ; D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|RTC:RTCUnit|CLK:CLOCK                                                         ; D:/Altera/LUCH ALL/FDR/Universal/CLK.v                 ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit           ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+--------------------------------------------------------+
=======
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                ; IP Include File                                         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME                                                   ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v           ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit                    ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v       ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit                    ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v       ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit                    ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v       ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit                    ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v       ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit                    ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v       ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit                    ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v       ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|FDAU:FDAU|fdau_ram:fdau_ram_UNIT                                                                 ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v        ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit                               ; D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v  ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit ; D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|RTC:RTCUnit|CLK:CLOCK                                                                            ; D:/Altera/LUCH ALL/FDR/Universal/CLK.v                  ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit                              ; D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state                                                            ;
+--------------------+--------------+------------+------------------+------------------+--------------------+------------------+------------------+
; Name               ; state.FLIGHT ; state.ZERO ; state.WAIT_FRAME ; state.READ_PARAM ; state.WAIT_one_clk ; state.READ_SOUND ; state.WAIT_START ;
+--------------------+--------------+------------+------------------+------------------+--------------------+------------------+------------------+
; state.WAIT_START   ; 0            ; 0          ; 0                ; 0                ; 0                  ; 0                ; 0                ;
; state.READ_SOUND   ; 0            ; 0          ; 0                ; 0                ; 0                  ; 1                ; 1                ;
; state.WAIT_one_clk ; 0            ; 0          ; 0                ; 0                ; 1                  ; 0                ; 1                ;
; state.READ_PARAM   ; 0            ; 0          ; 0                ; 1                ; 0                  ; 0                ; 1                ;
; state.WAIT_FRAME   ; 0            ; 0          ; 1                ; 0                ; 0                  ; 0                ; 1                ;
; state.ZERO         ; 0            ; 1          ; 0                ; 0                ; 0                  ; 0                ; 1                ;
; state.FLIGHT       ; 1            ; 0          ; 0                ; 0                ; 0                  ; 0                ; 1                ;
+--------------------+--------------+------------+------------------+------------------+--------------------+------------------+------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state ;
+----------------+------------+----------------+-------------+-------------+-------------+------------+------------+
; Name           ; state.STOP ; state.NEXT_stp ; state.Delay ; state.Trans ; state.Start ; state.TODO ; state.Idle ;
+----------------+------------+----------------+-------------+-------------+-------------+------------+------------+
; state.Idle     ; 0          ; 0              ; 0           ; 0           ; 0           ; 0          ; 0          ;
; state.TODO     ; 0          ; 0              ; 0           ; 0           ; 0           ; 1          ; 1          ;
; state.Start    ; 0          ; 0              ; 0           ; 0           ; 1           ; 0          ; 1          ;
; state.Trans    ; 0          ; 0              ; 0           ; 1           ; 0           ; 0          ; 1          ;
; state.Delay    ; 0          ; 0              ; 1           ; 0           ; 0           ; 0          ; 1          ;
; state.NEXT_stp ; 0          ; 1              ; 0           ; 0           ; 0           ; 0          ; 1          ;
; state.STOP     ; 1          ; 0              ; 0           ; 0           ; 0           ; 0          ; 1          ;
+----------------+------------+----------------+-------------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg ;
+-----------------+----------------+----------------+-----------------+-------------------------------------------------------------+
; Name            ; state_reg.stop ; state_reg.data ; state_reg.start ; state_reg.idle                                              ;
+-----------------+----------------+----------------+-----------------+-------------------------------------------------------------+
; state_reg.idle  ; 0              ; 0              ; 0               ; 0                                                           ;
; state_reg.start ; 0              ; 0              ; 1               ; 1                                                           ;
; state_reg.data  ; 0              ; 1              ; 0               ; 1                                                           ;
; state_reg.stop  ; 1              ; 0              ; 0               ; 1                                                           ;
+-----------------+----------------+----------------+-----------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state                                                                                                                                         ;
+--------------------+----------------+--------------------+--------------------+-----------+----------------+------------------+----------------+-----------------+----------------+----------------+-------------+
; Name               ; state.SUBFRAME ; state.PUT_SERIAL_2 ; state.PUT_SERIAL_1 ; state.CNT ; state.WAIT_LOW ; state.WAIT_CYCLE ; state.READ_DOP ; state.READ_MSRP ; state.READ_GPS ; state.READ_I2C ; state.IDDLE ;
+--------------------+----------------+--------------------+--------------------+-----------+----------------+------------------+----------------+-----------------+----------------+----------------+-------------+
; state.IDDLE        ; 0              ; 0                  ; 0                  ; 0         ; 0              ; 0                ; 0              ; 0               ; 0              ; 0              ; 0           ;
; state.READ_I2C     ; 0              ; 0                  ; 0                  ; 0         ; 0              ; 0                ; 0              ; 0               ; 0              ; 1              ; 1           ;
; state.READ_GPS     ; 0              ; 0                  ; 0                  ; 0         ; 0              ; 0                ; 0              ; 0               ; 1              ; 0              ; 1           ;
; state.READ_MSRP    ; 0              ; 0                  ; 0                  ; 0         ; 0              ; 0                ; 0              ; 1               ; 0              ; 0              ; 1           ;
; state.READ_DOP     ; 0              ; 0                  ; 0                  ; 0         ; 0              ; 0                ; 1              ; 0               ; 0              ; 0              ; 1           ;
; state.WAIT_CYCLE   ; 0              ; 0                  ; 0                  ; 0         ; 0              ; 1                ; 0              ; 0               ; 0              ; 0              ; 1           ;
; state.WAIT_LOW     ; 0              ; 0                  ; 0                  ; 0         ; 1              ; 0                ; 0              ; 0               ; 0              ; 0              ; 1           ;
; state.CNT          ; 0              ; 0                  ; 0                  ; 1         ; 0              ; 0                ; 0              ; 0               ; 0              ; 0              ; 1           ;
; state.PUT_SERIAL_1 ; 0              ; 0                  ; 1                  ; 0         ; 0              ; 0                ; 0              ; 0               ; 0              ; 0              ; 1           ;
; state.PUT_SERIAL_2 ; 0              ; 1                  ; 0                  ; 0         ; 0              ; 0                ; 0              ; 0               ; 0              ; 0              ; 1           ;
; state.SUBFRAME     ; 1              ; 0                  ; 0                  ; 0         ; 0              ; 0                ; 0              ; 0               ; 0              ; 0              ; 1           ;
+--------------------+----------------+--------------------+--------------------+-----------+----------------+------------------+----------------+-----------------+----------------+----------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|c_st                                                                                                                                                                                                                                            ;
+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+------------------+------------------+------------+--------------+------------+-----------+
; Name              ; c_st.END_sample ; c_st.READ_DIGI_6 ; c_st.READ_DIGI_5 ; c_st.READ_DIGI_4 ; c_st.READ_DIGI_3 ; c_st.READ_DIGI_2 ; c_st.READ_DIGI_1 ; c_st.WAIT_one_clk ; c_st.READ_IMPULS ; c_st.READ_TAHO_2 ; c_st.READ_TAHO_1 ; c_st.Check ; c_st.Wr_data ; c_st.Iddle ; c_st.INIT ;
+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+------------------+------------------+------------+--------------+------------+-----------+
; c_st.INIT         ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 0          ; 0         ;
; c_st.Iddle        ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 1          ; 1         ;
; c_st.Wr_data      ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 1            ; 0          ; 1         ;
; c_st.Check        ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1          ; 0            ; 0          ; 1         ;
; c_st.READ_TAHO_1  ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 1                ; 0          ; 0            ; 0          ; 1         ;
; c_st.READ_TAHO_2  ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                ; 0                ; 0          ; 0            ; 0          ; 1         ;
; c_st.READ_IMPULS  ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ; 0                ; 0                ; 0          ; 0            ; 0          ; 1         ;
; c_st.WAIT_one_clk ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 0          ; 1         ;
; c_st.READ_DIGI_1  ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 0          ; 1         ;
; c_st.READ_DIGI_2  ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 0          ; 1         ;
; c_st.READ_DIGI_3  ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 0          ; 1         ;
; c_st.READ_DIGI_4  ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 0          ; 1         ;
; c_st.READ_DIGI_5  ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 0          ; 1         ;
; c_st.READ_DIGI_6  ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 0          ; 1         ;
; c_st.END_sample   ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0          ; 0            ; 0          ; 1         ;
+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+------------------+------------------+------------+--------------+------------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st ;
+------------------+--------------+--------------+------------------+---------------------------+
; Name             ; c_st.WR_WORD ; c_st.PACKAGE ; c_st.START_frame ; c_st.INIT_ST              ;
+------------------+--------------+--------------+------------------+---------------------------+
; c_st.INIT_ST     ; 0            ; 0            ; 0                ; 0                         ;
; c_st.START_frame ; 0            ; 0            ; 1                ; 1                         ;
; c_st.PACKAGE     ; 0            ; 1            ; 0                ; 1                         ;
; c_st.WR_WORD     ; 1            ; 0            ; 0                ; 1                         ;
+------------------+--------------+--------------+------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st ;
+------------------+--------------+--------------+------------------+---------------------------+
; Name             ; c_st.WR_WORD ; c_st.PACKAGE ; c_st.START_frame ; c_st.INIT_ST              ;
+------------------+--------------+--------------+------------------+---------------------------+
; c_st.INIT_ST     ; 0            ; 0            ; 0                ; 0                         ;
; c_st.START_frame ; 0            ; 0            ; 1                ; 1                         ;
; c_st.PACKAGE     ; 0            ; 1            ; 0                ; 1                         ;
; c_st.WR_WORD     ; 1            ; 0            ; 0                ; 1                         ;
+------------------+--------------+--------------+------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st ;
+------------------+--------------+--------------+------------------+---------------------------+
; Name             ; c_st.WR_WORD ; c_st.PACKAGE ; c_st.START_frame ; c_st.INIT_ST              ;
+------------------+--------------+--------------+------------------+---------------------------+
; c_st.INIT_ST     ; 0            ; 0            ; 0                ; 0                         ;
; c_st.START_frame ; 0            ; 0            ; 1                ; 1                         ;
; c_st.PACKAGE     ; 0            ; 1            ; 0                ; 1                         ;
; c_st.WR_WORD     ; 1            ; 0            ; 0                ; 1                         ;
+------------------+--------------+--------------+------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st ;
+------------------+--------------+--------------+------------------+---------------------------+
; Name             ; c_st.WR_WORD ; c_st.PACKAGE ; c_st.START_frame ; c_st.INIT_ST              ;
+------------------+--------------+--------------+------------------+---------------------------+
; c_st.INIT_ST     ; 0            ; 0            ; 0                ; 0                         ;
; c_st.START_frame ; 0            ; 0            ; 1                ; 1                         ;
; c_st.PACKAGE     ; 0            ; 1            ; 0                ; 1                         ;
; c_st.WR_WORD     ; 1            ; 0            ; 0                ; 1                         ;
+------------------+--------------+--------------+------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st ;
+------------------+--------------+--------------+------------------+---------------------------+
; Name             ; c_st.WR_WORD ; c_st.PACKAGE ; c_st.START_frame ; c_st.INIT_ST              ;
+------------------+--------------+--------------+------------------+---------------------------+
; c_st.INIT_ST     ; 0            ; 0            ; 0                ; 0                         ;
; c_st.START_frame ; 0            ; 0            ; 1                ; 1                         ;
; c_st.PACKAGE     ; 0            ; 1            ; 0                ; 1                         ;
; c_st.WR_WORD     ; 1            ; 0            ; 0                ; 1                         ;
+------------------+--------------+--------------+------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st ;
+------------------+--------------+--------------+------------------+---------------------------+
; Name             ; c_st.WR_WORD ; c_st.PACKAGE ; c_st.START_frame ; c_st.INIT_ST              ;
+------------------+--------------+--------------+------------------+---------------------------+
; c_st.INIT_ST     ; 0            ; 0            ; 0                ; 0                         ;
; c_st.START_frame ; 0            ; 0            ; 1                ; 1                         ;
; c_st.PACKAGE     ; 0            ; 1            ; 0                ; 1                         ;
; c_st.WR_WORD     ; 1            ; 0            ; 0                ; 1                         ;
+------------------+--------------+--------------+------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|state ;
+----------------+----------------+------------+------------+------------------------------------------+
; Name           ; state.decision ; state.cntL ; state.cntH ; state.iddle                              ;
+----------------+----------------+------------+------------+------------------------------------------+
; state.iddle    ; 0              ; 0          ; 0          ; 0                                        ;
; state.cntH     ; 0              ; 0          ; 1          ; 1                                        ;
; state.cntL     ; 0              ; 1          ; 0          ; 1                                        ;
; state.decision ; 1              ; 0          ; 0          ; 1                                        ;
+----------------+----------------+------------+------------+------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|state ;
+---------------+--------------+-------------+---------------+-------------+------------------------+
; Name          ; state.FILTR2 ; state.FILTR ; state.POSITIV ; state.IDDLE ; state.NEGATIV          ;
+---------------+--------------+-------------+---------------+-------------+------------------------+
; state.IDDLE   ; 0            ; 0           ; 0             ; 0           ; 0                      ;
; state.POSITIV ; 0            ; 0           ; 1             ; 1           ; 0                      ;
; state.NEGATIV ; 0            ; 0           ; 0             ; 1           ; 1                      ;
; state.FILTR   ; 0            ; 1           ; 0             ; 1           ; 0                      ;
; state.FILTR2  ; 1            ; 0           ; 0             ; 1           ; 0                      ;
+---------------+--------------+-------------+---------------+-------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st ;
+------------+----------+------------+-----------------------------------------------------------+
; Name       ; st.IDDLE ; st.NEGATIV ; st.POSITIV                                                ;
+------------+----------+------------+-----------------------------------------------------------+
; st.IDDLE   ; 0        ; 0          ; 0                                                         ;
; st.POSITIV ; 1        ; 0          ; 1                                                         ;
; st.NEGATIV ; 1        ; 1          ; 0                                                         ;
+------------+----------+------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|state ;
+---------------+--------------+-------------+---------------+-------------+------------------------+
; Name          ; state.FILTR2 ; state.FILTR ; state.POSITIV ; state.IDDLE ; state.NEGATIV          ;
+---------------+--------------+-------------+---------------+-------------+------------------------+
; state.IDDLE   ; 0            ; 0           ; 0             ; 0           ; 0                      ;
; state.POSITIV ; 0            ; 0           ; 1             ; 1           ; 0                      ;
; state.NEGATIV ; 0            ; 0           ; 0             ; 1           ; 1                      ;
; state.FILTR   ; 0            ; 1           ; 0             ; 1           ; 0                      ;
; state.FILTR2  ; 1            ; 0           ; 0             ; 1           ; 0                      ;
+---------------+--------------+-------------+---------------+-------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st ;
+------------+----------+------------+-----------------------------------------------------------+
; Name       ; st.IDDLE ; st.NEGATIV ; st.POSITIV                                                ;
+------------+----------+------------+-----------------------------------------------------------+
; st.IDDLE   ; 0        ; 0          ; 0                                                         ;
; st.POSITIV ; 1        ; 0          ; 1                                                         ;
; st.NEGATIV ; 1        ; 1          ; 0                                                         ;
+------------+----------+------------+-----------------------------------------------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|state                                                      ;
+---------------------+---------------------+--------------+-------------+------------+-------------+----------------+
; Name                ; state.WAIT_TRANSFER ; state.WT_RDY ; state.DELAY ; state.SYNC ; state.IDDLE ; state.REARANGE ;
+---------------------+---------------------+--------------+-------------+------------+-------------+----------------+
; state.IDDLE         ; 0                   ; 0            ; 0           ; 0          ; 0           ; 0              ;
; state.SYNC          ; 0                   ; 0            ; 0           ; 1          ; 1           ; 0              ;
; state.DELAY         ; 0                   ; 0            ; 1           ; 0          ; 1           ; 0              ;
; state.WT_RDY        ; 0                   ; 1            ; 0           ; 0          ; 1           ; 0              ;
; state.WAIT_TRANSFER ; 1                   ; 0            ; 0           ; 0          ; 1           ; 0              ;
; state.REARANGE      ; 0                   ; 0            ; 0           ; 0          ; 1           ; 1              ;
+---------------------+---------------------+--------------+-------------+------------+-------------+----------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state                                       ;
+----------------+--------------+------------+----------------+-------------+----------------+-------------+------------+
; Name           ; state._16Bit ; state.STOP ; state.NEXT_stp ; state.DELAY ; state.TRANSMIT ; state.START ; state.IDLE ;
+----------------+--------------+------------+----------------+-------------+----------------+-------------+------------+
; state.IDLE     ; 0            ; 0          ; 0              ; 0           ; 0              ; 0           ; 0          ;
; state.START    ; 0            ; 0          ; 0              ; 0           ; 0              ; 1           ; 1          ;
; state.TRANSMIT ; 0            ; 0          ; 0              ; 0           ; 1              ; 0           ; 1          ;
; state.DELAY    ; 0            ; 0          ; 0              ; 1           ; 0              ; 0           ; 1          ;
; state.NEXT_stp ; 0            ; 0          ; 1              ; 0           ; 0              ; 0           ; 1          ;
; state.STOP     ; 0            ; 1          ; 0              ; 0           ; 0              ; 0           ; 1          ;
; state._16Bit   ; 1            ; 0          ; 0              ; 0           ; 0              ; 0           ; 1          ;
+----------------+--------------+------------+----------------+-------------+----------------+-------------+------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state                            ;
+--------------+--------------+-------------+--------------+--------------+-------------+-------------+
; Name         ; state.DELAY2 ; state.DELAY ; state.SAMPLE ; state.WT_RDY ; state.START ; state.IDDLE ;
+--------------+--------------+-------------+--------------+--------------+-------------+-------------+
; state.IDDLE  ; 0            ; 0           ; 0            ; 0            ; 0           ; 0           ;
; state.START  ; 0            ; 0           ; 0            ; 0            ; 1           ; 1           ;
; state.WT_RDY ; 0            ; 0           ; 0            ; 1            ; 0           ; 1           ;
; state.SAMPLE ; 0            ; 0           ; 1            ; 0            ; 0           ; 1           ;
; state.DELAY  ; 0            ; 1           ; 0            ; 0            ; 0           ; 1           ;
; state.DELAY2 ; 1            ; 0           ; 0            ; 0            ; 0           ; 1           ;
+--------------+--------------+-------------+--------------+--------------+-------------+-------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|GPS:GPS_Unit|fstate                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------------------+----------------------+-------------+------------------+-----------------+----------------------+-----------------+---------------+--------------------+--------------+------------+--------------+------------------+------------+-------------+-----------------+-----------------+------------------+-------------+-----------------+----------------+
; Name                 ; fstate.FAULT_DATA ; fstate.Wait_CALENDAR ; fstate.DATE ; fstate.COMA_DATE ; fstate.ALTITUDE ; fstate.Wait_Altitude ; fstate.COMMAND2 ; fstate.COURSE ; fstate.COMA_Course ; fstate.SPEED ; fstate.E_W ; fstate.Wait2 ; fstate.LONGITUDE ; fstate.N_S ; fstate.Wait ; fstate.LATITUDE ; fstate.COMA_VER ; fstate.GET_Veryf ; fstate.COMA ; fstate.UTC_Time ; fstate.COMMAND ;
+----------------------+-------------------+----------------------+-------------+------------------+-----------------+----------------------+-----------------+---------------+--------------------+--------------+------------+--------------+------------------+------------+-------------+-----------------+-----------------+------------------+-------------+-----------------+----------------+
; fstate.COMMAND       ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 0              ;
; fstate.UTC_Time      ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 1               ; 1              ;
; fstate.COMA          ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 1           ; 0               ; 1              ;
; fstate.GET_Veryf     ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 1                ; 0           ; 0               ; 1              ;
; fstate.COMA_VER      ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 1               ; 0                ; 0           ; 0               ; 1              ;
; fstate.LATITUDE      ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 1               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.Wait          ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 1           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.N_S           ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 1          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.LONGITUDE     ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 1                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.Wait2         ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 1            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.E_W           ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 1          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.SPEED         ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 1            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.COMA_Course   ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 1                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.COURSE        ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 1             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.COMMAND2      ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 1               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.Wait_Altitude ; 0                 ; 0                    ; 0           ; 0                ; 0               ; 1                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.ALTITUDE      ; 0                 ; 0                    ; 0           ; 0                ; 1               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.COMA_DATE     ; 0                 ; 0                    ; 0           ; 1                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.DATE          ; 0                 ; 0                    ; 1           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.Wait_CALENDAR ; 0                 ; 1                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
; fstate.FAULT_DATA    ; 1                 ; 0                    ; 0           ; 0                ; 0               ; 0                    ; 0               ; 0             ; 0                  ; 0            ; 0          ; 0            ; 0                ; 0          ; 0           ; 0               ; 0               ; 0                ; 0           ; 0               ; 1              ;
+----------------------+-------------------+----------------------+-------------+------------------+-----------------+----------------------+-----------------+---------------+--------------------+--------------+------------+--------------+------------------+------------+-------------+-----------------+-----------------+------------------+-------------+-----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |aTOP_ARCTIUM|GPS:GPS_Unit|state    ;
+-------------+------------+-------------+------------+
; Name        ; state.IDLE ; state.START ; state.BYTE ;
+-------------+------------+-------------+------------+
; state.IDLE  ; 0          ; 0           ; 0          ;
; state.BYTE  ; 1          ; 0           ; 1          ;
; state.START ; 1          ; 1           ; 0          ;
+-------------+------------+-------------+------------+


<<<<<<< HEAD
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[0]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[1]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[7]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[6]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[5]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[4]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[3]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[2]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[1]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[0]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rst_cnt                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|wren                             ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[4]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[5]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[6]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[7]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[8]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[9]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[10]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[11]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[12]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[13]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[14]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[15]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[16]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[17]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[18]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[19]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[20]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[21]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[22]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[23]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[24]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[25]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[26]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[27]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[28]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[29]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[30]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[31]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[2]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[3]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[4]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[5]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[6]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[7]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[8]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[9]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[10]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[11]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[12]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[13]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[14]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[15]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[16]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[17]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[18]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[19]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[20]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[21]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[22]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[23]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[24]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[25]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[26]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[27]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[28]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[29]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[30]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[31]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[0]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[1]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[7]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[6]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[5]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[4]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[3]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[2]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[1]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[0]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rst_cnt                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|wren                             ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[4]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[5]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[6]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[7]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[8]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[9]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[10]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[11]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[12]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[13]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[14]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[15]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[16]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[17]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[18]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[19]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[20]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[21]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[22]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[23]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[24]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[25]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[26]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[27]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[28]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[29]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[30]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[31]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[2]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[3]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[4]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[5]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[6]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[7]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[8]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[9]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[10]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[11]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[12]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[13]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[14]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[15]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[16]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[17]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[18]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[19]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[20]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[21]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[22]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[23]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[24]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[25]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[26]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[27]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[28]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[29]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[30]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[31]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[0]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[1]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[7]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[6]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[5]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[4]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[3]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[2]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[1]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[0]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rst_cnt                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|wren                             ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[4]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[5]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[6]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[7]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[8]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[9]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[10]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[11]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[12]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[13]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[14]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[15]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[16]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[17]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[18]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[19]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[20]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[21]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[22]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[23]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[24]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[25]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[26]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[27]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[28]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[29]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[30]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[31]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[2]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[3]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[4]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[5]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[6]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[7]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[8]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[9]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[10]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[11]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[12]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[13]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[14]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[15]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[16]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[17]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[18]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[19]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[20]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[21]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[22]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[23]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[24]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[25]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[26]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[27]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[28]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[29]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[30]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[31]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[0]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[1]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[7]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[6]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[5]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[4]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[3]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[2]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[1]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[0]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rst_cnt                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|wren                             ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[4]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[5]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[6]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[7]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[8]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[9]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[10]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[11]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[12]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[13]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[14]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[15]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[16]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[17]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[18]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[19]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[20]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[21]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[22]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[23]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[24]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[25]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[26]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[27]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[28]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[29]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[30]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[31]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[2]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[3]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[4]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[5]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[6]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[7]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[8]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[9]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[10]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[11]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[12]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[13]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[14]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[15]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[16]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[17]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[18]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[19]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[20]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[21]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[22]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[23]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[24]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[25]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[26]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[27]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[28]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[29]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[30]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[31]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[0]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[1]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[7]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[6]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[5]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[4]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[3]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[2]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[1]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[0]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rst_cnt                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|wren                             ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[4]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[5]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[6]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[7]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[8]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[9]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[10]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[11]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[12]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[13]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[14]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[15]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[16]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[17]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[18]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[19]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[20]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[21]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[22]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[23]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[24]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[25]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[26]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[27]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[28]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[29]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[30]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[31]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[2]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[3]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[4]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[5]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[6]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[7]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[8]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[9]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[10]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[11]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[12]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[13]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[14]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[15]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[16]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[17]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[18]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[19]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[20]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[21]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[22]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[23]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[24]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[25]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[26]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[27]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[28]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[29]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[30]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[31]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[0]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[1]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[7]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[6]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[5]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[4]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[3]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[2]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[1]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[0]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rst_cnt                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|wren                             ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[0]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[1]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[2]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[3]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[4]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[5]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[6]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[7]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[8]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[9]                        ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[10]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[11]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[12]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[13]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[14]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[15]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[16]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[17]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[18]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[19]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[20]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[21]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[22]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[23]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[24]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[25]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[26]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[27]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[28]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[29]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[30]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[31]                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[2]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[3]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[4]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[5]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[6]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[7]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[8]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[9]                    ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[10]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[11]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[12]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[13]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[14]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[15]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[16]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[17]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[18]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[19]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[20]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[21]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[22]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[23]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[24]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[25]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[26]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[27]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[28]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[29]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[30]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[31]                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st.INIT_ST                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st.PACKAGE                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st.WR_WORD                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st.INIT_ST                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st.PACKAGE                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st.WR_WORD                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st.INIT_ST                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st.PACKAGE                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st.WR_WORD                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st.INIT_ST                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st.PACKAGE                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st.WR_WORD                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.INIT_ST                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.PACKAGE                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.WR_WORD                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st.INIT_ST                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st.PACKAGE                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st.WR_WORD                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st.START_frame                 ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st.START_frame                 ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st.START_frame                 ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st.START_frame                 ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.START_frame                 ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st.START_frame                 ; yes                                                              ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                               ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                           ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                           ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                           ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START                           ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                         ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                                 ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.WT_RDY                                                      ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.IDDLE                                                       ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.DELAY                                                       ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.WAIT_TRANSFER                                               ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.REARANGE                                                    ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.WT_RDY                                           ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.START                                            ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.IDDLE                                            ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.DELAY2                                           ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.NEXT_stp                                  ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.DELAY                                     ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.STOP                                      ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state._16Bit                                    ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.TRANSMIT                                  ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.IDLE                                      ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.Idle     ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.NEXT_stp ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.Delay    ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.STOP     ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.Trans    ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.TODO     ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.DELAY                                            ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.SYNC                                                        ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.SAMPLE                                           ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.START                                     ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.Start    ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMMAND                                                                 ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.UTC_Time                                                                ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMA                                                                    ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.GET_Veryf                                                               ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.LATITUDE                                                                ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.Wait                                                                    ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.N_S                                                                     ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.LONGITUDE                                                               ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.Wait2                                                                   ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.E_W                                                                     ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.SPEED                                                                   ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMA_Course                                                             ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COURSE                                                                  ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMMAND2                                                                ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.Wait_Altitude                                                           ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.ALTITUDE                                                                ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMA_DATE                                                               ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.DATE                                                                    ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.FAULT_DATA                                                              ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMA_VER                                                                ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.Wait_CALENDAR                                                           ; no                                                               ; yes                                        ;
+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                      ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------------------+---------------------+------------------------+
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|zero ; GND                 ; yes                    ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|zero ; GND                 ; yes                    ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|zero ; GND                 ; yes                    ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|zero ; GND                 ; yes                    ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|zero ; GND                 ; yes                    ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|zero ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 6               ;                     ;                        ;
+-----------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal                                                                   ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[12..15]                                                      ; Stuck at GND due to stuck port data_in                                               ;
; FDAU:FDAU|ADAU:ADAU_FRAME|sync_word[8..15]                                                            ; Stuck at VCC due to stuck port data_in                                               ;
; FDAU:FDAU|ADAU:ADAU_FRAME|sync_word[7]                                                                ; Stuck at GND due to stuck port data_in                                               ;
; FDAU:FDAU|ADAU:ADAU_FRAME|sync_word[0..6]                                                             ; Stuck at VCC due to stuck port data_in                                               ;
; GPS:GPS_Unit|T_hour[8..15]                                                                            ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|T_minutes[8..15]                                                                         ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|T_seconds[8..15]                                                                         ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|D_day[8..15]                                                                             ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|D_month[8..15]                                                                           ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|D_year[8..12,14,15]                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|lat_degrees[8..15]                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|long_degrees[12..15]                                                                     ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|GPS_DATA[0..7,16..23,32..39,48..55,64..71,80..84,86,87,96..103,132..135]                 ; Stuck at GND due to stuck port data_in                                               ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[1,2,6,9]                                                     ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[0]                              ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[3..5,7,8]                                                    ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[10]                             ;
; FDAU:FDAU|rd_arinc2[4]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc3[4]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc4[4]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc5[4]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc6[4]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc2[3]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc3[3]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc4[3]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc5[3]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc6[3]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc2[2]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc3[2]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc4[2]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc5[2]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc6[2]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc2[1]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc3[1]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc4[1]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc5[1]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc6[1]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc2[0]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|rd_arinc3[0]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|rd_arinc4[0]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|rd_arinc5[0]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|rd_arinc6[0]                                                                                ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|imp[0..14]                           ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|imp[15] ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[1..15]                                                  ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[0]                         ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[65..79]                                                 ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[64]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[81..95]                                                 ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[80]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[96..99,101..111]                                        ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[100]                       ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[113..127]                                               ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[112]                       ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[129..143]                                               ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[128]                       ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[145..159]                                               ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[144]                       ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[49..63]                                                 ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[48]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[33..47]                                                 ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[32]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[17..31]                                                 ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[16]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[0,16,32,48,64,80,100,112,128,144]                       ; Stuck at GND due to stuck port data_in                                               ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state~11                                             ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state~12                                             ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state~13                                             ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state~11                 ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state~12                 ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state~13                 ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg~4 ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg~5 ; Lost fanout                                                                          ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state~4                                                          ; Lost fanout                                                                          ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state~5                                                          ; Lost fanout                                                                          ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state~6                                                          ; Lost fanout                                                                          ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state~7                                                          ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~2                                                                                      ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~3                                                                                      ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~4                                                                                      ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~5                                                                                      ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~6                                                                                      ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st~5                                     ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st~5                                     ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st~5                                     ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st~5                                     ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st~5                                     ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st~5                                     ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|state~8                              ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|state~9                              ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|state~9                                 ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|state~11                                ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st~6                                    ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|state~9                                 ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|state~11                                ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st~6                                    ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state~10                                                                    ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state~11                                                                    ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state~12                                                                    ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state~11                                                  ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state~12                                                  ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state~13                                                  ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state~4                                                          ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state~5                                                          ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state~6                                                          ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~25                                                                                ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~26                                                                                ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~27                                                                                ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~28                                                                                ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~29                                                                                ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~30                                                                                ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~31                                                                                ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~32                                                                                ; Lost fanout                                                                          ;
; GPS:GPS_Unit|state~7                                                                                  ; Lost fanout                                                                          ;
; GPS:GPS_Unit|state~8                                                                                  ; Lost fanout                                                                          ;
; GPS:GPS_Unit|state~9                                                                                  ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st.POSITIV                              ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st.POSITIV ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|new_sec                                 ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|new_sec    ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st.IDDLE                                ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st.IDDLE   ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st.NEGATIV                              ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st.NEGATIV ;
; Total Number of Removed Registers = 402                                                               ;                                                                                      ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
=======
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[0]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[1]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|counter[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rst_cnt                            ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[7]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[6]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[5]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[4]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[3]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[2]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[1]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|t_cnt[0]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[4]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[5]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[6]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[7]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[8]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[9]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[10]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[11]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[12]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[13]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[14]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[15]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[16]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[17]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[18]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[19]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[20]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[21]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[22]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[23]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[24]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[25]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[26]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[27]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[28]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[29]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[30]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[31]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[2]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[3]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[4]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[5]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[6]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[7]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[8]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[9]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[10]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[11]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[12]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[13]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[14]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[15]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[16]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[17]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[18]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[19]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[20]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[21]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[22]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[23]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[24]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[25]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[26]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[27]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[28]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[29]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[30]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|arinc_buff[31]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[0]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[1]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|counter[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rst_cnt                            ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[7]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[6]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[5]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[4]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[3]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[2]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[1]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|t_cnt[0]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[4]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[5]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[6]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[7]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[8]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[9]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[10]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[11]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[12]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[13]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[14]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[15]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[16]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[17]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[18]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[19]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[20]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[21]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[22]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[23]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[24]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[25]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[26]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[27]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[28]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[29]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[30]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[31]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[2]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[3]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[4]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[5]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[6]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[7]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[8]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[9]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[10]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[11]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[12]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[13]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[14]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[15]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[16]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[17]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[18]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[19]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[20]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[21]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[22]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[23]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[24]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[25]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[26]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[27]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[28]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[29]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[30]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|arinc_buff[31]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[0]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[1]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|counter[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rst_cnt                            ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[7]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[6]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[5]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[4]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[3]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[2]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[1]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|t_cnt[0]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[4]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[5]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[6]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[7]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[8]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[9]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[10]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[11]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[12]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[13]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[14]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[15]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[16]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[17]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[18]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[19]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[20]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[21]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[22]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[23]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[24]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[25]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[26]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[27]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[28]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[29]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[30]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[31]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[2]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[3]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[4]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[5]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[6]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[7]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[8]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[9]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[10]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[11]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[12]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[13]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[14]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[15]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[16]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[17]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[18]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[19]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[20]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[21]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[22]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[23]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[24]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[25]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[26]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[27]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[28]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[29]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[30]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|arinc_buff[31]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[0]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[1]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|counter[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rst_cnt                            ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[7]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[6]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[5]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[4]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[3]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[2]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[1]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|t_cnt[0]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[4]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[5]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[6]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[7]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[8]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[9]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[10]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[11]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[12]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[13]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[14]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[15]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[16]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[17]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[18]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[19]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[20]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[21]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[22]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[23]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[24]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[25]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[26]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[27]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[28]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[29]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[30]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[31]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[2]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[3]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[4]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[5]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[6]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[7]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[8]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[9]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[10]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[11]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[12]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[13]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[14]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[15]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[16]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[17]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[18]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[19]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[20]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[21]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[22]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[23]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[24]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[25]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[26]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[27]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[28]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[29]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[30]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|arinc_buff[31]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[0]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[1]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rst_cnt                            ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[7]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[6]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[5]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[4]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[3]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[2]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[1]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[0]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[4]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[5]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[6]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[7]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[8]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[9]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[10]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[11]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[12]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[13]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[14]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[15]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[16]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[17]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[18]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[19]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[20]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[21]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[22]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[23]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[24]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[25]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[26]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[27]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[28]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[29]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[30]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[31]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[2]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[3]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[4]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[5]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[6]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[7]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[8]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[9]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[10]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[11]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[12]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[13]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[14]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[15]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[16]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[17]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[18]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[19]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[20]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[21]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[22]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[23]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[24]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[25]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[26]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[27]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[28]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[29]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[30]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[31]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[0]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[0]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[1]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[7]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[6]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[5]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[4]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[3]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[2]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[1]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|counter[0]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rst_cnt                            ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[7]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[6]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[5]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[4]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[3]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[2]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[1]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|t_cnt[0]                           ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[1]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[2]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[3]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[4]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[5]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[6]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[7]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[8]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[9]                          ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[10]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[11]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[12]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[13]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[14]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[15]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[16]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[17]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[18]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[19]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[20]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[21]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[22]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[23]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[24]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[25]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[26]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[27]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[28]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[29]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[30]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[31]                         ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[2]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[3]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[4]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[5]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[6]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[7]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[8]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[9]                      ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[10]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[11]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[12]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[13]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[14]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[15]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[16]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[17]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[18]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[19]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[20]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[21]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[22]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[23]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[24]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[25]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[26]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[27]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[28]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[29]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[30]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|arinc_buff[31]                     ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|wren                               ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|wren                               ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|wren                               ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|wren                               ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|wren                               ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|wren                               ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st.INIT_ST                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st.PACKAGE                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st.WR_WORD                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st.INIT_ST                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st.PACKAGE                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st.WR_WORD                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st.INIT_ST                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st.PACKAGE                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st.WR_WORD                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st.INIT_ST                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st.PACKAGE                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st.WR_WORD                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.INIT_ST                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.PACKAGE                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.WR_WORD                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st.INIT_ST                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st.PACKAGE                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st.WR_WORD                       ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st.START_frame                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st.START_frame                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st.START_frame                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st.START_frame                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.START_frame                   ; yes                                                              ; yes                                        ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st.START_frame                   ; yes                                                              ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                                 ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                             ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                             ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                             ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START                             ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                           ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                                   ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.DATA_BYTE ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.IDDLE     ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.PRE_STOP  ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.SAMPLE    ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.STOP      ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.WT_RDY                                                        ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.IDDLE                                                         ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.DELAY                                                         ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.WAIT_TRANSFER                                                 ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.REARANGE                                                      ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.WT_RDY                                             ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.START                                              ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.IDDLE                                              ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.DELAY2                                             ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.NEXT_stp                                    ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.DELAY                                       ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.STOP                                        ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state._16Bit                                      ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.TRANSMIT                                    ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.IDLE                                        ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.Idle       ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.NEXT_stp   ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.Delay      ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.STOP       ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.Trans      ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.TODO       ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.DELAY                                              ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state.SYNC                                                          ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state.SAMPLE                                             ; no                                                               ; yes                                        ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state.START                                       ; no                                                               ; yes                                        ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state.Start      ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMMAND                                                                   ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.UTC_Time                                                                  ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMA                                                                      ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.GET_Veryf                                                                 ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.LATITUDE                                                                  ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.Wait                                                                      ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.N_S                                                                       ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.LONGITUDE                                                                 ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.Wait2                                                                     ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.E_W                                                                       ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.SPEED                                                                     ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMA_Course                                                               ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COURSE                                                                    ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMMAND2                                                                  ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.Wait_Altitude                                                             ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.ALTITUDE                                                                  ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMA_DATE                                                                 ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.DATE                                                                      ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.FAULT_DATA                                                                ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.COMA_VER                                                                  ; no                                                               ; yes                                        ;
; GPS:GPS_Unit|fstate.Wait_CALENDAR                                                             ; no                                                               ; yes                                        ;
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                                   ;
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|rx_full  ; Stuck at GND due to stuck port data_in                                               ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[12..15]                                       ; Stuck at GND due to stuck port data_in                                               ;
; FDAU:FDAU|ADAU:ADAU_FRAME|sync_word[8..15]                                             ; Stuck at VCC due to stuck port data_in                                               ;
; FDAU:FDAU|ADAU:ADAU_FRAME|sync_word[7]                                                 ; Stuck at GND due to stuck port data_in                                               ;
; FDAU:FDAU|ADAU:ADAU_FRAME|sync_word[0..6]                                              ; Stuck at VCC due to stuck port data_in                                               ;
; GPS:GPS_Unit|T_hour[8..15]                                                             ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|T_minutes[8..15]                                                          ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|T_seconds[8..15]                                                          ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|D_day[8..15]                                                              ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|D_month[8..15]                                                            ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|D_year[8..12,14,15]                                                       ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|lat_degrees[8..15]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|long_degrees[12..15]                                                      ; Stuck at GND due to stuck port data_in                                               ;
; GPS:GPS_Unit|GPS_DATA[0..7,16..23,32..39,48..55,64..71,80..84,86,87,96..103,132..135]  ; Stuck at GND due to stuck port data_in                                               ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[1,2,6,9]                                      ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[0]                              ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[3..5,7,8]                                     ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|cnt[10]                             ;
; FDAU:FDAU|rd_arinc2[4]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc3[4]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc4[4]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc5[4]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc6[4]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[4]                                                   ;
; FDAU:FDAU|rd_arinc2[3]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc3[3]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc4[3]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc5[3]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc6[3]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[3]                                                   ;
; FDAU:FDAU|rd_arinc2[2]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc3[2]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc4[2]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc5[2]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc6[2]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[2]                                                   ;
; FDAU:FDAU|rd_arinc2[1]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc3[1]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc4[1]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc5[1]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc6[1]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[1]                                                   ;
; FDAU:FDAU|rd_arinc2[0]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|rd_arinc3[0]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|rd_arinc4[0]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|rd_arinc5[0]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|rd_arinc6[0]                                                                 ; Merged with FDAU:FDAU|rd_arinc1[0]                                                   ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|imp[0..14]            ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|imp[15] ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[1..15]                                   ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[0]                         ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[65..79]                                  ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[64]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[81..95]                                  ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[80]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[96..99,101..111]                         ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[100]                       ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[113..127]                                ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[112]                       ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[129..143]                                ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[128]                       ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[145..159]                                ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[144]                       ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[49..63]                                  ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[48]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[33..47]                                  ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[32]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[17..31]                                  ; Merged with SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[16]                        ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[0,16,32,48,64,80,100,112,128,144]        ; Stuck at GND due to stuck port data_in                                               ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state~11                              ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state~12                              ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state~13                              ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state~11  ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state~12  ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state~13  ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state~9  ; Lost fanout                                                                          ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state~10 ; Lost fanout                                                                          ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state~4                                           ; Lost fanout                                                                          ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state~5                                           ; Lost fanout                                                                          ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state~6                                           ; Lost fanout                                                                          ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state~7                                           ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~2                                                                       ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~3                                                                       ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~4                                                                       ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~5                                                                       ; Lost fanout                                                                          ;
; FDAU:FDAU|c_st~6                                                                       ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st~5                      ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st~5                      ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st~5                      ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st~5                      ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st~5                      ; Lost fanout                                                                          ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st~5                      ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|state~8               ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|state~9               ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|state~9                  ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|state~11                 ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st~6                     ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|state~9                  ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|state~11                 ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st~6                     ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state~10                                                     ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state~11                                                     ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|state~12                                                     ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state~11                                   ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state~12                                   ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state~13                                   ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state~4                                           ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state~5                                           ; Lost fanout                                                                          ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state~6                                           ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~25                                                                 ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~26                                                                 ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~27                                                                 ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~28                                                                 ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~29                                                                 ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~30                                                                 ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~31                                                                 ; Lost fanout                                                                          ;
; GPS:GPS_Unit|fstate~32                                                                 ; Lost fanout                                                                          ;
; GPS:GPS_Unit|state~7                                                                   ; Lost fanout                                                                          ;
; GPS:GPS_Unit|state~8                                                                   ; Lost fanout                                                                          ;
; GPS:GPS_Unit|state~9                                                                   ; Lost fanout                                                                          ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st.POSITIV               ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st.POSITIV ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|new_sec                  ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|new_sec    ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st.IDDLE                 ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st.IDDLE   ;
; FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|st.NEGATIV               ; Merged with FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|st.NEGATIV ;
; Total Number of Removed Registers = 403                                                ;                                                                                      ;
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+----------------------------------------------------+---------------------------+-----------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register              ;
+----------------------------------------------------+---------------------------+-----------------------------------------------------+
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[144] ; Stuck at GND              ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[128], ;
;                                                    ; due to stuck port data_in ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[112], ;
;                                                    ;                           ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[100], ;
;                                                    ;                           ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[80],  ;
;                                                    ;                           ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[64],  ;
;                                                    ;                           ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[48],  ;
;                                                    ;                           ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[32],  ;
;                                                    ;                           ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[16],  ;
;                                                    ;                           ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[0]    ;
; GPS:GPS_Unit|T_hour[14]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[6]                            ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_hour[13]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[5]                            ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_hour[12]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[4]                            ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_hour[11]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[3]                            ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_hour[10]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[2]                            ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_hour[9]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[1]                            ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_hour[8]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[0]                            ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_minutes[15]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[23]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_minutes[14]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[22]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_minutes[13]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[21]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_minutes[12]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[20]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_minutes[11]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[19]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_minutes[10]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[18]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_minutes[9]                          ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[17]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_minutes[8]                          ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[16]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_seconds[15]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[39]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_seconds[14]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[38]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_seconds[13]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[37]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_seconds[12]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[36]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_seconds[11]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[35]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_seconds[10]                         ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[34]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_seconds[9]                          ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[33]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_seconds[8]                          ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[32]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_day[15]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[55]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_day[14]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[54]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_day[13]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[53]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_day[12]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[52]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_day[11]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[51]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_day[10]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[50]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_day[9]                              ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[49]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_day[8]                              ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[48]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_month[15]                           ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[71]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_month[14]                           ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[70]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_month[13]                           ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[69]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_month[12]                           ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[68]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_month[11]                           ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[67]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_month[10]                           ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[66]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_month[9]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[65]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_month[8]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[64]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_year[15]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[87]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_year[14]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[86]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_year[12]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[84]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_year[11]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[83]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_year[10]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[82]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|T_hour[15]                            ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[7]                            ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_year[8]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[80]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|lat_degrees[15]                       ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[103]                          ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|lat_degrees[14]                       ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[102]                          ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|lat_degrees[13]                       ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[101]                          ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|lat_degrees[12]                       ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[100]                          ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|lat_degrees[11]                       ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[99]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|D_year[9]                             ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[81]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|lat_degrees[9]                        ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[97]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|lat_degrees[8]                        ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[96]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|long_degrees[15]                      ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[135]                          ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|long_degrees[14]                      ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[134]                          ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|long_degrees[13]                      ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[133]                          ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|long_degrees[12]                      ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[132]                          ;
;                                                    ; due to stuck port data_in ;                                                     ;
; GPS:GPS_Unit|lat_degrees[10]                       ; Stuck at GND              ; GPS:GPS_Unit|GPS_DATA[98]                           ;
;                                                    ; due to stuck port data_in ;                                                     ;
+----------------------------------------------------+---------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
<<<<<<< HEAD
; Total registers                              ; 7899  ;
; Number of registers using Synchronous Clear  ; 330   ;
; Number of registers using Synchronous Load   ; 338   ;
; Number of registers using Asynchronous Clear ; 3375  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3769  ;
=======
; Total registers                              ; 7644  ;
; Number of registers using Synchronous Clear  ; 352   ;
; Number of registers using Synchronous Load   ; 296   ;
; Number of registers using Asynchronous Clear ; 3287  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3565  ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                          ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|tx                                                                                                                             ; 2       ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|tx                                                                                            ; 3       ;
; FDAU:FDAU|ADAU:ADAU_FRAME|rd_channel[0]                                                                                                                                    ; 4       ;
; RTC:RTCUnit|msec_cnt[0]                                                                                                                                                    ; 3       ;
; RTC:RTCUnit|clk_cnt[0]                                                                                                                                                     ; 4       ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|bit_cnt[3]                                                                                                                            ; 4       ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|bit_cnt[2]                                                                                                                            ; 10      ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|bit_cnt[1]                                                                                                                            ; 10      ;
; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|bit_cnt[0]                                                                                                                            ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                               ; 3       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]            ; 1       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]            ; 1       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]            ; 1       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]            ; 1       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]            ; 1       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]            ; 1       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]            ; 1       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]            ; 1       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]            ; 1       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                          ; 2       ;
; sld_signaltap:CC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]            ; 1       ;
<<<<<<< HEAD
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]          ; 1       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]          ; 1       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]          ; 1       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; 1       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]          ; 1       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; 1       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]          ; 1       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]          ; 1       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]          ; 1       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]         ; 2       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                        ; 2       ;
; sld_signaltap:S_RX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]          ; 1       ;
=======
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]     ; 1       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]     ; 1       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]     ; 1       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]     ; 1       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]     ; 1       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]     ; 1       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]     ; 1       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]     ; 1       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]     ; 1       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                   ; 2       ;
; sld_signaltap:alt_RZ_db|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]     ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]    ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]    ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]    ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]    ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]    ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]    ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]    ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]    ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]    ; 1       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                  ; 2       ;
; sld_signaltap:fdau_debug|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]    ; 1       ;
<<<<<<< HEAD
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]          ; 1       ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]          ; 1       ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]          ; 1       ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]          ; 1       ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]          ; 1       ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]          ; 1       ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]          ; 1       ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]          ; 2       ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                        ; 2       ;
; sld_signaltap:fifo|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]          ; 1       ;
=======
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]         ; 1       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]         ; 1       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]         ; 1       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]         ; 1       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]         ; 1       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]         ; 1       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]         ; 1       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]         ; 1       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]         ; 1       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]        ; 2       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                       ; 2       ;
; sld_signaltap:sound|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]         ; 1       ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 3       ;
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:subfarame_dbg|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
<<<<<<< HEAD
; Total number of inverted registers = 77                                                                                                                                    ;         ;
=======
; Total number of inverted registers = 67                                                                                                                                    ;         ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
<<<<<<< HEAD
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |aTOP_ARCTIUM|RTC:RTCUnit|msec_cnt[26]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[7]                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|rd_channel[6]                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|msec_cnt[3]                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[15]                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[48]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|GPS_buff[222]                                                    ;
; 5:1                ; 59 bits   ; 177 LEs       ; 59 LEs               ; 118 LEs                ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|GPS_buff[96]                                                     ;
; 5:1                ; 149 bits  ; 447 LEs       ; 149 LEs              ; 298 LEs                ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|GPS_buff[114]                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[6]                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[10]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[28]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[21]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[16]                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_seconds[0]                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_minutes[7]                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_minutes[3]                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_minutes[8]                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_minutes[5]                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_minutes[12]                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_hour[2]                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_degrees[2]                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_hour[7]                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_degrees[6]                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_minutes[1]                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_seconds[6]                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|course[3]                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|count[1]                                                                                 ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|ID[43]                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[3]                                         ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_SOUND[4]                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|cc_in[13]                                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|cc_wr[0]                                             ;
; 6:1                ; 28 bits   ; 112 LEs       ; 28 LEs               ; 84 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|cnt[12]                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|delay[7]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_year[1]                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_month[3]                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_month[6]                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_day[2]                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_day[7]                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_year[5]                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|altitude[1]                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|delay[4]                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|cnt[4]                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_minutes[12]                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_degrees[3]                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_degrees[4]                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_degrees[9]                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_minutes[4]                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_minutes[9]                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_minutes[3]                                                                          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|speed[11]                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[1]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[3]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[0]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[1]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[0]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[0]                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[0]    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|ID[0]                                                                                    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[4]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|digi_channel[1]                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|rd_arinc1[2]                                                                                ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[3]    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[15]                                                         ;
; 12:1               ; 11 bits   ; 88 LEs        ; 66 LEs               ; 22 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[0]                                                          ;
; 13:1               ; 9 bits    ; 72 LEs        ; 9 LEs                ; 63 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[0]                                                     ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|word_cnt[2]                                                                                 ;
; 14:1               ; 9 bits    ; 81 LEs        ; 9 LEs                ; 72 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|wraddress[2]                                                                                ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|data_adau[8]                                                                                ;
; 20:1               ; 3 bits    ; 39 LEs        ; 3 LEs                ; 36 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|digit[1]                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|bit_cnt[2]                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ENA[0]                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|GPS:GPS_Unit|counter                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|GPS:GPS_Unit|state                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|Selector34                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|Selector38                                                                  ;
=======
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |aTOP_ARCTIUM|RTC:RTCUnit|msec_cnt[29]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[6]                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|rd_channel[1]                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|msec_cnt[1]                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[15]                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|I2C_buff[48]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|GPS_buff[208]                                                    ;
; 5:1                ; 59 bits   ; 177 LEs       ; 59 LEs               ; 118 LEs                ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|GPS_buff[51]                                                     ;
; 5:1                ; 149 bits  ; 447 LEs       ; 149 LEs              ; 298 LEs                ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|GPS_buff[201]                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_data[0]                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_data[29]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_data[13]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_data[20]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_data[24]                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_seconds[3]                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_minutes[7]                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_minutes[1]                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_minutes[8]                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_minutes[7]                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_minutes[12]                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_hour[0]                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_degrees[3]                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_hour[7]                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_degrees[6]                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|lat_minutes[2]                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|T_seconds[5]                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|course[9]                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|count[6]                                                                                 ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|ID[40]                                                                                   ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12]       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[2]                                         ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_SOUND[8]                                          ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|cc_wr[0]                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|cc_in[12]                                            ;
; 6:1                ; 28 bits   ; 112 LEs       ; 28 LEs               ; 84 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|cnt[2]                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|delay[0]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_year[2]                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_month[0]                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_month[4]                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_day[2]                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_day[4]                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|D_year[4]                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|altitude[30]                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|delay[4]                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|cnt[1]                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_minutes[15]                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_degrees[1]                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_degrees[7]                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_degrees[11]                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_minutes[4]                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_minutes[11]                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|long_minutes[1]                                                                          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|speed[14]                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_addr[1]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_addr[2]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_addr[0]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_addr[2]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[1]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_addr[2]                                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[2]           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|ID[5]                                                                                    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[3]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|digi_channel[0]                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|rd_arinc1[4]                                                                                ;
; 12:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[12]                                                         ;
; 12:1               ; 11 bits   ; 88 LEs        ; 66 LEs               ; 22 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[5]                                                          ;
; 13:1               ; 9 bits    ; 72 LEs        ; 9 LEs                ; 63 LEs                 ; Yes        ; |aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[3]                                                     ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|word_cnt[7]                                                                                 ;
; 14:1               ; 16 bits   ; 144 LEs       ; 128 LEs              ; 16 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|data_adau[8]                                                                                ;
; 14:1               ; 9 bits    ; 81 LEs        ; 9 LEs                ; 72 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|wraddress[0]                                                                                ;
; 20:1               ; 3 bits    ; 39 LEs        ; 3 LEs                ; 36 LEs                 ; Yes        ; |aTOP_ARCTIUM|GPS:GPS_Unit|digit[2]                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|bit_cnt[0]                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[0]                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|GPS:GPS_Unit|counter                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|GPS:GPS_Unit|state                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|Selector33                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|Selector36                                                                  ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|Selector6                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|c_st                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|c_st                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|c_st                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|c_st                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|c_st                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|c_st                                                                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|c_st                                                                                        ;
<<<<<<< HEAD
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|Selector0   ;
; 24:1               ; 5 bits    ; 80 LEs        ; 30 LEs               ; 50 LEs                 ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|c_st                                                                                        ;
; 23:1               ; 3 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; No         ; |aTOP_ARCTIUM|GPS:GPS_Unit|Selector44                                                                               ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; No         ; |aTOP_ARCTIUM|GPS:GPS_Unit|Selector43                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][9]                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][7]                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[6][8]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                      ;
; 60:1               ; 4 bits    ; 160 LEs       ; 68 LEs               ; 92 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 16:1               ; 10 bits   ; 100 LEs       ; 40 LEs               ; 60 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                             ;
=======
; 24:1               ; 5 bits    ; 80 LEs        ; 30 LEs               ; 50 LEs                 ; No         ; |aTOP_ARCTIUM|FDAU:FDAU|c_st                                                                                        ;
; 23:1               ; 3 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; No         ; |aTOP_ARCTIUM|GPS:GPS_Unit|Selector40                                                                               ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; No         ; |aTOP_ARCTIUM|GPS:GPS_Unit|Selector28                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 52:1               ; 4 bits    ; 136 LEs       ; 64 LEs               ; 72 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 14:1               ; 10 bits   ; 90 LEs        ; 40 LEs               ; 50 LEs                 ; Yes        ; |aTOP_ARCTIUM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for Top-level Entity: |aTOP_ARCTIUM ;
+------------+---------+------+--------------------------+
; Assignment ; Value   ; From ; To                       ;
+------------+---------+------+--------------------------+
; LOCATION   ; Pin_91  ; -    ; inp_clk                  ;
; LOCATION   ; Pin_137 ; -    ; gps                      ;
; LOCATION   ; Pin_38  ; -    ; AUD1                     ;
; LOCATION   ; Pin_51  ; -    ; CNV                      ;
; LOCATION   ; Pin_53  ; -    ; SDI                      ;
; LOCATION   ; Pin_52  ; -    ; CLK                      ;
; LOCATION   ; Pin_50  ; -    ; SDO                      ;
; LOCATION   ; Pin_143 ; -    ; TX_data                  ;
; LOCATION   ; Pin_30  ; -    ; CC_tx                    ;
; LOCATION   ; Pin_74  ; -    ; line_A1                  ;
; LOCATION   ; Pin_75  ; -    ; line_B1                  ;
; LOCATION   ; Pin_76  ; -    ; line_A2                  ;
; LOCATION   ; Pin_79  ; -    ; line_B2                  ;
; LOCATION   ; Pin_83  ; -    ; line_A3                  ;
; LOCATION   ; Pin_85  ; -    ; line_B3                  ;
; LOCATION   ; Pin_87  ; -    ; line_A4                  ;
; LOCATION   ; Pin_89  ; -    ; line_B4                  ;
; LOCATION   ; Pin_98  ; -    ; line_A5                  ;
; LOCATION   ; Pin_110 ; -    ; line_B5                  ;
; LOCATION   ; Pin_103 ; -    ; line_A6                  ;
; LOCATION   ; Pin_105 ; -    ; line_B6                  ;
; LOCATION   ; Pin_31  ; -    ; taho1                    ;
; LOCATION   ; Pin_32  ; -    ; taho2                    ;
; LOCATION   ; Pin_142 ; -    ; impuls                   ;
; LOCATION   ; Pin_77  ; -    ; line_A21                 ;
; LOCATION   ; Pin_80  ; -    ; line_B21                 ;
; LOCATION   ; Pin_84  ; -    ; line_A31                 ;
; LOCATION   ; Pin_86  ; -    ; line_B31                 ;
; LOCATION   ; Pin_88  ; -    ; line_A41                 ;
; LOCATION   ; Pin_90  ; -    ; line_B41                 ;
; LOCATION   ; Pin_99  ; -    ; line_A51                 ;
; LOCATION   ; Pin_111 ; -    ; line_B51                 ;
; LOCATION   ; Pin_104 ; -    ; line_A61                 ;
; LOCATION   ; Pin_106 ; -    ; line_B61                 ;
; LOCATION   ; Pin_138 ; -    ; LED_FPGA                 ;
; LOCATION   ; Pin_73  ; -    ; div                      ;
; LOCATION   ; Pin_72  ; -    ; mul                      ;
+------------+---------+------+--------------------------+


+----------------------------------------------------+
; Source assignments for GPS:GPS_Unit                ;
+--------------------------+---------+------+--------+
; Assignment               ; Value   ; From ; To     ;
+--------------------------+---------+------+--------+
; SAFE_STATE_MACHINE       ; on      ; -    ; fstate ;
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; fstate ;
+--------------------------+---------+------+--------+


+---------------------------------------------------+
; Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME  ;
+--------------------------+---------+------+-------+
; Assignment               ; Value   ; From ; To    ;
+--------------------------+---------+------+-------+
; SAFE_STATE_MACHINE       ; on      ; -    ; state ;
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; state ;
+--------------------------+---------+------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component|altsyncram_qtq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983 ;
+--------------------------+---------+------+-----------------+
; Assignment               ; Value   ; From ; To              ;
+--------------------------+---------+------+-----------------+
; SAFE_STATE_MACHINE       ; on      ; -    ; state           ;
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; state           ;
+--------------------------+---------+------+-----------------+


+--------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM ;
+--------------------------+---------+------+------------------------+
; Assignment               ; Value   ; From ; To                     ;
+--------------------------+---------+------+------------------------+
; SAFE_STATE_MACHINE       ; on      ; -    ; state                  ;
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; state                  ;
+--------------------------+---------+------+------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1 ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; c_data[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; wren                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; wren                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; rst_cnt                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rst_cnt                                ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[4]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[4]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[5]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[5]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[6]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[6]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[7]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[7]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[8]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[8]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[9]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[9]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[10]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[10]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[11]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[11]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[12]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[12]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[13]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[13]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[14]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[14]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[15]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[15]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[16]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[16]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[17]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[17]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[18]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[18]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[19]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[19]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[20]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[20]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[21]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[21]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[22]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[22]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[23]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[23]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[24]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[24]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[25]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[25]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[26]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[26]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[27]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[27]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[28]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[28]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[29]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[29]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[30]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[30]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[31]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[31]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[31]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[31]                         ;
+---------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2 ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; c_data[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; wren                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; wren                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; rst_cnt                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rst_cnt                                ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[4]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[4]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[5]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[5]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[6]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[6]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[7]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[7]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[8]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[8]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[9]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[9]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[10]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[10]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[11]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[11]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[12]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[12]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[13]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[13]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[14]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[14]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[15]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[15]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[16]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[16]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[17]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[17]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[18]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[18]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[19]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[19]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[20]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[20]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[21]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[21]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[22]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[22]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[23]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[23]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[24]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[24]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[25]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[25]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[26]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[26]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[27]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[27]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[28]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[28]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[29]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[29]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[30]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[30]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[31]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[31]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[31]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[31]                         ;
+---------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3 ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; c_data[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; wren                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; wren                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; rst_cnt                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rst_cnt                                ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[4]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[4]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[5]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[5]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[6]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[6]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[7]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[7]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[8]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[8]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[9]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[9]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[10]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[10]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[11]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[11]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[12]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[12]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[13]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[13]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[14]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[14]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[15]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[15]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[16]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[16]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[17]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[17]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[18]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[18]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[19]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[19]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[20]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[20]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[21]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[21]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[22]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[22]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[23]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[23]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[24]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[24]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[25]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[25]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[26]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[26]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[27]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[27]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[28]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[28]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[29]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[29]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[30]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[30]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[31]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[31]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[31]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[31]                         ;
+---------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4 ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; c_data[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; wren                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; wren                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; rst_cnt                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rst_cnt                                ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[4]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[4]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[5]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[5]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[6]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[6]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[7]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[7]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[8]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[8]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[9]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[9]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[10]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[10]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[11]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[11]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[12]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[12]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[13]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[13]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[14]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[14]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[15]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[15]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[16]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[16]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[17]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[17]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[18]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[18]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[19]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[19]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[20]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[20]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[21]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[21]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[22]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[22]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[23]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[23]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[24]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[24]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[25]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[25]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[26]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[26]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[27]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[27]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[28]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[28]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[29]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[29]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[30]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[30]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[31]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[31]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[31]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[31]                         ;
+---------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5 ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; c_data[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; wren                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; wren                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; rst_cnt                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rst_cnt                                ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[4]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[4]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[5]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[5]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[6]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[6]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[7]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[7]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[8]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[8]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[9]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[9]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[10]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[10]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[11]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[11]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[12]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[12]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[13]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[13]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[14]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[14]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[15]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[15]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[16]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[16]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[17]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[17]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[18]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[18]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[19]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[19]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[20]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[20]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[21]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[21]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[22]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[22]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[23]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[23]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[24]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[24]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[25]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[25]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[26]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[26]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[27]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[27]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[28]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[28]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[29]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[29]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[30]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[30]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[31]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[31]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[31]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[31]                         ;
+---------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6 ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; c_data[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_addr[0]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[0]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[1]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[7]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[7]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[6]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[6]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[5]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[5]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[4]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[4]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[3]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[3]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[2]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[2]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[1]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[1]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; counter[0]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; counter[0]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; wren                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; wren                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; rst_cnt                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rst_cnt                                ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[7]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[6]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[5]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[4]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[3]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[2]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[1]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; t_cnt[0]                               ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[1]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[1]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[2]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[2]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[3]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[3]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[4]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[4]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[5]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[5]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[6]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[6]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[7]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[7]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[8]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[8]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[9]                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[9]                              ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[10]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[10]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[11]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[11]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[12]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[12]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[13]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[13]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[14]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[14]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[15]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[15]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[16]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[16]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[17]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[17]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[18]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[18]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[19]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[19]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[20]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[20]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[21]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[21]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[22]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[22]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[23]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[23]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[24]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[24]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[25]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[25]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[26]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[26]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[27]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[27]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[28]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[28]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[29]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[29]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[30]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[30]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_data[31]                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_data[31]                             ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.WR_WORD                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.PACKAGE                           ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.START_frame                       ;
; PRESERVE_REGISTER         ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; c_st.INIT_ST                           ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[2]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[3]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[4]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[5]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[6]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[7]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[8]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[9]                          ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[10]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[11]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[12]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[13]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[14]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[15]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[16]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[17]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[18]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[19]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[20]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[21]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[22]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[23]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[24]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[25]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[26]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[27]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[28]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[29]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[30]                         ;
; PRESERVE_REGISTER         ; on    ; -    ; arinc_buff[31]                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; arinc_buff[31]                         ;
+---------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component|altsyncram_28o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT ;
+--------------------------+---------+------+-----------------------------+
; Assignment               ; Value   ; From ; To                          ;
+--------------------------+---------+------+-----------------------------+
; SAFE_STATE_MACHINE       ; on      ; -    ; state                       ;
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; state                       ;
+--------------------------+---------+------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component|altsyncram_k8o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit ;
+--------------------------+---------+------+---------------------------------------------------------+
; Assignment               ; Value   ; From ; To                                                      ;
+--------------------------+---------+------+---------------------------------------------------------+
; SAFE_STATE_MACHINE       ; on      ; -    ; state                                                   ;
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; state                                                   ;
+--------------------------+---------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |aTOP_ARCTIUM ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; serial_number  ; RP24  ; String                                              ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RTC:RTCUnit ;
+----------------+--------+--------------------------------+
; Parameter Name ; Value  ; Type                           ;
+----------------+--------+--------------------------------+
; synchro        ; 0      ; Signed Integer                 ;
; secs_delay     ; 10     ; Signed Integer                 ;
; clk_persec     ; 400000 ; Signed Integer                 ;
; every_sec      ; 25000  ; Signed Integer                 ;
; delay_low      ; 3      ; Signed Integer                 ;
+----------------+--------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------------------+
; Parameter Name                ; Value                 ; Type                               ;
+-------------------------------+-----------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                            ;
; PLL_TYPE                      ; AUTO                  ; Untyped                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=CLK ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                            ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                            ;
; LOCK_HIGH                     ; 1                     ; Untyped                            ;
; LOCK_LOW                      ; 1                     ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                            ;
; SKIP_VCO                      ; OFF                   ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                            ;
; BANDWIDTH                     ; 0                     ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                            ;
; DOWN_SPREAD                   ; 0                     ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer                     ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer                     ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer                     ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 125                   ; Signed Integer                     ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer                     ;
; CLK1_DIVIDE_BY                ; 50                    ; Signed Integer                     ;
; CLK0_DIVIDE_BY                ; 10                    ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                     ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                     ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                     ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                            ;
; DPA_DIVIDER                   ; 0                     ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                            ;
; VCO_MIN                       ; 0                     ; Untyped                            ;
; VCO_MAX                       ; 0                     ; Untyped                            ;
; VCO_CENTER                    ; 0                     ; Untyped                            ;
; PFD_MIN                       ; 0                     ; Untyped                            ;
; PFD_MAX                       ; 0                     ; Untyped                            ;
; M_INITIAL                     ; 0                     ; Untyped                            ;
; M                             ; 0                     ; Untyped                            ;
; N                             ; 1                     ; Untyped                            ;
; M2                            ; 1                     ; Untyped                            ;
; N2                            ; 1                     ; Untyped                            ;
; SS                            ; 1                     ; Untyped                            ;
; C0_HIGH                       ; 0                     ; Untyped                            ;
; C1_HIGH                       ; 0                     ; Untyped                            ;
; C2_HIGH                       ; 0                     ; Untyped                            ;
; C3_HIGH                       ; 0                     ; Untyped                            ;
; C4_HIGH                       ; 0                     ; Untyped                            ;
; C5_HIGH                       ; 0                     ; Untyped                            ;
; C6_HIGH                       ; 0                     ; Untyped                            ;
; C7_HIGH                       ; 0                     ; Untyped                            ;
; C8_HIGH                       ; 0                     ; Untyped                            ;
; C9_HIGH                       ; 0                     ; Untyped                            ;
; C0_LOW                        ; 0                     ; Untyped                            ;
; C1_LOW                        ; 0                     ; Untyped                            ;
; C2_LOW                        ; 0                     ; Untyped                            ;
; C3_LOW                        ; 0                     ; Untyped                            ;
; C4_LOW                        ; 0                     ; Untyped                            ;
; C5_LOW                        ; 0                     ; Untyped                            ;
; C6_LOW                        ; 0                     ; Untyped                            ;
; C7_LOW                        ; 0                     ; Untyped                            ;
; C8_LOW                        ; 0                     ; Untyped                            ;
; C9_LOW                        ; 0                     ; Untyped                            ;
; C0_INITIAL                    ; 0                     ; Untyped                            ;
; C1_INITIAL                    ; 0                     ; Untyped                            ;
; C2_INITIAL                    ; 0                     ; Untyped                            ;
; C3_INITIAL                    ; 0                     ; Untyped                            ;
; C4_INITIAL                    ; 0                     ; Untyped                            ;
; C5_INITIAL                    ; 0                     ; Untyped                            ;
; C6_INITIAL                    ; 0                     ; Untyped                            ;
; C7_INITIAL                    ; 0                     ; Untyped                            ;
; C8_INITIAL                    ; 0                     ; Untyped                            ;
; C9_INITIAL                    ; 0                     ; Untyped                            ;
; C0_MODE                       ; BYPASS                ; Untyped                            ;
; C1_MODE                       ; BYPASS                ; Untyped                            ;
; C2_MODE                       ; BYPASS                ; Untyped                            ;
; C3_MODE                       ; BYPASS                ; Untyped                            ;
; C4_MODE                       ; BYPASS                ; Untyped                            ;
; C5_MODE                       ; BYPASS                ; Untyped                            ;
; C6_MODE                       ; BYPASS                ; Untyped                            ;
; C7_MODE                       ; BYPASS                ; Untyped                            ;
; C8_MODE                       ; BYPASS                ; Untyped                            ;
; C9_MODE                       ; BYPASS                ; Untyped                            ;
; C0_PH                         ; 0                     ; Untyped                            ;
; C1_PH                         ; 0                     ; Untyped                            ;
; C2_PH                         ; 0                     ; Untyped                            ;
; C3_PH                         ; 0                     ; Untyped                            ;
; C4_PH                         ; 0                     ; Untyped                            ;
; C5_PH                         ; 0                     ; Untyped                            ;
; C6_PH                         ; 0                     ; Untyped                            ;
; C7_PH                         ; 0                     ; Untyped                            ;
; C8_PH                         ; 0                     ; Untyped                            ;
; C9_PH                         ; 0                     ; Untyped                            ;
; L0_HIGH                       ; 1                     ; Untyped                            ;
; L1_HIGH                       ; 1                     ; Untyped                            ;
; G0_HIGH                       ; 1                     ; Untyped                            ;
; G1_HIGH                       ; 1                     ; Untyped                            ;
; G2_HIGH                       ; 1                     ; Untyped                            ;
; G3_HIGH                       ; 1                     ; Untyped                            ;
; E0_HIGH                       ; 1                     ; Untyped                            ;
; E1_HIGH                       ; 1                     ; Untyped                            ;
; E2_HIGH                       ; 1                     ; Untyped                            ;
; E3_HIGH                       ; 1                     ; Untyped                            ;
; L0_LOW                        ; 1                     ; Untyped                            ;
; L1_LOW                        ; 1                     ; Untyped                            ;
; G0_LOW                        ; 1                     ; Untyped                            ;
; G1_LOW                        ; 1                     ; Untyped                            ;
; G2_LOW                        ; 1                     ; Untyped                            ;
; G3_LOW                        ; 1                     ; Untyped                            ;
; E0_LOW                        ; 1                     ; Untyped                            ;
; E1_LOW                        ; 1                     ; Untyped                            ;
; E2_LOW                        ; 1                     ; Untyped                            ;
; E3_LOW                        ; 1                     ; Untyped                            ;
; L0_INITIAL                    ; 1                     ; Untyped                            ;
; L1_INITIAL                    ; 1                     ; Untyped                            ;
; G0_INITIAL                    ; 1                     ; Untyped                            ;
; G1_INITIAL                    ; 1                     ; Untyped                            ;
; G2_INITIAL                    ; 1                     ; Untyped                            ;
; G3_INITIAL                    ; 1                     ; Untyped                            ;
; E0_INITIAL                    ; 1                     ; Untyped                            ;
; E1_INITIAL                    ; 1                     ; Untyped                            ;
; E2_INITIAL                    ; 1                     ; Untyped                            ;
; E3_INITIAL                    ; 1                     ; Untyped                            ;
; L0_MODE                       ; BYPASS                ; Untyped                            ;
; L1_MODE                       ; BYPASS                ; Untyped                            ;
; G0_MODE                       ; BYPASS                ; Untyped                            ;
; G1_MODE                       ; BYPASS                ; Untyped                            ;
; G2_MODE                       ; BYPASS                ; Untyped                            ;
; G3_MODE                       ; BYPASS                ; Untyped                            ;
; E0_MODE                       ; BYPASS                ; Untyped                            ;
; E1_MODE                       ; BYPASS                ; Untyped                            ;
; E2_MODE                       ; BYPASS                ; Untyped                            ;
; E3_MODE                       ; BYPASS                ; Untyped                            ;
; L0_PH                         ; 0                     ; Untyped                            ;
; L1_PH                         ; 0                     ; Untyped                            ;
; G0_PH                         ; 0                     ; Untyped                            ;
; G1_PH                         ; 0                     ; Untyped                            ;
; G2_PH                         ; 0                     ; Untyped                            ;
; G3_PH                         ; 0                     ; Untyped                            ;
; E0_PH                         ; 0                     ; Untyped                            ;
; E1_PH                         ; 0                     ; Untyped                            ;
; E2_PH                         ; 0                     ; Untyped                            ;
; E3_PH                         ; 0                     ; Untyped                            ;
; M_PH                          ; 0                     ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                            ;
; CLK0_COUNTER                  ; G0                    ; Untyped                            ;
; CLK1_COUNTER                  ; G0                    ; Untyped                            ;
; CLK2_COUNTER                  ; G0                    ; Untyped                            ;
; CLK3_COUNTER                  ; G0                    ; Untyped                            ;
; CLK4_COUNTER                  ; G0                    ; Untyped                            ;
; CLK5_COUNTER                  ; G0                    ; Untyped                            ;
; CLK6_COUNTER                  ; E0                    ; Untyped                            ;
; CLK7_COUNTER                  ; E1                    ; Untyped                            ;
; CLK8_COUNTER                  ; E2                    ; Untyped                            ;
; CLK9_COUNTER                  ; E3                    ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                            ;
; M_TIME_DELAY                  ; 0                     ; Untyped                            ;
; N_TIME_DELAY                  ; 0                     ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                            ;
; VCO_POST_SCALE                ; 0                     ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                            ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                            ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                            ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                            ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                            ;
; CBXI_PARAMETER                ; CLK_altpll            ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                            ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                     ;
+-------------------------------+-----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|ADAU:ADAU_FRAME ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay_clocks   ; 1220  ; Signed Integer                                ;
; FAST_clk       ; 48    ; Signed Integer                                ;
; SLOW_clk       ; 217   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; ./FDAU/all_frame.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qtq1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; trans_mode     ; 1     ; Signed Integer                                                  ;
; delay_val      ; 48    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_04k1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_04k1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_04k1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_04k1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_04k1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_04k1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                    ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_08o1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_28o1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; PARAMS         ; 48    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|mod_m_timer:sound_uart_timer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                            ;
; M              ; 3     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DBIT           ; 8     ; Signed Integer                                                                                                ;
; SB_TICK        ; 16    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                      ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                      ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_k8o1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; SUBFRAME       ; 2048  ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:CC                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334533                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 58                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 58                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 56638                                                                                                                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 60092                                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 197                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:S_RX                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                   ; String         ;
; sld_node_info                                   ; 805334536                                                                                                       ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 29                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 29                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                              ; Signed Integer ;
; sld_node_crc_hiword                             ; 30537                                                                                                           ; Untyped        ;
; sld_node_crc_loword                             ; 35514                                                                                                           ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                               ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 111                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:alt_RZ_db                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334535                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 103                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 103                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 19088                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 11459                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 332                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:fdau_debug                                                                                                                                                                                                         ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 61                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 61                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 61472                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 58561                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 206                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:fifo                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                              ; String         ;
; sld_node_info                                   ; 805334537                                                                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 28                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 28                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 49400                                                                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 48052                                                                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                          ; Signed Integer ;
; sld_sample_depth                                ; 256                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 106                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:subfarame_dbg                                                                                                                                                                             ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 53                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 53                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 6632                                                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 49945                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 256                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 181                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                            ;
; Entity Instance                           ; FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                             ;
;     -- NUMWORDS_B                         ; 128                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                      ;
; Entity Instance                           ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                             ;
;     -- NUMWORDS_B                         ; 4096                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx"  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_done_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT"                                                                                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; I2C_DATA              ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (160 bits) it drives.  Extra input bit(s) "I2C_DATA[159..1]" will be connected to GND. ;
; serial_number[13..12] ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; serial_number[5..4]   ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; serial_number[27..26] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[24..23] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[19..14] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[8..6]   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[31]     ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[30]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; serial_number[29]     ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[28]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; serial_number[25]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; serial_number[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; serial_number[21]     ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[20]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; serial_number[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; serial_number[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; serial_number[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; wren ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPS:GPS_Unit"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ERROR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RTC:RTCUnit"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk_10MHz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; fdau_debug    ; 61                  ; 61               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 1              ; subfarame_dbg ; 53                  ; 53               ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 5              ; CC            ; 58                  ; 58               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 7              ; alt_RZ_db     ; 103                 ; 103              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
<<<<<<< HEAD
; 8              ; S_RX          ; 29                  ; 29               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 9              ; fifo          ; 28                  ; 28               ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
=======
; 8              ; sound         ; 59                  ; 59               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
<<<<<<< HEAD
; Top              ; 00:00:15     ;
=======
; Top              ; 00:00:14     ;
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
; sld_hub:auto_hub ; 00:00:02     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "fdau_debug"                                                                                                                                                                                                                                                                   ;
+----------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                   ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                               ; Details                                                                                                                                                        ;
+----------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FDAU:FDAU|ADAU:ADAU_FRAME|sample_rdy   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|sample_rdy ; N/A                                                                                                                                                            ;
; FDAU:FDAU|ADAU:ADAU_FRAME|sample_rdy   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|sample_rdy ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.Check                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.Check                            ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.Check                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.Check                            ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.INIT                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.INIT~_wirecell                   ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.INIT                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.INIT~_wirecell                   ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.Iddle                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.Iddle                            ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.Iddle                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.Iddle                            ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_1             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_1                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_1             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_1                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_2             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_2                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_2             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_2                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_3             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_3                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_3             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_3                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_4             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_4                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_4             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_4                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_5             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_5                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_5             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_5                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_6             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_6                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_DIGI_6             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_DIGI_6                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_IMPULS             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_IMPULS                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_IMPULS             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_IMPULS                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_TAHO_1             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_TAHO_1                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_TAHO_1             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_TAHO_1                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_TAHO_2             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_TAHO_2                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.READ_TAHO_2             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.READ_TAHO_2                      ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.WAIT_one_clk            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.WAIT_one_clk                     ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.WAIT_one_clk            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.WAIT_one_clk                     ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.Wr_data                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.Wr_data                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|c_st.Wr_data                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|c_st.Wr_data                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|clock                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inp_clk                                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[0]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[0]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[10]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[10]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[10]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[11]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[11]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[11]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[12]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[12]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[12]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[13]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[13]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[13]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[14]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[14]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[14]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[15]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[15]                         ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[1]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[1]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[2]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[2]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[3]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[3]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[4]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[4]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[5]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[5]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[6]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[6]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[7]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[7]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[8]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[8]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[9]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|data_adau[9]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|data_adau[9]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|digi_channel[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|digi_channel[0]                       ; N/A                                                                                                                                                            ;
; FDAU:FDAU|digi_channel[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|digi_channel[0]                       ; N/A                                                                                                                                                            ;
; FDAU:FDAU|digi_channel[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|digi_channel[1]                       ; N/A                                                                                                                                                            ;
; FDAU:FDAU|digi_channel[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|digi_channel[1]                       ; N/A                                                                                                                                                            ;
; FDAU:FDAU|digi_channel[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|digi_channel[2]                       ; N/A                                                                                                                                                            ;
; FDAU:FDAU|digi_channel[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|digi_channel[2]                       ; N/A                                                                                                                                                            ;
; FDAU:FDAU|digi_channel[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|digi_channel[3]                       ; N/A                                                                                                                                                            ;
; FDAU:FDAU|digi_channel[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|digi_channel[3]                       ; N/A                                                                                                                                                            ;
; FDAU:FDAU|msec                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|msec                                ; N/A                                                                                                                                                            ;
; FDAU:FDAU|msec                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|msec                                ; N/A                                                                                                                                                            ;
; FDAU:FDAU|pos_edge_det:pos_edge_det|pe ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FDAU:FDAU|pos_edge_det:pos_edge_det|pe ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FDAU:FDAU|rd_arinc1[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[0]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|rd_arinc1[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[0]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|rd_arinc1[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[1]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|rd_arinc1[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[1]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|rd_arinc1[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[2]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|rd_arinc1[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[2]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|rd_arinc1[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[3]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|rd_arinc1[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[3]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|rd_arinc1[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[4]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|rd_arinc1[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|rd_arinc1[4]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|sec                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|sec                                 ; N/A                                                                                                                                                            ;
; FDAU:FDAU|sec                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|sec                                 ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[0]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[0]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[1]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[1]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[2]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[2]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[3]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[3]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[4]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[4]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[5]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[5]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[6]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[6]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[7]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|word_cnt[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|word_cnt[7]                           ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[0]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[0]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[1]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[1]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[2]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[2]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[3]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[3]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[4]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[4]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[5]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[5]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[6]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[6]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[7]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[7]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[8]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wraddress[8]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wraddress[8]                          ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wren                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wren                                  ; N/A                                                                                                                                                            ;
; FDAU:FDAU|wren                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|wren                                  ; N/A                                                                                                                                                            ;
+----------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "subfarame_dbg"                                                                                                                                        ;
+---------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------+---------+
; Name                                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                             ; Details ;
+---------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------+---------+
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[0]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[0]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[1]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[1]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[2]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[2]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[3]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[3]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[4]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[4]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[5]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|byte_cnt[5]              ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|clock              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inp_clk                                                       ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[0]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[0]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[10]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[10]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[11]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[11]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[12]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[12]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[13]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[13]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[14]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[14]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[15]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[15]                 ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[1]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[1]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[2]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[2]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[3]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[3]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[4]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[4]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[5]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[5]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[6]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[6]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[7]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[7]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[8]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[8]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[9]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|data[9]                  ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|frame_cnt[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2] ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|frame_cnt[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2] ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|frame_cnt[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3] ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|frame_cnt[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3] ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[0]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[0]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[1]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[1]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[2]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[2]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[3]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[3]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[4]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[4]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[5]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[5]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[6]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[6]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[7]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[7]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[8]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|rd_fdau[8]               ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.CNT          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.CNT                ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.CNT          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.CNT                ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.IDDLE        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.IDDLE~_wirecell    ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.IDDLE        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.IDDLE~_wirecell    ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.PUT_SERIAL_1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.PUT_SERIAL_1       ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.PUT_SERIAL_1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.PUT_SERIAL_1       ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.PUT_SERIAL_2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.PUT_SERIAL_2       ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.PUT_SERIAL_2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.PUT_SERIAL_2       ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_DOP     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_DOP           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_DOP     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_DOP           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_GPS     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_GPS           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_GPS     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_GPS           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_I2C     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_I2C           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_I2C     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_I2C           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_MSRP    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_MSRP          ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_MSRP    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.READ_MSRP          ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.SUBFRAME     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.SUBFRAME           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.SUBFRAME     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.SUBFRAME           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.WAIT_CYCLE   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.WAIT_CYCLE         ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.WAIT_CYCLE   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.WAIT_CYCLE         ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.WAIT_LOW     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.WAIT_LOW           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.WAIT_LOW     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|state.WAIT_LOW           ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[0]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[0]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[1]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[1]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[2]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[2]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[3]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[3]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[4]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[4]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[5]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[5]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[6]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[6]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[7]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[7]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[8]             ; N/A     ;
; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|wraddress[8]             ; N/A     ;
+---------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------+---------+


<<<<<<< HEAD
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "CC"                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                            ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                         ; Details                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_RDY                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_RDY                                   ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_RDY                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_RDY                                   ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_tx                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|tx~_wirecell ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_tx                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|tx~_wirecell ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[0]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[0]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[1]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[1]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|msec                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|msec                                                                          ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|msec                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|msec                                                                          ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[0]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[0]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[1]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[1]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[2]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[2]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[3]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[3]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[4]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[4]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[5]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[5]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[6]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[6]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[7]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[7]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[0]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[0]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[1]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[1]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[2]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[2]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[3]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[3]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[4]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[4]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[5]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[5]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[6]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[6]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[7]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[7]                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|rx_full           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|rx_full           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                       ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                             ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                         ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                         ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                         ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                         ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                         ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                         ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START~_wirecell               ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START~_wirecell               ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                       ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                       ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                               ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                               ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|timer                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|delay                                                                         ; N/A                                                                                                                                                            ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|timer                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|delay                                                                         ; N/A                                                                                                                                                            ;
; inp_clk                                                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inp_clk                                                                                   ; N/A                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
=======
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "CC"                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------+---------+
; Name                                                                                            ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                               ; Details ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------+---------+
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_RDY                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_RDY                                         ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_RDY                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_RDY                                         ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_tx                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|tx~_wirecell       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_tx                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|tx~_wirecell       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[0]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[0]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[1]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[1]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[2]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_cnt[3]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|msec                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|msec                                                                                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|msec                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|msec                                                                                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[0]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[0]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[1]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[1]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[2]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[2]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[3]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[3]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[4]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[4]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[5]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[5]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[6]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[6]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[7]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|param_cnt[7]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[0]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[0]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[1]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[1]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[2]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[2]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[3]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[3]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[4]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[4]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[5]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[5]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[6]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[6]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[7]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|rd_FLIGHT[7]                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10] ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10] ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11] ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11] ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12] ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12] ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13] ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13] ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]  ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|rx_full           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                             ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|rx_full           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                             ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]     ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]     ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.FLIGHT                                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                               ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_PARAM                               ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                               ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.READ_SOUND                               ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                               ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_FRAME                               ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START~_wirecell                     ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_START~_wirecell                     ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                             ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.WAIT_one_clk                             ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                                     ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state.ZERO                                     ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|timer                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|delay                                                                               ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|timer                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|delay                                                                               ; N/A     ;
; inp_clk                                                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inp_clk                                                                                         ; N/A     ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------+---------+
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "alt_RZ_db"                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                        ; Details                                                                                                                                             ;
+-----------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[0]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[0]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[10]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[10]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[11]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[11]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[12]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[12]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[13]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[13]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[14]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[14]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[15]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[15]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[16]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[16]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[17]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[17]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[18]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[18]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[19]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[19]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[1]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[1]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[20]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[20]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[21]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[21]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[22]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[22]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[23]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[23]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[24]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[24]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[25]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[25]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[26]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[26]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[27]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[27]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[28]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[28]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[29]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[29]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[2]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[2]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[30]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[30]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[31]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[31]                ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[3]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[3]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[4]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[4]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[5]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[5]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[6]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[6]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[7]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[7]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[8]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[8]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[9]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|arinc_buff[9]                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[0]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[0]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[1]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[1]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[2]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[2]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[3]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_addr[3]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[0]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[0]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[10]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[10]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[11]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[11]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[12]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[12]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[13]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[13]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[14]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[14]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[15]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[15]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[16]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[16]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[16]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[16]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[17]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[17]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[17]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[17]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[18]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[18]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[18]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[18]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[19]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[19]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[19]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[19]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[1]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[1]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[20]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[20]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[20]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[20]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[21]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[21]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[21]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[21]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[22]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[22]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[22]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[22]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[23]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[23]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[23]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[23]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[24]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[24]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[24]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[24]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[25]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[25]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[25]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[25]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[26]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[26]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[26]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[26]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[27]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[27]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[27]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[27]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[28]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[28]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[28]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[28]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[29]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[29]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[29]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[29]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[2]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[2]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[30]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[30]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[30]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[30]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[31]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[31]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[31]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[31]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[3]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[3]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[4]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[4]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[5]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[5]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[6]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[6]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[7]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[7]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[8]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[8]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[9]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_data[9]                     ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.INIT_ST     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.INIT_ST~_wirecell        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.INIT_ST     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.INIT_ST~_wirecell        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.PACKAGE     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.PACKAGE                  ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.PACKAGE     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.PACKAGE                  ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.START_frame ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.START_frame              ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.START_frame ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.START_frame              ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.WR_WORD     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.WR_WORD                  ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.WR_WORD     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|c_st.WR_WORD                  ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[0]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[0]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[1]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[1]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[2]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[2]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[3]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[3]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[4]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[4]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[5]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[5]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[6]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[6]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[7]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter[7]                    ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~2                        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~2                        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~5                        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~5                        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~8                        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~8                        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~11                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~11                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~14                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~14                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~17                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~17                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~20                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~20                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~23                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|counter_next[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|Add0~23                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|digi_clk         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|digi_clk                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|digi_clk         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|digi_clk                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|line_A           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; d_lineA2                                                                                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|line_A           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; d_lineA2                                                                                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|line_B           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; d_lineB2                                                                                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|line_B           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; d_lineB2                                                                                 ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|reset            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|reset                                                                        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|reset            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|reset                                                                        ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rst_cnt          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rst_cnt                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rst_cnt          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|rst_cnt                       ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[0]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[0]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[1]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[1]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[2]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[2]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[3]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[3]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[4]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[4]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[5]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[5]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[6]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[6]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[7]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|t_cnt[7]                      ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|wren             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|wren                          ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|wren             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|wren                          ; N/A                                                                                                                                                 ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|wren_ena         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_2|wren_ena         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; RTC:RTCUnit|clk_400kHz                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component|CLK_altpll:auto_generated|wire_pll1_clk[3] ; N/A                                                                                                                                                 ;
+-----------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "S_RX"                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                  ; Details ;
+-----------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[3]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[3]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[4]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[4]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[5]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[5]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[6]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[6]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[7]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[7]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[3]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[3]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[4]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[4]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[5]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[5]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[6]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[6]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[7]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|dout[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|b_reg[7]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|n_reg[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|rx              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AUD1                                                                                                               ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|rx              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AUD1                                                                                                               ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|rx_done_tick    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|rx_done_tick~0           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|rx_done_tick    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|rx_done_tick~0           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[3]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|s_reg[3]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.data  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.data           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.data  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.data           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.idle  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.idle~_wirecell ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.idle  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.idle~_wirecell ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.start ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.start          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.start ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.start          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.stop  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.stop           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.stop  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx|state_reg.stop           ; N/A     ;
; inp_clk                                                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inp_clk                                                                                                            ; N/A     ;
+-----------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "fifo"                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[0]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[0]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[1]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[1]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[2]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[2]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[3]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[3]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[4]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[4]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[5]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[5]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[6]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[6]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[7]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|dout[7]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|msec          ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|msec          ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|rx_done_tick  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|rx_done_tick  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|timer         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|timer         ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_reg[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_reg[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_reg[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_reg[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_reg[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_reg[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_succ[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_succ[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_succ[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_succ[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_succ[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|w_ptr_succ[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wr            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wr            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wraddress[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wren          ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|buff_ram:topchik|wren          ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inp_clk                                                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inp_clk           ; N/A                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
=======
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "sound"                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                            ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                    ; Details ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|clock                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inp_clk                                                                                              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|Rx                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AUD1                                                                                                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|Rx                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; AUD1                                                                                                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[0]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[1]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit[2]                 ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[0]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[0]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[1]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[1]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[2]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[2]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[3]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[3]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[4]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[4]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[5]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bit_length[5]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[0]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[10]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[11]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[12]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[13]      ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[1]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[2]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[3]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[4]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[5]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[6]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[7]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[8]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|bytes_written[9]       ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[0]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[0]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[1]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[1]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[2]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[2]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[3]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[3]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[4]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[4]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[5]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[5]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[6]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[6]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[7]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|data[7]                ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[0]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[0]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[1]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[1]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[2]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[2]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[3]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[3]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[4]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[4]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[5]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[5]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[6]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[6]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[7]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|r_byte[7]              ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|reset             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|delay~_wirecell                                                                          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|reset             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RTC:RTCUnit|delay~_wirecell                                                                          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|rst               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|rst               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|frame_rdy                                           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.DATA_BYTE   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.DATA_BYTE        ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.DATA_BYTE   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.DATA_BYTE        ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.IDDLE       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.IDDLE            ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.IDDLE       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.IDDLE            ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.PRE_STOP    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.PRE_STOP         ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.PRE_STOP    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.PRE_STOP         ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.SAMPLE      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.SAMPLE~_wirecell ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.SAMPLE      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.SAMPLE~_wirecell ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.STOP        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.STOP             ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.STOP        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|state.STOP             ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[0]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[10]          ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[1]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[2]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[3]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[4]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[5]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[6]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[7]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[8]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wraddress[9]           ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wren              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wren                   ; N/A     ;
; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wren              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|wren                   ; N/A     ;
+-------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
<<<<<<< HEAD
    Info: Processing started: Wed Apr 25 15:09:01 2018
=======
    Info: Processing started: Thu Apr 19 19:50:22 2018
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM
Warning (125092): Tcl Script File ../learnM/fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../learnM/fifo.qip
Info (20030): Parallel compilation is enabled and will use 3 of the 3 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file atop_arctium.v
    Info (12023): Found entity 1: aTOP_ARCTIUM
Info (12021): Found 1 design units, including 1 entities, in source file rtc.v
    Info (12023): Found entity 1: RTC
Info (12021): Found 1 design units, including 1 entities, in source file fdau/optional/taho_impuls_top.v
    Info (12023): Found entity 1: TAHO_IMPULS_TOP
Warning (10463): Verilog HDL Declaration warning at GPS.v(50): "byte" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file gps.v
    Info (12023): Found entity 1: GPS
Info (12021): Found 1 design units, including 1 entities, in source file fdau/rz/rz_line_top.v
    Info (12023): Found entity 1: RZ_LINE_TOP
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/get_all_and_trans_top.v
    Info (12023): Found entity 1: Get_All_and_Trans_TOP
Warning (10463): Verilog HDL Declaration warning at sound_store4.v(48): "bit" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/sound_store4.v
    Info (12023): Found entity 1: sound_store4
Warning (10463): Verilog HDL Declaration warning at sound_store2.v(48): "bit" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/sound_store2.v
    Info (12023): Found entity 1: sound_store2
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/s_buff4.v
    Info (12023): Found entity 1: s_Buff4
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/s_buff2.v
    Info (12023): Found entity 1: s_Buff2
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/lpc_tx.v
    Info (12023): Found entity 1: LPC_tx
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/lpc_all_buff.v
    Info (12023): Found entity 1: LPC_all_buff
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/cc_transmit.v
    Info (12023): Found entity 1: CC_transmit
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/cc_ram.v
    Info (12023): Found entity 1: CC_ram
Info (12021): Found 1 design units, including 1 entities, in source file fdau/rz/rz_ram.v
    Info (12023): Found entity 1: rz_ram
Info (12021): Found 1 design units, including 1 entities, in source file fdau/rz/arinc_429.v
    Info (12023): Found entity 1: ARINC_429
Info (12021): Found 1 design units, including 1 entities, in source file fdau/optional/taho.v
    Info (12023): Found entity 1: TAHO
Info (12021): Found 1 design units, including 1 entities, in source file fdau/optional/impuls.v
    Info (12023): Found entity 1: IMPULS
Info (12021): Found 1 design units, including 1 entities, in source file fdau/uartx.v
    Info (12023): Found entity 1: UARTx
Info (12021): Found 1 design units, including 1 entities, in source file fdau/fdau_ram.v
    Info (12023): Found entity 1: fdau_ram
Info (12021): Found 1 design units, including 1 entities, in source file fdau/adc.v
    Info (12023): Found entity 1: ADC
Info (12021): Found 1 design units, including 1 entities, in source file fdau/adau_ram.v
    Info (12023): Found entity 1: adau_ram
Info (12021): Found 1 design units, including 1 entities, in source file fdau/adau.v
    Info (12023): Found entity 1: ADAU
Info (12021): Found 1 design units, including 1 entities, in source file sync_input.v
    Info (12023): Found entity 1: Sync_input
Info (12021): Found 1 design units, including 1 entities, in source file clk.v
    Info (12023): Found entity 1: CLK
Info (12021): Found 1 design units, including 1 entities, in source file fdau/subframe_former.v
    Info (12023): Found entity 1: SUBFRAME_FORMER
Info (12021): Found 1 design units, including 1 entities, in source file fdau/fdau.v
    Info (12023): Found entity 1: FDAU
Info (12021): Found 1 design units, including 1 entities, in source file fdau/subframe_ram.v
    Info (12023): Found entity 1: subframe_ram
Info (12021): Found 1 design units, including 1 entities, in source file fdau/frame.v
    Info (12023): Found entity 1: frame
Info (12021): Found 1 design units, including 1 entities, in source file fdau/rz/alt_429.v
    Info (12023): Found entity 1: alt_429
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/exp_sound/wr_fifo.v
    Info (12023): Found entity 1: wr_fifo
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/exp_sound/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/exp_sound/sound_rcv.v
    Info (12023): Found entity 1: sound_rcv
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/exp_sound/mod_m_timer.v
    Info (12023): Found entity 1: mod_m_timer
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/exp_sound/pos_edge_det.v
    Info (12023): Found entity 1: pos_edge_det
Info (12021): Found 1 design units, including 1 entities, in source file sound_cc_lpc/exp_sound/buff_ram.v
    Info (12023): Found entity 1: buff_ram
Info (12021): Found 1 design units, including 1 entities, in source file sound_ram_fifo.v
    Info (12023): Found entity 1: sound_ram_fifo
Warning (10236): Verilog HDL Implicit Net warning at aTOP_ARCTIUM.v(248): created implicit net for "I2C_DATA"
Warning (10236): Verilog HDL Implicit Net warning at buff_ram.v(41): created implicit net for "clock"
Warning (10222): Verilog HDL Parameter Declaration warning at CC_transmit.v(48): Parameter Declaration in module "CC_transmit" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "aTOP_ARCTIUM" for the top level hierarchy
Info (12128): Elaborating entity "RTC" for hierarchy "RTC:RTCUnit"
Info (12128): Elaborating entity "CLK" for hierarchy "RTC:RTCUnit|CLK:CLOCK"
Info (12128): Elaborating entity "altpll" for hierarchy "RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component"
Info (12133): Instantiated megafunction "RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "125"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=CLK"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_altpll.v
    Info (12023): Found entity 1: CLK_altpll
Info (12128): Elaborating entity "CLK_altpll" for hierarchy "RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component|CLK_altpll:auto_generated"
Info (12128): Elaborating entity "GPS" for hierarchy "GPS:GPS_Unit"
Info (12128): Elaborating entity "Sync_input" for hierarchy "GPS:GPS_Unit|Sync_input:Sync_GPS"
Info (12128): Elaborating entity "FDAU" for hierarchy "FDAU:FDAU"
Warning (10270): Verilog HDL Case Statement warning at FDAU.v(404): incomplete case statement has no default case item
Info (12128): Elaborating entity "ADAU" for hierarchy "FDAU:FDAU|ADAU:ADAU_FRAME"
Warning (10230): Verilog HDL assignment warning at ADAU.v(186): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "frame" for hierarchy "FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./FDAU/all_frame.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qtq1.tdf
    Info (12023): Found entity 1: altsyncram_qtq1
Info (12128): Elaborating entity "altsyncram_qtq1" for hierarchy "FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component|altsyncram_qtq1:auto_generated"
Info (12128): Elaborating entity "ADC" for hierarchy "FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983"
Info (12128): Elaborating entity "UARTx" for hierarchy "FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM"
Info (12128): Elaborating entity "TAHO_IMPULS_TOP" for hierarchy "FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit"
Info (12128): Elaborating entity "TAHO" for hierarchy "FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1"
Info (12128): Elaborating entity "IMPULS" for hierarchy "FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit"
Info (12128): Elaborating entity "RZ_LINE_TOP" for hierarchy "FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit"
Info (12128): Elaborating entity "alt_429" for hierarchy "FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1"
Warning (10036): Verilog HDL or VHDL warning at alt_429.v(105): object "rx_done" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at alt_429.v(83): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at alt_429.v(169): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "rz_ram" for hierarchy "FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_04k1.tdf
    Info (12023): Found entity 1: altsyncram_04k1
Info (12128): Elaborating entity "altsyncram_04k1" for hierarchy "FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|alt_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated"
Info (12128): Elaborating entity "fdau_ram" for hierarchy "FDAU:FDAU|fdau_ram:fdau_ram_UNIT"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_08o1.tdf
    Info (12023): Found entity 1: altsyncram_08o1
Info (12128): Elaborating entity "altsyncram_08o1" for hierarchy "FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated"
Info (12128): Elaborating entity "SUBFRAME_FORMER" for hierarchy "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT"
Info (12128): Elaborating entity "subframe_ram" for hierarchy "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_28o1.tdf
    Info (12023): Found entity 1: altsyncram_28o1
Info (12128): Elaborating entity "altsyncram_28o1" for hierarchy "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component|altsyncram_28o1:auto_generated"
Info (12128): Elaborating entity "Get_All_and_Trans_TOP" for hierarchy "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT"
Warning (10036): Verilog HDL or VHDL warning at Get_All_and_Trans_TOP.v(92): object "frame" assigned a value but never read
Info (12128): Elaborating entity "sound_rcv" for hierarchy "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound"
Warning (10034): Output port "q" at sound_rcv.v(21) has no driver
Info (12128): Elaborating entity "mod_m_timer" for hierarchy "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|mod_m_timer:sound_uart_timer"
Warning (10230): Verilog HDL assignment warning at mod_m_timer.v(35): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "uart_rx" for hierarchy "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_rcv:four_ch_sound|uart_rx:sound_rx"
Warning (10230): Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_rx.v(105): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at uart_rx.v(108): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_rx.v(117): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "CC_ram" for hierarchy "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k8o1.tdf
    Info (12023): Found entity 1: altsyncram_k8o1
Info (12128): Elaborating entity "altsyncram_k8o1" for hierarchy "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component|altsyncram_k8o1:auto_generated"
Info (12128): Elaborating entity "CC_transmit" for hierarchy "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lt14.tdf
    Info (12023): Found entity 1: altsyncram_lt14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nrc.tdf
    Info (12023): Found entity 1: mux_nrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ofi.tdf
    Info (12023): Found entity 1: cntr_ofi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf
    Info (12023): Found entity 1: cmpr_jfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_afi.tdf
    Info (12023): Found entity 1: cntr_afi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4024.tdf
    Info (12023): Found entity 1: altsyncram_4024
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_grc.tdf
    Info (12023): Found entity 1: mux_grc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tfi.tdf
    Info (12023): Found entity 1: cntr_tfi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf
    Info (12023): Found entity 1: cntr_v7j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info (12023): Found entity 1: cntr_3fi
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3024.tdf
    Info (12023): Found entity 1: altsyncram_3024
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf
    Info (12023): Found entity 1: cmpr_kfc
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ct14.tdf
    Info (12023): Found entity 1: altsyncram_ct14
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lfi.tdf
    Info (12023): Found entity 1: cntr_lfi
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ft14.tdf
    Info (12023): Found entity 1: altsyncram_ft14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf
    Info (12023): Found entity 1: mux_lrc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ufi.tdf
    Info (12023): Found entity 1: cntr_ufi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf
    Info (12023): Found entity 1: cntr_c5j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf
    Info (12023): Found entity 1: cntr_8fi
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9t14.tdf
    Info (12023): Found entity 1: altsyncram_9t14
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9fi.tdf
    Info (12023): Found entity 1: cntr_9fi
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "CC"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "S_RX"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "alt_RZ_db"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "fdau_debug"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "fifo"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "subfarame_dbg"
Info (13014): Ignored 29 buffer(s)
    Info (13019): Ignored 29 SOFT buffer(s)
Info (284007): State machine "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|state" will be implemented as a safe state machine.
Info (284007): State machine "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|state" will be implemented as a safe state machine.
Info (284007): State machine "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|state" will be implemented as a safe state machine.
Info (284007): State machine "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|state" will be implemented as a safe state machine.
Info (284007): State machine "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983|state" will be implemented as a safe state machine.
Info (284007): State machine "|aTOP_ARCTIUM|GPS:GPS_Unit|fstate" will be implemented as a safe state machine.
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[0]" is converted into an equivalent circuit using register "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[0]~_emulated" and latch "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[0]~1"
    Warning (13310): Register "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[1]" is converted into an equivalent circuit using register "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[1]~_emulated" and latch "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[1]~5"
    Warning (13310): Register "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[2]" is converted into an equivalent circuit using register "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[2]~_emulated" and latch "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[2]~9"
    Warning (13310): Register "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[3]" is converted into an equivalent circuit using register "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[3]~_emulated" and latch "FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[3]~13"
    Warning (13310): Register "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[0]" is converted into an equivalent circuit using register "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[0]~_emulated" and latch "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[0]~1"
    Warning (13310): Register "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[1]" is converted into an equivalent circuit using register "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[1]~_emulated" and latch "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[1]~5"
    Warning (13310): Register "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[2]" is converted into an equivalent circuit using register "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[2]~_emulated" and latch "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[2]~9"
    Warning (13310): Register "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[3]" is converted into an equivalent circuit using register "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[3]~_emulated" and latch "FDAU:FDAU|ADAU:ADAU_FRAME|ENA[3]~13"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "div" is stuck at VCC
    Warning (13410): Pin "mul" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 51 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Altera/LUCH ALL/FDR/Universal/output_files/aTOP_ARCTIUM.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "fdau_debug" to 121 of its 123 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (35024): Succesfully connected in-system debug instance "subfarame_dbg" to all 107 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
<<<<<<< HEAD
Critical Warning (35025): Partially connected in-system debug instance "CC" to 65 of its 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 52 missing sources or connections.
Critical Warning (35025): Partially connected in-system debug instance "alt_RZ_db" to 205 of its 207 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (35024): Succesfully connected in-system debug instance "S_RX" to all 59 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Critical Warning (35025): Partially connected in-system debug instance "fifo" to 1 of its 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 56 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component|CLK_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Info (21057): Implemented 10661 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 10134 logic cells
    Info (21064): Implemented 476 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 679 megabytes
    Info: Processing ended: Wed Apr 25 15:09:49 2018
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:47
=======
Info (35024): Succesfully connected in-system debug instance "CC" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Critical Warning (35025): Partially connected in-system debug instance "alt_RZ_db" to 205 of its 207 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (35024): Succesfully connected in-system debug instance "sound" to all 119 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component|CLK_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Info (21057): Implemented 10283 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 9746 logic cells
    Info (21064): Implemented 486 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 657 megabytes
    Info: Processing ended: Thu Apr 19 19:51:07 2018
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:45
>>>>>>> parent of 9497e84... RZ to zero vhen inactiv


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Altera/LUCH ALL/FDR/Universal/output_files/aTOP_ARCTIUM.map.smsg.


