# Phase 12: Load-Use Hazard Bug - Root Cause Analysis

**Date**: 2025-10-12
**Status**: ğŸ” **UNDER INVESTIGATION** - WB-to-ID forwarding exists but issue persists
**Impact**: 12/42 official RISC-V tests failing (all load/store related)
**Update**: Session 2 - Discovered forwarding already implemented, investigating why it's not working

## Executive Summary

Through extensive debugging, we identified a **critical pipeline hazard bug** that causes load instructions followed by branches to fail. The issue is NOT with the load/store hardware itself (which works perfectly), but with **insufficient forwarding paths** in the pipeline.

### The Problem
When a load instruction is followed by a branch that uses the loaded data, the branch reads stale register values because:
1. Load data becomes available in WB stage
2. Branch reads registers in ID stage
3. There is no forwarding path from WB â†’ ID
4. Register file internal forwarding doesn't help because ID reads are captured before WB writes

### Test Results
- **30/42 official RV32I tests PASSING (71%)**
- **All 12 failures are load/store tests**
- Simple load/store operations: **âœ… WORKING**
- Load-to-branch with 0-1 cycle gap: **âŒ FAILING**
- Load-to-branch with 2+ cycle gap: **âœ… WORKING**

---

## Detailed Analysis

### Timeline of Discovery

1. **Initial Observation**: Official tests failing at various test numbers (test 5, test 19, etc.)
2. **Memory Verification**: Confirmed data correctly loaded into memory (hex files correct)
3. **Isolation Testing**: Created minimal test cases - all passed!
4. **Key Insight**: Official tests use specific instruction patterns with load-use hazards
5. **Pipeline Tracing**: Added detailed cycle-by-cycle pipeline stage tracking
6. **Root Cause**: Load data arrives 1 cycle too late for dependent branches

### The Smoking Gun: Cycle-by-Cycle Trace

From `rv32ui-p-lw` test execution (test_2):

```
[85] IF: LW a4,0(sp)
[86] IF: LUI t2,0xff0      | ID: LW
[87] IF: ADDI t2,t2,255    | ID: LUI        | EX: LW (mem_read=1, rd=x14)
[88] IF: BNE a4,t2,fail    | ID: ADDI       | EX: LUI
[89] IF: test_3 start      | ID: BNE â† READS a4=0x00000000 âŒ | EX: ADDI
[90]                       | a4 = 0x00ff00ff âœ… (too late!)
```

**Critical observation at cycle 89:**
- BNE instruction in ID stage reads a4 from register file
- a4 register value is **0x00000000** (stale)
- LW instruction is in WB stage, writing 0x00ff00ff to a4
- But the write isn't visible yet!
- BNE compares 0 vs expected value, takes branch to FAIL

**Expected value**: a4 should be **0x00ff00ff** (loaded from memory at address 0x80002000)

### Pipeline Stage Progression

Load instruction (LW a4,0(sp) at PC 0x800001a0):
```
Cycle 85: IF stage - Instruction fetched
Cycle 86: ID stage - Registers read, address calculation prepared
Cycle 87: EX stage - Address calculated (sp + 0)
Cycle 88: MEM stage - Memory read occurs, data returned
Cycle 89: WB stage - Data should be written to register file
```

Branch instruction (BNE a4,t2,fail at PC 0x800001ac):
```
Cycle 88: IF stage - Instruction fetched
Cycle 89: ID stage - Registers read â† READS STALE VALUE!
Cycle 90: EX stage - Branch comparison happens (already wrong)
```

### Why Existing Forwarding Doesn't Work

Our pipeline currently has forwarding paths:
1. **EX/MEM â†’ EX**: Forward ALU results (works for ALU operations)
2. **MEM/WB â†’ EX**: Forward memory data or ALU results (works for loads to ALU operations)

But we're missing:
3. **MEM/WB â†’ ID**: Forward data for branch comparisons âŒ **MISSING!**

### Register File Internal Forwarding

The register file (rtl/core/register_file.v) has internal forwarding:
```verilog
assign rs1_data = (rs1_addr == 5'h0) ? {XLEN{1'b0}} :
                  (rd_wen && (rd_addr == rs1_addr)) ? rd_data :  // Forward if same cycle write
                  registers[rs1_addr];
```

However, this doesn't help because:
- ID stage samples register values and stores them in IF/ID pipeline register
- Sampling happens at clock edge
- WB write also happens at clock edge
- Depending on timing, the read may capture the old value before the write completes

---

## Root Cause: Missing WB-to-ID Forwarding Path

### Current Forwarding Architecture

```
                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                  â”‚   EX/MEM â†’ EX   â”‚ (ALU results)
                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”
â”‚ IF  â”‚ â†’ â”‚ ID  â”‚ â†’ â”‚ EX  â”‚ â†’ â”‚ MEM â”‚ â†’ â”‚ WB  â”‚
â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜
            â†‘ âœ—                              â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”‚
            MISSING FORWARDING PATH!
```

### Required Fix

```
                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                  â”‚   EX/MEM â†’ EX   â”‚ (ALU results)
                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”
â”‚ IF  â”‚ â†’ â”‚ ID  â”‚ â†’ â”‚ EX  â”‚ â†’ â”‚ MEM â”‚ â†’ â”‚ WB  â”‚
â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜
            â†‘ âœ“ NEW!                          â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            WB-to-ID forwarding for branches
```

---

## Solution: Implement WB-to-ID Forwarding

### Implementation Plan

#### 1. Add Forwarding Signals to ID Stage

Modify `rtl/core/rv32i_core_pipelined.v`:

```verilog
// In ID stage, after reading register file
wire [XLEN-1:0] id_rs1_data_raw = regfile_rs1_data;  // From register file
wire [XLEN-1:0] id_rs2_data_raw = regfile_rs2_data;

// WB-to-ID forwarding logic (for branches that read in ID)
wire wb_to_id_forward_rs1 = memwb_reg_write && (memwb_rd_addr != 5'h0) &&
                              (memwb_rd_addr == ifid_rs1_addr);
wire wb_to_id_forward_rs2 = memwb_reg_write && (memwb_rd_addr != 5'h0) &&
                              (memwb_rd_addr == ifid_rs2_addr);

// Forward WB data if needed
wire [XLEN-1:0] id_rs1_data_forwarded = wb_to_id_forward_rs1 ? wb_data : id_rs1_data_raw;
wire [XLEN-1:0] id_rs2_data_forwarded = wb_to_id_forward_rs2 ? wb_data : id_rs2_data_raw;

// Use forwarded data in ID/EX register
// (Pass forwarded values into pipeline instead of raw register file values)
```

#### 2. Update Branch Unit Data Path

The branch unit currently uses data forwarded in EX stage:
```verilog
branch_unit branch_inst (
  .rs1_data(ex_alu_operand_a_forwarded),  // Uses EX-stage forwarding
  .rs2_data(ex_rs2_data_forwarded),
  ...
);
```

This should continue to work, but we need to ensure the forwarded data from ID propagates correctly through ID/EX register.

#### 3. Handle Floating-Point Registers

Apply same logic for FP registers:
```verilog
wire wb_to_id_forward_fp_rs1 = memwb_fp_reg_write && (memwb_fp_rd_addr == ifid_fp_rs1_addr);
wire wb_to_id_forward_fp_rs2 = memwb_fp_reg_write && (memwb_fp_rd_addr == ifid_fp_rs2_addr);

wire [63:0] id_fp_rs1_data_forwarded = wb_to_id_forward_fp_rs1 ? wb_fp_data : id_fp_rs1_data_raw;
wire [63:0] id_fp_rs2_data_forwarded = wb_to_id_forward_fp_rs2 ? wb_fp_data : id_fp_rs2_data_raw;
```

### Testing Strategy

After implementing the fix:

1. **Run minimal test**: `./tools/test_pipelined.sh test_load_to_branch`
2. **Run official lw test**: `./tools/run_official_tests.sh i lw`
3. **Run all load/store tests**:
   ```bash
   ./tools/run_official_tests.sh i lb
   ./tools/run_official_tests.sh i lbu
   ./tools/run_official_tests.sh i lh
   ./tools/run_official_tests.sh i lhu
   ./tools/run_official_tests.sh i lw
   ./tools/run_official_tests.sh i sb
   ./tools/run_official_tests.sh i sh
   ./tools/run_official_tests.sh i sw
   ```
4. **Full RV32I suite**: `./tools/run_official_tests.sh i`
5. **All extensions**: `./tools/run_official_tests.sh all`

### Expected Outcome

- **Before fix**: 30/42 tests passing (71%)
- **After fix**: 42/42 tests passing (100%) âœ…

All 12 failing load/store tests should pass once WB-to-ID forwarding is implemented.

---

## Files to Modify

### Primary Changes

1. **rtl/core/rv32i_core_pipelined.v** (main file)
   - Add WB-to-ID forwarding mux logic in ID stage (~20 lines)
   - Connect forwarded data to ID/EX pipeline register inputs
   - Add forwarding for both integer and FP registers

### Optional Enhancements

2. **rtl/core/forwarding_unit.v** (if refactoring)
   - Could create dedicated WB-to-ID forwarding signals
   - Keep existing EX forwarding logic
   - Add new outputs: `wb_forward_id_a`, `wb_forward_id_b`

### Testing

3. **tb/integration/tb_core_pipelined.v**
   - Clean up debug output after fix is verified
   - Remove temporary pipeline tracing code (lines 87-101)

---

## Why This Bug Wasn't Caught Earlier

1. **Simple tests passed**: Our custom tests had enough NOPs or independent instructions between loads and uses
2. **Load-use hazard detection works**: But only provides 1-cycle stall, sufficient for ALU operations but not branches
3. **Official tests have tight sequences**: The RISC-V compliance tests specifically test edge cases with minimal delays

---

## Alternative Solutions Considered

### Option 1: Increase Load-Use Stall to 2 Cycles
**Pros**: Simpler implementation, no new forwarding paths
**Cons**: Performance penalty on all loads, even when not needed
**Verdict**: âŒ Rejected - hurts performance unnecessarily

### Option 2: WB-to-ID Forwarding (RECOMMENDED)
**Pros**: Solves the issue without performance penalty, matches industry-standard designs
**Cons**: Slightly more complex forwarding logic
**Verdict**: âœ… **RECOMMENDED** - Best balance of correctness and performance

### Option 3: Move Branch Resolution to EX Stage
**Pros**: Would allow existing EX forwarding to work
**Cons**: Major architectural change, increases branch penalty
**Verdict**: âŒ Rejected - too invasive, worse performance

---

## References

### RISC-V Resources
- RISC-V ISA Specification: https://riscv.org/technical/specifications/
- Official test repository: https://github.com/riscv/riscv-tests

### Project Files
- Pipeline core: `rtl/core/rv32i_core_pipelined.v`
- Forwarding unit: `rtl/core/forwarding_unit.v`
- Hazard detection: `rtl/core/hazard_detection_unit.v`
- Register file: `rtl/core/register_file.v`

### Related Issues
- Commit 3def08c: "Achieve 100% RV32I Compliance" (claimed, but had issues with official tests)
- This bug explains why our custom tests passed but official tests failed

---

## Session 2 Update: WB-to-ID Forwarding Already Exists!

**Discovery**: Upon examining the code in session 2, we found that WB-to-ID forwarding is **already implemented**:

### Existing Implementation (rtl/core/rv32i_core_pipelined.v:648-654)

**Integer Register Forwarding**:
```verilog
// WB-to-ID Forwarding (Register File Bypass)
// Forward from WB stage if reading the same register being written
assign id_rs1_data = ((memwb_reg_write | memwb_int_reg_write_fp) && (memwb_rd_addr != 5'h0) && (memwb_rd_addr == id_rs1))
                     ? wb_data : id_rs1_data_raw;

assign id_rs2_data = ((memwb_reg_write | memwb_int_reg_write_fp) && (memwb_rd_addr != 5'h0) && (memwb_rd_addr == id_rs2))
                     ? wb_data : id_rs2_data_raw;
```

**FP Register Forwarding** (lines 674-680):
```verilog
// WB-to-ID FP Forwarding (FP Register File Bypass)
assign id_fp_rs1_data = (memwb_fp_reg_write && (memwb_fp_rd_addr == id_rs1))
                        ? wb_fp_data : id_fp_rs1_data_raw;
assign id_fp_rs2_data = (memwb_fp_reg_write && (memwb_fp_rd_addr == id_rs2))
                        ? wb_fp_data : id_fp_rs2_data_raw;
assign id_fp_rs3_data = (memwb_fp_reg_write && (memwb_fp_rd_addr == id_rs3))
                        ? wb_fp_data : id_fp_rs3_data_raw;
```

### The Mystery: Why Are Tests Still Failing?

The forwarding logic appears correct:
- âœ… Checks if WB stage is writing
- âœ… Checks if destination is not x0
- âœ… Checks if WB destination matches ID source
- âœ… Forwards wb_data when conditions match

**But the test still fails at cycle 89 with the same symptoms!**

### Possible Issues to Investigate (Next Session)

1. **Timing Issue**: Does the forwarding happen too late in the combinational path?
2. **Branch Unit Data Path**: Does the branch unit receive the forwarded data correctly?
3. **Pipeline Register Capture**: Are the ID/EX pipeline registers capturing forwarded or raw data?
4. **Signal Propagation**: Is there a mux or buffer preventing forwarded data from reaching the branch unit?
5. **Register File Write Timing**: Does the write happen at the same clock edge as the ID read?

### Next Investigation Steps (For Next Session)

- [ ] **Step 1**: Add debug output to verify forwarding signals
  - Print `memwb_reg_write`, `memwb_rd_addr`, `id_rs1`, `id_rs2`
  - Print `id_rs1_data_raw` vs `id_rs1_data` (forwarded)
  - Verify if forwarding condition is true at cycle 89

- [ ] **Step 2**: Trace data path from ID to branch unit
  - Check what data the ID/EX register captures
  - Check what data the branch unit receives
  - Identify where the forwarded data gets lost

- [ ] **Step 3**: Examine branch unit instantiation
  - Verify branch unit receives ID stage forwarded data
  - Check if branch unit uses EX stage data instead

- [ ] **Step 4**: Test with simpler branch patterns
  - Create test with load â†’ NOP â†’ branch
  - Create test with load â†’ branch (0 gap)
  - Narrow down timing window

- [ ] **Step 5**: Consider alternative solutions
  - Move branch resolution to EX stage?
  - Add additional pipeline stall for load-branch hazards?
  - Ensure forwarding mux has priority over register file output?

### Commit Message Template

```
Fix critical load-use hazard bug via WB-to-ID forwarding

**Problem**: Load instructions followed by branches failed because
branch comparisons happened in ID stage before load data arrived
from WB stage. This caused 12/42 official RISC-V tests to fail.

**Root Cause**: Missing forwarding path from WB â†’ ID. Existing
forwarding only covered EX/MEM â†’ EX and MEM/WB â†’ EX paths.

**Solution**: Implemented WB-to-ID forwarding for both integer
and FP registers. When a branch in ID reads a register being
written in WB, the write data is forwarded directly.

**Impact**:
- Before: 30/42 RV32I tests passing (71%)
- After: 42/42 RV32I tests passing (100%) âœ…

**Testing**:
- All load/store tests now passing
- No regressions in other test categories
- Branch timing verified with pipeline trace

Fixes: Phase 12 debugging session
See: docs/PHASE12_LOAD_USE_BUG_ANALYSIS.md

ğŸ¤– Generated with [Claude Code](https://claude.com/claude-code)

Co-Authored-By: Claude <noreply@anthropic.com>
```

---

## Lessons Learned

1. **Pipeline hazards are subtle**: Even with forwarding and stall logic, edge cases exist
2. **Official tests are thorough**: They catch real-world instruction sequences our custom tests missed
3. **Debug methodology matters**: Systematic approach (isolation â†’ tracing â†’ root cause) was key
4. **Forwarding paths need careful design**: Every stage transition needs consideration

---

**Document Version**: 1.0
**Author**: RV1 Project with Claude Code
**Status**: Ready for implementation
