Analysis & Synthesis report for uc1
Fri Jun 03 02:27:41 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated
 14. Parameter Settings for User Entity Instance: mux2:inst3|lpm_mux:LPM_MUX_component
 15. Parameter Settings for User Entity Instance: rom1:inst|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 03 02:27:41 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; uc1                                         ;
; Top-level Entity Name              ; uc1                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,148                                       ;
;     Total combinational functions  ; 636                                         ;
;     Dedicated logic registers      ; 569                                         ;
; Total registers                    ; 569                                         ;
; Total pins                         ; 128                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; uc1                ; uc1                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------+---------+
; uc1.bdf                          ; yes             ; User Block Diagram/Schematic File     ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf                   ;         ;
; rom1.v                           ; yes             ; User Wizard-Generated File            ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v                    ;         ;
; prog1.hex                        ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/prog1.hex                 ;         ;
; fetch.v                          ; yes             ; User Verilog HDL File                 ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v                   ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                 ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v                     ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v                 ;         ;
; register_bank.v                  ; yes             ; User Verilog HDL File                 ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v           ;         ;
; mux2.v                           ; yes             ; User Wizard-Generated File            ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v                    ;         ;
; constant_reg.v                   ; yes             ; User Verilog HDL File                 ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v            ;         ;
; shifter.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v                 ;         ;
; carry_block.v                    ; yes             ; User Verilog HDL File                 ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/carry_block.v             ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; muxlut.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction           ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/mux_tsc.tdf            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1591.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf    ;         ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 1,148      ;
;                                             ;            ;
; Total combinational functions               ; 636        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 429        ;
;     -- 3 input functions                    ; 180        ;
;     -- <=2 input functions                  ; 27         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 598        ;
;     -- arithmetic mode                      ; 38         ;
;                                             ;            ;
; Total registers                             ; 569        ;
;     -- Dedicated logic registers            ; 569        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 128        ;
; Total memory bits                           ; 4096       ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; nRST~input ;
; Maximum fan-out                             ; 568        ;
; Total fan-out                               ; 4964       ;
; Average fan-out                             ; 3.36       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
; |uc1                                      ; 636 (0)             ; 569 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 128  ; 0            ; |uc1                                                                          ; uc1             ; work         ;
;    |ALU:inst5|                            ; 152 (152)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|ALU:inst5                                                                ; ALU             ; work         ;
;    |carry_block:inst8|                    ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|carry_block:inst8                                                        ; carry_block     ; work         ;
;    |constant_reg:inst6|                   ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|constant_reg:inst6                                                       ; constant_reg    ; work         ;
;    |decoder:inst1|                        ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|decoder:inst1                                                            ; decoder         ; work         ;
;    |fetch:inst4|                          ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|fetch:inst4                                                              ; fetch           ; work         ;
;    |mux2:inst3|                           ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|mux2:inst3                                                               ; mux2            ; work         ;
;       |lpm_mux:LPM_MUX_component|         ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|mux2:inst3|lpm_mux:LPM_MUX_component                                     ; lpm_mux         ; work         ;
;          |mux_tsc:auto_generated|         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|mux2:inst3|lpm_mux:LPM_MUX_component|mux_tsc:auto_generated              ; mux_tsc         ; work         ;
;    |register_bank:inst2|                  ; 392 (392)           ; 560 (560)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|register_bank:inst2                                                      ; register_bank   ; work         ;
;    |rom1:inst|                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|rom1:inst                                                                ; rom1            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|rom1:inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_1591:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uc1|rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated ; altsyncram_1591 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; prog1.hex ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |uc1|rom1:inst  ; rom1.v          ;
; Altera ; LPM_MUX      ; 20.1    ; N/A          ; N/A          ; |uc1|mux2:inst3 ; mux2.v          ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                             ;
+-----------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                                              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
; constant_reg:inst6|k_out[15]                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[14]                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[13]                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[12]                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[11]                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[10]                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[9]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[8]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[7]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[6]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[5]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[4]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[3]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[2]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[1]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; constant_reg:inst6|k_out[0]                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] ; yes                    ;
; ALU:inst5|z[15]                                     ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[14]                                     ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[13]                                     ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[12]                                     ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[11]                                     ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[10]                                     ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[9]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[8]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[7]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[6]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[5]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[4]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[3]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[2]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[1]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; ALU:inst5|z[0]                                      ; ALU:inst5|Mux16                                                                  ; yes                    ;
; decoder:inst1|ALUC[3]                               ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|ALUC[2]                               ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|ALUC[1]                               ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|ALUC[0]                               ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|Sel_B[5]                              ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|Sel_B[1]                              ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|Sel_C[5]                              ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|Sel_C[4]                              ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|Sel_C[3]                              ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|Sel_C[2]                              ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|Sel_C[1]                              ; decoder:inst1|WideOr0                                                            ; yes                    ;
; decoder:inst1|Sel_C[0]                              ; decoder:inst1|WideOr0                                                            ; yes                    ;
; ALU:inst5|cy_out                                    ; ALU:inst5|Mux18                                                                  ; yes                    ;
; Number of user-specified and inferred latches = 45  ;                                                                                  ;                        ;
+-----------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 569   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 536   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 560   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |uc1|register_bank:inst2|Data_B[13] ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |uc1|register_bank:inst2|Data_A[15] ;
; 14:1               ; 16 bits   ; 144 LEs       ; 128 LEs              ; 16 LEs                 ; No         ; |uc1|ALU:inst5|Mux14                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:inst3|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+-------------------------------------------+
; Parameter Name         ; Value        ; Type                                      ;
+------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTH              ; 16           ; Signed Integer                            ;
; LPM_SIZE               ; 2            ; Signed Integer                            ;
; LPM_WIDTHS             ; 1            ; Signed Integer                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                   ;
; CBXI_PARAMETER         ; mux_tsc      ; Untyped                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                   ;
+------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom1:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; prog1.hex            ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_1591      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; rom1:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 128                         ;
; cycloneiii_ff         ; 569                         ;
;     CLR               ; 8                           ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 528                         ;
;     ENA SLD           ; 16                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 637                         ;
;     arith             ; 38                          ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 18                          ;
;     normal            ; 599                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 162                         ;
;         4 data inputs ; 429                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 4.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 03 02:27:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uc1.bdf
    Info (12023): Found entity 1: uc1
Info (12021): Found 1 design units, including 1 entities, in source file rom1.v
    Info (12023): Found entity 1: rom1 File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file reg8.v
    Info (12023): Found entity 1: reg8 File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.v
    Info (12023): Found entity 1: fetch File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8_4.v
    Info (12023): Found entity 1: mux8_4 File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux8_4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/pll1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom2.v
    Info (12023): Found entity 1: rom2 File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file register_bank.v
    Info (12023): Found entity 1: register_bank File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg16.v
    Info (12023): Found entity 1: reg16 File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file constant_reg.v
    Info (12023): Found entity 1: constant_reg File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.bdf
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file carry_block.v
    Info (12023): Found entity 1: carry_block File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/carry_block.v Line: 1
Info (12127): Elaborating entity "uc1" for the top level hierarchy
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:inst3"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux2:inst3|lpm_mux:LPM_MUX_component" File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v Line: 69
Info (12130): Elaborated megafunction instantiation "mux2:inst3|lpm_mux:LPM_MUX_component" File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v Line: 69
Info (12133): Instantiated megafunction "mux2:inst3|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/mux_tsc.tdf Line: 23
Info (12128): Elaborating entity "mux_tsc" for hierarchy "mux2:inst3|lpm_mux:LPM_MUX_component|mux_tsc:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "rom1" for hierarchy "rom1:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom1:inst|altsyncram:altsyncram_component" File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom1:inst|altsyncram:altsyncram_component" File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v Line: 82
Info (12133): Instantiated megafunction "rom1:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "prog1.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1591.tdf
    Info (12023): Found entity 1: altsyncram_1591 File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1591" for hierarchy "rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:inst4"
Warning (10230): Verilog HDL assignment warning at fetch.v(9): truncated value with size 32 to match size of target (8) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v Line: 9
Info (12128): Elaborating entity "register_bank" for hierarchy "register_bank:inst2"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst5"
Warning (10240): Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable "cy_out", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable "z", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[0]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[1]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[2]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[3]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[4]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[5]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[6]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[7]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[8]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[9]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[10]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[11]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[12]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[13]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[14]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "z[15]" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (10041): Inferred latch for "cy_out" at alu.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
Info (12128): Elaborating entity "carry_block" for hierarchy "carry_block:inst8"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:inst1"
Warning (10235): Verilog HDL Always Construct warning at decoder.v(20): variable "Rj" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at decoder.v(76): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at decoder.v(77): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at decoder.v(78): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at decoder.v(79): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at decoder.v(88): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 88
Warning (10235): Verilog HDL Always Construct warning at decoder.v(89): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 89
Warning (10235): Verilog HDL Always Construct warning at decoder.v(90): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at decoder.v(91): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at decoder.v(96): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at decoder.v(97): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at decoder.v(98): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at decoder.v(99): variable "Ri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 99
Warning (10272): Verilog HDL Case Statement warning at decoder.v(31): case item expression covers a value already covered by a previous case item File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 31
Warning (10272): Verilog HDL Case Statement warning at decoder.v(41): case item expression covers a value already covered by a previous case item File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 41
Warning (10272): Verilog HDL Case Statement warning at decoder.v(51): case item expression covers a value already covered by a previous case item File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 51
Warning (10272): Verilog HDL Case Statement warning at decoder.v(61): case item expression covers a value already covered by a previous case item File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 61
Warning (10272): Verilog HDL Case Statement warning at decoder.v(124): case item expression covers a value already covered by a previous case item File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 124
Warning (10272): Verilog HDL Case Statement warning at decoder.v(136): case item expression covers a value already covered by a previous case item File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 136
Warning (10270): Verilog HDL Case Statement warning at decoder.v(22): incomplete case statement has no default case item File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable "ALUC", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable "SH", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable "KMux", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable "MR", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable "MW", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable "Sel_B", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable "Sel_C", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable "Type", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Type[0]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Type[1]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Type[2]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Type[3]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Type[4]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Type[5]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Type[6]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_C[0]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_C[1]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_C[2]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_C[3]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_C[4]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_C[5]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_B[0]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_B[1]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_B[2]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_B[3]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_B[4]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "Sel_B[5]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "MW" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "MR" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "KMux" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "SH[0]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "SH[1]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "ALUC[0]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "ALUC[1]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "ALUC[2]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (10041): Inferred latch for "ALUC[3]" at decoder.v(17) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Info (12128): Elaborating entity "constant_reg" for hierarchy "constant_reg:inst6"
Warning (10235): Verilog HDL Always Construct warning at constant_reg.v(7): variable "k_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 7
Warning (10235): Verilog HDL Always Construct warning at constant_reg.v(7): variable "k_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 7
Warning (10235): Verilog HDL Always Construct warning at constant_reg.v(9): variable "k_out" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Warning (10235): Verilog HDL Always Construct warning at constant_reg.v(9): variable "k_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at constant_reg.v(5): inferring latch(es) for variable "k_out", which holds its previous value in one or more paths through the always construct File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 5
Info (10041): Inferred latch for "k_out[0]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[1]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[2]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[3]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[4]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[5]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[6]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[7]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[8]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[9]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[10]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[11]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[12]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[13]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[14]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (10041): Inferred latch for "k_out[15]" at constant_reg.v(9) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v Line: 9
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:inst7"
Warning (10230): Verilog HDL assignment warning at shifter.v(11): truncated value with size 16 to match size of target (2) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v Line: 11
Warning (10230): Verilog HDL assignment warning at shifter.v(12): truncated value with size 16 to match size of target (2) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v Line: 12
Warning (10230): Verilog HDL assignment warning at shifter.v(13): truncated value with size 16 to match size of target (2) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v Line: 13
Warning (10230): Verilog HDL assignment warning at shifter.v(14): truncated value with size 16 to match size of target (2) File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v Line: 14
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "decoder:inst1|Sel_B[1]" merged with LATCH primitive "decoder:inst1|Sel_B[5]" File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[15] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[2] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[14] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[13] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[12] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[11] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[10] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[9] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[8] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[7] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[6] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[5] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[4] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[3] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[2] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[1] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch ALU:inst5|z[0] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[2] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13012): Latch decoder:inst1|ALUC[3] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[8] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|ALUC[2] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[15] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|ALUC[1] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[11] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|ALUC[0] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[15] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|Sel_B[5] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[15] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|Sel_C[5] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|Sel_C[4] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[9] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|Sel_C[3] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[8] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|Sel_C[2] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|Sel_C[1] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[14] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch decoder:inst1|Sel_C[0] has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst|altsyncram:altsyncram_component|altsyncram_1591:auto_generated|q_a[15] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_1591.tdf Line: 32
Warning (13012): Latch ALU:inst5|cy_out has unsafe behavior File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decoder:inst1|ALUC[1] File: C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v Line: 17
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Sel_B[4]" is stuck at GND
    Warning (13410): Pin "Sel_B[3]" is stuck at GND
    Warning (13410): Pin "Sel_B[2]" is stuck at GND
    Warning (13410): Pin "Sel_B[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1308 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 125 output pins
    Info (21061): Implemented 1164 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Fri Jun 03 02:27:41 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.map.smsg.


