

================================================================
== Vivado HLS Report for 'Filter_vertical'
================================================================
* Date:           Thu Oct 26 01:27:24 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        HW7_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.38|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  750820|  750820|  750820|  750820|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  750818|  750818|         9|          6|          1|  125136|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    718|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    327|
|Register         |        -|      -|     328|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      4|     328|   1045|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |Filter_HW_mac_mulcud_x_U7  |Filter_HW_mac_mulcud  | i0 + i1 * i2 |
    |Filter_HW_mac_mulcud_x_U8  |Filter_HW_mac_mulcud  | i0 + i1 * i2 |
    |Filter_HW_mac_muleOg_U5    |Filter_HW_mac_muleOg  | i0 + i1 * i2 |
    |Filter_HW_mac_mulfYi_U6    |Filter_HW_mac_mulfYi  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |Filter_vertical_bdEe  |        1|  0|   0|   270|    8|     1|         2160|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                      |        1|  0|   0|   270|    8|     1|         2160|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Sum_3_6_fu_900_p2              |     +    |      0|  0|  16|          16|          16|
    |Sum_4_6_fu_887_p2              |     +    |      0|  0|  16|          16|          16|
    |X_s_fu_384_p2                  |     +    |      0|  0|  16|           9|           1|
    |grp_fu_331_p2                  |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_364_p2  |     +    |      0|  0|  24|          17|           1|
    |sum_1_cast_mid2_v_fu_474_p2    |     +    |      0|  0|  17|          10|           9|
    |sum_2_cast_mid2_v_fu_501_p2    |     +    |      0|  0|  18|          11|          10|
    |sum_3_cast_mid2_v_fu_401_p2    |     +    |      0|  0|  18|          11|          11|
    |sum_4_cast_mid2_v_fu_415_p2    |     +    |      0|  0|  19|          12|          11|
    |sum_5_cast_mid2_v_fu_511_p2    |     +    |      0|  0|  19|          12|          12|
    |sum_6_cast1_mid2_v_fu_426_p2   |     +    |      0|  0|  19|          12|          12|
    |tmp10_fu_873_p2                |     +    |      0|  0|  21|          14|          14|
    |tmp1_fu_743_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_737_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_882_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_749_p2                 |     +    |      0|  0|  21|          14|          14|
    |tmp6_fu_867_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_861_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_895_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp_2_fu_521_p2                |     +    |      0|  0|  16|           9|           2|
    |tmp_3_fu_444_p2                |     +    |      0|  0|  16|           9|           2|
    |tmp_4_23_fu_454_p2             |     +    |      0|  0|  16|           9|           3|
    |tmp_4_fu_621_p2                |     +    |      0|  0|  16|           9|           3|
    |tmp_5_fu_569_p2                |     +    |      0|  0|  16|           9|           3|
    |tmp_10_1_fu_659_p2             |     -    |      0|  0|  20|          13|          13|
    |tmp_10_2_fu_691_p2             |     -    |      0|  0|  22|          15|          15|
    |tmp_10_4_fu_559_p2             |     -    |      0|  0|  22|          15|          15|
    |tmp_10_5_fu_715_p2             |     -    |      0|  0|  20|          13|          13|
    |tmp_8_1_fu_783_p2              |     -    |      0|  0|  20|          13|          13|
    |tmp_8_2_fu_815_p2              |     -    |      0|  0|  22|          15|          15|
    |tmp_8_4_fu_607_p2              |     -    |      0|  0|  22|          15|          15|
    |tmp_8_5_fu_839_p2              |     -    |      0|  0|  20|          13|          13|
    |ap_condition_889               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_893               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_900               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_905               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_909               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_913               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_918               |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten_fu_358_p2     |   icmp   |      0|  0|  18|          17|          14|
    |exitcond_fu_370_p2             |   icmp   |      0|  0|  13|           9|           9|
    |tmp_fu_436_p2                  |   icmp   |      0|  0|  13|           9|           1|
    |X_cast1_mid2_v_fu_390_p3       |  select  |      0|  0|   9|           1|           9|
    |Y_mid2_fu_376_p3               |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   8|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 718|         462|         394|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Input_r_address0                              |  27|          5|   19|         95|
    |Input_r_address1                              |  27|          5|   19|         95|
    |X_phi_fu_304_p4                               |   9|          2|    9|         18|
    |X_reg_300                                     |   9|          2|    9|         18|
    |Y_phi_fu_315_p4                               |   9|          2|    9|         18|
    |Y_reg_311                                     |   9|          2|    9|         18|
    |ap_NS_fsm                                     |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_precharge_reg_pp0_iter1_Sum_2_reg_322  |  15|          3|   16|         48|
    |buffer_address0                               |  41|          8|    9|         72|
    |buffer_address1                               |  41|          8|    9|         72|
    |buffer_d0                                     |  21|          4|    8|         32|
    |buffer_d1                                     |  15|          3|    8|         24|
    |indvar_flatten_phi_fu_293_p4                  |   9|          2|   17|         34|
    |indvar_flatten_reg_289                        |   9|          2|   17|         34|
    |reg_336                                       |   9|          2|    8|         16|
    |reg_341                                       |   9|          2|    8|         16|
    |reg_346                                       |   9|          2|    8|         16|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 327|         66|  184|        638|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |Input_load_3_reg_1136                         |   8|   0|    8|          0|
    |Input_load_6_reg_1143                         |   8|   0|    8|          0|
    |X_cast1_mid2_v_reg_1010                       |   9|   0|    9|          0|
    |X_reg_300                                     |   9|   0|    9|          0|
    |Y_1_reg_1155                                  |   9|   0|    9|          0|
    |Y_mid2_reg_996                                |   9|   0|    9|          0|
    |Y_reg_311                                     |   9|   0|    9|          0|
    |ap_CS_fsm                                     |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter1_Sum_2_reg_322  |  16|   0|   16|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_987     |   1|   0|    1|          0|
    |buffer_load_2_reg_1124                        |   8|   0|    8|          0|
    |buffer_load_5_reg_1130                        |   8|   0|    8|          0|
    |exitcond_flatten_reg_987                      |   1|   0|    1|          0|
    |indvar_flatten_next_reg_991                   |  17|   0|   17|          0|
    |indvar_flatten_reg_289                        |  17|   0|   17|          0|
    |reg_336                                       |   8|   0|    8|          0|
    |reg_341                                       |   8|   0|    8|          0|
    |reg_346                                       |   8|   0|    8|          0|
    |reg_353                                       |   8|   0|    8|          0|
    |sum2_reg_1039                                 |  17|   0|   17|          0|
    |sum5_reg_1089                                 |  17|   0|   17|          0|
    |sum_2_cast_mid2_v_v_reg_1020                  |   9|   0|   11|          2|
    |sum_4_cast_mid2_v_v_reg_1025                  |   9|   0|   12|          3|
    |sum_6_cast1_mid2_v_reg_1030                   |  12|   0|   12|          0|
    |tmp10_reg_1175                                |  14|   0|   14|          0|
    |tmp1_reg_1160                                 |  16|   0|   16|          0|
    |tmp4_reg_1104                                 |  16|   0|   16|          0|
    |tmp5_reg_1165                                 |  14|   0|   14|          0|
    |tmp6_reg_1170                                 |  16|   0|   16|          0|
    |tmp9_reg_1119                                 |  16|   0|   16|          0|
    |tmp_reg_1035                                  |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 328|   0|  333|          5|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_done            | out |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Filter_vertical | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Filter_vertical | return value |
|Input_r_address0   | out |   19|  ap_memory |     Input_r     |     array    |
|Input_r_ce0        | out |    1|  ap_memory |     Input_r     |     array    |
|Input_r_q0         |  in |    8|  ap_memory |     Input_r     |     array    |
|Input_r_address1   | out |   19|  ap_memory |     Input_r     |     array    |
|Input_r_ce1        | out |    1|  ap_memory |     Input_r     |     array    |
|Input_r_q1         |  in |    8|  ap_memory |     Input_r     |     array    |
|Output_r_address0  | out |   23|  ap_memory |     Output_r    |     array    |
|Output_r_ce0       | out |    1|  ap_memory |     Output_r    |     array    |
|Output_r_we0       | out |    1|  ap_memory |     Output_r    |     array    |
|Output_r_d0        | out |    8|  ap_memory |     Output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 6, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: buffer (3)  [1/1] 3.25ns  loc: Filter_HW.cpp:35
:0  %buffer = alloca [270 x i8], align 1

ST_1: buffer_addr_1 (4)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
:1  %buffer_addr_1 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 0

ST_1: buffer_addr_2 (5)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
:2  %buffer_addr_2 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 1

ST_1: buffer_addr_3 (6)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
:3  %buffer_addr_3 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 2

ST_1: buffer_addr_4 (7)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
:4  %buffer_addr_4 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 3

ST_1: buffer_addr_5 (8)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
:5  %buffer_addr_5 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 4

ST_1: buffer_addr_6 (9)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
:6  %buffer_addr_6 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 5

ST_1: buffer_addr_7 (10)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
:7  %buffer_addr_7 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 6

ST_1: StgValue_20 (11)  [1/1] 1.77ns  loc: Filter_HW.cpp:36
:8  br label %.preheader5


 <State 2>: 3.31ns
ST_2: indvar_flatten (13)  [1/1] 0.00ns
.preheader5:0  %indvar_flatten = phi i17 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit ]

ST_2: X (14)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5:1  %X = phi i9 [ 0, %0 ], [ %X_cast1_mid2_v, %.loopexit ]

ST_2: Y (15)  [1/1] 0.00ns
.preheader5:2  %Y = phi i9 [ 0, %0 ], [ %Y_1, %.loopexit ]

ST_2: exitcond_flatten (16)  [1/1] 2.43ns
.preheader5:3  %exitcond_flatten = icmp eq i17 %indvar_flatten, -5936

ST_2: indvar_flatten_next (17)  [1/1] 2.11ns
.preheader5:4  %indvar_flatten_next = add i17 %indvar_flatten, 1

ST_2: StgValue_26 (18)  [1/1] 0.00ns
.preheader5:5  br i1 %exitcond_flatten, label %1, label %.preheader5.preheader

ST_2: exitcond (21)  [1/1] 1.66ns  loc: Filter_HW.cpp:37
.preheader5.preheader:1  %exitcond = icmp eq i9 %Y, -248

ST_2: Y_mid2 (22)  [1/1] 1.37ns  loc: Filter_HW.cpp:37
.preheader5.preheader:2  %Y_mid2 = select i1 %exitcond, i9 0, i9 %Y

ST_2: X_s (23)  [1/1] 1.94ns  loc: Filter_HW.cpp:36
.preheader5.preheader:3  %X_s = add i9 %X, 1

ST_2: X_cast1_mid2_v (24)  [1/1] 1.37ns  loc: Filter_HW.cpp:36
.preheader5.preheader:4  %X_cast1_mid2_v = select i1 %exitcond, i9 %X_s, i9 %X


 <State 3>: 6.38ns
ST_3: sum_2_cast_mid2_v_v (30)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:10  %sum_2_cast_mid2_v_v = zext i9 %X_cast1_mid2_v to i11

ST_3: sum_3_cast_mid2_v (33)  [1/1] 1.98ns  loc: Filter_HW.cpp:36
.preheader5.preheader:13  %sum_3_cast_mid2_v = add i11 %sum_2_cast_mid2_v_v, -626

ST_3: sum_3_cast_mid2 (34)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:14  %sum_3_cast_mid2 = zext i11 %sum_3_cast_mid2_v to i32

ST_3: sum_4_cast_mid2_v_v (35)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:15  %sum_4_cast_mid2_v_v = zext i9 %X_cast1_mid2_v to i12

ST_3: sum_4_cast_mid2_v (36)  [1/1] 2.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:16  %sum_4_cast_mid2_v = add i12 %sum_4_cast_mid2_v_v, 1896

ST_3: sum_4_cast_mid2 (37)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:17  %sum_4_cast_mid2 = zext i12 %sum_4_cast_mid2_v to i32

ST_3: sum_6_cast1_mid2_v (40)  [1/1] 2.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:20  %sum_6_cast1_mid2_v = add i12 %sum_4_cast_mid2_v_v, -1252

ST_3: sum_6_cast1_mid2 (41)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:21  %sum_6_cast1_mid2 = zext i12 %sum_6_cast1_mid2_v to i17

ST_3: tmp (46)  [1/1] 1.66ns  loc: Filter_HW.cpp:41
.preheader5.preheader:26  %tmp = icmp eq i9 %Y_mid2, 0

ST_3: StgValue_40 (47)  [1/1] 0.00ns  loc: Filter_HW.cpp:41
.preheader5.preheader:27  br i1 %tmp, label %.preheader.0, label %.loopexit.loopexit

ST_3: tmp_s (49)  [1/1] 0.00ns  loc: Filter_HW.cpp:49
.loopexit.loopexit:0  %tmp_s = zext i9 %Y_mid2 to i17

ST_3: tmp_1_cast (50)  [1/1] 3.36ns  loc: Filter_HW.cpp:49
.loopexit.loopexit:1  %tmp_1_cast = mul i17 %tmp_s, 474

ST_3: sum2 (51)  [1/1] 3.02ns  loc: Filter_HW.cpp:36
.loopexit.loopexit:2  %sum2 = add i17 %sum_6_cast1_mid2, %tmp_1_cast

ST_3: tmp_3 (82)  [1/1] 1.94ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:33  %tmp_3 = add i9 %Y_mid2, 3

ST_3: tmp_3_cast (83)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:34  %tmp_3_cast = zext i9 %tmp_3 to i32

ST_3: buffer_addr_11 (84)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:35  %buffer_addr_11 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 %tmp_3_cast

ST_3: buffer_load_3 (85)  [2/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:36  %buffer_load_3 = load i8* %buffer_addr_11, align 1

ST_3: tmp_4_23 (88)  [1/1] 1.94ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:39  %tmp_4_23 = add i9 %Y_mid2, 4

ST_3: tmp_4_cast_24 (89)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:40  %tmp_4_cast_24 = zext i9 %tmp_4_23 to i32

ST_3: buffer_addr_12 (90)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:41  %buffer_addr_12 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 %tmp_4_cast_24

ST_3: buffer_load_4 (91)  [2/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:42  %buffer_load_4 = load i8* %buffer_addr_12, align 1

ST_3: Input_addr_3 (140)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
.preheader.0:22  %Input_addr_3 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_3_cast_mid2

ST_3: Input_load_4 (141)  [2/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:23  %Input_load_4 = load i8* %Input_addr_3, align 1

ST_3: Input_addr_4 (145)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
.preheader.0:27  %Input_addr_4 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_4_cast_mid2

ST_3: Input_load_5 (146)  [2/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:28  %Input_load_5 = load i8* %Input_addr_4, align 1


 <State 4>: 6.38ns
ST_4: X_cast1_mid2 (25)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:5  %X_cast1_mid2 = zext i9 %X_cast1_mid2_v to i17

ST_4: X_cast4_mid2 (26)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:6  %X_cast4_mid2 = zext i9 %X_cast1_mid2_v to i32

ST_4: sum_1_cast_mid2_v_v (27)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:7  %sum_1_cast_mid2_v_v = zext i9 %X_cast1_mid2_v to i10

ST_4: sum_1_cast_mid2_v (28)  [1/1] 1.96ns  loc: Filter_HW.cpp:36
.preheader5.preheader:8  %sum_1_cast_mid2_v = add i10 %sum_1_cast_mid2_v_v, 474

ST_4: sum_1_cast_mid2 (29)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:9  %sum_1_cast_mid2 = zext i10 %sum_1_cast_mid2_v to i32

ST_4: Y_cast (43)  [1/1] 0.00ns  loc: Filter_HW.cpp:37
.preheader5.preheader:23  %Y_cast = zext i9 %Y_mid2 to i32

ST_4: sum2_cast (52)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.loopexit.loopexit:3  %sum2_cast = zext i17 %sum2 to i32

ST_4: Input_addr_7 (53)  [1/1] 0.00ns  loc: Filter_HW.cpp:49
.loopexit.loopexit:4  %Input_addr_7 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum2_cast

ST_4: Input_load (54)  [2/2] 3.25ns  loc: Filter_HW.cpp:49
.loopexit.loopexit:5  %Input_load = load i8* %Input_addr_7, align 1

ST_4: buffer_addr_8 (59)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:10  %buffer_addr_8 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 %Y_cast

ST_4: buffer_load (60)  [2/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:11  %buffer_load = load i8* %buffer_addr_8, align 1

ST_4: tmp_1_21 (63)  [1/1] 1.94ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:14  %tmp_1_21 = add i9 %Y_mid2, 1

ST_4: tmp_1_cast_22 (64)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:15  %tmp_1_cast_22 = zext i9 %tmp_1_21 to i32

ST_4: buffer_addr_9 (65)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:16  %buffer_addr_9 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 %tmp_1_cast_22

ST_4: buffer_load_1 (66)  [2/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:17  %buffer_load_1 = load i8* %buffer_addr_9, align 1

ST_4: buffer_load_3 (85)  [1/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:36  %buffer_load_3 = load i8* %buffer_addr_11, align 1

ST_4: buffer_load_4 (91)  [1/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:42  %buffer_load_4 = load i8* %buffer_addr_12, align 1

ST_4: Input_addr (118)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
.preheader.0:0  %Input_addr = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %X_cast4_mid2

ST_4: Input_load_1 (119)  [2/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:1  %Input_load_1 = load i8* %Input_addr, align 1

ST_4: Input_addr_1 (123)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
.preheader.0:5  %Input_addr_1 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_1_cast_mid2

ST_4: Input_load_2 (124)  [2/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:6  %Input_load_2 = load i8* %Input_addr_1, align 1

ST_4: Input_load_4 (141)  [1/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:23  %Input_load_4 = load i8* %Input_addr_3, align 1

ST_4: Input_load_5 (146)  [1/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:28  %Input_load_5 = load i8* %Input_addr_4, align 1

ST_4: tmp_2_26 (178)  [1/1] 0.00ns  loc: Filter_HW.cpp:53
.loopexit:2  %tmp_2_26 = zext i9 %Y_mid2 to i17

ST_4: tmp_6_cast (179)  [1/1] 3.36ns  loc: Filter_HW.cpp:53
.loopexit:3  %tmp_6_cast = mul i17 %tmp_2_26, 474

ST_4: sum5 (180)  [1/1] 3.02ns  loc: Filter_HW.cpp:53
.loopexit:4  %sum5 = add i17 %tmp_6_cast, %X_cast1_mid2


 <State 5>: 6.38ns
ST_5: sum_2_cast_mid2_v (31)  [1/1] 1.98ns  loc: Filter_HW.cpp:36
.preheader5.preheader:11  %sum_2_cast_mid2_v = add i11 %sum_2_cast_mid2_v_v, 948

ST_5: sum_2_cast_mid2 (32)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:12  %sum_2_cast_mid2 = zext i11 %sum_2_cast_mid2_v to i32

ST_5: sum_5_cast_mid2_v (38)  [1/1] 2.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:18  %sum_5_cast_mid2_v = add i12 %sum_4_cast_mid2_v_v, -1726

ST_5: sum_5_cast_mid2 (39)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:19  %sum_5_cast_mid2 = zext i12 %sum_5_cast_mid2_v to i32

ST_5: Input_load (54)  [1/2] 3.25ns  loc: Filter_HW.cpp:49
.loopexit.loopexit:5  %Input_load = load i8* %Input_addr_7, align 1

ST_5: buffer_load (60)  [1/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:11  %buffer_load = load i8* %buffer_addr_8, align 1

ST_5: buffer_load_1 (66)  [1/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:17  %buffer_load_1 = load i8* %buffer_addr_9, align 1

ST_5: tmp_2 (72)  [1/1] 1.94ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:23  %tmp_2 = add i9 %Y_mid2, 2

ST_5: tmp_2_cast (73)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:24  %tmp_2_cast = zext i9 %tmp_2 to i32

ST_5: buffer_addr_10 (74)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:25  %buffer_addr_10 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 %tmp_2_cast

ST_5: buffer_load_2 (75)  [2/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:26  %buffer_load_2 = load i8* %buffer_addr_10, align 1

ST_5: tmp_9_3_cast (86)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:37  %tmp_9_3_cast = zext i8 %buffer_load_3 to i16

ST_5: tmp_10_3 (87)  [1/1] 3.36ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:38  %tmp_10_3 = mul i16 %tmp_9_3_cast, 98

ST_5: p_shl10 (92)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:43  %p_shl10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer_load_4, i6 0)

ST_5: p_shl10_cast (93)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:44  %p_shl10_cast = zext i14 %p_shl10 to i15

ST_5: p_shl11 (94)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:45  %p_shl11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %buffer_load_4, i1 false)

ST_5: p_shl11_cast (95)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:46  %p_shl11_cast = zext i9 %p_shl11 to i15

ST_5: tmp_10_4 (96)  [1/1] 2.04ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:47  %tmp_10_4 = sub i15 %p_shl10_cast, %p_shl11_cast

ST_5: tmp_10_4_cast (97)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:48  %tmp_10_4_cast = sext i15 %tmp_10_4 to i16

ST_5: tmp_5 (98)  [1/1] 1.94ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:49  %tmp_5 = add i9 %Y_mid2, 5

ST_5: tmp_5_cast (99)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:50  %tmp_5_cast = zext i9 %tmp_5 to i32

ST_5: buffer_addr_13 (100)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:51  %buffer_addr_13 = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 %tmp_5_cast

ST_5: buffer_load_5 (101)  [2/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:52  %buffer_load_5 = load i8* %buffer_addr_13, align 1

ST_5: tmp4 (111)  [1/1] 3.02ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:62  %tmp4 = add i16 %tmp_10_4_cast, %tmp_10_3

ST_5: Input_load_1 (119)  [1/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:1  %Input_load_1 = load i8* %Input_addr, align 1

ST_5: Input_load_2 (124)  [1/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:6  %Input_load_2 = load i8* %Input_addr_1, align 1

ST_5: Input_addr_2 (131)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
.preheader.0:13  %Input_addr_2 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_2_cast_mid2

ST_5: Input_load_3 (132)  [2/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:14  %Input_load_3 = load i8* %Input_addr_2, align 1

ST_5: StgValue_110 (142)  [1/1] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:24  store i8 %Input_load_4, i8* %buffer_addr_4, align 1

ST_5: tmp_7_3_cast (143)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:25  %tmp_7_3_cast = zext i8 %Input_load_4 to i16

ST_5: tmp_8_3 (144)  [1/1] 3.36ns  loc: Filter_HW.cpp:45
.preheader.0:26  %tmp_8_3 = mul i16 %tmp_7_3_cast, 98

ST_5: StgValue_113 (147)  [1/1] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:29  store i8 %Input_load_5, i8* %buffer_addr_5, align 1

ST_5: p_shl4 (148)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:30  %p_shl4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %Input_load_5, i6 0)

ST_5: p_shl4_cast (149)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:31  %p_shl4_cast = zext i14 %p_shl4 to i15

ST_5: p_shl5 (150)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:32  %p_shl5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load_5, i1 false)

ST_5: p_shl5_cast (151)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:33  %p_shl5_cast = zext i9 %p_shl5 to i15

ST_5: tmp_8_4 (152)  [1/1] 2.04ns  loc: Filter_HW.cpp:45
.preheader.0:34  %tmp_8_4 = sub i15 %p_shl4_cast, %p_shl5_cast

ST_5: tmp_8_4_cast (153)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:35  %tmp_8_4_cast = sext i15 %tmp_8_4 to i16

ST_5: Input_addr_5 (154)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
.preheader.0:36  %Input_addr_5 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_5_cast_mid2

ST_5: Input_load_6 (155)  [2/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:37  %Input_load_6 = load i8* %Input_addr_5, align 1

ST_5: tmp9 (169)  [1/1] 3.02ns  loc: Filter_HW.cpp:45
.preheader.0:51  %tmp9 = add i16 %tmp_8_4_cast, %tmp_8_3


 <State 6>: 5.19ns
ST_6: empty_27 (20)  [1/1] 0.00ns
.preheader5.preheader:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 125136, i64 125136, i64 125136)

ST_6: sum_6_cast_mid2 (42)  [1/1] 0.00ns  loc: Filter_HW.cpp:36
.preheader5.preheader:22  %sum_6_cast_mid2 = zext i12 %sum_6_cast1_mid2_v to i32

ST_6: tmp_3_28 (44)  [1/1] 0.00ns  loc: Filter_HW.cpp:38
.preheader5.preheader:24  %tmp_3_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

ST_6: StgValue_126 (45)  [1/1] 0.00ns  loc: Filter_HW.cpp:39
.preheader5.preheader:25  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: tmp_4 (55)  [1/1] 1.94ns  loc: Filter_HW.cpp:49
.loopexit.loopexit:6  %tmp_4 = add i9 %Y_mid2, 6

ST_6: tmp_4_cast (56)  [1/1] 0.00ns  loc: Filter_HW.cpp:49
.loopexit.loopexit:7  %tmp_4_cast = zext i9 %tmp_4 to i32

ST_6: buffer_addr (57)  [1/1] 0.00ns  loc: Filter_HW.cpp:49
.loopexit.loopexit:8  %buffer_addr = getelementptr inbounds [270 x i8]* %buffer, i32 0, i32 %tmp_4_cast

ST_6: StgValue_130 (58)  [1/1] 3.25ns  loc: Filter_HW.cpp:49
.loopexit.loopexit:9  store i8 %Input_load, i8* %buffer_addr, align 1

ST_6: buffer_load_2 (75)  [1/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:26  %buffer_load_2 = load i8* %buffer_addr_10, align 1

ST_6: buffer_load_5 (101)  [1/2] 3.25ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:52  %buffer_load_5 = load i8* %buffer_addr_13, align 1

ST_6: StgValue_133 (120)  [1/1] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:2  store i8 %Input_load_1, i8* %buffer_addr_1, align 1

ST_6: StgValue_134 (125)  [1/1] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:7  store i8 %Input_load_2, i8* %buffer_addr_2, align 1

ST_6: Input_load_3 (132)  [1/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:14  %Input_load_3 = load i8* %Input_addr_2, align 1

ST_6: Input_load_6 (155)  [1/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:37  %Input_load_6 = load i8* %Input_addr_5, align 1

ST_6: Input_addr_6 (162)  [1/1] 0.00ns  loc: Filter_HW.cpp:44
.preheader.0:44  %Input_addr_6 = getelementptr [518400 x i8]* %Input_r, i32 0, i32 %sum_6_cast_mid2

ST_6: Input_load_7 (163)  [2/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:45  %Input_load_7 = load i8* %Input_addr_6, align 1

ST_6: Y_1 (185)  [1/1] 1.94ns  loc: Filter_HW.cpp:37
.loopexit:9  %Y_1 = add i9 %Y_mid2, 1


 <State 7>: 5.94ns
ST_7: tmp_1 (61)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:12  %tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %buffer_load, i1 false)

ST_7: tmp_10_cast (62)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:13  %tmp_10_cast = zext i9 %tmp_1 to i16

ST_7: tmp_9_1_cast1 (67)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:18  %tmp_9_1_cast1 = zext i8 %buffer_load_1 to i13

ST_7: p_shl7 (68)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:19  %p_shl7 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buffer_load_1, i4 0)

ST_7: p_shl7_cast (69)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:20  %p_shl7_cast = zext i12 %p_shl7 to i13

ST_7: tmp_10_1 (70)  [1/1] 2.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:21  %tmp_10_1 = sub i13 %p_shl7_cast, %tmp_9_1_cast1

ST_7: tmp_10_1_cast (71)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:22  %tmp_10_1_cast = sext i13 %tmp_10_1 to i16

ST_7: p_shl8 (76)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:27  %p_shl8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer_load_2, i6 0)

ST_7: p_shl8_cast (77)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:28  %p_shl8_cast = zext i14 %p_shl8 to i15

ST_7: p_shl9 (78)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:29  %p_shl9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %buffer_load_2, i1 false)

ST_7: p_shl9_cast (79)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:30  %p_shl9_cast = zext i9 %p_shl9 to i15

ST_7: tmp_10_2 (80)  [1/1] 2.04ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:31  %tmp_10_2 = sub i15 %p_shl8_cast, %p_shl9_cast

ST_7: tmp_10_2_cast (81)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:32  %tmp_10_2_cast = sext i15 %tmp_10_2 to i16

ST_7: tmp_9_5_cast1 (102)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:53  %tmp_9_5_cast1 = zext i8 %buffer_load_5 to i13

ST_7: p_shl (103)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:54  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buffer_load_5, i4 0)

ST_7: p_shl_cast (104)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:55  %p_shl_cast = zext i12 %p_shl to i13

ST_7: tmp_10_5 (105)  [1/1] 2.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:56  %tmp_10_5 = sub i13 %p_shl_cast, %tmp_9_5_cast1

ST_7: tmp_10_5_cast (106)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:57  %tmp_10_5_cast = sext i13 %tmp_10_5 to i14

ST_7: tmp_10_6 (107)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:58  %tmp_10_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load, i1 false)

ST_7: tmp_10_6_cast (108)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:59  %tmp_10_6_cast = zext i9 %tmp_10_6 to i14

ST_7: tmp2 (109)  [1/1] 1.95ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:60  %tmp2 = add i16 %tmp_10_2_cast, %tmp_10_1_cast

ST_7: tmp1 (110)  [1/1] 1.95ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:61  %tmp1 = add i16 %tmp_10_cast, %tmp2

ST_7: tmp5 (112)  [1/1] 2.02ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:63  %tmp5 = add i14 %tmp_10_6_cast, %tmp_10_5_cast

ST_7: tmp_8 (121)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:3  %tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load_1, i1 false)

ST_7: tmp_8_cast (122)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:4  %tmp_8_cast = zext i9 %tmp_8 to i16

ST_7: tmp_7_1_cast1 (126)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:8  %tmp_7_1_cast1 = zext i8 %Input_load_2 to i13

ST_7: p_shl1 (127)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:9  %p_shl1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %Input_load_2, i4 0)

ST_7: p_shl1_cast (128)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:10  %p_shl1_cast = zext i12 %p_shl1 to i13

ST_7: tmp_8_1 (129)  [1/1] 2.00ns  loc: Filter_HW.cpp:45
.preheader.0:11  %tmp_8_1 = sub i13 %p_shl1_cast, %tmp_7_1_cast1

ST_7: tmp_8_1_cast (130)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:12  %tmp_8_1_cast = sext i13 %tmp_8_1 to i16

ST_7: StgValue_170 (133)  [1/1] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:15  store i8 %Input_load_3, i8* %buffer_addr_3, align 1

ST_7: p_shl2 (134)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:16  %p_shl2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %Input_load_3, i6 0)

ST_7: p_shl2_cast (135)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:17  %p_shl2_cast = zext i14 %p_shl2 to i15

ST_7: p_shl3 (136)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:18  %p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load_3, i1 false)

ST_7: p_shl3_cast (137)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:19  %p_shl3_cast = zext i9 %p_shl3 to i15

ST_7: tmp_8_2 (138)  [1/1] 2.04ns  loc: Filter_HW.cpp:45
.preheader.0:20  %tmp_8_2 = sub i15 %p_shl2_cast, %p_shl3_cast

ST_7: tmp_8_2_cast (139)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:21  %tmp_8_2_cast = sext i15 %tmp_8_2 to i16

ST_7: StgValue_177 (156)  [1/1] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:38  store i8 %Input_load_6, i8* %buffer_addr_6, align 1

ST_7: tmp_7_5_cast1 (157)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:39  %tmp_7_5_cast1 = zext i8 %Input_load_6 to i13

ST_7: p_shl6 (158)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:40  %p_shl6 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %Input_load_6, i4 0)

ST_7: p_shl6_cast (159)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:41  %p_shl6_cast = zext i12 %p_shl6 to i13

ST_7: tmp_8_5 (160)  [1/1] 2.00ns  loc: Filter_HW.cpp:45
.preheader.0:42  %tmp_8_5 = sub i13 %p_shl6_cast, %tmp_7_5_cast1

ST_7: tmp_8_5_cast (161)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:43  %tmp_8_5_cast = sext i13 %tmp_8_5 to i14

ST_7: Input_load_7 (163)  [1/2] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:45  %Input_load_7 = load i8* %Input_addr_6, align 1

ST_7: tmp_8_6 (165)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:47  %tmp_8_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %Input_load_7, i1 false)

ST_7: tmp_8_6_cast (166)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:48  %tmp_8_6_cast = zext i9 %tmp_8_6 to i14

ST_7: tmp7 (167)  [1/1] 1.95ns  loc: Filter_HW.cpp:45
.preheader.0:49  %tmp7 = add i16 %tmp_8_2_cast, %tmp_8_1_cast

ST_7: tmp6 (168)  [1/1] 1.95ns  loc: Filter_HW.cpp:45
.preheader.0:50  %tmp6 = add i16 %tmp_8_cast, %tmp7

ST_7: tmp10 (170)  [1/1] 2.02ns  loc: Filter_HW.cpp:45
.preheader.0:52  %tmp10 = add i14 %tmp_8_6_cast, %tmp_8_5_cast


 <State 8>: 5.67ns
ST_8: tmp5_cast (113)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:64  %tmp5_cast = sext i14 %tmp5 to i16

ST_8: tmp3 (114)  [1/1] 1.95ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:65  %tmp3 = add i16 %tmp4, %tmp5_cast

ST_8: Sum_4_6 (115)  [1/1] 1.95ns  loc: Filter_HW.cpp:51
.loopexit.loopexit:66  %Sum_4_6 = add i16 %tmp1, %tmp3

ST_8: StgValue_192 (116)  [1/1] 1.77ns
.loopexit.loopexit:67  br label %.loopexit

ST_8: StgValue_193 (164)  [1/1] 3.25ns  loc: Filter_HW.cpp:44
.preheader.0:46  store i8 %Input_load_7, i8* %buffer_addr_7, align 1

ST_8: tmp10_cast (171)  [1/1] 0.00ns  loc: Filter_HW.cpp:45
.preheader.0:53  %tmp10_cast = sext i14 %tmp10 to i16

ST_8: tmp8 (172)  [1/1] 1.95ns  loc: Filter_HW.cpp:45
.preheader.0:54  %tmp8 = add i16 %tmp9, %tmp10_cast

ST_8: Sum_3_6 (173)  [1/1] 1.95ns  loc: Filter_HW.cpp:45
.preheader.0:55  %Sum_3_6 = add i16 %tmp6, %tmp8

ST_8: StgValue_197 (174)  [1/1] 1.77ns
.preheader.0:56  br label %.loopexit


 <State 9>: 3.25ns
ST_9: Sum_2 (176)  [1/1] 0.00ns  loc: Filter_HW.cpp:51
.loopexit:0  %Sum_2 = phi i16 [ %Sum_4_6, %.loopexit.loopexit ], [ %Sum_3_6, %.preheader.0 ]

ST_9: tmp_5_25 (177)  [1/1] 0.00ns  loc: Filter_HW.cpp:53
.loopexit:1  %tmp_5_25 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %Sum_2, i32 8, i32 15)

ST_9: sum5_cast (181)  [1/1] 0.00ns  loc: Filter_HW.cpp:53
.loopexit:5  %sum5_cast = zext i17 %sum5 to i32

ST_9: Output_addr (182)  [1/1] 0.00ns  loc: Filter_HW.cpp:53
.loopexit:6  %Output_addr = getelementptr [5184000 x i8]* %Output_r, i32 0, i32 %sum5_cast

ST_9: StgValue_202 (183)  [2/2] 3.25ns  loc: Filter_HW.cpp:53
.loopexit:7  store i8 %tmp_5_25, i8* %Output_addr, align 1


 <State 10>: 3.25ns
ST_10: StgValue_203 (183)  [1/2] 3.25ns  loc: Filter_HW.cpp:53
.loopexit:7  store i8 %tmp_5_25, i8* %Output_addr, align 1

ST_10: empty (184)  [1/1] 0.00ns  loc: Filter_HW.cpp:54
.loopexit:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_3_28)

ST_10: StgValue_205 (186)  [1/1] 0.00ns  loc: Filter_HW.cpp:37
.loopexit:10  br label %.preheader5


 <State 11>: 0.00ns
ST_11: StgValue_206 (188)  [1/1] 0.00ns  loc: Filter_HW.cpp:55
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer              (alloca           ) [ 001111111110]
buffer_addr_1       (getelementptr    ) [ 001111111110]
buffer_addr_2       (getelementptr    ) [ 001111111110]
buffer_addr_3       (getelementptr    ) [ 001111111110]
buffer_addr_4       (getelementptr    ) [ 001111111110]
buffer_addr_5       (getelementptr    ) [ 001111111110]
buffer_addr_6       (getelementptr    ) [ 001111111110]
buffer_addr_7       (getelementptr    ) [ 001111111110]
StgValue_20         (br               ) [ 011111111110]
indvar_flatten      (phi              ) [ 001000000000]
X                   (phi              ) [ 001000000000]
Y                   (phi              ) [ 001000000000]
exitcond_flatten    (icmp             ) [ 001111111110]
indvar_flatten_next (add              ) [ 011111111110]
StgValue_26         (br               ) [ 000000000000]
exitcond            (icmp             ) [ 000000000000]
Y_mid2              (select           ) [ 000111100000]
X_s                 (add              ) [ 000000000000]
X_cast1_mid2_v      (select           ) [ 011111111110]
sum_2_cast_mid2_v_v (zext             ) [ 000011000000]
sum_3_cast_mid2_v   (add              ) [ 000000000000]
sum_3_cast_mid2     (zext             ) [ 000000000000]
sum_4_cast_mid2_v_v (zext             ) [ 000011000000]
sum_4_cast_mid2_v   (add              ) [ 000000000000]
sum_4_cast_mid2     (zext             ) [ 000000000000]
sum_6_cast1_mid2_v  (add              ) [ 000011100000]
sum_6_cast1_mid2    (zext             ) [ 000000000000]
tmp                 (icmp             ) [ 001111111110]
StgValue_40         (br               ) [ 000000000000]
tmp_s               (zext             ) [ 000000000000]
tmp_1_cast          (mul              ) [ 000000000000]
sum2                (add              ) [ 000010000000]
tmp_3               (add              ) [ 000000000000]
tmp_3_cast          (zext             ) [ 000000000000]
buffer_addr_11      (getelementptr    ) [ 000010000000]
tmp_4_23            (add              ) [ 000000000000]
tmp_4_cast_24       (zext             ) [ 000000000000]
buffer_addr_12      (getelementptr    ) [ 000010000000]
Input_addr_3        (getelementptr    ) [ 000010000000]
Input_addr_4        (getelementptr    ) [ 000010000000]
X_cast1_mid2        (zext             ) [ 000000000000]
X_cast4_mid2        (zext             ) [ 000000000000]
sum_1_cast_mid2_v_v (zext             ) [ 000000000000]
sum_1_cast_mid2_v   (add              ) [ 000000000000]
sum_1_cast_mid2     (zext             ) [ 000000000000]
Y_cast              (zext             ) [ 000000000000]
sum2_cast           (zext             ) [ 000000000000]
Input_addr_7        (getelementptr    ) [ 000001000000]
buffer_addr_8       (getelementptr    ) [ 000001000000]
tmp_1_21            (add              ) [ 000000000000]
tmp_1_cast_22       (zext             ) [ 000000000000]
buffer_addr_9       (getelementptr    ) [ 000001000000]
buffer_load_3       (load             ) [ 000001000000]
buffer_load_4       (load             ) [ 000001000000]
Input_addr          (getelementptr    ) [ 000001000000]
Input_addr_1        (getelementptr    ) [ 000001000000]
Input_load_4        (load             ) [ 000001000000]
Input_load_5        (load             ) [ 000001000000]
tmp_2_26            (zext             ) [ 000000000000]
tmp_6_cast          (mul              ) [ 000000000000]
sum5                (add              ) [ 001101111100]
sum_2_cast_mid2_v   (add              ) [ 000000000000]
sum_2_cast_mid2     (zext             ) [ 000000000000]
sum_5_cast_mid2_v   (add              ) [ 000000000000]
sum_5_cast_mid2     (zext             ) [ 000000000000]
Input_load          (load             ) [ 000000110000]
buffer_load         (load             ) [ 000000110000]
buffer_load_1       (load             ) [ 000000110000]
tmp_2               (add              ) [ 000000000000]
tmp_2_cast          (zext             ) [ 000000000000]
buffer_addr_10      (getelementptr    ) [ 000000100000]
tmp_9_3_cast        (zext             ) [ 000000000000]
tmp_10_3            (mul              ) [ 000000000000]
p_shl10             (bitconcatenate   ) [ 000000000000]
p_shl10_cast        (zext             ) [ 000000000000]
p_shl11             (bitconcatenate   ) [ 000000000000]
p_shl11_cast        (zext             ) [ 000000000000]
tmp_10_4            (sub              ) [ 000000000000]
tmp_10_4_cast       (sext             ) [ 000000000000]
tmp_5               (add              ) [ 000000000000]
tmp_5_cast          (zext             ) [ 000000000000]
buffer_addr_13      (getelementptr    ) [ 000000100000]
tmp4                (add              ) [ 001000111000]
Input_load_1        (load             ) [ 000000110000]
Input_load_2        (load             ) [ 000000110000]
Input_addr_2        (getelementptr    ) [ 000000100000]
StgValue_110        (store            ) [ 000000000000]
tmp_7_3_cast        (zext             ) [ 000000000000]
tmp_8_3             (mul              ) [ 000000000000]
StgValue_113        (store            ) [ 000000000000]
p_shl4              (bitconcatenate   ) [ 000000000000]
p_shl4_cast         (zext             ) [ 000000000000]
p_shl5              (bitconcatenate   ) [ 000000000000]
p_shl5_cast         (zext             ) [ 000000000000]
tmp_8_4             (sub              ) [ 000000000000]
tmp_8_4_cast        (sext             ) [ 000000000000]
Input_addr_5        (getelementptr    ) [ 000000100000]
tmp9                (add              ) [ 001000111000]
empty_27            (speclooptripcount) [ 000000000000]
sum_6_cast_mid2     (zext             ) [ 000000000000]
tmp_3_28            (specregionbegin  ) [ 001110011110]
StgValue_126        (specpipeline     ) [ 000000000000]
tmp_4               (add              ) [ 000000000000]
tmp_4_cast          (zext             ) [ 000000000000]
buffer_addr         (getelementptr    ) [ 000000000000]
StgValue_130        (store            ) [ 000000000000]
buffer_load_2       (load             ) [ 000000010000]
buffer_load_5       (load             ) [ 000000010000]
StgValue_133        (store            ) [ 000000000000]
StgValue_134        (store            ) [ 000000000000]
Input_load_3        (load             ) [ 000000010000]
Input_load_6        (load             ) [ 000000010000]
Input_addr_6        (getelementptr    ) [ 000000010000]
Y_1                 (add              ) [ 011110011110]
tmp_1               (bitconcatenate   ) [ 000000000000]
tmp_10_cast         (zext             ) [ 000000000000]
tmp_9_1_cast1       (zext             ) [ 000000000000]
p_shl7              (bitconcatenate   ) [ 000000000000]
p_shl7_cast         (zext             ) [ 000000000000]
tmp_10_1            (sub              ) [ 000000000000]
tmp_10_1_cast       (sext             ) [ 000000000000]
p_shl8              (bitconcatenate   ) [ 000000000000]
p_shl8_cast         (zext             ) [ 000000000000]
p_shl9              (bitconcatenate   ) [ 000000000000]
p_shl9_cast         (zext             ) [ 000000000000]
tmp_10_2            (sub              ) [ 000000000000]
tmp_10_2_cast       (sext             ) [ 000000000000]
tmp_9_5_cast1       (zext             ) [ 000000000000]
p_shl               (bitconcatenate   ) [ 000000000000]
p_shl_cast          (zext             ) [ 000000000000]
tmp_10_5            (sub              ) [ 000000000000]
tmp_10_5_cast       (sext             ) [ 000000000000]
tmp_10_6            (bitconcatenate   ) [ 000000000000]
tmp_10_6_cast       (zext             ) [ 000000000000]
tmp2                (add              ) [ 000000000000]
tmp1                (add              ) [ 001000001000]
tmp5                (add              ) [ 001000001000]
tmp_8               (bitconcatenate   ) [ 000000000000]
tmp_8_cast          (zext             ) [ 000000000000]
tmp_7_1_cast1       (zext             ) [ 000000000000]
p_shl1              (bitconcatenate   ) [ 000000000000]
p_shl1_cast         (zext             ) [ 000000000000]
tmp_8_1             (sub              ) [ 000000000000]
tmp_8_1_cast        (sext             ) [ 000000000000]
StgValue_170        (store            ) [ 000000000000]
p_shl2              (bitconcatenate   ) [ 000000000000]
p_shl2_cast         (zext             ) [ 000000000000]
p_shl3              (bitconcatenate   ) [ 000000000000]
p_shl3_cast         (zext             ) [ 000000000000]
tmp_8_2             (sub              ) [ 000000000000]
tmp_8_2_cast        (sext             ) [ 000000000000]
StgValue_177        (store            ) [ 000000000000]
tmp_7_5_cast1       (zext             ) [ 000000000000]
p_shl6              (bitconcatenate   ) [ 000000000000]
p_shl6_cast         (zext             ) [ 000000000000]
tmp_8_5             (sub              ) [ 000000000000]
tmp_8_5_cast        (sext             ) [ 000000000000]
Input_load_7        (load             ) [ 001000001000]
tmp_8_6             (bitconcatenate   ) [ 000000000000]
tmp_8_6_cast        (zext             ) [ 000000000000]
tmp7                (add              ) [ 000000000000]
tmp6                (add              ) [ 001000001000]
tmp10               (add              ) [ 001000001000]
tmp5_cast           (sext             ) [ 000000000000]
tmp3                (add              ) [ 000000000000]
Sum_4_6             (add              ) [ 001111111110]
StgValue_192        (br               ) [ 001111111110]
StgValue_193        (store            ) [ 000000000000]
tmp10_cast          (sext             ) [ 000000000000]
tmp8                (add              ) [ 000000000000]
Sum_3_6             (add              ) [ 001111111110]
StgValue_197        (br               ) [ 001111111110]
Sum_2               (phi              ) [ 000100000100]
tmp_5_25            (partselect       ) [ 000010000010]
sum5_cast           (zext             ) [ 000000000000]
Output_addr         (getelementptr    ) [ 000010000010]
StgValue_203        (store            ) [ 000000000000]
empty               (specregionend    ) [ 000000000000]
StgValue_205        (br               ) [ 011111111110]
StgValue_206        (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="buffer_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buffer_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buffer_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buffer_addr_3_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buffer_addr_4_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buffer_addr_5_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buffer_addr_6_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buffer_addr_7_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_7/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="buffer_addr_11_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_11/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="1"/>
<pin id="167" dir="0" index="3" bw="9" slack="0"/>
<pin id="168" dir="0" index="4" bw="8" slack="1"/>
<pin id="159" dir="1" index="2" bw="8" slack="1"/>
<pin id="169" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_load_3/3 buffer_load_4/3 buffer_load/4 buffer_load_1/4 buffer_load_2/5 buffer_load_5/5 StgValue_110/5 StgValue_113/5 StgValue_130/6 StgValue_133/6 StgValue_134/6 StgValue_170/7 StgValue_177/7 StgValue_193/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buffer_addr_12_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="9" slack="0"/>
<pin id="165" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_12/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="Input_addr_3_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_3/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="19" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="19" slack="0"/>
<pin id="191" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="8" slack="1"/>
<pin id="192" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Input_load_4/3 Input_load_5/3 Input_load/4 Input_load_1/4 Input_load_2/4 Input_load_3/5 Input_load_6/5 Input_load_7/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="Input_addr_4_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="12" slack="0"/>
<pin id="187" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_4/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="Input_addr_7_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="17" slack="0"/>
<pin id="198" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_7/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buffer_addr_8_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_8/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buffer_addr_9_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_9/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="Input_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="9" slack="0"/>
<pin id="220" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Input_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_1/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buffer_addr_10_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="9" slack="0"/>
<pin id="236" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_10/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="buffer_addr_13_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="9" slack="0"/>
<pin id="243" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_13/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="Input_addr_2_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="11" slack="0"/>
<pin id="250" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_2/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="Input_addr_5_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="12" slack="0"/>
<pin id="258" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_5/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="buffer_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="Input_addr_6_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_6/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="Output_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="17" slack="0"/>
<pin id="281" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Output_addr/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="23" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_202/9 "/>
</bind>
</comp>

<comp id="289" class="1005" name="indvar_flatten_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="17" slack="1"/>
<pin id="291" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="indvar_flatten_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="17" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="X_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="1"/>
<pin id="302" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="X (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="X_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="9" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="X/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="Y_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="1"/>
<pin id="313" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="Y (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="Y_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="9" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Y/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="Sum_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="324" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="Sum_2 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="Sum_2_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="16" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Sum_2/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="2"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_21/4 Y_1/6 "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_3 buffer_load "/>
</bind>
</comp>

<comp id="341" class="1005" name="reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_4 buffer_load_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Input_load_4 Input_load Input_load_1 Input_load_7 "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Input_load_5 Input_load_2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="exitcond_flatten_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="17" slack="0"/>
<pin id="360" dir="0" index="1" bw="17" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="indvar_flatten_next_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="17" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="exitcond_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="0" index="1" bw="9" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="Y_mid2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="9" slack="0"/>
<pin id="379" dir="0" index="2" bw="9" slack="0"/>
<pin id="380" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Y_mid2/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="X_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="X_s/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="X_cast1_mid2_v_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="9" slack="0"/>
<pin id="393" dir="0" index="2" bw="9" slack="0"/>
<pin id="394" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="X_cast1_mid2_v/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sum_2_cast_mid2_v_v_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="1"/>
<pin id="400" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_2_cast_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sum_3_cast_mid2_v_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_3_cast_mid2_v/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sum_3_cast_mid2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_3_cast_mid2/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sum_4_cast_mid2_v_v_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="1"/>
<pin id="414" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_4_cast_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sum_4_cast_mid2_v_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="12" slack="0"/>
<pin id="418" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4_cast_mid2_v/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sum_4_cast_mid2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_4_cast_mid2/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sum_6_cast1_mid2_v_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="0" index="1" bw="12" slack="0"/>
<pin id="429" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_6_cast1_mid2_v/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sum_6_cast1_mid2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_6_cast1_mid2/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="1"/>
<pin id="438" dir="0" index="1" bw="9" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_s_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="1"/>
<pin id="443" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="1"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_3_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_4_23_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="9" slack="1"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_23/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_4_cast_24_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_24/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="X_cast1_mid2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="2"/>
<pin id="466" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="X_cast1_mid2/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="X_cast4_mid2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="2"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="X_cast4_mid2/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sum_1_cast_mid2_v_v_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="2"/>
<pin id="473" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_1_cast_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sum_1_cast_mid2_v_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="10" slack="0"/>
<pin id="477" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1_cast_mid2_v/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sum_1_cast_mid2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_1_cast_mid2/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="Y_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="2"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Y_cast/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sum2_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="17" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_1_cast_22_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast_22/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_2_26_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="2"/>
<pin id="500" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_26/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sum_2_cast_mid2_v_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="2"/>
<pin id="503" dir="0" index="1" bw="11" slack="0"/>
<pin id="504" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_cast_mid2_v/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sum_2_cast_mid2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_2_cast_mid2/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sum_5_cast_mid2_v_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="2"/>
<pin id="513" dir="0" index="1" bw="12" slack="0"/>
<pin id="514" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_5_cast_mid2_v/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sum_5_cast_mid2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_5_cast_mid2/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="3"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_2_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_9_3_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_3_cast/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_shl10_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="1"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_shl10_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="0"/>
<pin id="545" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_shl11_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="1"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_shl11_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_10_4_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="14" slack="0"/>
<pin id="561" dir="0" index="1" bw="9" slack="0"/>
<pin id="562" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10_4/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_10_4_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="15" slack="0"/>
<pin id="567" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_4_cast/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="9" slack="3"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_5_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_7_3_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_3_cast/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_shl4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="14" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="1"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_shl4_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="0"/>
<pin id="593" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_shl5_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="1"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_shl5_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_8_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="14" slack="0"/>
<pin id="609" dir="0" index="1" bw="9" slack="0"/>
<pin id="610" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_4/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_8_4_cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="15" slack="0"/>
<pin id="615" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_4_cast/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sum_6_cast_mid2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="3"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_6_cast_mid2/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="4"/>
<pin id="623" dir="0" index="1" bw="4" slack="0"/>
<pin id="624" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_4_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="2"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_10_cast_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="0"/>
<pin id="641" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_9_1_cast1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="2"/>
<pin id="645" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_1_cast1/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="p_shl7_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="12" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="2"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_shl7_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="0"/>
<pin id="657" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_10_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="12" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10_1/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_10_1_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="13" slack="0"/>
<pin id="667" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_1_cast/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="p_shl8_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="14" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="1"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_shl8_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="14" slack="0"/>
<pin id="678" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_shl9_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="1"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_shl9_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="9" slack="0"/>
<pin id="689" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_10_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="14" slack="0"/>
<pin id="693" dir="0" index="1" bw="9" slack="0"/>
<pin id="694" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10_2/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_10_2_cast_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="15" slack="0"/>
<pin id="699" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_2_cast/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_9_5_cast1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_5_cast1/7 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_shl_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="0" index="1" bw="8" slack="1"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_shl_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_10_5_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="12" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10_5/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_10_5_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="13" slack="0"/>
<pin id="723" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_5_cast/7 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_10_6_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="2"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_6/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_10_6_cast_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="9" slack="0"/>
<pin id="735" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_6_cast/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="15" slack="0"/>
<pin id="739" dir="0" index="1" bw="13" slack="0"/>
<pin id="740" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="0"/>
<pin id="745" dir="0" index="1" bw="16" slack="0"/>
<pin id="746" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="0"/>
<pin id="751" dir="0" index="1" bw="13" slack="0"/>
<pin id="752" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_8_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="2"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_8_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="0"/>
<pin id="765" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/7 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_7_1_cast1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="2"/>
<pin id="769" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1_cast1/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="p_shl1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="2"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_shl1_cast_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="0"/>
<pin id="781" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_8_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="12" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_1/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_8_1_cast_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="13" slack="0"/>
<pin id="791" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_1_cast/7 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_shl2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="14" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="1"/>
<pin id="796" dir="0" index="2" bw="1" slack="0"/>
<pin id="797" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="p_shl2_cast_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="14" slack="0"/>
<pin id="802" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_shl3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="9" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="1"/>
<pin id="807" dir="0" index="2" bw="1" slack="0"/>
<pin id="808" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/7 "/>
</bind>
</comp>

<comp id="811" class="1004" name="p_shl3_cast_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="0"/>
<pin id="813" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/7 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_8_2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="14" slack="0"/>
<pin id="817" dir="0" index="1" bw="9" slack="0"/>
<pin id="818" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_2/7 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_8_2_cast_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="15" slack="0"/>
<pin id="823" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_2_cast/7 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_7_5_cast1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="1"/>
<pin id="827" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_5_cast1/7 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_shl6_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="1"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/7 "/>
</bind>
</comp>

<comp id="835" class="1004" name="p_shl6_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="0"/>
<pin id="837" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/7 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_8_5_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_5/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_8_5_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="13" slack="0"/>
<pin id="847" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_5_cast/7 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_8_6_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="9" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="0" index="2" bw="1" slack="0"/>
<pin id="853" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_6/7 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_8_6_cast_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="0"/>
<pin id="859" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_6_cast/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp7_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="15" slack="0"/>
<pin id="863" dir="0" index="1" bw="13" slack="0"/>
<pin id="864" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp6_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="9" slack="0"/>
<pin id="869" dir="0" index="1" bw="16" slack="0"/>
<pin id="870" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp10_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="9" slack="0"/>
<pin id="875" dir="0" index="1" bw="13" slack="0"/>
<pin id="876" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/7 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp5_cast_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="14" slack="1"/>
<pin id="881" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/8 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp3_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="3"/>
<pin id="884" dir="0" index="1" bw="14" slack="0"/>
<pin id="885" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="887" class="1004" name="Sum_4_6_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="0" index="1" bw="16" slack="0"/>
<pin id="890" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Sum_4_6/8 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp10_cast_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="1"/>
<pin id="894" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp10_cast/8 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp8_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="3"/>
<pin id="897" dir="0" index="1" bw="14" slack="0"/>
<pin id="898" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/8 "/>
</bind>
</comp>

<comp id="900" class="1004" name="Sum_3_6_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="1"/>
<pin id="902" dir="0" index="1" bw="16" slack="0"/>
<pin id="903" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Sum_3_6/8 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_5_25_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="16" slack="0"/>
<pin id="908" dir="0" index="2" bw="5" slack="0"/>
<pin id="909" dir="0" index="3" bw="5" slack="0"/>
<pin id="910" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_25/9 "/>
</bind>
</comp>

<comp id="916" class="1004" name="sum5_cast_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="17" slack="5"/>
<pin id="918" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/9 "/>
</bind>
</comp>

<comp id="920" class="1007" name="grp_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="9" slack="0"/>
<pin id="922" dir="0" index="1" bw="17" slack="0"/>
<pin id="923" dir="0" index="2" bw="12" slack="0"/>
<pin id="924" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_1_cast/3 sum2/3 "/>
</bind>
</comp>

<comp id="928" class="1007" name="grp_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="9" slack="0"/>
<pin id="930" dir="0" index="1" bw="17" slack="0"/>
<pin id="931" dir="0" index="2" bw="9" slack="0"/>
<pin id="932" dir="1" index="3" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_6_cast/4 sum5/4 "/>
</bind>
</comp>

<comp id="936" class="1007" name="grp_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="0" index="1" bw="16" slack="0"/>
<pin id="939" dir="0" index="2" bw="15" slack="0"/>
<pin id="940" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_10_3/5 tmp4/5 "/>
</bind>
</comp>

<comp id="944" class="1007" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="0" index="1" bw="16" slack="0"/>
<pin id="947" dir="0" index="2" bw="15" slack="0"/>
<pin id="948" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_3/5 tmp9/5 "/>
</bind>
</comp>

<comp id="952" class="1005" name="buffer_addr_1_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="9" slack="5"/>
<pin id="954" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="buffer_addr_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="9" slack="5"/>
<pin id="959" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="buffer_addr_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="buffer_addr_3_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="9" slack="6"/>
<pin id="964" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="buffer_addr_3 "/>
</bind>
</comp>

<comp id="967" class="1005" name="buffer_addr_4_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="9" slack="4"/>
<pin id="969" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="buffer_addr_4 "/>
</bind>
</comp>

<comp id="972" class="1005" name="buffer_addr_5_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="9" slack="4"/>
<pin id="974" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="buffer_addr_5 "/>
</bind>
</comp>

<comp id="977" class="1005" name="buffer_addr_6_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="9" slack="6"/>
<pin id="979" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="buffer_addr_6 "/>
</bind>
</comp>

<comp id="982" class="1005" name="buffer_addr_7_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="9" slack="7"/>
<pin id="984" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="buffer_addr_7 "/>
</bind>
</comp>

<comp id="987" class="1005" name="exitcond_flatten_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="991" class="1005" name="indvar_flatten_next_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="17" slack="0"/>
<pin id="993" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="996" class="1005" name="Y_mid2_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="9" slack="1"/>
<pin id="998" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="Y_mid2 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="X_cast1_mid2_v_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="9" slack="0"/>
<pin id="1012" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="X_cast1_mid2_v "/>
</bind>
</comp>

<comp id="1020" class="1005" name="sum_2_cast_mid2_v_v_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="2"/>
<pin id="1022" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sum_2_cast_mid2_v_v "/>
</bind>
</comp>

<comp id="1025" class="1005" name="sum_4_cast_mid2_v_v_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="12" slack="2"/>
<pin id="1027" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sum_4_cast_mid2_v_v "/>
</bind>
</comp>

<comp id="1030" class="1005" name="sum_6_cast1_mid2_v_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="12" slack="3"/>
<pin id="1032" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="sum_6_cast1_mid2_v "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1039" class="1005" name="sum2_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="17" slack="1"/>
<pin id="1041" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sum2 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="buffer_addr_11_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="9" slack="1"/>
<pin id="1046" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_11 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="buffer_addr_12_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="9" slack="1"/>
<pin id="1051" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_12 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="Input_addr_3_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="19" slack="1"/>
<pin id="1056" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_3 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="Input_addr_4_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="19" slack="1"/>
<pin id="1061" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_4 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="Input_addr_7_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="19" slack="1"/>
<pin id="1066" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_7 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="buffer_addr_8_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="9" slack="1"/>
<pin id="1071" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_8 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="buffer_addr_9_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="9" slack="1"/>
<pin id="1076" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_9 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="Input_addr_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="19" slack="1"/>
<pin id="1081" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr "/>
</bind>
</comp>

<comp id="1084" class="1005" name="Input_addr_1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="19" slack="1"/>
<pin id="1086" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="sum5_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="17" slack="5"/>
<pin id="1091" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="sum5 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="buffer_addr_10_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="9" slack="1"/>
<pin id="1096" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_10 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="buffer_addr_13_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="9" slack="1"/>
<pin id="1101" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_13 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp4_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="3"/>
<pin id="1106" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="Input_addr_2_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="19" slack="1"/>
<pin id="1111" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_2 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="Input_addr_5_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="19" slack="1"/>
<pin id="1116" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_5 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp9_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="16" slack="3"/>
<pin id="1121" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="buffer_load_2_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="1"/>
<pin id="1126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_2 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="buffer_load_5_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="1"/>
<pin id="1132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_5 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="Input_load_3_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="1"/>
<pin id="1138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Input_load_3 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="Input_load_6_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="1"/>
<pin id="1145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Input_load_6 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="Input_addr_6_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="19" slack="1"/>
<pin id="1152" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_6 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="Y_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="9" slack="1"/>
<pin id="1157" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="Y_1 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="tmp1_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="16" slack="1"/>
<pin id="1162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="tmp5_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="14" slack="1"/>
<pin id="1167" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="tmp6_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="16" slack="1"/>
<pin id="1172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="tmp10_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="14" slack="1"/>
<pin id="1177" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="Sum_4_6_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="16" slack="1"/>
<pin id="1182" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Sum_4_6 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="Sum_3_6_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="16" slack="1"/>
<pin id="1187" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Sum_3_6 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="tmp_5_25_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="1"/>
<pin id="1192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_25 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="Output_addr_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="23" slack="1"/>
<pin id="1197" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="Output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="90" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="90" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="90" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="90" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="90" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="90" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="3"/><net_sink comp="178" pin=3"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="209" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="178" pin=3"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="239" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="178" pin=3"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="178" pin=3"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="6" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="20" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="156" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="156" pin="5"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="156" pin="5"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="156" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="178" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="351"><net_src comp="178" pin="5"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="356"><net_src comp="178" pin="5"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="362"><net_src comp="293" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="22" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="293" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="315" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="26" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="20" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="315" pin="4"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="304" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="370" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="304" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="30" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="32" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="430"><net_src comp="412" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="34" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="20" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="38" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="454" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="42" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="488"><net_src comp="485" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="496"><net_src comp="331" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="505"><net_src comp="44" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="515"><net_src comp="46" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="511" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="525"><net_src comp="48" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="534"><net_src comp="336" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="52" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="341" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="54" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="56" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="341" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="543" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="60" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="569" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="582"><net_src comp="346" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="52" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="353" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="353" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="591" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="617" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="625"><net_src comp="76" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="636"><net_src comp="56" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="336" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="58" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="341" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="78" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="341" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="80" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="643" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="52" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="679"><net_src comp="669" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="56" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="58" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="690"><net_src comp="680" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="676" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="709"><net_src comp="78" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="80" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="714"><net_src comp="704" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="701" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="56" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="346" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="58" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="697" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="665" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="639" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="737" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="733" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="721" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="56" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="346" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="58" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="755" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="353" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="78" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="353" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="80" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="782"><net_src comp="771" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="767" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="52" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="54" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="803"><net_src comp="793" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="56" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="58" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="814"><net_src comp="804" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="800" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="833"><net_src comp="78" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="80" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="838"><net_src comp="828" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="825" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="854"><net_src comp="56" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="178" pin="5"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="58" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="860"><net_src comp="849" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="821" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="789" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="763" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="861" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="857" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="845" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="886"><net_src comp="879" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="882" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="911"><net_src comp="82" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="325" pin="4"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="84" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="86" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="915"><net_src comp="905" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="919"><net_src comp="916" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="925"><net_src comp="441" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="36" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="927"><net_src comp="432" pin="1"/><net_sink comp="920" pin=2"/></net>

<net id="933"><net_src comp="498" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="36" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="464" pin="1"/><net_sink comp="928" pin=2"/></net>

<net id="941"><net_src comp="531" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="50" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="565" pin="1"/><net_sink comp="936" pin=2"/></net>

<net id="949"><net_src comp="579" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="50" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="613" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="955"><net_src comp="94" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="960"><net_src comp="102" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="965"><net_src comp="110" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="970"><net_src comp="118" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="975"><net_src comp="126" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="980"><net_src comp="134" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="985"><net_src comp="142" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="990"><net_src comp="358" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="364" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="999"><net_src comp="376" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1004"><net_src comp="996" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1006"><net_src comp="996" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1007"><net_src comp="996" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1008"><net_src comp="996" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1009"><net_src comp="996" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1013"><net_src comp="390" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1017"><net_src comp="1010" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1019"><net_src comp="1010" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1023"><net_src comp="398" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1028"><net_src comp="412" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1033"><net_src comp="426" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1038"><net_src comp="436" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="920" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1047"><net_src comp="150" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1052"><net_src comp="161" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="1057"><net_src comp="171" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1062"><net_src comp="183" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="1067"><net_src comp="194" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1072"><net_src comp="202" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="1077"><net_src comp="209" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1082"><net_src comp="216" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1087"><net_src comp="224" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="1092"><net_src comp="928" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1097"><net_src comp="232" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="1102"><net_src comp="239" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1107"><net_src comp="936" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1112"><net_src comp="246" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="1117"><net_src comp="254" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1122"><net_src comp="944" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1127"><net_src comp="156" pin="5"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1133"><net_src comp="156" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1139"><net_src comp="178" pin="5"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1142"><net_src comp="1136" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1146"><net_src comp="178" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1153"><net_src comp="269" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="1158"><net_src comp="331" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1163"><net_src comp="743" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1168"><net_src comp="749" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1173"><net_src comp="867" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1178"><net_src comp="873" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1183"><net_src comp="887" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1188"><net_src comp="900" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1193"><net_src comp="905" pin="4"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1198"><net_src comp="277" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="284" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_r | {9 10 }
 - Input state : 
	Port: Filter_vertical : Input_r | {3 4 5 6 7 }
	Port: Filter_vertical : Output_r | {}
  - Chain level:
	State 1
		buffer_addr_1 : 1
		buffer_addr_2 : 1
		buffer_addr_3 : 1
		buffer_addr_4 : 1
		buffer_addr_5 : 1
		buffer_addr_6 : 1
		buffer_addr_7 : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_26 : 2
		exitcond : 1
		Y_mid2 : 2
		X_s : 1
		X_cast1_mid2_v : 2
	State 3
		sum_3_cast_mid2_v : 1
		sum_3_cast_mid2 : 2
		sum_4_cast_mid2_v : 1
		sum_4_cast_mid2 : 2
		sum_6_cast1_mid2_v : 1
		sum_6_cast1_mid2 : 2
		StgValue_40 : 1
		tmp_1_cast : 1
		sum2 : 3
		tmp_3_cast : 1
		buffer_addr_11 : 2
		buffer_load_3 : 3
		tmp_4_cast_24 : 1
		buffer_addr_12 : 2
		buffer_load_4 : 3
		Input_addr_3 : 3
		Input_load_4 : 4
		Input_addr_4 : 3
		Input_load_5 : 4
	State 4
		sum_1_cast_mid2_v : 1
		sum_1_cast_mid2 : 2
		Input_addr_7 : 1
		Input_load : 2
		buffer_addr_8 : 1
		buffer_load : 2
		tmp_1_cast_22 : 1
		buffer_addr_9 : 2
		buffer_load_1 : 3
		Input_addr : 1
		Input_load_1 : 2
		Input_addr_1 : 3
		Input_load_2 : 4
		tmp_6_cast : 1
		sum5 : 2
	State 5
		sum_2_cast_mid2 : 1
		sum_5_cast_mid2 : 1
		tmp_2_cast : 1
		buffer_addr_10 : 2
		buffer_load_2 : 3
		tmp_10_3 : 1
		p_shl10_cast : 1
		p_shl11_cast : 1
		tmp_10_4 : 2
		tmp_10_4_cast : 3
		tmp_5_cast : 1
		buffer_addr_13 : 2
		buffer_load_5 : 3
		tmp4 : 4
		Input_addr_2 : 2
		Input_load_3 : 3
		tmp_8_3 : 1
		p_shl4_cast : 1
		p_shl5_cast : 1
		tmp_8_4 : 2
		tmp_8_4_cast : 3
		Input_addr_5 : 2
		Input_load_6 : 3
		tmp9 : 4
	State 6
		tmp_4_cast : 1
		buffer_addr : 2
		StgValue_130 : 3
		Input_addr_6 : 1
		Input_load_7 : 2
	State 7
		tmp_10_cast : 1
		p_shl7_cast : 1
		tmp_10_1 : 2
		tmp_10_1_cast : 3
		p_shl8_cast : 1
		p_shl9_cast : 1
		tmp_10_2 : 2
		tmp_10_2_cast : 3
		p_shl_cast : 1
		tmp_10_5 : 2
		tmp_10_5_cast : 3
		tmp_10_6_cast : 1
		tmp2 : 4
		tmp1 : 5
		tmp5 : 4
		tmp_8_cast : 1
		p_shl1_cast : 1
		tmp_8_1 : 2
		tmp_8_1_cast : 3
		p_shl2_cast : 1
		p_shl3_cast : 1
		tmp_8_2 : 2
		tmp_8_2_cast : 3
		p_shl6_cast : 1
		tmp_8_5 : 2
		tmp_8_5_cast : 3
		tmp_8_6 : 1
		tmp_8_6_cast : 2
		tmp7 : 4
		tmp6 : 5
		tmp10 : 4
	State 8
		tmp3 : 1
		Sum_4_6 : 2
		tmp8 : 1
		Sum_3_6 : 2
	State 9
		tmp_5_25 : 1
		Output_addr : 1
		StgValue_202 : 2
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_331         |    0    |    0    |    16   |
|          | indvar_flatten_next_fu_364 |    0    |    0    |    24   |
|          |         X_s_fu_384         |    0    |    0    |    16   |
|          |  sum_3_cast_mid2_v_fu_401  |    0    |    0    |    18   |
|          |  sum_4_cast_mid2_v_fu_415  |    0    |    0    |    19   |
|          |  sum_6_cast1_mid2_v_fu_426 |    0    |    0    |    19   |
|          |        tmp_3_fu_444        |    0    |    0    |    16   |
|          |       tmp_4_23_fu_454      |    0    |    0    |    16   |
|          |  sum_1_cast_mid2_v_fu_474  |    0    |    0    |    17   |
|          |  sum_2_cast_mid2_v_fu_501  |    0    |    0    |    18   |
|          |  sum_5_cast_mid2_v_fu_511  |    0    |    0    |    19   |
|    add   |        tmp_2_fu_521        |    0    |    0    |    16   |
|          |        tmp_5_fu_569        |    0    |    0    |    16   |
|          |        tmp_4_fu_621        |    0    |    0    |    16   |
|          |         tmp2_fu_737        |    0    |    0    |    16   |
|          |         tmp1_fu_743        |    0    |    0    |    16   |
|          |         tmp5_fu_749        |    0    |    0    |    20   |
|          |         tmp7_fu_861        |    0    |    0    |    16   |
|          |         tmp6_fu_867        |    0    |    0    |    16   |
|          |        tmp10_fu_873        |    0    |    0    |    20   |
|          |         tmp3_fu_882        |    0    |    0    |    16   |
|          |       Sum_4_6_fu_887       |    0    |    0    |    16   |
|          |         tmp8_fu_895        |    0    |    0    |    16   |
|          |       Sum_3_6_fu_900       |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_10_4_fu_559      |    0    |    0    |    21   |
|          |       tmp_8_4_fu_607       |    0    |    0    |    21   |
|          |       tmp_10_1_fu_659      |    0    |    0    |    19   |
|    sub   |       tmp_10_2_fu_691      |    0    |    0    |    21   |
|          |       tmp_10_5_fu_715      |    0    |    0    |    19   |
|          |       tmp_8_1_fu_783       |    0    |    0    |    19   |
|          |       tmp_8_2_fu_815       |    0    |    0    |    21   |
|          |       tmp_8_5_fu_839       |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_358  |    0    |    0    |    18   |
|   icmp   |       exitcond_fu_370      |    0    |    0    |    13   |
|          |         tmp_fu_436         |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|  select  |        Y_mid2_fu_376       |    0    |    0    |    9    |
|          |    X_cast1_mid2_v_fu_390   |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_920         |    1    |    0    |    0    |
|  muladd  |         grp_fu_928         |    1    |    0    |    0    |
|          |         grp_fu_936         |    1    |    0    |    0    |
|          |         grp_fu_944         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | sum_2_cast_mid2_v_v_fu_398 |    0    |    0    |    0    |
|          |   sum_3_cast_mid2_fu_407   |    0    |    0    |    0    |
|          | sum_4_cast_mid2_v_v_fu_412 |    0    |    0    |    0    |
|          |   sum_4_cast_mid2_fu_421   |    0    |    0    |    0    |
|          |   sum_6_cast1_mid2_fu_432  |    0    |    0    |    0    |
|          |        tmp_s_fu_441        |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_449     |    0    |    0    |    0    |
|          |    tmp_4_cast_24_fu_459    |    0    |    0    |    0    |
|          |     X_cast1_mid2_fu_464    |    0    |    0    |    0    |
|          |     X_cast4_mid2_fu_467    |    0    |    0    |    0    |
|          | sum_1_cast_mid2_v_v_fu_471 |    0    |    0    |    0    |
|          |   sum_1_cast_mid2_fu_480   |    0    |    0    |    0    |
|          |        Y_cast_fu_485       |    0    |    0    |    0    |
|          |      sum2_cast_fu_489      |    0    |    0    |    0    |
|          |    tmp_1_cast_22_fu_493    |    0    |    0    |    0    |
|          |       tmp_2_26_fu_498      |    0    |    0    |    0    |
|          |   sum_2_cast_mid2_fu_506   |    0    |    0    |    0    |
|          |   sum_5_cast_mid2_fu_516   |    0    |    0    |    0    |
|          |      tmp_2_cast_fu_526     |    0    |    0    |    0    |
|          |     tmp_9_3_cast_fu_531    |    0    |    0    |    0    |
|          |     p_shl10_cast_fu_543    |    0    |    0    |    0    |
|          |     p_shl11_cast_fu_555    |    0    |    0    |    0    |
|   zext   |      tmp_5_cast_fu_574     |    0    |    0    |    0    |
|          |     tmp_7_3_cast_fu_579    |    0    |    0    |    0    |
|          |     p_shl4_cast_fu_591     |    0    |    0    |    0    |
|          |     p_shl5_cast_fu_603     |    0    |    0    |    0    |
|          |   sum_6_cast_mid2_fu_617   |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_626     |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_639     |    0    |    0    |    0    |
|          |    tmp_9_1_cast1_fu_643    |    0    |    0    |    0    |
|          |     p_shl7_cast_fu_655     |    0    |    0    |    0    |
|          |     p_shl8_cast_fu_676     |    0    |    0    |    0    |
|          |     p_shl9_cast_fu_687     |    0    |    0    |    0    |
|          |    tmp_9_5_cast1_fu_701    |    0    |    0    |    0    |
|          |      p_shl_cast_fu_711     |    0    |    0    |    0    |
|          |    tmp_10_6_cast_fu_733    |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_763     |    0    |    0    |    0    |
|          |    tmp_7_1_cast1_fu_767    |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_779     |    0    |    0    |    0    |
|          |     p_shl2_cast_fu_800     |    0    |    0    |    0    |
|          |     p_shl3_cast_fu_811     |    0    |    0    |    0    |
|          |    tmp_7_5_cast1_fu_825    |    0    |    0    |    0    |
|          |     p_shl6_cast_fu_835     |    0    |    0    |    0    |
|          |     tmp_8_6_cast_fu_857    |    0    |    0    |    0    |
|          |      sum5_cast_fu_916      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       p_shl10_fu_535       |    0    |    0    |    0    |
|          |       p_shl11_fu_547       |    0    |    0    |    0    |
|          |        p_shl4_fu_583       |    0    |    0    |    0    |
|          |        p_shl5_fu_595       |    0    |    0    |    0    |
|          |        tmp_1_fu_631        |    0    |    0    |    0    |
|          |        p_shl7_fu_647       |    0    |    0    |    0    |
|          |        p_shl8_fu_669       |    0    |    0    |    0    |
|bitconcatenate|        p_shl9_fu_680       |    0    |    0    |    0    |
|          |        p_shl_fu_704        |    0    |    0    |    0    |
|          |       tmp_10_6_fu_725      |    0    |    0    |    0    |
|          |        tmp_8_fu_755        |    0    |    0    |    0    |
|          |        p_shl1_fu_771       |    0    |    0    |    0    |
|          |        p_shl2_fu_793       |    0    |    0    |    0    |
|          |        p_shl3_fu_804       |    0    |    0    |    0    |
|          |        p_shl6_fu_828       |    0    |    0    |    0    |
|          |       tmp_8_6_fu_849       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_10_4_cast_fu_565    |    0    |    0    |    0    |
|          |     tmp_8_4_cast_fu_613    |    0    |    0    |    0    |
|          |    tmp_10_1_cast_fu_665    |    0    |    0    |    0    |
|          |    tmp_10_2_cast_fu_697    |    0    |    0    |    0    |
|   sext   |    tmp_10_5_cast_fu_721    |    0    |    0    |    0    |
|          |     tmp_8_1_cast_fu_789    |    0    |    0    |    0    |
|          |     tmp_8_2_cast_fu_821    |    0    |    0    |    0    |
|          |     tmp_8_5_cast_fu_845    |    0    |    0    |    0    |
|          |      tmp5_cast_fu_879      |    0    |    0    |    0    |
|          |      tmp10_cast_fu_892     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       tmp_5_25_fu_905      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   636   |
|----------|----------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    1   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    Input_addr_1_reg_1084   |   19   |
|    Input_addr_2_reg_1109   |   19   |
|    Input_addr_3_reg_1054   |   19   |
|    Input_addr_4_reg_1059   |   19   |
|    Input_addr_5_reg_1114   |   19   |
|    Input_addr_6_reg_1150   |   19   |
|    Input_addr_7_reg_1064   |   19   |
|     Input_addr_reg_1079    |   19   |
|    Input_load_3_reg_1136   |    8   |
|    Input_load_6_reg_1143   |    8   |
|    Output_addr_reg_1195    |   23   |
|        Sum_2_reg_322       |   16   |
|      Sum_3_6_reg_1185      |   16   |
|      Sum_4_6_reg_1180      |   16   |
|   X_cast1_mid2_v_reg_1010  |    9   |
|          X_reg_300         |    9   |
|        Y_1_reg_1155        |    9   |
|       Y_mid2_reg_996       |    9   |
|          Y_reg_311         |    9   |
|   buffer_addr_10_reg_1094  |    9   |
|   buffer_addr_11_reg_1044  |    9   |
|   buffer_addr_12_reg_1049  |    9   |
|   buffer_addr_13_reg_1099  |    9   |
|    buffer_addr_1_reg_952   |    9   |
|    buffer_addr_2_reg_957   |    9   |
|    buffer_addr_3_reg_962   |    9   |
|    buffer_addr_4_reg_967   |    9   |
|    buffer_addr_5_reg_972   |    9   |
|    buffer_addr_6_reg_977   |    9   |
|    buffer_addr_7_reg_982   |    9   |
|   buffer_addr_8_reg_1069   |    9   |
|   buffer_addr_9_reg_1074   |    9   |
|   buffer_load_2_reg_1124   |    8   |
|   buffer_load_5_reg_1130   |    8   |
|  exitcond_flatten_reg_987  |    1   |
| indvar_flatten_next_reg_991|   17   |
|   indvar_flatten_reg_289   |   17   |
|           reg_336          |    8   |
|           reg_341          |    8   |
|           reg_346          |    8   |
|           reg_353          |    8   |
|        sum2_reg_1039       |   17   |
|        sum5_reg_1089       |   17   |
|sum_2_cast_mid2_v_v_reg_1020|   11   |
|sum_4_cast_mid2_v_v_reg_1025|   12   |
| sum_6_cast1_mid2_v_reg_1030|   12   |
|       tmp10_reg_1175       |   14   |
|        tmp1_reg_1160       |   16   |
|        tmp4_reg_1104       |   16   |
|        tmp5_reg_1165       |   14   |
|        tmp6_reg_1170       |   16   |
|        tmp9_reg_1119       |   16   |
|      tmp_5_25_reg_1190     |    8   |
|        tmp_reg_1035        |    1   |
+----------------------------+--------+
|            Total           |   654  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p0  |  10  |   9  |   90   ||    47   |
| grp_access_fu_156 |  p1  |   3  |   8  |   24   ||    15   |
| grp_access_fu_156 |  p3  |  10  |   9  |   90   ||    47   |
| grp_access_fu_156 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_178 |  p0  |   8  |  19  |   152  ||    41   |
| grp_access_fu_178 |  p3  |   8  |  19  |   152  ||    41   |
| grp_access_fu_284 |  p0  |   2  |  23  |   46   ||    9    |
| grp_access_fu_284 |  p1  |   2  |   8  |   16   ||    9    |
|      reg_336      |  p0  |   2  |   8  |   16   ||    9    |
|      reg_341      |  p0  |   2  |   8  |   16   ||    9    |
|      reg_346      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   634  || 20.5331 ||   245   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   636  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   20   |    -   |   245  |
|  Register |    -   |    -   |    -   |   654  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   20   |   654  |   881  |
+-----------+--------+--------+--------+--------+--------+
