<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,       676, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    19292, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    11011, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    10530, user inline pragmas are applied</column>
            <column name="">(4) simplification,    10460, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1386599 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    22365, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    22367, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    22438, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    22856, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    22456, loop and instruction simplification</column>
            <column name="">(2) parallelization,    22441, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    22441, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    22441, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    22462, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    22493, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:146" col2="676" col3="10460" col4="22856" col5="22441" col6="22493">
                    <row id="7" col0="load_s" col1="code_generated.cpp:12" col2="54" col3="22" col4="1003" col5="1002" col6="1007"/>
                    <row id="6" col0="load_q" col1="code_generated.cpp:21" col2="54" col3="22" col4="1053" col5="1052" col6="1057"/>
                    <row id="3" col0="load_r" col1="code_generated.cpp:30" col2="54" col3="22" col4="1053" col5="1052" col6="1057"/>
                    <row id="10" col0="load_A" col1="code_generated.cpp:39" col2="69" col3="29" col4="3726" col5="3725" col6="3731"/>
                    <row id="1" col0="load_p" col1="code_generated.cpp:50" col2="54" col3="22" col4="31" col5="30" col6="35"/>
                    <row id="9" col0="task0" col1="code_generated.cpp:80" col2="35" col3="591" col4="793" col5="793" col6="797"/>
                    <row id="2" col0="task1" col1="code_generated.cpp:93" col2="35" col3="621" col4="833" col5="833" col6="837"/>
                    <row id="5" col0="task2" col1="code_generated.cpp:106" col2="71" col3="4111" col4="4871" col5="4461" col6="4465"/>
                    <row id="8" col0="task3" col1="code_generated.cpp:127" col2="68" col3="4931" col4="4930" col5="4520" col6="4524"/>
                    <row id="11" col0="store_s" col1="code_generated.cpp:59" col2="54" col3="22" col4="419" col5="29" col6="31"/>
                    <row id="4" col0="store_q" col1="code_generated.cpp:69" col2="54" col3="22" col4="439" col5="29" col6="31"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

