<h1 id="HW-CTFsmi_pipe_adapter-module_name"><strong>module_name</strong></h1><p>smi_pipe_adapter</p><h1 id="HW-CTFsmi_pipe_adapter-parameters"><strong>parameters</strong></h1><h3 id="HW-CTFsmi_pipe_adapter-smi_async_adapter">smi_async_adapter</h3><pre>{</pre><pre>        &quot;hDepth&quot; : 0 or any positive integer, // The depth of the ndp pipeline. </pre><pre>        &quot;dpDepth&quot; : 0 or any positive integer, // The depth of dp pipeline (if present).</pre><pre>        &quot;interfaces: {</pre><pre>          &quot;clkInterface&quot; : {InterfaceCLK},</pre><pre>          &quot;inInterface&quot; : {InterfaceSMI}, // any interface with ready/valid, like InterfaceATP </pre><pre>          &quot;outInterface&quot; : {InterfaceSMI}} // any interface with ready/valid, like InterfaceATP </pre><pre>        &quot;pipeForward&quot;: boolean,</pre><pre>        &quot;pipeBackward&quot;: boolean,</pre><pre>        &quot;simplePipe&quot;: boolean, </pre><pre>        &quot;circular&quot;: boolean}</pre><pre>}</pre><h1 id="HW-CTFsmi_pipe_adapter-ModulesUsed"><strong>Modules Used</strong></h1><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/95977502/gen_pipe_adapter" data-linked-resource-id="95977502" data-linked-resource-version="1" data-linked-resource-type="page">gen_pipe_adapter</a></p><h1 id="HW-CTFsmi_pipe_adapter-Description"><strong>Description</strong></h1><p>The Microarchitecture block diagram is shown below:</p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/95977473/smi_pipe_adapter.svg?api=v2"></span></p><p>The top level of this block is just wires. The SMI interfaces are split into the two sub interfaces (ndp_ and optional dp_) and those two sub interfaces are fed to their own sym_pipe_adapters.</p><p>Sym_pipe_adapter is for ATP interfaces, but it can be used generically for any ready/valid interface if split = false and used as a library object inside another block.</p>