Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Mar 28 15:09:20 2019
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ACD_gain_test_control_sets_placed.rpt
| Design       : ACD_gain_test
| Device       : xc7a50t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      9 |            2 |
|     10 |            2 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             807 |          200 |
| No           | No                    | Yes                    |             150 |           37 |
| No           | Yes                   | No                     |              86 |           27 |
| Yes          | No                    | No                     |              11 |            3 |
| Yes          | No                    | Yes                    |              19 |            4 |
| Yes          | Yes                   | No                     |              20 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+-------------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal           |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------+-------------------------------------+------------------+----------------+
|  inst0/inst/clk_out1 | debounce_inst2/E[0]                |                                     |                1 |              1 |
|  inst0/inst/clk_out1 | acd_inst/adc/n_cnv                 | debounce_inst2/reset                |                1 |              1 |
|  inst0/inst/clk_out1 | acd_inst/control/ctrl_2_dac_reg[0] | debounce_inst2/reset                |                2 |              9 |
|  pipe_clk_BUFG       | acd_inst/control/s2s3_wr_i_en      | debounce_inst2/reset                |                2 |              9 |
|  inst0/inst/clk_out1 | acd_inst/control/wr_i_en           | debounce_inst2/reset                |                2 |             10 |
|  inst0/inst/clk_out1 | acd_inst/adc/adc_done              | debounce_inst2/reset                |                3 |             10 |
|  inst0/inst/clk_out1 | acd_inst/adc/sync/fdata_reg[8]     |                                     |                3 |             12 |
|  inst0/inst/clk_out1 |                                    | debounce_inst1/PB_cnt[0]_i_1_n_0    |                7 |             25 |
|  inst0/inst/clk_out1 |                                    | debounce_inst2/PB_cnt[0]_i_1__0_n_0 |                7 |             25 |
|  inst0/inst/clk_out1 |                                    | debounce_inste/PB_cnt[0]_i_1__1_n_0 |                7 |             25 |
|  inst0/inst/clk_out1 |                                    | debounce_inst2/reset                |               17 |             32 |
|  pipe_clk_BUFG       |                                    | debounce_inst2/reset                |               26 |            129 |
|  inst0/inst/clk_out1 |                                    |                                     |              203 |            812 |
+----------------------+------------------------------------+-------------------------------------+------------------+----------------+


