Running: /opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/cpu_tb_isim_beh.exe -prj /home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/cpu_tb_beh.prj work.cpu_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../rf.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../peripheral.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../multiply.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../dmem_decoder.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../dmem.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../alu_32_bit.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../pipeline_wb.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../pipeline_mem.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../pipeline_if.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../pipeline_id.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../pipeline_ex.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../CPU.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/../cpu_tb.v" into library work
Analyzing Verilog file "/opt/tools/xilinx/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104196 KB
Fuse CPU Usage: 1310 ms
Compiling module pipeline_if
Compiling module pipeline_id
Compiling module alu_32_bit
Compiling module rf
Compiling module pipeline_ex
Compiling module dmem
Compiling module peripheral
Compiling module multiply
Compiling module dmem_decoder
Compiling module pipeline_mem
Compiling module pipeline_wb
Compiling module CPU
Compiling module cpu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable /home/omshripc/Sem 5/EE2003/ISE/expt6/exp6/cpu_tb_isim_beh.exe
Fuse Memory Usage: 1189512 KB
Fuse CPU Usage: 1430 ms
GCC CPU Usage: 4620 ms
