

================================================================
== Vivado HLS Report for 'weights_reloading'
================================================================
* Date:           Sat Feb 15 06:58:34 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.066 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      403|      403| 2.015 us | 2.015 us |  403|  403|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- coarse_filter_kernel_loop  |      401|      401|         3|          1|          1|   400|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24)"   --->   Operation 6 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_23)"   --->   Operation 7 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_22)"   --->   Operation 8 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_21)"   --->   Operation 9 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_20)"   --->   Operation 10 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_19)"   --->   Operation 11 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_18)"   --->   Operation 12 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_17)"   --->   Operation 13 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_16)"   --->   Operation 14 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_15)"   --->   Operation 15 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_14)"   --->   Operation 16 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_13)"   --->   Operation 17 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_12)"   --->   Operation 18 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_11)"   --->   Operation 19 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_10)"   --->   Operation 20 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_9)"   --->   Operation 21 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_8)"   --->   Operation 22 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_7)"   --->   Operation 23 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_6)"   --->   Operation 24 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_5)"   --->   Operation 25 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_4)"   --->   Operation 26 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_3)"   --->   Operation 27 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_2)"   --->   Operation 28 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_1)"   --->   Operation 29 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0)"   --->   Operation 30 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_24)"   --->   Operation 31 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_23)"   --->   Operation 32 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_22)"   --->   Operation 33 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_21)"   --->   Operation 34 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_20)"   --->   Operation 35 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_19)"   --->   Operation 36 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_18)"   --->   Operation 37 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_17)"   --->   Operation 38 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_16)"   --->   Operation 39 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_15)"   --->   Operation 40 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_14)"   --->   Operation 41 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_13)"   --->   Operation 42 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_12)"   --->   Operation 43 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_11)"   --->   Operation 44 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_10)"   --->   Operation 45 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_9)"   --->   Operation 46 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_8)"   --->   Operation 47 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_7)"   --->   Operation 48 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_6)"   --->   Operation 49 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_5)"   --->   Operation 50 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_4)"   --->   Operation 51 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_3)"   --->   Operation 52 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_2)"   --->   Operation 53 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_1)"   --->   Operation 54 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1)"   --->   Operation 55 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_24)"   --->   Operation 56 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_23)"   --->   Operation 57 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_22)"   --->   Operation 58 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_21)"   --->   Operation 59 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_20)"   --->   Operation 60 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_19)"   --->   Operation 61 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_18)"   --->   Operation 62 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_17)"   --->   Operation 63 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_16)"   --->   Operation 64 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_15)"   --->   Operation 65 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_14)"   --->   Operation 66 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_13)"   --->   Operation 67 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_12)"   --->   Operation 68 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_11)"   --->   Operation 69 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_10)"   --->   Operation 70 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_9)"   --->   Operation 71 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_8)"   --->   Operation 72 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_7)"   --->   Operation 73 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_6)"   --->   Operation 74 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_5)"   --->   Operation 75 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_4)"   --->   Operation 76 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_3)"   --->   Operation 77 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_2)"   --->   Operation 78 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_1)"   --->   Operation 79 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2)"   --->   Operation 80 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_24)"   --->   Operation 81 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_23)"   --->   Operation 82 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_22)"   --->   Operation 83 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_21)"   --->   Operation 84 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_20)"   --->   Operation 85 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_19)"   --->   Operation 86 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_18)"   --->   Operation 87 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_17)"   --->   Operation 88 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_16)"   --->   Operation 89 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_15)"   --->   Operation 90 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_14)"   --->   Operation 91 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_13)"   --->   Operation 92 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_12)"   --->   Operation 93 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_11)"   --->   Operation 94 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_10)"   --->   Operation 95 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_9)"   --->   Operation 96 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_8)"   --->   Operation 97 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_7)"   --->   Operation 98 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_6)"   --->   Operation 99 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_5)"   --->   Operation 100 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_4)"   --->   Operation 101 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_3)"   --->   Operation 102 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_2)"   --->   Operation 103 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_1)"   --->   Operation 104 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3)"   --->   Operation 105 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 106 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 107 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 108 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 109 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 110 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 111 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 112 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 113 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 114 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 115 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 116 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 117 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 118 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 119 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 121 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 122 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 123 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 124 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 125 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 126 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 127 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 128 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 129 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 130 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 131 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 132 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 133 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 134 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 135 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 136 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 137 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 138 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 139 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 140 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 141 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 142 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 143 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 144 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 145 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 146 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 147 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 148 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 149 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 150 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 151 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 152 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 153 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 154 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 155 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 156 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 157 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 158 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 159 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 160 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 161 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 162 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 163 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 164 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 165 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 166 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 167 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 168 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 169 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 170 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 171 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 172 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 173 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 174 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 175 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 176 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 177 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 178 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 179 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 180 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 181 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 182 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 183 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 184 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 186 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 187 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 188 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 189 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 190 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 191 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 192 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 193 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 194 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 195 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 196 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 197 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 198 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 199 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 200 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 201 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 202 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 203 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 204 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 205 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 206 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 207 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 208 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 209 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 210 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 211 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 212 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 213 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 214 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 215 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 216 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 217 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 218 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 219 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 220 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 221 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 222 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 223 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 224 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 225 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 226 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 227 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 228 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 229 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 230 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 231 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 232 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 233 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 234 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 235 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 236 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 237 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 238 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 239 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 240 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 241 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 242 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 243 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 244 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 245 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 246 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 247 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 248 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 249 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 250 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 251 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 252 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 253 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 254 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 255 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 256 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 257 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 258 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 259 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 260 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 261 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 262 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 263 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 264 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 265 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 266 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 267 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 268 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 269 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 270 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 271 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 272 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 273 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 274 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 275 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 276 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 277 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 278 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 279 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 280 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 281 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 282 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 283 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 284 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 285 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 286 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 287 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 288 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 289 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 290 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 291 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 292 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 293 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 294 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 295 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 296 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 297 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 298 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 299 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 300 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 301 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 302 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 303 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 304 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 305 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 306 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24, [4 x i16]* @Conv_0_weights_V_0_0_23, [4 x i16]* @Conv_0_weights_V_0_0_22, [4 x i16]* @Conv_0_weights_V_0_0_21, [4 x i16]* @Conv_0_weights_V_0_0_20, [4 x i16]* @Conv_0_weights_V_0_0_19, [4 x i16]* @Conv_0_weights_V_0_0_18, [4 x i16]* @Conv_0_weights_V_0_0_17, [4 x i16]* @Conv_0_weights_V_0_0_16, [4 x i16]* @Conv_0_weights_V_0_0_15, [4 x i16]* @Conv_0_weights_V_0_0_14, [4 x i16]* @Conv_0_weights_V_0_0_13, [4 x i16]* @Conv_0_weights_V_0_0_12, [4 x i16]* @Conv_0_weights_V_0_0_11, [4 x i16]* @Conv_0_weights_V_0_0_10, [4 x i16]* @Conv_0_weights_V_0_0_9, [4 x i16]* @Conv_0_weights_V_0_0_8, [4 x i16]* @Conv_0_weights_V_0_0_7, [4 x i16]* @Conv_0_weights_V_0_0_6, [4 x i16]* @Conv_0_weights_V_0_0_5, [4 x i16]* @Conv_0_weights_V_0_0_4, [4 x i16]* @Conv_0_weights_V_0_0_3, [4 x i16]* @Conv_0_weights_V_0_0_2, [4 x i16]* @Conv_0_weights_V_0_0_1, [4 x i16]* @Conv_0_weights_V_0_0, [4 x i16]* @Conv_0_weights_V_0_1_24, [4 x i16]* @Conv_0_weights_V_0_1_23, [4 x i16]* @Conv_0_weights_V_0_1_22, [4 x i16]* @Conv_0_weights_V_0_1_21, [4 x i16]* @Conv_0_weights_V_0_1_20, [4 x i16]* @Conv_0_weights_V_0_1_19, [4 x i16]* @Conv_0_weights_V_0_1_18, [4 x i16]* @Conv_0_weights_V_0_1_17, [4 x i16]* @Conv_0_weights_V_0_1_16, [4 x i16]* @Conv_0_weights_V_0_1_15, [4 x i16]* @Conv_0_weights_V_0_1_14, [4 x i16]* @Conv_0_weights_V_0_1_13, [4 x i16]* @Conv_0_weights_V_0_1_12, [4 x i16]* @Conv_0_weights_V_0_1_11, [4 x i16]* @Conv_0_weights_V_0_1_10, [4 x i16]* @Conv_0_weights_V_0_1_9, [4 x i16]* @Conv_0_weights_V_0_1_8, [4 x i16]* @Conv_0_weights_V_0_1_7, [4 x i16]* @Conv_0_weights_V_0_1_6, [4 x i16]* @Conv_0_weights_V_0_1_5, [4 x i16]* @Conv_0_weights_V_0_1_4, [4 x i16]* @Conv_0_weights_V_0_1_3, [4 x i16]* @Conv_0_weights_V_0_1_2, [4 x i16]* @Conv_0_weights_V_0_1_1, [4 x i16]* @Conv_0_weights_V_0_1, [4 x i16]* @Conv_0_weights_V_0_2_24, [4 x i16]* @Conv_0_weights_V_0_2_23, [4 x i16]* @Conv_0_weights_V_0_2_22, [4 x i16]* @Conv_0_weights_V_0_2_21, [4 x i16]* @Conv_0_weights_V_0_2_20, [4 x i16]* @Conv_0_weights_V_0_2_19, [4 x i16]* @Conv_0_weights_V_0_2_18, [4 x i16]* @Conv_0_weights_V_0_2_17, [4 x i16]* @Conv_0_weights_V_0_2_16, [4 x i16]* @Conv_0_weights_V_0_2_15, [4 x i16]* @Conv_0_weights_V_0_2_14, [4 x i16]* @Conv_0_weights_V_0_2_13, [4 x i16]* @Conv_0_weights_V_0_2_12, [4 x i16]* @Conv_0_weights_V_0_2_11, [4 x i16]* @Conv_0_weights_V_0_2_10, [4 x i16]* @Conv_0_weights_V_0_2_9, [4 x i16]* @Conv_0_weights_V_0_2_8, [4 x i16]* @Conv_0_weights_V_0_2_7, [4 x i16]* @Conv_0_weights_V_0_2_6, [4 x i16]* @Conv_0_weights_V_0_2_5, [4 x i16]* @Conv_0_weights_V_0_2_4, [4 x i16]* @Conv_0_weights_V_0_2_3, [4 x i16]* @Conv_0_weights_V_0_2_2, [4 x i16]* @Conv_0_weights_V_0_2_1, [4 x i16]* @Conv_0_weights_V_0_2, [4 x i16]* @Conv_0_weights_V_0_3_24, [4 x i16]* @Conv_0_weights_V_0_3_23, [4 x i16]* @Conv_0_weights_V_0_3_22, [4 x i16]* @Conv_0_weights_V_0_3_21, [4 x i16]* @Conv_0_weights_V_0_3_20, [4 x i16]* @Conv_0_weights_V_0_3_19, [4 x i16]* @Conv_0_weights_V_0_3_18, [4 x i16]* @Conv_0_weights_V_0_3_17, [4 x i16]* @Conv_0_weights_V_0_3_16, [4 x i16]* @Conv_0_weights_V_0_3_15, [4 x i16]* @Conv_0_weights_V_0_3_14, [4 x i16]* @Conv_0_weights_V_0_3_13, [4 x i16]* @Conv_0_weights_V_0_3_12, [4 x i16]* @Conv_0_weights_V_0_3_11, [4 x i16]* @Conv_0_weights_V_0_3_10, [4 x i16]* @Conv_0_weights_V_0_3_9, [4 x i16]* @Conv_0_weights_V_0_3_8, [4 x i16]* @Conv_0_weights_V_0_3_7, [4 x i16]* @Conv_0_weights_V_0_3_6, [4 x i16]* @Conv_0_weights_V_0_3_5, [4 x i16]* @Conv_0_weights_V_0_3_4, [4 x i16]* @Conv_0_weights_V_0_3_3, [4 x i16]* @Conv_0_weights_V_0_3_2, [4 x i16]* @Conv_0_weights_V_0_3_1, [4 x i16]* @Conv_0_weights_V_0_3)"   --->   Operation 307 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (1.76ns)   --->   "br label %"operator++.exit.i"" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 308 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.06>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%loops_0_1_0_i = phi i3 [ 0, %entry ], [ %select_ln891, %coarse_filter_kernel_loop_end ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 309 'phi' 'loops_0_1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%loops_0_0_1_0_i = phi i3 [ 0, %entry ], [ %loops_impl_next_ne_3, %coarse_filter_kernel_loop_end ]"   --->   Operation 310 'phi' 'loops_0_0_1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%loops_0_0_0_1_0_i = phi i3 [ 0, %entry ], [ %loops_impl_next_ne_4, %coarse_filter_kernel_loop_end ]"   --->   Operation 311 'phi' 'loops_0_0_0_1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%loops_0_0_0_0_0_i = phi i3 [ 0, %entry ], [ %select_ln891_7, %coarse_filter_kernel_loop_end ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 312 'phi' 'loops_0_0_0_0_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %entry ], [ %i, %coarse_filter_kernel_loop_end ]"   --->   Operation 313 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (1.66ns)   --->   "%icmp_ln61 = icmp eq i9 %i_0_i, -112" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 314 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 315 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 316 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %"weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, 0, 3, 0> >.exit", label %coarse_filter_kernel_loop_begin" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str22)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 318 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i3 %loops_0_1_0_i to i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 319 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203, label %branch3.i [
    i2 0, label %branch0.i
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 320 'switch' <Predicate = (!icmp_ln61)> <Delay = 1.30>
ST_2 : Operation 321 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_1_0_i, label %branch14.i [
    i3 0, label %branch10.i
    i3 1, label %branch11.i
    i3 2, label %branch12.i
    i3 3, label %branch13.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 321 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 2)> <Delay = 1.30>
ST_2 : Operation 322 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch69.i [
    i3 0, label %branch65.i
    i3 1, label %branch66.i
    i3 2, label %branch67.i
    i3 3, label %branch68.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 322 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3)> <Delay = 1.30>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "br label %branch246.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 323 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch64.i [
    i3 0, label %branch60.i
    i3 1, label %branch61.i
    i3 2, label %branch62.i
    i3 3, label %branch63.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 324 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2)> <Delay = 1.30>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "br label %branch246.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 325 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch59.i [
    i3 0, label %branch55.i
    i3 1, label %branch56.i
    i3 2, label %branch57.i
    i3 3, label %branch58.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 326 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1)> <Delay = 1.30>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "br label %branch246.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 327 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch54.i [
    i3 0, label %branch50.i
    i3 1, label %branch51.i
    i3 2, label %branch52.i
    i3 3, label %branch53.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 328 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0)> <Delay = 1.30>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "br label %branch246.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 329 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch74.i [
    i3 0, label %branch70.i
    i3 1, label %branch71.i
    i3 2, label %branch72.i
    i3 3, label %branch73.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 330 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3)> <Delay = 1.30>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "br label %branch246.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 331 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "br label %coarse_filter_kernel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 332 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 2)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_1_0_i, label %branch9.i [
    i3 0, label %branch5.i
    i3 1, label %branch6.i
    i3 2, label %branch7.i
    i3 3, label %branch8.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 333 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 1)> <Delay = 1.30>
ST_2 : Operation 334 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch44.i [
    i3 0, label %branch40.i
    i3 1, label %branch41.i
    i3 2, label %branch42.i
    i3 3, label %branch43.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 334 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3)> <Delay = 1.30>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "br label %branch138.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 335 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch39.i [
    i3 0, label %branch35.i
    i3 1, label %branch36.i
    i3 2, label %branch37.i
    i3 3, label %branch38.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 336 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2)> <Delay = 1.30>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "br label %branch138.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 337 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch34.i [
    i3 0, label %branch30.i
    i3 1, label %branch31.i
    i3 2, label %branch32.i
    i3 3, label %branch33.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 338 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1)> <Delay = 1.30>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "br label %branch138.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 339 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch29.i [
    i3 0, label %branch25.i
    i3 1, label %branch26.i
    i3 2, label %branch27.i
    i3 3, label %branch28.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 340 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0)> <Delay = 1.30>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "br label %branch138.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 341 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch49.i [
    i3 0, label %branch45.i
    i3 1, label %branch46.i
    i3 2, label %branch47.i
    i3 3, label %branch48.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 342 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3)> <Delay = 1.30>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "br label %branch138.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 343 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "br label %coarse_filter_kernel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 344 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 1)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_1_0_i, label %branch4.i [
    i3 0, label %branch025.i
    i3 1, label %branch126.i
    i3 2, label %branch227.i
    i3 3, label %branch328.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 345 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 0)> <Delay = 1.30>
ST_2 : Operation 346 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch19154.i [
    i3 0, label %branch15150.i
    i3 1, label %branch16151.i
    i3 2, label %branch17152.i
    i3 3, label %branch18153.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 346 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3)> <Delay = 1.30>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "br label %branch024.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 347 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch14139.i [
    i3 0, label %branch10135.i
    i3 1, label %branch11136.i
    i3 2, label %branch12137.i
    i3 3, label %branch13138.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 348 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2)> <Delay = 1.30>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "br label %branch024.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 349 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch9124.i [
    i3 0, label %branch5120.i
    i3 1, label %branch6121.i
    i3 2, label %branch7122.i
    i3 3, label %branch8123.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 350 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1)> <Delay = 1.30>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "br label %branch024.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 351 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch4110.i [
    i3 0, label %branch0106.i
    i3 1, label %branch1107.i
    i3 2, label %branch2108.i
    i3 3, label %branch3109.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 352 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0)> <Delay = 1.30>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "br label %branch024.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 353 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch24.i [
    i3 0, label %branch20.i
    i3 1, label %branch21.i
    i3 2, label %branch22.i
    i3 3, label %branch23.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 354 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3)> <Delay = 1.30>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "br label %branch024.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 355 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "br label %coarse_filter_kernel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 356 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 0)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_1_0_i, label %branch19.i [
    i3 0, label %branch15.i
    i3 1, label %branch16.i
    i3 2, label %branch17.i
    i3 3, label %branch18.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 357 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 3)> <Delay = 1.30>
ST_2 : Operation 358 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch94.i [
    i3 0, label %branch90.i
    i3 1, label %branch91.i
    i3 2, label %branch92.i
    i3 3, label %branch93.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 358 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3)> <Delay = 1.30>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "br label %branch354.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 359 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch89.i [
    i3 0, label %branch85.i
    i3 1, label %branch86.i
    i3 2, label %branch87.i
    i3 3, label %branch88.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 360 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2)> <Delay = 1.30>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "br label %branch354.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 361 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch84.i [
    i3 0, label %branch80.i
    i3 1, label %branch81.i
    i3 2, label %branch82.i
    i3 3, label %branch83.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 362 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1)> <Delay = 1.30>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "br label %branch354.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 363 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch79.i [
    i3 0, label %branch75.i
    i3 1, label %branch76.i
    i3 2, label %branch77.i
    i3 3, label %branch78.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 364 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0)> <Delay = 1.30>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "br label %branch354.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 365 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (1.30ns)   --->   "switch i3 %loops_0_0_0_0_0_i, label %branch99.i [
    i3 0, label %branch95.i
    i3 1, label %branch96.i
    i3 2, label %branch97.i
    i3 3, label %branch98.i
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 366 'switch' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3)> <Delay = 1.30>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "br label %branch354.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 367 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "br label %coarse_filter_kernel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 368 'br' <Predicate = (!icmp_ln61 & trunc_ln203 == 3)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str22, i32 %tmp_i)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:77]   --->   Operation 369 'specregionend' 'empty_78' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %loops_0_0_0_0_0_i, i32 2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:157->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 370 'bitselect' 'tmp' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (1.65ns)   --->   "%loops_impl_next_ne = add i3 %loops_0_0_0_0_0_i, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:161->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 371 'add' 'loops_impl_next_ne' <Predicate = (!icmp_ln61)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (1.13ns)   --->   "%icmp_ln891 = icmp ugt i3 %loops_0_0_1_0_i, 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 372 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln61)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (1.65ns)   --->   "%loops_impl_next_ne_1 = add i3 %loops_0_0_0_1_0_i, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:210->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 373 'add' 'loops_impl_next_ne_1' <Predicate = (!icmp_ln61)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (1.13ns)   --->   "%icmp_ln891_1 = icmp eq i3 %loops_0_1_0_i, 3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 374 'icmp' 'icmp_ln891_1' <Predicate = (!icmp_ln61)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (1.56ns)   --->   "%add_ln700 = add i2 %trunc_ln203, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:210->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 375 'add' 'add_ln700' <Predicate = (!icmp_ln61)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln891)   --->   "%select_ln206 = select i1 %icmp_ln891_1, i2 0, i2 %add_ln700" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 376 'select' 'select_ln206' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln891)   --->   "%zext_ln206 = zext i2 %select_ln206 to i3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 377 'zext' 'zext_ln206' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (1.65ns)   --->   "%loops_impl_next_ne_2 = add i3 %loops_0_0_1_0_i, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:210->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 378 'add' 'loops_impl_next_ne_2' <Predicate = (!icmp_ln61)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln891_1)   --->   "%and_ln891 = and i3 %loops_0_0_0_0_0_i, %loops_0_0_0_1_0_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 379 'and' 'and_ln891' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln891_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %and_ln891, i32 2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 380 'bitselect' 'tmp_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln891_1 = and i1 %tmp_1, %icmp_ln891" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 381 'and' 'and_ln891_1' <Predicate = (!icmp_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln891 = select i1 %and_ln891_1, i3 %zext_ln206, i3 %loops_0_1_0_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 382 'select' 'select_ln891' <Predicate = (!icmp_ln61)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln891)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %loops_0_0_0_1_0_i, i32 2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 383 'bitselect' 'tmp_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln891)   --->   "%xor_ln891 = xor i1 %tmp_2, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 384 'xor' 'xor_ln891' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln891)   --->   "%and_ln891_2 = and i1 %tmp, %xor_ln891" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 385 'and' 'and_ln891_2' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node loops_impl_next_ne_3)   --->   "%select_ln891_1 = select i1 %and_ln891_1, i3 0, i3 %loops_0_0_1_0_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 386 'select' 'select_ln891_1' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln891 = or i1 %and_ln891_1, %and_ln891_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 387 'or' 'or_ln891' <Predicate = (!icmp_ln61)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node loops_impl_next_ne_3)   --->   "%select_ln891_2 = select i1 %tmp, i3 %loops_impl_next_ne_2, i3 %loops_0_0_1_0_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 388 'select' 'select_ln891_2' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.98ns) (out node of the LUT)   --->   "%loops_impl_next_ne_3 = select i1 %or_ln891, i3 %select_ln891_1, i3 %select_ln891_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 389 'select' 'loops_impl_next_ne_3' <Predicate = (!icmp_ln61)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node loops_impl_next_ne_4)   --->   "%select_ln891_4 = select i1 %and_ln891_1, i3 0, i3 %loops_impl_next_ne_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 390 'select' 'select_ln891_4' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node loops_impl_next_ne_4)   --->   "%select_ln891_5 = select i1 %tmp, i3 0, i3 %loops_0_0_0_1_0_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 391 'select' 'select_ln891_5' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.98ns) (out node of the LUT)   --->   "%loops_impl_next_ne_4 = select i1 %or_ln891, i3 %select_ln891_4, i3 %select_ln891_5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 392 'select' 'loops_impl_next_ne_4' <Predicate = (!icmp_ln61)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln891_7)   --->   "%or_ln891_1 = or i1 %and_ln891_1, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 393 'or' 'or_ln891_1' <Predicate = (!icmp_ln61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln891_7 = select i1 %or_ln891_1, i3 0, i3 %loops_impl_next_ne" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 394 'select' 'select_ln891_7' <Predicate = (!icmp_ln61)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "br label %"operator++.exit.i""   --->   Operation 395 'br' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 396 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 396 'read' 'tmp_V' <Predicate = (!icmp_ln61)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str22) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61]   --->   Operation 397 'specloopname' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:64]   --->   Operation 398 'specpipeline' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %loops_0_0_1_0_i to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 399 'zext' 'zext_ln75' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_25 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_24, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 400 'getelementptr' 'Conv_0_weights_V_0_0_25' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_26 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_23, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 401 'getelementptr' 'Conv_0_weights_V_0_0_26' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_27 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_22, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 402 'getelementptr' 'Conv_0_weights_V_0_0_27' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_28 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_21, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 403 'getelementptr' 'Conv_0_weights_V_0_0_28' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_29 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_20, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 404 'getelementptr' 'Conv_0_weights_V_0_0_29' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_30 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_19, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 405 'getelementptr' 'Conv_0_weights_V_0_0_30' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_31 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_18, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 406 'getelementptr' 'Conv_0_weights_V_0_0_31' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_32 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_17, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 407 'getelementptr' 'Conv_0_weights_V_0_0_32' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_33 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_16, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 408 'getelementptr' 'Conv_0_weights_V_0_0_33' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_34 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_15, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 409 'getelementptr' 'Conv_0_weights_V_0_0_34' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_35 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_14, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 410 'getelementptr' 'Conv_0_weights_V_0_0_35' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_36 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_13, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 411 'getelementptr' 'Conv_0_weights_V_0_0_36' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_37 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_12, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 412 'getelementptr' 'Conv_0_weights_V_0_0_37' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_38 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_11, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 413 'getelementptr' 'Conv_0_weights_V_0_0_38' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_39 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_10, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 414 'getelementptr' 'Conv_0_weights_V_0_0_39' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_40 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_9, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 415 'getelementptr' 'Conv_0_weights_V_0_0_40' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_41 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_8, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 416 'getelementptr' 'Conv_0_weights_V_0_0_41' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_42 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_7, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 417 'getelementptr' 'Conv_0_weights_V_0_0_42' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_43 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_6, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 418 'getelementptr' 'Conv_0_weights_V_0_0_43' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_44 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_5, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 419 'getelementptr' 'Conv_0_weights_V_0_0_44' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_45 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_4, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 420 'getelementptr' 'Conv_0_weights_V_0_0_45' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_46 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_3, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 421 'getelementptr' 'Conv_0_weights_V_0_0_46' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_47 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_2, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 422 'getelementptr' 'Conv_0_weights_V_0_0_47' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_48 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_1, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 423 'getelementptr' 'Conv_0_weights_V_0_0_48' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_0_49 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 424 'getelementptr' 'Conv_0_weights_V_0_0_49' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_25 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_24, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 425 'getelementptr' 'Conv_0_weights_V_0_1_25' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_26 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_23, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 426 'getelementptr' 'Conv_0_weights_V_0_1_26' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_27 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_22, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 427 'getelementptr' 'Conv_0_weights_V_0_1_27' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_28 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_21, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 428 'getelementptr' 'Conv_0_weights_V_0_1_28' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_29 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_20, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 429 'getelementptr' 'Conv_0_weights_V_0_1_29' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_30 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_19, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 430 'getelementptr' 'Conv_0_weights_V_0_1_30' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_31 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_18, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 431 'getelementptr' 'Conv_0_weights_V_0_1_31' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_32 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_17, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 432 'getelementptr' 'Conv_0_weights_V_0_1_32' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_33 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_16, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 433 'getelementptr' 'Conv_0_weights_V_0_1_33' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_34 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_15, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 434 'getelementptr' 'Conv_0_weights_V_0_1_34' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_35 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_14, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 435 'getelementptr' 'Conv_0_weights_V_0_1_35' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_36 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_13, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 436 'getelementptr' 'Conv_0_weights_V_0_1_36' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_37 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_12, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 437 'getelementptr' 'Conv_0_weights_V_0_1_37' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_38 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_11, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 438 'getelementptr' 'Conv_0_weights_V_0_1_38' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_39 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_10, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 439 'getelementptr' 'Conv_0_weights_V_0_1_39' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_40 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_9, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 440 'getelementptr' 'Conv_0_weights_V_0_1_40' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_41 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_8, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 441 'getelementptr' 'Conv_0_weights_V_0_1_41' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_42 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_7, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 442 'getelementptr' 'Conv_0_weights_V_0_1_42' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_43 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_6, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 443 'getelementptr' 'Conv_0_weights_V_0_1_43' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_44 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_5, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 444 'getelementptr' 'Conv_0_weights_V_0_1_44' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_45 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_4, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 445 'getelementptr' 'Conv_0_weights_V_0_1_45' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_46 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_3, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 446 'getelementptr' 'Conv_0_weights_V_0_1_46' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_47 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_2, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 447 'getelementptr' 'Conv_0_weights_V_0_1_47' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_48 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_1, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 448 'getelementptr' 'Conv_0_weights_V_0_1_48' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_1_49 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 449 'getelementptr' 'Conv_0_weights_V_0_1_49' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_25 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_24, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 450 'getelementptr' 'Conv_0_weights_V_0_2_25' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_26 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_23, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 451 'getelementptr' 'Conv_0_weights_V_0_2_26' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_27 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_22, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 452 'getelementptr' 'Conv_0_weights_V_0_2_27' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_28 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_21, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 453 'getelementptr' 'Conv_0_weights_V_0_2_28' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_29 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_20, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 454 'getelementptr' 'Conv_0_weights_V_0_2_29' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_30 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_19, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 455 'getelementptr' 'Conv_0_weights_V_0_2_30' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_31 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_18, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 456 'getelementptr' 'Conv_0_weights_V_0_2_31' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_32 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_17, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 457 'getelementptr' 'Conv_0_weights_V_0_2_32' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_33 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_16, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 458 'getelementptr' 'Conv_0_weights_V_0_2_33' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_34 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_15, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 459 'getelementptr' 'Conv_0_weights_V_0_2_34' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_35 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_14, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 460 'getelementptr' 'Conv_0_weights_V_0_2_35' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_36 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_13, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 461 'getelementptr' 'Conv_0_weights_V_0_2_36' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_37 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_12, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 462 'getelementptr' 'Conv_0_weights_V_0_2_37' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_38 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_11, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 463 'getelementptr' 'Conv_0_weights_V_0_2_38' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_39 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_10, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 464 'getelementptr' 'Conv_0_weights_V_0_2_39' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_40 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_9, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 465 'getelementptr' 'Conv_0_weights_V_0_2_40' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_41 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_8, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 466 'getelementptr' 'Conv_0_weights_V_0_2_41' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_42 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_7, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 467 'getelementptr' 'Conv_0_weights_V_0_2_42' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_43 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_6, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 468 'getelementptr' 'Conv_0_weights_V_0_2_43' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_44 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_5, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 469 'getelementptr' 'Conv_0_weights_V_0_2_44' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_45 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_4, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 470 'getelementptr' 'Conv_0_weights_V_0_2_45' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_46 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_3, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 471 'getelementptr' 'Conv_0_weights_V_0_2_46' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_47 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_2, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 472 'getelementptr' 'Conv_0_weights_V_0_2_47' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_48 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_1, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 473 'getelementptr' 'Conv_0_weights_V_0_2_48' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_2_49 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 474 'getelementptr' 'Conv_0_weights_V_0_2_49' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_25 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_24, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 475 'getelementptr' 'Conv_0_weights_V_0_3_25' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_26 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_23, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 476 'getelementptr' 'Conv_0_weights_V_0_3_26' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_27 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_22, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 477 'getelementptr' 'Conv_0_weights_V_0_3_27' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_28 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_21, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 478 'getelementptr' 'Conv_0_weights_V_0_3_28' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_29 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_20, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 479 'getelementptr' 'Conv_0_weights_V_0_3_29' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_30 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_19, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 480 'getelementptr' 'Conv_0_weights_V_0_3_30' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_31 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_18, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 481 'getelementptr' 'Conv_0_weights_V_0_3_31' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_32 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_17, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 482 'getelementptr' 'Conv_0_weights_V_0_3_32' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_33 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_16, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 483 'getelementptr' 'Conv_0_weights_V_0_3_33' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_34 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_15, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 484 'getelementptr' 'Conv_0_weights_V_0_3_34' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_35 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_14, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 485 'getelementptr' 'Conv_0_weights_V_0_3_35' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_36 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_13, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 486 'getelementptr' 'Conv_0_weights_V_0_3_36' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_37 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_12, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 487 'getelementptr' 'Conv_0_weights_V_0_3_37' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_38 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_11, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 488 'getelementptr' 'Conv_0_weights_V_0_3_38' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_39 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_10, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 489 'getelementptr' 'Conv_0_weights_V_0_3_39' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_40 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_9, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 490 'getelementptr' 'Conv_0_weights_V_0_3_40' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_41 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_8, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 491 'getelementptr' 'Conv_0_weights_V_0_3_41' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_42 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_7, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 492 'getelementptr' 'Conv_0_weights_V_0_3_42' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_43 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_6, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 493 'getelementptr' 'Conv_0_weights_V_0_3_43' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_44 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_5, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 494 'getelementptr' 'Conv_0_weights_V_0_3_44' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_45 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_4, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 495 'getelementptr' 'Conv_0_weights_V_0_3_45' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_46 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_3, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 496 'getelementptr' 'Conv_0_weights_V_0_3_46' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_47 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_2, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 497 'getelementptr' 'Conv_0_weights_V_0_3_47' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_48 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_1, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 498 'getelementptr' 'Conv_0_weights_V_0_3_48' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%Conv_0_weights_V_0_3_49 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3, i64 0, i64 %zext_ln75" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 499 'getelementptr' 'Conv_0_weights_V_0_3_49' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_43, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 500 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "br label %branch13236.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 501 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_42, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 502 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "br label %branch13236.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 503 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_41, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 504 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "br label %branch13236.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 505 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_40, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 506 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "br label %branch13236.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 507 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_44, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 508 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "br label %branch13236.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 509 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_38, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 510 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "br label %branch12228.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 511 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_37, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 512 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "br label %branch12228.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 513 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_36, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 514 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "br label %branch12228.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 515 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_35, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 516 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "br label %branch12228.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 517 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_39, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 518 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "br label %branch12228.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 519 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_33, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 520 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "br label %branch11220.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 521 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_32, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 522 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "br label %branch11220.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 523 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_31, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 524 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "br label %branch11220.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 525 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_30, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 526 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "br label %branch11220.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 527 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_34, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 528 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "br label %branch11220.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 529 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_28, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 530 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "br label %branch10212.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 531 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_27, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 532 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "br label %branch10212.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 533 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_26, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 534 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "br label %branch10212.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 535 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_25, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 536 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "br label %branch10212.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 537 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_29, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 538 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "br label %branch10212.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 539 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_48, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 540 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "br label %branch14244.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 541 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_47, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 542 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "br label %branch14244.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 543 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_46, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 544 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "br label %branch14244.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 545 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_45, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 546 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "br label %branch14244.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 547 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_49, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 548 'store' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "br label %branch14244.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 549 'br' <Predicate = (trunc_ln203 == 2 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_43, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 550 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "br label %branch8196.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 551 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_42, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 552 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "br label %branch8196.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 553 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_41, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 554 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "br label %branch8196.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 555 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_40, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 556 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "br label %branch8196.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 557 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_44, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 558 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "br label %branch8196.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 559 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_38, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 560 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "br label %branch7188.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 561 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_37, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 562 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "br label %branch7188.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 563 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_36, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 564 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "br label %branch7188.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 565 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_35, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 566 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "br label %branch7188.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 567 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_39, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 568 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "br label %branch7188.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 569 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_33, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 570 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "br label %branch6180.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 571 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_32, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 572 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "br label %branch6180.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 573 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_31, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 574 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "br label %branch6180.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 575 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_30, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 576 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "br label %branch6180.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 577 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_34, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 578 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "br label %branch6180.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 579 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_28, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 580 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "br label %branch5172.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 581 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_27, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 582 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "br label %branch5172.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 583 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_26, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 584 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "br label %branch5172.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 585 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_25, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 586 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "br label %branch5172.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 587 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_29, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 588 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "br label %branch5172.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 589 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_48, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 590 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "br label %branch9204.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 591 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_47, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 592 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 593 [1/1] (0.00ns)   --->   "br label %branch9204.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 593 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 594 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_46, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 594 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "br label %branch9204.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 595 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_45, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 596 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "br label %branch9204.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 597 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_49, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 598 'store' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 599 [1/1] (0.00ns)   --->   "br label %branch9204.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 599 'br' <Predicate = (trunc_ln203 == 1 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 600 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_43, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 600 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "br label %branch328149.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 601 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_42, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 602 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "br label %branch328149.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 603 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_41, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 604 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "br label %branch328149.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 605 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_40, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 606 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "br label %branch328149.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 607 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_44, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 608 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "br label %branch328149.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 609 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_38, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 610 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "br label %branch227134.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 611 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_37, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 612 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "br label %branch227134.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 613 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_36, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 614 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "br label %branch227134.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 615 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_35, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 616 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "br label %branch227134.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 617 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_39, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 618 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "br label %branch227134.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 619 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_33, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 620 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "br label %branch126119.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 621 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_32, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 622 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "br label %branch126119.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 623 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 624 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_31, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 624 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "br label %branch126119.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 625 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_30, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 626 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "br label %branch126119.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 627 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_34, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 628 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "br label %branch126119.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 629 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_28, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 630 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "br label %branch025105.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 631 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_27, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 632 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "br label %branch025105.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 633 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 634 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_26, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 634 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "br label %branch025105.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 635 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_25, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 636 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "br label %branch025105.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 637 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 638 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_29, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 638 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "br label %branch025105.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 639 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_48, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 640 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "br label %branch4164.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 641 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_47, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 642 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "br label %branch4164.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 643 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_46, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 644 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "br label %branch4164.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 645 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 646 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_45, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 646 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "br label %branch4164.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 647 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_49, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 648 'store' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "br label %branch4164.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 649 'br' <Predicate = (trunc_ln203 == 0 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_43, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 650 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "br label %branch18276.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 651 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_42, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 652 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 653 [1/1] (0.00ns)   --->   "br label %branch18276.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 653 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 654 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_41, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 654 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "br label %branch18276.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 655 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_40, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 656 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "br label %branch18276.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 657 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 658 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_44, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 658 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "br label %branch18276.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 659 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 660 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_38, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 660 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "br label %branch17268.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 661 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_37, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 662 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "br label %branch17268.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 663 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_36, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 664 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "br label %branch17268.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 665 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 666 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_35, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 666 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "br label %branch17268.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 667 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 668 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_39, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 668 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "br label %branch17268.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 669 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 2 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_33, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 670 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "br label %branch16260.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 671 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 672 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_32, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 672 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "br label %branch16260.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 673 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_31, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 674 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "br label %branch16260.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 675 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 676 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_30, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 676 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "br label %branch16260.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 677 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_34, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 678 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 679 [1/1] (0.00ns)   --->   "br label %branch16260.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 679 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 1 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 680 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_28, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 680 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "br label %branch15252.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 681 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_27, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 682 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "br label %branch15252.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 683 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_26, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 684 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "br label %branch15252.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 685 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_25, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 686 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "br label %branch15252.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 687 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_29, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 688 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "br label %branch15252.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 689 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i == 0 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_48, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 690 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 691 [1/1] (0.00ns)   --->   "br label %branch19284.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 691 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 3)> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_47, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 692 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "br label %branch19284.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 693 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 2)> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_46, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 694 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "br label %branch19284.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 695 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 1)> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_45, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 696 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "br label %branch19284.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 697 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i == 0)> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_49, align 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 698 'store' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "br label %branch19284.i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75]   --->   Operation 699 'br' <Predicate = (trunc_ln203 == 3 & loops_0_0_0_1_0_i != 0 & loops_0_0_0_1_0_i != 1 & loops_0_0_0_1_0_i != 2 & loops_0_0_0_1_0_i != 3 & loops_0_0_0_0_0_i != 0 & loops_0_0_0_0_0_i != 1 & loops_0_0_0_0_0_i != 2 & loops_0_0_0_0_0_i != 3)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 700 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loops_0_1_0_i', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) with incoming values : ('select_ln891', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) [506]  (1.77 ns)

 <State 2>: 4.07ns
The critical path consists of the following:
	'phi' operation ('loops.impl_.next_.next_.i_.V') with incoming values : ('loops.impl_.next_.next_.i_.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) [507]  (0 ns)
	'icmp' operation ('icmp_ln891', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) [1023]  (1.13 ns)
	'and' operation ('and_ln891_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) [1032]  (0.978 ns)
	'or' operation ('or_ln891', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) [1038]  (0.978 ns)
	'select' operation ('loops.impl_.next_.next_.i_.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:206->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) [1040]  (0.98 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75) [520]  (2.19 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Conv_0_weights_V_0_2_38', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75) [585]  (0 ns)
	'store' operation ('store_ln75', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75) of variable 'tmp.V', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:75 on array 'Conv_0_weights_V_0_2_11' [647]  (2.32 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
