\doxysection{Référence de la structure CRS\+\_\+\+Type\+Def}
\hypertarget{struct_c_r_s___type_def}{}\label{struct_c_r_s___type_def}\index{CRS\_TypeDef@{CRS\_TypeDef}}


Clock Recovery System.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsubsection*{Champs de données}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\end{DoxyCompactItemize}


\doxysubsection{Description détaillée}
Clock Recovery System. 

\doxysubsection{Documentation des champs}
\Hypertarget{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\index{CRS\_TypeDef@{CRS\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \label{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

CRS configuration register, Address offset\+: 0x04 \Hypertarget{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{CRS\_TypeDef@{CRS\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

CRS ccontrol register, Address offset\+: 0x00 \Hypertarget{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\index{CRS\_TypeDef@{CRS\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \label{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

CRS interrupt flag clear register, Address offset\+: 0x0C \Hypertarget{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\index{CRS\_TypeDef@{CRS\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \label{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

CRS interrupt and status register, Address offset\+: 0x08 

La documentation de cette structure a été générée à partir du fichier suivant \+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
